
            /*BEGIN SQL*/
            SELECT /*+  use_nl (dt) */
                    v0.lot AS lot
                    ,v0.operation AS operation
                    ,v0.program_name AS program_name
                    ,v0.wafer_id AS wafer_id
                    ,dt.sort_x AS sort_x
                    ,dt.sort_y AS sort_y
                    ,dt.interface_bin AS interface_bin
                    ,dt.functional_bin AS functional_bin
                    ,t0.test_name AS test_name
                    ,Replace(Replace(Replace(Replace(Replace(Replace(str.string_result,',',';'),chr(9),' '),chr(10),' '),chr(13),' '),chr(34),''''),chr(7),' ') AS string_result
            FROM 
            A_Testing_Session v0
            INNER JOIN A_Test t0 ON t0.devrevstep = v0.devrevstep AND (t0.program_name = v0.program_name or t0.program_name is null or v0.program_name is null)  AND (t0.temperature = v0.temperature OR (t0.temperature IS NULL AND v0.temperature IS NULL))
            INNER JOIN A_Device_Testing dt ON v0.lao_start_ww + 0 = dt.lao_start_ww AND v0.ts_id + 0 = dt.ts_id
            LEFT JOIN A_String_Result str ON v0.lao_start_ww = str.lao_start_ww AND v0.ts_id = str.ts_id AND dt.dt_id = str.dt_id AND t0.t_id = str.t_id
            WHERE 1=1
            AND      v0.valid_flag = 'Y' 
            AND      v0.lot IN ('44E9B7Z00')
            AND      v0.wafer_id IS NOT NULL
            AND      t0.test_name IN ('MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_1',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_2',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_3',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_4',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_5',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_6',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_7',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_8',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_9',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_10',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_11',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_12',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_13',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_14',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_15',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_16',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_17',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_18',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_19',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_FAIL_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_FAIL_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_FAIL_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_FAIL_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_FAIL_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_FAIL_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_PASS_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_PASS_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_PASS_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_PASS_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_PASS_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_PASS_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_pass_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_pass_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_pass_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_pass_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_pass_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_pass_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_VTXOVER1_fail_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_CC_fail_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_DATA_fail_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_FWSTATUSALL_fail_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CLK_fail_20',
'MIO_DDR::XOVERLUT_DDR_SMARTCTV_K_END_TAP_FIXDIG_MIN_F1_RATIO1_VTXOVER1_XOVER_CC_fail_20')
            
            AND      str.string_result IS NOT NULL  
            AND      v0.test_end_date_time >= TRUNC(SYSDATE) - 10
            AND      v0.program_name = 'DAIEBJX30A5312XPOC'
            /*END SQL*/
            