VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN soc_bsg_black_parrot ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 6000000 6000000 ) ;
TRACKS X 190 DO 21428 STEP 280 LAYER metal1 ;
TRACKS Y 140 DO 21428 STEP 280 LAYER metal1 ;
TRACKS X 190 DO 15789 STEP 380 LAYER metal2 ;
TRACKS Y 140 DO 15789 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 21428 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 21428 STEP 280 LAYER metal3 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal4 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal5 ;
TRACKS X 190 DO 10714 STEP 560 LAYER metal6 ;
TRACKS Y 140 DO 10714 STEP 560 LAYER metal6 ;
TRACKS X 1790 DO 3749 STEP 1600 LAYER metal7 ;
TRACKS Y 1740 DO 3749 STEP 1600 LAYER metal7 ;
TRACKS X 1790 DO 3749 STEP 1600 LAYER metal8 ;
TRACKS Y 1740 DO 3749 STEP 1600 LAYER metal8 ;
TRACKS X 3390 DO 1874 STEP 3200 LAYER metal9 ;
TRACKS Y 3340 DO 1874 STEP 3200 LAYER metal9 ;
TRACKS X 3390 DO 1874 STEP 3200 LAYER metal10 ;
TRACKS Y 3340 DO 1874 STEP 3200 LAYER metal10 ;
COMPONENTS 1176 ;
    - IO_CORNER_NORTH_EAST_INST PAD_CORNER + FIXED ( 5650000 5650000 ) S ;
    - IO_CORNER_NORTH_WEST_INST PAD_CORNER + FIXED ( 70000 5650000 ) FS ;
    - IO_CORNER_SOUTH_EAST_INST PAD_CORNER + FIXED ( 5650000 70000 ) FN ;
    - IO_CORNER_SOUTH_WEST_INST PAD_CORNER + FIXED ( 70000 70000 ) N ;
    - IO_FILL_IO_EAST_0_0 PAD_FILL5_V + FIXED ( 5650000 350000 ) W ;
    - IO_FILL_IO_EAST_0_10 PAD_FILL5_V + FIXED ( 5650000 370000 ) W ;
    - IO_FILL_IO_EAST_0_15 PAD_FILL5_V + FIXED ( 5650000 380000 ) W ;
    - IO_FILL_IO_EAST_0_20 PAD_FILL5_V + FIXED ( 5650000 390000 ) W ;
    - IO_FILL_IO_EAST_0_25 PAD_FILL5_V + FIXED ( 5650000 400000 ) W ;
    - IO_FILL_IO_EAST_0_5 PAD_FILL5_V + FIXED ( 5650000 360000 ) W ;
    - IO_FILL_IO_EAST_10_0 PAD_FILL5_V + FIXED ( 5650000 1480000 ) W ;
    - IO_FILL_IO_EAST_10_10 PAD_FILL5_V + FIXED ( 5650000 1500000 ) W ;
    - IO_FILL_IO_EAST_10_15 PAD_FILL5_V + FIXED ( 5650000 1510000 ) W ;
    - IO_FILL_IO_EAST_10_20 PAD_FILL5_V + FIXED ( 5650000 1520000 ) W ;
    - IO_FILL_IO_EAST_10_25 PAD_FILL5_V + FIXED ( 5650000 1530000 ) W ;
    - IO_FILL_IO_EAST_10_30 PAD_FILL5_V + FIXED ( 5650000 1540000 ) W ;
    - IO_FILL_IO_EAST_10_35 PAD_FILL5_V + FIXED ( 5650000 1550000 ) W ;
    - IO_FILL_IO_EAST_10_40 PAD_FILL5_V + FIXED ( 5650000 1560000 ) W ;
    - IO_FILL_IO_EAST_10_5 PAD_FILL5_V + FIXED ( 5650000 1490000 ) W ;
    - IO_FILL_IO_EAST_11_0 PAD_FILL5_V + FIXED ( 5650000 1620000 ) W ;
    - IO_FILL_IO_EAST_12_0 PAD_FILL5_V + FIXED ( 5650000 1680000 ) W ;
    - IO_FILL_IO_EAST_13_0 PAD_FILL5_V + FIXED ( 5650000 1740000 ) W ;
    - IO_FILL_IO_EAST_14_0 PAD_FILL5_V + FIXED ( 5650000 1800000 ) W ;
    - IO_FILL_IO_EAST_15_0 PAD_FILL5_V + FIXED ( 5650000 1860000 ) W ;
    - IO_FILL_IO_EAST_15_10 PAD_FILL5_V + FIXED ( 5650000 1880000 ) W ;
    - IO_FILL_IO_EAST_15_5 PAD_FILL5_V + FIXED ( 5650000 1870000 ) W ;
    - IO_FILL_IO_EAST_16_0 PAD_FILL5_V + FIXED ( 5650000 1940000 ) W ;
    - IO_FILL_IO_EAST_16_5 PAD_FILL5_V + FIXED ( 5650000 1950000 ) W ;
    - IO_FILL_IO_EAST_17_0 PAD_FILL5_V + FIXED ( 5650000 2010000 ) W ;
    - IO_FILL_IO_EAST_18_0 PAD_FILL5_V + FIXED ( 5650000 2070000 ) W ;
    - IO_FILL_IO_EAST_19_0 PAD_FILL5_V + FIXED ( 5650000 2130000 ) W ;
    - IO_FILL_IO_EAST_1_0 PAD_FILL5_V + FIXED ( 5650000 460000 ) W ;
    - IO_FILL_IO_EAST_1_10 PAD_FILL5_V + FIXED ( 5650000 480000 ) W ;
    - IO_FILL_IO_EAST_1_100 PAD_FILL5_V + FIXED ( 5650000 660000 ) W ;
    - IO_FILL_IO_EAST_1_15 PAD_FILL5_V + FIXED ( 5650000 490000 ) W ;
    - IO_FILL_IO_EAST_1_20 PAD_FILL5_V + FIXED ( 5650000 500000 ) W ;
    - IO_FILL_IO_EAST_1_25 PAD_FILL5_V + FIXED ( 5650000 510000 ) W ;
    - IO_FILL_IO_EAST_1_30 PAD_FILL5_V + FIXED ( 5650000 520000 ) W ;
    - IO_FILL_IO_EAST_1_35 PAD_FILL5_V + FIXED ( 5650000 530000 ) W ;
    - IO_FILL_IO_EAST_1_40 PAD_FILL5_V + FIXED ( 5650000 540000 ) W ;
    - IO_FILL_IO_EAST_1_45 PAD_FILL5_V + FIXED ( 5650000 550000 ) W ;
    - IO_FILL_IO_EAST_1_5 PAD_FILL5_V + FIXED ( 5650000 470000 ) W ;
    - IO_FILL_IO_EAST_1_50 PAD_FILL5_V + FIXED ( 5650000 560000 ) W ;
    - IO_FILL_IO_EAST_1_55 PAD_FILL5_V + FIXED ( 5650000 570000 ) W ;
    - IO_FILL_IO_EAST_1_60 PAD_FILL5_V + FIXED ( 5650000 580000 ) W ;
    - IO_FILL_IO_EAST_1_65 PAD_FILL5_V + FIXED ( 5650000 590000 ) W ;
    - IO_FILL_IO_EAST_1_70 PAD_FILL5_V + FIXED ( 5650000 600000 ) W ;
    - IO_FILL_IO_EAST_1_75 PAD_FILL5_V + FIXED ( 5650000 610000 ) W ;
    - IO_FILL_IO_EAST_1_80 PAD_FILL5_V + FIXED ( 5650000 620000 ) W ;
    - IO_FILL_IO_EAST_1_85 PAD_FILL5_V + FIXED ( 5650000 630000 ) W ;
    - IO_FILL_IO_EAST_1_90 PAD_FILL5_V + FIXED ( 5650000 640000 ) W ;
    - IO_FILL_IO_EAST_1_95 PAD_FILL5_V + FIXED ( 5650000 650000 ) W ;
    - IO_FILL_IO_EAST_20_0 PAD_FILL5_V + FIXED ( 5650000 2190000 ) W ;
    - IO_FILL_IO_EAST_20_5 PAD_FILL5_V + FIXED ( 5650000 2200000 ) W ;
    - IO_FILL_IO_EAST_21_0 PAD_FILL5_V + FIXED ( 5650000 2260000 ) W ;
    - IO_FILL_IO_EAST_22_0 PAD_FILL5_V + FIXED ( 5650000 2320000 ) W ;
    - IO_FILL_IO_EAST_23_0 PAD_FILL5_V + FIXED ( 5650000 2380000 ) W ;
    - IO_FILL_IO_EAST_24_0 PAD_FILL5_V + FIXED ( 5650000 2440000 ) W ;
    - IO_FILL_IO_EAST_24_5 PAD_FILL5_V + FIXED ( 5650000 2450000 ) W ;
    - IO_FILL_IO_EAST_25_0 PAD_FILL5_V + FIXED ( 5650000 2510000 ) W ;
    - IO_FILL_IO_EAST_25_5 PAD_FILL5_V + FIXED ( 5650000 2520000 ) W ;
    - IO_FILL_IO_EAST_26_0 PAD_FILL5_V + FIXED ( 5650000 2580000 ) W ;
    - IO_FILL_IO_EAST_27_0 PAD_FILL5_V + FIXED ( 5650000 2640000 ) W ;
    - IO_FILL_IO_EAST_28_0 PAD_FILL5_V + FIXED ( 5650000 2700000 ) W ;
    - IO_FILL_IO_EAST_29_0 PAD_FILL5_V + FIXED ( 5650000 2760000 ) W ;
    - IO_FILL_IO_EAST_2_0 PAD_FILL5_V + FIXED ( 5650000 720000 ) W ;
    - IO_FILL_IO_EAST_2_5 PAD_FILL5_V + FIXED ( 5650000 730000 ) W ;
    - IO_FILL_IO_EAST_30_0 PAD_FILL5_V + FIXED ( 5650000 2820000 ) W ;
    - IO_FILL_IO_EAST_30_10 PAD_FILL5_V + FIXED ( 5650000 2840000 ) W ;
    - IO_FILL_IO_EAST_30_5 PAD_FILL5_V + FIXED ( 5650000 2830000 ) W ;
    - IO_FILL_IO_EAST_31_0 PAD_FILL5_V + FIXED ( 5650000 2900000 ) W ;
    - IO_FILL_IO_EAST_32_0 PAD_FILL5_V + FIXED ( 5650000 2960000 ) W ;
    - IO_FILL_IO_EAST_33_0 PAD_FILL5_V + FIXED ( 5650000 3020000 ) W ;
    - IO_FILL_IO_EAST_34_0 PAD_FILL5_V + FIXED ( 5650000 3080000 ) W ;
    - IO_FILL_IO_EAST_35_0 PAD_FILL5_V + FIXED ( 5650000 3140000 ) W ;
    - IO_FILL_IO_EAST_35_10 PAD_FILL5_V + FIXED ( 5650000 3160000 ) W ;
    - IO_FILL_IO_EAST_35_5 PAD_FILL5_V + FIXED ( 5650000 3150000 ) W ;
    - IO_FILL_IO_EAST_36_0 PAD_FILL5_V + FIXED ( 5650000 3220000 ) W ;
    - IO_FILL_IO_EAST_36_5 PAD_FILL5_V + FIXED ( 5650000 3230000 ) W ;
    - IO_FILL_IO_EAST_37_0 PAD_FILL5_V + FIXED ( 5650000 3290000 ) W ;
    - IO_FILL_IO_EAST_38_0 PAD_FILL5_V + FIXED ( 5650000 3350000 ) W ;
    - IO_FILL_IO_EAST_39_0 PAD_FILL5_V + FIXED ( 5650000 3410000 ) W ;
    - IO_FILL_IO_EAST_3_0 PAD_FILL5_V + FIXED ( 5650000 790000 ) W ;
    - IO_FILL_IO_EAST_3_10 PAD_FILL5_V + FIXED ( 5650000 810000 ) W ;
    - IO_FILL_IO_EAST_3_15 PAD_FILL5_V + FIXED ( 5650000 820000 ) W ;
    - IO_FILL_IO_EAST_3_20 PAD_FILL5_V + FIXED ( 5650000 830000 ) W ;
    - IO_FILL_IO_EAST_3_25 PAD_FILL5_V + FIXED ( 5650000 840000 ) W ;
    - IO_FILL_IO_EAST_3_30 PAD_FILL5_V + FIXED ( 5650000 850000 ) W ;
    - IO_FILL_IO_EAST_3_35 PAD_FILL5_V + FIXED ( 5650000 860000 ) W ;
    - IO_FILL_IO_EAST_3_40 PAD_FILL5_V + FIXED ( 5650000 870000 ) W ;
    - IO_FILL_IO_EAST_3_45 PAD_FILL5_V + FIXED ( 5650000 880000 ) W ;
    - IO_FILL_IO_EAST_3_5 PAD_FILL5_V + FIXED ( 5650000 800000 ) W ;
    - IO_FILL_IO_EAST_3_50 PAD_FILL5_V + FIXED ( 5650000 890000 ) W ;
    - IO_FILL_IO_EAST_3_55 PAD_FILL5_V + FIXED ( 5650000 900000 ) W ;
    - IO_FILL_IO_EAST_3_60 PAD_FILL5_V + FIXED ( 5650000 910000 ) W ;
    - IO_FILL_IO_EAST_3_65 PAD_FILL5_V + FIXED ( 5650000 920000 ) W ;
    - IO_FILL_IO_EAST_3_70 PAD_FILL5_V + FIXED ( 5650000 930000 ) W ;
    - IO_FILL_IO_EAST_3_75 PAD_FILL5_V + FIXED ( 5650000 940000 ) W ;
    - IO_FILL_IO_EAST_3_80 PAD_FILL5_V + FIXED ( 5650000 950000 ) W ;
    - IO_FILL_IO_EAST_3_85 PAD_FILL5_V + FIXED ( 5650000 960000 ) W ;
    - IO_FILL_IO_EAST_3_90 PAD_FILL5_V + FIXED ( 5650000 970000 ) W ;
    - IO_FILL_IO_EAST_3_95 PAD_FILL5_V + FIXED ( 5650000 980000 ) W ;
    - IO_FILL_IO_EAST_40_0 PAD_FILL5_V + FIXED ( 5650000 3470000 ) W ;
    - IO_FILL_IO_EAST_40_5 PAD_FILL5_V + FIXED ( 5650000 3480000 ) W ;
    - IO_FILL_IO_EAST_41_0 PAD_FILL5_V + FIXED ( 5650000 3540000 ) W ;
    - IO_FILL_IO_EAST_42_0 PAD_FILL5_V + FIXED ( 5650000 3600000 ) W ;
    - IO_FILL_IO_EAST_43_0 PAD_FILL5_V + FIXED ( 5650000 3660000 ) W ;
    - IO_FILL_IO_EAST_44_0 PAD_FILL5_V + FIXED ( 5650000 3720000 ) W ;
    - IO_FILL_IO_EAST_44_5 PAD_FILL5_V + FIXED ( 5650000 3730000 ) W ;
    - IO_FILL_IO_EAST_45_0 PAD_FILL5_V + FIXED ( 5650000 3790000 ) W ;
    - IO_FILL_IO_EAST_45_5 PAD_FILL5_V + FIXED ( 5650000 3800000 ) W ;
    - IO_FILL_IO_EAST_46_0 PAD_FILL5_V + FIXED ( 5650000 3860000 ) W ;
    - IO_FILL_IO_EAST_47_0 PAD_FILL5_V + FIXED ( 5650000 3920000 ) W ;
    - IO_FILL_IO_EAST_48_0 PAD_FILL5_V + FIXED ( 5650000 3980000 ) W ;
    - IO_FILL_IO_EAST_49_0 PAD_FILL5_V + FIXED ( 5650000 4040000 ) W ;
    - IO_FILL_IO_EAST_4_0 PAD_FILL5_V + FIXED ( 5650000 1040000 ) W ;
    - IO_FILL_IO_EAST_50_0 PAD_FILL5_V + FIXED ( 5650000 4100000 ) W ;
    - IO_FILL_IO_EAST_50_10 PAD_FILL5_V + FIXED ( 5650000 4120000 ) W ;
    - IO_FILL_IO_EAST_50_5 PAD_FILL5_V + FIXED ( 5650000 4110000 ) W ;
    - IO_FILL_IO_EAST_51_0 PAD_FILL5_V + FIXED ( 5650000 4180000 ) W ;
    - IO_FILL_IO_EAST_52_0 PAD_FILL5_V + FIXED ( 5650000 4240000 ) W ;
    - IO_FILL_IO_EAST_53_0 PAD_FILL5_V + FIXED ( 5650000 4300000 ) W ;
    - IO_FILL_IO_EAST_54_0 PAD_FILL5_V + FIXED ( 5650000 4360000 ) W ;
    - IO_FILL_IO_EAST_54_10 PAD_FILL5_V + FIXED ( 5650000 4380000 ) W ;
    - IO_FILL_IO_EAST_54_15 PAD_FILL5_V + FIXED ( 5650000 4390000 ) W ;
    - IO_FILL_IO_EAST_54_20 PAD_FILL5_V + FIXED ( 5650000 4400000 ) W ;
    - IO_FILL_IO_EAST_54_25 PAD_FILL5_V + FIXED ( 5650000 4410000 ) W ;
    - IO_FILL_IO_EAST_54_30 PAD_FILL5_V + FIXED ( 5650000 4420000 ) W ;
    - IO_FILL_IO_EAST_54_35 PAD_FILL5_V + FIXED ( 5650000 4430000 ) W ;
    - IO_FILL_IO_EAST_54_40 PAD_FILL5_V + FIXED ( 5650000 4440000 ) W ;
    - IO_FILL_IO_EAST_54_45 PAD_FILL5_V + FIXED ( 5650000 4450000 ) W ;
    - IO_FILL_IO_EAST_54_5 PAD_FILL5_V + FIXED ( 5650000 4370000 ) W ;
    - IO_FILL_IO_EAST_54_50 PAD_FILL5_V + FIXED ( 5650000 4460000 ) W ;
    - IO_FILL_IO_EAST_54_55 PAD_FILL5_V + FIXED ( 5650000 4470000 ) W ;
    - IO_FILL_IO_EAST_54_60 PAD_FILL5_V + FIXED ( 5650000 4480000 ) W ;
    - IO_FILL_IO_EAST_54_65 PAD_FILL5_V + FIXED ( 5650000 4490000 ) W ;
    - IO_FILL_IO_EAST_54_70 PAD_FILL5_V + FIXED ( 5650000 4500000 ) W ;
    - IO_FILL_IO_EAST_55_0 PAD_FILL5_V + FIXED ( 5650000 4560000 ) W ;
    - IO_FILL_IO_EAST_56_0 PAD_FILL5_V + FIXED ( 5650000 4620000 ) W ;
    - IO_FILL_IO_EAST_57_0 PAD_FILL5_V + FIXED ( 5650000 4680000 ) W ;
    - IO_FILL_IO_EAST_57_10 PAD_FILL5_V + FIXED ( 5650000 4700000 ) W ;
    - IO_FILL_IO_EAST_57_15 PAD_FILL5_V + FIXED ( 5650000 4710000 ) W ;
    - IO_FILL_IO_EAST_57_20 PAD_FILL5_V + FIXED ( 5650000 4720000 ) W ;
    - IO_FILL_IO_EAST_57_25 PAD_FILL5_V + FIXED ( 5650000 4730000 ) W ;
    - IO_FILL_IO_EAST_57_30 PAD_FILL5_V + FIXED ( 5650000 4740000 ) W ;
    - IO_FILL_IO_EAST_57_35 PAD_FILL5_V + FIXED ( 5650000 4750000 ) W ;
    - IO_FILL_IO_EAST_57_40 PAD_FILL5_V + FIXED ( 5650000 4760000 ) W ;
    - IO_FILL_IO_EAST_57_45 PAD_FILL5_V + FIXED ( 5650000 4770000 ) W ;
    - IO_FILL_IO_EAST_57_5 PAD_FILL5_V + FIXED ( 5650000 4690000 ) W ;
    - IO_FILL_IO_EAST_57_50 PAD_FILL5_V + FIXED ( 5650000 4780000 ) W ;
    - IO_FILL_IO_EAST_57_55 PAD_FILL5_V + FIXED ( 5650000 4790000 ) W ;
    - IO_FILL_IO_EAST_57_60 PAD_FILL5_V + FIXED ( 5650000 4800000 ) W ;
    - IO_FILL_IO_EAST_57_65 PAD_FILL5_V + FIXED ( 5650000 4810000 ) W ;
    - IO_FILL_IO_EAST_57_70 PAD_FILL5_V + FIXED ( 5650000 4820000 ) W ;
    - IO_FILL_IO_EAST_58_0 PAD_FILL5_V + FIXED ( 5650000 4880000 ) W ;
    - IO_FILL_IO_EAST_58_5 PAD_FILL5_V + FIXED ( 5650000 4890000 ) W ;
    - IO_FILL_IO_EAST_59_0 PAD_FILL5_V + FIXED ( 5650000 4950000 ) W ;
    - IO_FILL_IO_EAST_59_10 PAD_FILL5_V + FIXED ( 5650000 4970000 ) W ;
    - IO_FILL_IO_EAST_59_100 PAD_FILL5_V + FIXED ( 5650000 5150000 ) W ;
    - IO_FILL_IO_EAST_59_105 PAD_FILL5_V + FIXED ( 5650000 5160000 ) W ;
    - IO_FILL_IO_EAST_59_110 PAD_FILL5_V + FIXED ( 5650000 5170000 ) W ;
    - IO_FILL_IO_EAST_59_115 PAD_FILL5_V + FIXED ( 5650000 5180000 ) W ;
    - IO_FILL_IO_EAST_59_120 PAD_FILL5_V + FIXED ( 5650000 5190000 ) W ;
    - IO_FILL_IO_EAST_59_125 PAD_FILL5_V + FIXED ( 5650000 5200000 ) W ;
    - IO_FILL_IO_EAST_59_15 PAD_FILL5_V + FIXED ( 5650000 4980000 ) W ;
    - IO_FILL_IO_EAST_59_20 PAD_FILL5_V + FIXED ( 5650000 4990000 ) W ;
    - IO_FILL_IO_EAST_59_25 PAD_FILL5_V + FIXED ( 5650000 5000000 ) W ;
    - IO_FILL_IO_EAST_59_30 PAD_FILL5_V + FIXED ( 5650000 5010000 ) W ;
    - IO_FILL_IO_EAST_59_35 PAD_FILL5_V + FIXED ( 5650000 5020000 ) W ;
    - IO_FILL_IO_EAST_59_40 PAD_FILL5_V + FIXED ( 5650000 5030000 ) W ;
    - IO_FILL_IO_EAST_59_45 PAD_FILL5_V + FIXED ( 5650000 5040000 ) W ;
    - IO_FILL_IO_EAST_59_5 PAD_FILL5_V + FIXED ( 5650000 4960000 ) W ;
    - IO_FILL_IO_EAST_59_50 PAD_FILL5_V + FIXED ( 5650000 5050000 ) W ;
    - IO_FILL_IO_EAST_59_55 PAD_FILL5_V + FIXED ( 5650000 5060000 ) W ;
    - IO_FILL_IO_EAST_59_60 PAD_FILL5_V + FIXED ( 5650000 5070000 ) W ;
    - IO_FILL_IO_EAST_59_65 PAD_FILL5_V + FIXED ( 5650000 5080000 ) W ;
    - IO_FILL_IO_EAST_59_70 PAD_FILL5_V + FIXED ( 5650000 5090000 ) W ;
    - IO_FILL_IO_EAST_59_75 PAD_FILL5_V + FIXED ( 5650000 5100000 ) W ;
    - IO_FILL_IO_EAST_59_80 PAD_FILL5_V + FIXED ( 5650000 5110000 ) W ;
    - IO_FILL_IO_EAST_59_85 PAD_FILL5_V + FIXED ( 5650000 5120000 ) W ;
    - IO_FILL_IO_EAST_59_90 PAD_FILL5_V + FIXED ( 5650000 5130000 ) W ;
    - IO_FILL_IO_EAST_59_95 PAD_FILL5_V + FIXED ( 5650000 5140000 ) W ;
    - IO_FILL_IO_EAST_5_0 PAD_FILL5_V + FIXED ( 5650000 1100000 ) W ;
    - IO_FILL_IO_EAST_60_0 PAD_FILL5_V + FIXED ( 5650000 5260000 ) W ;
    - IO_FILL_IO_EAST_60_10 PAD_FILL5_V + FIXED ( 5650000 5280000 ) W ;
    - IO_FILL_IO_EAST_60_100 PAD_FILL5_V + FIXED ( 5650000 5460000 ) W ;
    - IO_FILL_IO_EAST_60_105 PAD_FILL5_V + FIXED ( 5650000 5470000 ) W ;
    - IO_FILL_IO_EAST_60_110 PAD_FILL5_V + FIXED ( 5650000 5480000 ) W ;
    - IO_FILL_IO_EAST_60_115 PAD_FILL5_V + FIXED ( 5650000 5490000 ) W ;
    - IO_FILL_IO_EAST_60_120 PAD_FILL5_V + FIXED ( 5650000 5500000 ) W ;
    - IO_FILL_IO_EAST_60_125 PAD_FILL5_V + FIXED ( 5650000 5510000 ) W ;
    - IO_FILL_IO_EAST_60_130 PAD_FILL5_V + FIXED ( 5650000 5520000 ) W ;
    - IO_FILL_IO_EAST_60_135 PAD_FILL5_V + FIXED ( 5650000 5530000 ) W ;
    - IO_FILL_IO_EAST_60_140 PAD_FILL5_V + FIXED ( 5650000 5540000 ) W ;
    - IO_FILL_IO_EAST_60_145 PAD_FILL5_V + FIXED ( 5650000 5550000 ) W ;
    - IO_FILL_IO_EAST_60_15 PAD_FILL5_V + FIXED ( 5650000 5290000 ) W ;
    - IO_FILL_IO_EAST_60_150 PAD_FILL5_V + FIXED ( 5650000 5560000 ) W ;
    - IO_FILL_IO_EAST_60_155 PAD_FILL5_V + FIXED ( 5650000 5570000 ) W ;
    - IO_FILL_IO_EAST_60_160 PAD_FILL5_V + FIXED ( 5650000 5580000 ) W ;
    - IO_FILL_IO_EAST_60_165 PAD_FILL5_V + FIXED ( 5650000 5590000 ) W ;
    - IO_FILL_IO_EAST_60_170 PAD_FILL5_V + FIXED ( 5650000 5600000 ) W ;
    - IO_FILL_IO_EAST_60_175 PAD_FILL5_V + FIXED ( 5650000 5610000 ) W ;
    - IO_FILL_IO_EAST_60_180 PAD_FILL5_V + FIXED ( 5650000 5620000 ) W ;
    - IO_FILL_IO_EAST_60_185 PAD_FILL5_V + FIXED ( 5650000 5630000 ) W ;
    - IO_FILL_IO_EAST_60_190 PAD_FILL5_V + FIXED ( 5650000 5640000 ) W ;
    - IO_FILL_IO_EAST_60_20 PAD_FILL5_V + FIXED ( 5650000 5300000 ) W ;
    - IO_FILL_IO_EAST_60_25 PAD_FILL5_V + FIXED ( 5650000 5310000 ) W ;
    - IO_FILL_IO_EAST_60_30 PAD_FILL5_V + FIXED ( 5650000 5320000 ) W ;
    - IO_FILL_IO_EAST_60_35 PAD_FILL5_V + FIXED ( 5650000 5330000 ) W ;
    - IO_FILL_IO_EAST_60_40 PAD_FILL5_V + FIXED ( 5650000 5340000 ) W ;
    - IO_FILL_IO_EAST_60_45 PAD_FILL5_V + FIXED ( 5650000 5350000 ) W ;
    - IO_FILL_IO_EAST_60_5 PAD_FILL5_V + FIXED ( 5650000 5270000 ) W ;
    - IO_FILL_IO_EAST_60_50 PAD_FILL5_V + FIXED ( 5650000 5360000 ) W ;
    - IO_FILL_IO_EAST_60_55 PAD_FILL5_V + FIXED ( 5650000 5370000 ) W ;
    - IO_FILL_IO_EAST_60_60 PAD_FILL5_V + FIXED ( 5650000 5380000 ) W ;
    - IO_FILL_IO_EAST_60_65 PAD_FILL5_V + FIXED ( 5650000 5390000 ) W ;
    - IO_FILL_IO_EAST_60_70 PAD_FILL5_V + FIXED ( 5650000 5400000 ) W ;
    - IO_FILL_IO_EAST_60_75 PAD_FILL5_V + FIXED ( 5650000 5410000 ) W ;
    - IO_FILL_IO_EAST_60_80 PAD_FILL5_V + FIXED ( 5650000 5420000 ) W ;
    - IO_FILL_IO_EAST_60_85 PAD_FILL5_V + FIXED ( 5650000 5430000 ) W ;
    - IO_FILL_IO_EAST_60_90 PAD_FILL5_V + FIXED ( 5650000 5440000 ) W ;
    - IO_FILL_IO_EAST_60_95 PAD_FILL5_V + FIXED ( 5650000 5450000 ) W ;
    - IO_FILL_IO_EAST_6_0 PAD_FILL5_V + FIXED ( 5650000 1160000 ) W ;
    - IO_FILL_IO_EAST_6_10 PAD_FILL5_V + FIXED ( 5650000 1180000 ) W ;
    - IO_FILL_IO_EAST_6_15 PAD_FILL5_V + FIXED ( 5650000 1190000 ) W ;
    - IO_FILL_IO_EAST_6_20 PAD_FILL5_V + FIXED ( 5650000 1200000 ) W ;
    - IO_FILL_IO_EAST_6_25 PAD_FILL5_V + FIXED ( 5650000 1210000 ) W ;
    - IO_FILL_IO_EAST_6_30 PAD_FILL5_V + FIXED ( 5650000 1220000 ) W ;
    - IO_FILL_IO_EAST_6_35 PAD_FILL5_V + FIXED ( 5650000 1230000 ) W ;
    - IO_FILL_IO_EAST_6_40 PAD_FILL5_V + FIXED ( 5650000 1240000 ) W ;
    - IO_FILL_IO_EAST_6_5 PAD_FILL5_V + FIXED ( 5650000 1170000 ) W ;
    - IO_FILL_IO_EAST_7_0 PAD_FILL5_V + FIXED ( 5650000 1300000 ) W ;
    - IO_FILL_IO_EAST_8_0 PAD_FILL5_V + FIXED ( 5650000 1360000 ) W ;
    - IO_FILL_IO_EAST_9_0 PAD_FILL5_V + FIXED ( 5650000 1420000 ) W ;
    - IO_FILL_IO_NORTH_0_0 PAD_FILL5_H + FIXED ( 350000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_10 PAD_FILL5_H + FIXED ( 370000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_100 PAD_FILL5_H + FIXED ( 550000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_105 PAD_FILL5_H + FIXED ( 560000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_110 PAD_FILL5_H + FIXED ( 570000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_115 PAD_FILL5_H + FIXED ( 580000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_120 PAD_FILL5_H + FIXED ( 590000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_125 PAD_FILL5_H + FIXED ( 600000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_130 PAD_FILL5_H + FIXED ( 610000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_135 PAD_FILL5_H + FIXED ( 620000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_140 PAD_FILL5_H + FIXED ( 630000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_145 PAD_FILL5_H + FIXED ( 640000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_15 PAD_FILL5_H + FIXED ( 380000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_150 PAD_FILL5_H + FIXED ( 650000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_155 PAD_FILL5_H + FIXED ( 660000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_160 PAD_FILL5_H + FIXED ( 670000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_165 PAD_FILL5_H + FIXED ( 680000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_170 PAD_FILL5_H + FIXED ( 690000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_175 PAD_FILL5_H + FIXED ( 700000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_180 PAD_FILL5_H + FIXED ( 710000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_185 PAD_FILL5_H + FIXED ( 720000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_190 PAD_FILL5_H + FIXED ( 730000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_195 PAD_FILL5_H + FIXED ( 740000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_20 PAD_FILL5_H + FIXED ( 390000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_200 PAD_FILL5_H + FIXED ( 750000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_205 PAD_FILL5_H + FIXED ( 760000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_210 PAD_FILL5_H + FIXED ( 770000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_215 PAD_FILL5_H + FIXED ( 780000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_25 PAD_FILL5_H + FIXED ( 400000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_30 PAD_FILL5_H + FIXED ( 410000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_35 PAD_FILL5_H + FIXED ( 420000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_40 PAD_FILL5_H + FIXED ( 430000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_45 PAD_FILL5_H + FIXED ( 440000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_5 PAD_FILL5_H + FIXED ( 360000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_50 PAD_FILL5_H + FIXED ( 450000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_55 PAD_FILL5_H + FIXED ( 460000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_60 PAD_FILL5_H + FIXED ( 470000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_65 PAD_FILL5_H + FIXED ( 480000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_70 PAD_FILL5_H + FIXED ( 490000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_75 PAD_FILL5_H + FIXED ( 500000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_80 PAD_FILL5_H + FIXED ( 510000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_85 PAD_FILL5_H + FIXED ( 520000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_90 PAD_FILL5_H + FIXED ( 530000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_0_95 PAD_FILL5_H + FIXED ( 540000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_10_0 PAD_FILL5_H + FIXED ( 1920000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_10_10 PAD_FILL5_H + FIXED ( 1940000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_10_5 PAD_FILL5_H + FIXED ( 1930000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_11_0 PAD_FILL5_H + FIXED ( 2000000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_12_0 PAD_FILL5_H + FIXED ( 2060000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_12_5 PAD_FILL5_H + FIXED ( 2070000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_13_0 PAD_FILL5_H + FIXED ( 2130000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_14_0 PAD_FILL5_H + FIXED ( 2190000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_15_0 PAD_FILL5_H + FIXED ( 2250000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_15_5 PAD_FILL5_H + FIXED ( 2260000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_16_0 PAD_FILL5_H + FIXED ( 2320000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_17_0 PAD_FILL5_H + FIXED ( 2380000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_18_0 PAD_FILL5_H + FIXED ( 2440000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_18_5 PAD_FILL5_H + FIXED ( 2450000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_19_0 PAD_FILL5_H + FIXED ( 2510000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_0 PAD_FILL5_H + FIXED ( 840000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_10 PAD_FILL5_H + FIXED ( 860000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_100 PAD_FILL5_H + FIXED ( 1040000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_105 PAD_FILL5_H + FIXED ( 1050000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_110 PAD_FILL5_H + FIXED ( 1060000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_115 PAD_FILL5_H + FIXED ( 1070000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_120 PAD_FILL5_H + FIXED ( 1080000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_125 PAD_FILL5_H + FIXED ( 1090000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_130 PAD_FILL5_H + FIXED ( 1100000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_15 PAD_FILL5_H + FIXED ( 870000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_20 PAD_FILL5_H + FIXED ( 880000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_25 PAD_FILL5_H + FIXED ( 890000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_30 PAD_FILL5_H + FIXED ( 900000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_35 PAD_FILL5_H + FIXED ( 910000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_40 PAD_FILL5_H + FIXED ( 920000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_45 PAD_FILL5_H + FIXED ( 930000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_5 PAD_FILL5_H + FIXED ( 850000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_50 PAD_FILL5_H + FIXED ( 940000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_55 PAD_FILL5_H + FIXED ( 950000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_60 PAD_FILL5_H + FIXED ( 960000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_65 PAD_FILL5_H + FIXED ( 970000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_70 PAD_FILL5_H + FIXED ( 980000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_75 PAD_FILL5_H + FIXED ( 990000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_80 PAD_FILL5_H + FIXED ( 1000000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_85 PAD_FILL5_H + FIXED ( 1010000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_90 PAD_FILL5_H + FIXED ( 1020000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_1_95 PAD_FILL5_H + FIXED ( 1030000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_20_0 PAD_FILL5_H + FIXED ( 2570000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_20_5 PAD_FILL5_H + FIXED ( 2580000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_21_0 PAD_FILL5_H + FIXED ( 2640000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_22_0 PAD_FILL5_H + FIXED ( 2700000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_23_0 PAD_FILL5_H + FIXED ( 2760000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_24_0 PAD_FILL5_H + FIXED ( 2820000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_25_0 PAD_FILL5_H + FIXED ( 2880000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_25_10 PAD_FILL5_H + FIXED ( 2900000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_25_5 PAD_FILL5_H + FIXED ( 2890000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_26_0 PAD_FILL5_H + FIXED ( 2960000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_26_5 PAD_FILL5_H + FIXED ( 2970000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_27_0 PAD_FILL5_H + FIXED ( 3030000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_28_0 PAD_FILL5_H + FIXED ( 3090000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_29_0 PAD_FILL5_H + FIXED ( 3150000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_2_0 PAD_FILL5_H + FIXED ( 1160000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_30_0 PAD_FILL5_H + FIXED ( 3210000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_30_10 PAD_FILL5_H + FIXED ( 3230000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_30_15 PAD_FILL5_H + FIXED ( 3240000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_30_20 PAD_FILL5_H + FIXED ( 3250000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_30_5 PAD_FILL5_H + FIXED ( 3220000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_31_0 PAD_FILL5_H + FIXED ( 3460000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_32_0 PAD_FILL5_H + FIXED ( 3530000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_32_5 PAD_FILL5_H + FIXED ( 3540000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_33_0 PAD_FILL5_H + FIXED ( 3600000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_34_0 PAD_FILL5_H + FIXED ( 3660000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_35_0 PAD_FILL5_H + FIXED ( 3720000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_35_5 PAD_FILL5_H + FIXED ( 3730000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_36_0 PAD_FILL5_H + FIXED ( 3790000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_37_0 PAD_FILL5_H + FIXED ( 3850000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_37_5 PAD_FILL5_H + FIXED ( 3860000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_38_0 PAD_FILL5_H + FIXED ( 3920000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_39_0 PAD_FILL5_H + FIXED ( 3980000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_39_5 PAD_FILL5_H + FIXED ( 3990000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_0 PAD_FILL5_H + FIXED ( 1220000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_10 PAD_FILL5_H + FIXED ( 1240000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_15 PAD_FILL5_H + FIXED ( 1250000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_20 PAD_FILL5_H + FIXED ( 1260000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_25 PAD_FILL5_H + FIXED ( 1270000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_30 PAD_FILL5_H + FIXED ( 1280000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_35 PAD_FILL5_H + FIXED ( 1290000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_40 PAD_FILL5_H + FIXED ( 1300000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_45 PAD_FILL5_H + FIXED ( 1310000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_5 PAD_FILL5_H + FIXED ( 1230000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_50 PAD_FILL5_H + FIXED ( 1320000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_55 PAD_FILL5_H + FIXED ( 1330000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_60 PAD_FILL5_H + FIXED ( 1340000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_65 PAD_FILL5_H + FIXED ( 1350000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_3_70 PAD_FILL5_H + FIXED ( 1360000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_40_0 PAD_FILL5_H + FIXED ( 4050000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_41_0 PAD_FILL5_H + FIXED ( 4110000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_42_0 PAD_FILL5_H + FIXED ( 4320000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_42_10 PAD_FILL5_H + FIXED ( 4340000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_42_15 PAD_FILL5_H + FIXED ( 4350000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_42_20 PAD_FILL5_H + FIXED ( 4360000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_42_25 PAD_FILL5_H + FIXED ( 4370000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_42_5 PAD_FILL5_H + FIXED ( 4330000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_43_0 PAD_FILL5_H + FIXED ( 4430000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_44_0 PAD_FILL5_H + FIXED ( 4490000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_44_10 PAD_FILL5_H + FIXED ( 4510000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_44_15 PAD_FILL5_H + FIXED ( 4520000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_44_20 PAD_FILL5_H + FIXED ( 4530000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_44_25 PAD_FILL5_H + FIXED ( 4540000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_44_30 PAD_FILL5_H + FIXED ( 4550000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_44_35 PAD_FILL5_H + FIXED ( 4560000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_44_5 PAD_FILL5_H + FIXED ( 4500000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_45_0 PAD_FILL5_H + FIXED ( 4620000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_46_0 PAD_FILL5_H + FIXED ( 4680000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_47_0 PAD_FILL5_H + FIXED ( 4740000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_0 PAD_FILL5_H + FIXED ( 4800000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_10 PAD_FILL5_H + FIXED ( 4820000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_15 PAD_FILL5_H + FIXED ( 4830000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_20 PAD_FILL5_H + FIXED ( 4840000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_25 PAD_FILL5_H + FIXED ( 4850000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_30 PAD_FILL5_H + FIXED ( 4860000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_35 PAD_FILL5_H + FIXED ( 4870000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_40 PAD_FILL5_H + FIXED ( 4880000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_48_5 PAD_FILL5_H + FIXED ( 4810000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_49_0 PAD_FILL5_H + FIXED ( 4940000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_4_0 PAD_FILL5_H + FIXED ( 1420000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_4_5 PAD_FILL5_H + FIXED ( 1430000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_50_0 PAD_FILL5_H + FIXED ( 5000000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_0 PAD_FILL5_H + FIXED ( 5060000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_10 PAD_FILL5_H + FIXED ( 5080000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_100 PAD_FILL5_H + FIXED ( 5260000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_15 PAD_FILL5_H + FIXED ( 5090000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_20 PAD_FILL5_H + FIXED ( 5100000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_25 PAD_FILL5_H + FIXED ( 5110000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_30 PAD_FILL5_H + FIXED ( 5120000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_35 PAD_FILL5_H + FIXED ( 5130000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_40 PAD_FILL5_H + FIXED ( 5140000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_45 PAD_FILL5_H + FIXED ( 5150000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_5 PAD_FILL5_H + FIXED ( 5070000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_50 PAD_FILL5_H + FIXED ( 5160000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_55 PAD_FILL5_H + FIXED ( 5170000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_60 PAD_FILL5_H + FIXED ( 5180000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_65 PAD_FILL5_H + FIXED ( 5190000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_70 PAD_FILL5_H + FIXED ( 5200000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_75 PAD_FILL5_H + FIXED ( 5210000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_80 PAD_FILL5_H + FIXED ( 5220000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_85 PAD_FILL5_H + FIXED ( 5230000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_90 PAD_FILL5_H + FIXED ( 5240000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_51_95 PAD_FILL5_H + FIXED ( 5250000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_52_0 PAD_FILL5_H + FIXED ( 5320000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_0 PAD_FILL5_H + FIXED ( 5380000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_10 PAD_FILL5_H + FIXED ( 5400000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_100 PAD_FILL5_H + FIXED ( 5580000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_15 PAD_FILL5_H + FIXED ( 5410000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_20 PAD_FILL5_H + FIXED ( 5420000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_25 PAD_FILL5_H + FIXED ( 5430000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_30 PAD_FILL5_H + FIXED ( 5440000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_35 PAD_FILL5_H + FIXED ( 5450000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_40 PAD_FILL5_H + FIXED ( 5460000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_45 PAD_FILL5_H + FIXED ( 5470000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_5 PAD_FILL5_H + FIXED ( 5390000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_50 PAD_FILL5_H + FIXED ( 5480000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_55 PAD_FILL5_H + FIXED ( 5490000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_60 PAD_FILL5_H + FIXED ( 5500000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_65 PAD_FILL5_H + FIXED ( 5510000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_70 PAD_FILL5_H + FIXED ( 5520000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_75 PAD_FILL5_H + FIXED ( 5530000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_80 PAD_FILL5_H + FIXED ( 5540000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_85 PAD_FILL5_H + FIXED ( 5550000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_90 PAD_FILL5_H + FIXED ( 5560000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_53_95 PAD_FILL5_H + FIXED ( 5570000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_54_0 PAD_FILL5_H + FIXED ( 5640000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_5_0 PAD_FILL5_H + FIXED ( 1490000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_0 PAD_FILL5_H + FIXED ( 1550000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_10 PAD_FILL5_H + FIXED ( 1570000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_15 PAD_FILL5_H + FIXED ( 1580000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_20 PAD_FILL5_H + FIXED ( 1590000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_25 PAD_FILL5_H + FIXED ( 1600000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_30 PAD_FILL5_H + FIXED ( 1610000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_35 PAD_FILL5_H + FIXED ( 1620000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_40 PAD_FILL5_H + FIXED ( 1630000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_45 PAD_FILL5_H + FIXED ( 1640000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_5 PAD_FILL5_H + FIXED ( 1560000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_50 PAD_FILL5_H + FIXED ( 1650000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_55 PAD_FILL5_H + FIXED ( 1660000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_60 PAD_FILL5_H + FIXED ( 1670000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_6_65 PAD_FILL5_H + FIXED ( 1680000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_7_0 PAD_FILL5_H + FIXED ( 1740000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_8_0 PAD_FILL5_H + FIXED ( 1800000 5650000 ) FS ;
    - IO_FILL_IO_NORTH_9_0 PAD_FILL5_H + FIXED ( 1860000 5650000 ) FS ;
    - IO_FILL_IO_SOUTH_0_0 PAD_FILL5_H + FIXED ( 350000 70000 ) N ;
    - IO_FILL_IO_SOUTH_0_10 PAD_FILL5_H + FIXED ( 370000 70000 ) N ;
    - IO_FILL_IO_SOUTH_0_15 PAD_FILL5_H + FIXED ( 380000 70000 ) N ;
    - IO_FILL_IO_SOUTH_0_20 PAD_FILL5_H + FIXED ( 390000 70000 ) N ;
    - IO_FILL_IO_SOUTH_0_25 PAD_FILL5_H + FIXED ( 400000 70000 ) N ;
    - IO_FILL_IO_SOUTH_0_5 PAD_FILL5_H + FIXED ( 360000 70000 ) N ;
    - IO_FILL_IO_SOUTH_10_0 PAD_FILL5_H + FIXED ( 1490000 70000 ) N ;
    - IO_FILL_IO_SOUTH_10_10 PAD_FILL5_H + FIXED ( 1510000 70000 ) N ;
    - IO_FILL_IO_SOUTH_10_15 PAD_FILL5_H + FIXED ( 1520000 70000 ) N ;
    - IO_FILL_IO_SOUTH_10_20 PAD_FILL5_H + FIXED ( 1530000 70000 ) N ;
    - IO_FILL_IO_SOUTH_10_25 PAD_FILL5_H + FIXED ( 1540000 70000 ) N ;
    - IO_FILL_IO_SOUTH_10_30 PAD_FILL5_H + FIXED ( 1550000 70000 ) N ;
    - IO_FILL_IO_SOUTH_10_35 PAD_FILL5_H + FIXED ( 1560000 70000 ) N ;
    - IO_FILL_IO_SOUTH_10_5 PAD_FILL5_H + FIXED ( 1500000 70000 ) N ;
    - IO_FILL_IO_SOUTH_11_0 PAD_FILL5_H + FIXED ( 1620000 70000 ) N ;
    - IO_FILL_IO_SOUTH_12_0 PAD_FILL5_H + FIXED ( 1680000 70000 ) N ;
    - IO_FILL_IO_SOUTH_13_0 PAD_FILL5_H + FIXED ( 1740000 70000 ) N ;
    - IO_FILL_IO_SOUTH_14_0 PAD_FILL5_H + FIXED ( 1800000 70000 ) N ;
    - IO_FILL_IO_SOUTH_14_5 PAD_FILL5_H + FIXED ( 1810000 70000 ) N ;
    - IO_FILL_IO_SOUTH_15_0 PAD_FILL5_H + FIXED ( 1870000 70000 ) N ;
    - IO_FILL_IO_SOUTH_15_5 PAD_FILL5_H + FIXED ( 1880000 70000 ) N ;
    - IO_FILL_IO_SOUTH_16_0 PAD_FILL5_H + FIXED ( 1940000 70000 ) N ;
    - IO_FILL_IO_SOUTH_17_0 PAD_FILL5_H + FIXED ( 2000000 70000 ) N ;
    - IO_FILL_IO_SOUTH_18_0 PAD_FILL5_H + FIXED ( 2060000 70000 ) N ;
    - IO_FILL_IO_SOUTH_19_0 PAD_FILL5_H + FIXED ( 2120000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_0 PAD_FILL5_H + FIXED ( 460000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_10 PAD_FILL5_H + FIXED ( 480000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_100 PAD_FILL5_H + FIXED ( 660000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_15 PAD_FILL5_H + FIXED ( 490000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_20 PAD_FILL5_H + FIXED ( 500000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_25 PAD_FILL5_H + FIXED ( 510000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_30 PAD_FILL5_H + FIXED ( 520000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_35 PAD_FILL5_H + FIXED ( 530000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_40 PAD_FILL5_H + FIXED ( 540000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_45 PAD_FILL5_H + FIXED ( 550000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_5 PAD_FILL5_H + FIXED ( 470000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_50 PAD_FILL5_H + FIXED ( 560000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_55 PAD_FILL5_H + FIXED ( 570000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_60 PAD_FILL5_H + FIXED ( 580000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_65 PAD_FILL5_H + FIXED ( 590000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_70 PAD_FILL5_H + FIXED ( 600000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_75 PAD_FILL5_H + FIXED ( 610000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_80 PAD_FILL5_H + FIXED ( 620000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_85 PAD_FILL5_H + FIXED ( 630000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_90 PAD_FILL5_H + FIXED ( 640000 70000 ) N ;
    - IO_FILL_IO_SOUTH_1_95 PAD_FILL5_H + FIXED ( 650000 70000 ) N ;
    - IO_FILL_IO_SOUTH_20_0 PAD_FILL5_H + FIXED ( 2180000 70000 ) N ;
    - IO_FILL_IO_SOUTH_20_10 PAD_FILL5_H + FIXED ( 2200000 70000 ) N ;
    - IO_FILL_IO_SOUTH_20_5 PAD_FILL5_H + FIXED ( 2190000 70000 ) N ;
    - IO_FILL_IO_SOUTH_21_0 PAD_FILL5_H + FIXED ( 2260000 70000 ) N ;
    - IO_FILL_IO_SOUTH_22_0 PAD_FILL5_H + FIXED ( 2320000 70000 ) N ;
    - IO_FILL_IO_SOUTH_22_5 PAD_FILL5_H + FIXED ( 2330000 70000 ) N ;
    - IO_FILL_IO_SOUTH_23_0 PAD_FILL5_H + FIXED ( 2390000 70000 ) N ;
    - IO_FILL_IO_SOUTH_24_0 PAD_FILL5_H + FIXED ( 2450000 70000 ) N ;
    - IO_FILL_IO_SOUTH_25_0 PAD_FILL5_H + FIXED ( 2510000 70000 ) N ;
    - IO_FILL_IO_SOUTH_25_5 PAD_FILL5_H + FIXED ( 2520000 70000 ) N ;
    - IO_FILL_IO_SOUTH_26_0 PAD_FILL5_H + FIXED ( 2580000 70000 ) N ;
    - IO_FILL_IO_SOUTH_27_0 PAD_FILL5_H + FIXED ( 2640000 70000 ) N ;
    - IO_FILL_IO_SOUTH_28_0 PAD_FILL5_H + FIXED ( 2700000 70000 ) N ;
    - IO_FILL_IO_SOUTH_28_5 PAD_FILL5_H + FIXED ( 2710000 70000 ) N ;
    - IO_FILL_IO_SOUTH_29_0 PAD_FILL5_H + FIXED ( 2770000 70000 ) N ;
    - IO_FILL_IO_SOUTH_2_0 PAD_FILL5_H + FIXED ( 720000 70000 ) N ;
    - IO_FILL_IO_SOUTH_30_0 PAD_FILL5_H + FIXED ( 2830000 70000 ) N ;
    - IO_FILL_IO_SOUTH_30_5 PAD_FILL5_H + FIXED ( 2840000 70000 ) N ;
    - IO_FILL_IO_SOUTH_31_0 PAD_FILL5_H + FIXED ( 2900000 70000 ) N ;
    - IO_FILL_IO_SOUTH_32_0 PAD_FILL5_H + FIXED ( 2960000 70000 ) N ;
    - IO_FILL_IO_SOUTH_33_0 PAD_FILL5_H + FIXED ( 3020000 70000 ) N ;
    - IO_FILL_IO_SOUTH_34_0 PAD_FILL5_H + FIXED ( 3080000 70000 ) N ;
    - IO_FILL_IO_SOUTH_34_5 PAD_FILL5_H + FIXED ( 3090000 70000 ) N ;
    - IO_FILL_IO_SOUTH_35_0 PAD_FILL5_H + FIXED ( 3150000 70000 ) N ;
    - IO_FILL_IO_SOUTH_35_5 PAD_FILL5_H + FIXED ( 3160000 70000 ) N ;
    - IO_FILL_IO_SOUTH_36_0 PAD_FILL5_H + FIXED ( 3220000 70000 ) N ;
    - IO_FILL_IO_SOUTH_37_0 PAD_FILL5_H + FIXED ( 3280000 70000 ) N ;
    - IO_FILL_IO_SOUTH_38_0 PAD_FILL5_H + FIXED ( 3340000 70000 ) N ;
    - IO_FILL_IO_SOUTH_39_0 PAD_FILL5_H + FIXED ( 3400000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_0 PAD_FILL5_H + FIXED ( 780000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_10 PAD_FILL5_H + FIXED ( 800000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_100 PAD_FILL5_H + FIXED ( 980000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_15 PAD_FILL5_H + FIXED ( 810000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_20 PAD_FILL5_H + FIXED ( 820000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_25 PAD_FILL5_H + FIXED ( 830000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_30 PAD_FILL5_H + FIXED ( 840000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_35 PAD_FILL5_H + FIXED ( 850000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_40 PAD_FILL5_H + FIXED ( 860000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_45 PAD_FILL5_H + FIXED ( 870000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_5 PAD_FILL5_H + FIXED ( 790000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_50 PAD_FILL5_H + FIXED ( 880000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_55 PAD_FILL5_H + FIXED ( 890000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_60 PAD_FILL5_H + FIXED ( 900000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_65 PAD_FILL5_H + FIXED ( 910000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_70 PAD_FILL5_H + FIXED ( 920000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_75 PAD_FILL5_H + FIXED ( 930000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_80 PAD_FILL5_H + FIXED ( 940000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_85 PAD_FILL5_H + FIXED ( 950000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_90 PAD_FILL5_H + FIXED ( 960000 70000 ) N ;
    - IO_FILL_IO_SOUTH_3_95 PAD_FILL5_H + FIXED ( 970000 70000 ) N ;
    - IO_FILL_IO_SOUTH_40_0 PAD_FILL5_H + FIXED ( 3460000 70000 ) N ;
    - IO_FILL_IO_SOUTH_40_10 PAD_FILL5_H + FIXED ( 3480000 70000 ) N ;
    - IO_FILL_IO_SOUTH_40_5 PAD_FILL5_H + FIXED ( 3470000 70000 ) N ;
    - IO_FILL_IO_SOUTH_41_0 PAD_FILL5_H + FIXED ( 3540000 70000 ) N ;
    - IO_FILL_IO_SOUTH_42_0 PAD_FILL5_H + FIXED ( 3600000 70000 ) N ;
    - IO_FILL_IO_SOUTH_42_5 PAD_FILL5_H + FIXED ( 3610000 70000 ) N ;
    - IO_FILL_IO_SOUTH_43_0 PAD_FILL5_H + FIXED ( 3670000 70000 ) N ;
    - IO_FILL_IO_SOUTH_44_0 PAD_FILL5_H + FIXED ( 3730000 70000 ) N ;
    - IO_FILL_IO_SOUTH_45_0 PAD_FILL5_H + FIXED ( 3790000 70000 ) N ;
    - IO_FILL_IO_SOUTH_45_5 PAD_FILL5_H + FIXED ( 3800000 70000 ) N ;
    - IO_FILL_IO_SOUTH_46_0 PAD_FILL5_H + FIXED ( 3860000 70000 ) N ;
    - IO_FILL_IO_SOUTH_47_0 PAD_FILL5_H + FIXED ( 3920000 70000 ) N ;
    - IO_FILL_IO_SOUTH_48_0 PAD_FILL5_H + FIXED ( 3980000 70000 ) N ;
    - IO_FILL_IO_SOUTH_48_5 PAD_FILL5_H + FIXED ( 3990000 70000 ) N ;
    - IO_FILL_IO_SOUTH_49_0 PAD_FILL5_H + FIXED ( 4050000 70000 ) N ;
    - IO_FILL_IO_SOUTH_4_0 PAD_FILL5_H + FIXED ( 1040000 70000 ) N ;
    - IO_FILL_IO_SOUTH_50_0 PAD_FILL5_H + FIXED ( 4110000 70000 ) N ;
    - IO_FILL_IO_SOUTH_50_5 PAD_FILL5_H + FIXED ( 4120000 70000 ) N ;
    - IO_FILL_IO_SOUTH_51_0 PAD_FILL5_H + FIXED ( 4180000 70000 ) N ;
    - IO_FILL_IO_SOUTH_52_0 PAD_FILL5_H + FIXED ( 4240000 70000 ) N ;
    - IO_FILL_IO_SOUTH_53_0 PAD_FILL5_H + FIXED ( 4300000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_0 PAD_FILL5_H + FIXED ( 4360000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_10 PAD_FILL5_H + FIXED ( 4380000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_15 PAD_FILL5_H + FIXED ( 4390000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_20 PAD_FILL5_H + FIXED ( 4400000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_25 PAD_FILL5_H + FIXED ( 4410000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_30 PAD_FILL5_H + FIXED ( 4420000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_35 PAD_FILL5_H + FIXED ( 4430000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_40 PAD_FILL5_H + FIXED ( 4440000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_45 PAD_FILL5_H + FIXED ( 4450000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_5 PAD_FILL5_H + FIXED ( 4370000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_50 PAD_FILL5_H + FIXED ( 4460000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_55 PAD_FILL5_H + FIXED ( 4470000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_60 PAD_FILL5_H + FIXED ( 4480000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_65 PAD_FILL5_H + FIXED ( 4490000 70000 ) N ;
    - IO_FILL_IO_SOUTH_54_70 PAD_FILL5_H + FIXED ( 4500000 70000 ) N ;
    - IO_FILL_IO_SOUTH_55_0 PAD_FILL5_H + FIXED ( 4560000 70000 ) N ;
    - IO_FILL_IO_SOUTH_56_0 PAD_FILL5_H + FIXED ( 4620000 70000 ) N ;
    - IO_FILL_IO_SOUTH_56_5 PAD_FILL5_H + FIXED ( 4630000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_0 PAD_FILL5_H + FIXED ( 4690000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_10 PAD_FILL5_H + FIXED ( 4710000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_15 PAD_FILL5_H + FIXED ( 4720000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_20 PAD_FILL5_H + FIXED ( 4730000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_25 PAD_FILL5_H + FIXED ( 4740000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_30 PAD_FILL5_H + FIXED ( 4750000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_35 PAD_FILL5_H + FIXED ( 4760000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_40 PAD_FILL5_H + FIXED ( 4770000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_45 PAD_FILL5_H + FIXED ( 4780000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_5 PAD_FILL5_H + FIXED ( 4700000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_50 PAD_FILL5_H + FIXED ( 4790000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_55 PAD_FILL5_H + FIXED ( 4800000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_60 PAD_FILL5_H + FIXED ( 4810000 70000 ) N ;
    - IO_FILL_IO_SOUTH_57_65 PAD_FILL5_H + FIXED ( 4820000 70000 ) N ;
    - IO_FILL_IO_SOUTH_58_0 PAD_FILL5_H + FIXED ( 4880000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_0 PAD_FILL5_H + FIXED ( 4940000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_10 PAD_FILL5_H + FIXED ( 4960000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_100 PAD_FILL5_H + FIXED ( 5140000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_105 PAD_FILL5_H + FIXED ( 5150000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_110 PAD_FILL5_H + FIXED ( 5160000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_115 PAD_FILL5_H + FIXED ( 5170000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_120 PAD_FILL5_H + FIXED ( 5180000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_125 PAD_FILL5_H + FIXED ( 5190000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_130 PAD_FILL5_H + FIXED ( 5200000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_15 PAD_FILL5_H + FIXED ( 4970000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_20 PAD_FILL5_H + FIXED ( 4980000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_25 PAD_FILL5_H + FIXED ( 4990000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_30 PAD_FILL5_H + FIXED ( 5000000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_35 PAD_FILL5_H + FIXED ( 5010000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_40 PAD_FILL5_H + FIXED ( 5020000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_45 PAD_FILL5_H + FIXED ( 5030000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_5 PAD_FILL5_H + FIXED ( 4950000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_50 PAD_FILL5_H + FIXED ( 5040000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_55 PAD_FILL5_H + FIXED ( 5050000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_60 PAD_FILL5_H + FIXED ( 5060000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_65 PAD_FILL5_H + FIXED ( 5070000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_70 PAD_FILL5_H + FIXED ( 5080000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_75 PAD_FILL5_H + FIXED ( 5090000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_80 PAD_FILL5_H + FIXED ( 5100000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_85 PAD_FILL5_H + FIXED ( 5110000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_90 PAD_FILL5_H + FIXED ( 5120000 70000 ) N ;
    - IO_FILL_IO_SOUTH_59_95 PAD_FILL5_H + FIXED ( 5130000 70000 ) N ;
    - IO_FILL_IO_SOUTH_5_0 PAD_FILL5_H + FIXED ( 1100000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_0 PAD_FILL5_H + FIXED ( 5260000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_10 PAD_FILL5_H + FIXED ( 5280000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_100 PAD_FILL5_H + FIXED ( 5460000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_105 PAD_FILL5_H + FIXED ( 5470000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_110 PAD_FILL5_H + FIXED ( 5480000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_115 PAD_FILL5_H + FIXED ( 5490000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_120 PAD_FILL5_H + FIXED ( 5500000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_125 PAD_FILL5_H + FIXED ( 5510000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_130 PAD_FILL5_H + FIXED ( 5520000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_135 PAD_FILL5_H + FIXED ( 5530000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_140 PAD_FILL5_H + FIXED ( 5540000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_145 PAD_FILL5_H + FIXED ( 5550000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_15 PAD_FILL5_H + FIXED ( 5290000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_150 PAD_FILL5_H + FIXED ( 5560000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_155 PAD_FILL5_H + FIXED ( 5570000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_160 PAD_FILL5_H + FIXED ( 5580000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_165 PAD_FILL5_H + FIXED ( 5590000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_170 PAD_FILL5_H + FIXED ( 5600000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_175 PAD_FILL5_H + FIXED ( 5610000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_180 PAD_FILL5_H + FIXED ( 5620000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_185 PAD_FILL5_H + FIXED ( 5630000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_190 PAD_FILL5_H + FIXED ( 5640000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_20 PAD_FILL5_H + FIXED ( 5300000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_25 PAD_FILL5_H + FIXED ( 5310000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_30 PAD_FILL5_H + FIXED ( 5320000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_35 PAD_FILL5_H + FIXED ( 5330000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_40 PAD_FILL5_H + FIXED ( 5340000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_45 PAD_FILL5_H + FIXED ( 5350000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_5 PAD_FILL5_H + FIXED ( 5270000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_50 PAD_FILL5_H + FIXED ( 5360000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_55 PAD_FILL5_H + FIXED ( 5370000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_60 PAD_FILL5_H + FIXED ( 5380000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_65 PAD_FILL5_H + FIXED ( 5390000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_70 PAD_FILL5_H + FIXED ( 5400000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_75 PAD_FILL5_H + FIXED ( 5410000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_80 PAD_FILL5_H + FIXED ( 5420000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_85 PAD_FILL5_H + FIXED ( 5430000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_90 PAD_FILL5_H + FIXED ( 5440000 70000 ) N ;
    - IO_FILL_IO_SOUTH_60_95 PAD_FILL5_H + FIXED ( 5450000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_0 PAD_FILL5_H + FIXED ( 1160000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_10 PAD_FILL5_H + FIXED ( 1180000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_15 PAD_FILL5_H + FIXED ( 1190000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_20 PAD_FILL5_H + FIXED ( 1200000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_25 PAD_FILL5_H + FIXED ( 1210000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_30 PAD_FILL5_H + FIXED ( 1220000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_35 PAD_FILL5_H + FIXED ( 1230000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_40 PAD_FILL5_H + FIXED ( 1240000 70000 ) N ;
    - IO_FILL_IO_SOUTH_6_5 PAD_FILL5_H + FIXED ( 1170000 70000 ) N ;
    - IO_FILL_IO_SOUTH_7_0 PAD_FILL5_H + FIXED ( 1300000 70000 ) N ;
    - IO_FILL_IO_SOUTH_8_0 PAD_FILL5_H + FIXED ( 1360000 70000 ) N ;
    - IO_FILL_IO_SOUTH_8_5 PAD_FILL5_H + FIXED ( 1370000 70000 ) N ;
    - IO_FILL_IO_SOUTH_9_0 PAD_FILL5_H + FIXED ( 1430000 70000 ) N ;
    - IO_FILL_IO_WEST_0_0 PAD_FILL5_V + FIXED ( 70000 350000 ) FW ;
    - IO_FILL_IO_WEST_0_10 PAD_FILL5_V + FIXED ( 70000 370000 ) FW ;
    - IO_FILL_IO_WEST_0_100 PAD_FILL5_V + FIXED ( 70000 550000 ) FW ;
    - IO_FILL_IO_WEST_0_105 PAD_FILL5_V + FIXED ( 70000 560000 ) FW ;
    - IO_FILL_IO_WEST_0_110 PAD_FILL5_V + FIXED ( 70000 570000 ) FW ;
    - IO_FILL_IO_WEST_0_115 PAD_FILL5_V + FIXED ( 70000 580000 ) FW ;
    - IO_FILL_IO_WEST_0_120 PAD_FILL5_V + FIXED ( 70000 590000 ) FW ;
    - IO_FILL_IO_WEST_0_125 PAD_FILL5_V + FIXED ( 70000 600000 ) FW ;
    - IO_FILL_IO_WEST_0_130 PAD_FILL5_V + FIXED ( 70000 610000 ) FW ;
    - IO_FILL_IO_WEST_0_135 PAD_FILL5_V + FIXED ( 70000 620000 ) FW ;
    - IO_FILL_IO_WEST_0_140 PAD_FILL5_V + FIXED ( 70000 630000 ) FW ;
    - IO_FILL_IO_WEST_0_145 PAD_FILL5_V + FIXED ( 70000 640000 ) FW ;
    - IO_FILL_IO_WEST_0_15 PAD_FILL5_V + FIXED ( 70000 380000 ) FW ;
    - IO_FILL_IO_WEST_0_150 PAD_FILL5_V + FIXED ( 70000 650000 ) FW ;
    - IO_FILL_IO_WEST_0_155 PAD_FILL5_V + FIXED ( 70000 660000 ) FW ;
    - IO_FILL_IO_WEST_0_160 PAD_FILL5_V + FIXED ( 70000 670000 ) FW ;
    - IO_FILL_IO_WEST_0_165 PAD_FILL5_V + FIXED ( 70000 680000 ) FW ;
    - IO_FILL_IO_WEST_0_170 PAD_FILL5_V + FIXED ( 70000 690000 ) FW ;
    - IO_FILL_IO_WEST_0_175 PAD_FILL5_V + FIXED ( 70000 700000 ) FW ;
    - IO_FILL_IO_WEST_0_180 PAD_FILL5_V + FIXED ( 70000 710000 ) FW ;
    - IO_FILL_IO_WEST_0_185 PAD_FILL5_V + FIXED ( 70000 720000 ) FW ;
    - IO_FILL_IO_WEST_0_190 PAD_FILL5_V + FIXED ( 70000 730000 ) FW ;
    - IO_FILL_IO_WEST_0_195 PAD_FILL5_V + FIXED ( 70000 740000 ) FW ;
    - IO_FILL_IO_WEST_0_20 PAD_FILL5_V + FIXED ( 70000 390000 ) FW ;
    - IO_FILL_IO_WEST_0_200 PAD_FILL5_V + FIXED ( 70000 750000 ) FW ;
    - IO_FILL_IO_WEST_0_205 PAD_FILL5_V + FIXED ( 70000 760000 ) FW ;
    - IO_FILL_IO_WEST_0_210 PAD_FILL5_V + FIXED ( 70000 770000 ) FW ;
    - IO_FILL_IO_WEST_0_215 PAD_FILL5_V + FIXED ( 70000 780000 ) FW ;
    - IO_FILL_IO_WEST_0_220 PAD_FILL5_V + FIXED ( 70000 790000 ) FW ;
    - IO_FILL_IO_WEST_0_225 PAD_FILL5_V + FIXED ( 70000 800000 ) FW ;
    - IO_FILL_IO_WEST_0_230 PAD_FILL5_V + FIXED ( 70000 810000 ) FW ;
    - IO_FILL_IO_WEST_0_235 PAD_FILL5_V + FIXED ( 70000 820000 ) FW ;
    - IO_FILL_IO_WEST_0_240 PAD_FILL5_V + FIXED ( 70000 830000 ) FW ;
    - IO_FILL_IO_WEST_0_245 PAD_FILL5_V + FIXED ( 70000 840000 ) FW ;
    - IO_FILL_IO_WEST_0_25 PAD_FILL5_V + FIXED ( 70000 400000 ) FW ;
    - IO_FILL_IO_WEST_0_250 PAD_FILL5_V + FIXED ( 70000 850000 ) FW ;
    - IO_FILL_IO_WEST_0_255 PAD_FILL5_V + FIXED ( 70000 860000 ) FW ;
    - IO_FILL_IO_WEST_0_260 PAD_FILL5_V + FIXED ( 70000 870000 ) FW ;
    - IO_FILL_IO_WEST_0_265 PAD_FILL5_V + FIXED ( 70000 880000 ) FW ;
    - IO_FILL_IO_WEST_0_270 PAD_FILL5_V + FIXED ( 70000 890000 ) FW ;
    - IO_FILL_IO_WEST_0_275 PAD_FILL5_V + FIXED ( 70000 900000 ) FW ;
    - IO_FILL_IO_WEST_0_280 PAD_FILL5_V + FIXED ( 70000 910000 ) FW ;
    - IO_FILL_IO_WEST_0_285 PAD_FILL5_V + FIXED ( 70000 920000 ) FW ;
    - IO_FILL_IO_WEST_0_290 PAD_FILL5_V + FIXED ( 70000 930000 ) FW ;
    - IO_FILL_IO_WEST_0_295 PAD_FILL5_V + FIXED ( 70000 940000 ) FW ;
    - IO_FILL_IO_WEST_0_30 PAD_FILL5_V + FIXED ( 70000 410000 ) FW ;
    - IO_FILL_IO_WEST_0_300 PAD_FILL5_V + FIXED ( 70000 950000 ) FW ;
    - IO_FILL_IO_WEST_0_305 PAD_FILL5_V + FIXED ( 70000 960000 ) FW ;
    - IO_FILL_IO_WEST_0_310 PAD_FILL5_V + FIXED ( 70000 970000 ) FW ;
    - IO_FILL_IO_WEST_0_315 PAD_FILL5_V + FIXED ( 70000 980000 ) FW ;
    - IO_FILL_IO_WEST_0_320 PAD_FILL5_V + FIXED ( 70000 990000 ) FW ;
    - IO_FILL_IO_WEST_0_325 PAD_FILL5_V + FIXED ( 70000 1000000 ) FW ;
    - IO_FILL_IO_WEST_0_330 PAD_FILL5_V + FIXED ( 70000 1010000 ) FW ;
    - IO_FILL_IO_WEST_0_335 PAD_FILL5_V + FIXED ( 70000 1020000 ) FW ;
    - IO_FILL_IO_WEST_0_340 PAD_FILL5_V + FIXED ( 70000 1030000 ) FW ;
    - IO_FILL_IO_WEST_0_345 PAD_FILL5_V + FIXED ( 70000 1040000 ) FW ;
    - IO_FILL_IO_WEST_0_35 PAD_FILL5_V + FIXED ( 70000 420000 ) FW ;
    - IO_FILL_IO_WEST_0_350 PAD_FILL5_V + FIXED ( 70000 1050000 ) FW ;
    - IO_FILL_IO_WEST_0_355 PAD_FILL5_V + FIXED ( 70000 1060000 ) FW ;
    - IO_FILL_IO_WEST_0_360 PAD_FILL5_V + FIXED ( 70000 1070000 ) FW ;
    - IO_FILL_IO_WEST_0_365 PAD_FILL5_V + FIXED ( 70000 1080000 ) FW ;
    - IO_FILL_IO_WEST_0_370 PAD_FILL5_V + FIXED ( 70000 1090000 ) FW ;
    - IO_FILL_IO_WEST_0_375 PAD_FILL5_V + FIXED ( 70000 1100000 ) FW ;
    - IO_FILL_IO_WEST_0_380 PAD_FILL5_V + FIXED ( 70000 1110000 ) FW ;
    - IO_FILL_IO_WEST_0_385 PAD_FILL5_V + FIXED ( 70000 1120000 ) FW ;
    - IO_FILL_IO_WEST_0_390 PAD_FILL5_V + FIXED ( 70000 1130000 ) FW ;
    - IO_FILL_IO_WEST_0_395 PAD_FILL5_V + FIXED ( 70000 1140000 ) FW ;
    - IO_FILL_IO_WEST_0_40 PAD_FILL5_V + FIXED ( 70000 430000 ) FW ;
    - IO_FILL_IO_WEST_0_400 PAD_FILL5_V + FIXED ( 70000 1150000 ) FW ;
    - IO_FILL_IO_WEST_0_405 PAD_FILL5_V + FIXED ( 70000 1160000 ) FW ;
    - IO_FILL_IO_WEST_0_410 PAD_FILL5_V + FIXED ( 70000 1170000 ) FW ;
    - IO_FILL_IO_WEST_0_415 PAD_FILL5_V + FIXED ( 70000 1180000 ) FW ;
    - IO_FILL_IO_WEST_0_420 PAD_FILL5_V + FIXED ( 70000 1190000 ) FW ;
    - IO_FILL_IO_WEST_0_425 PAD_FILL5_V + FIXED ( 70000 1200000 ) FW ;
    - IO_FILL_IO_WEST_0_430 PAD_FILL5_V + FIXED ( 70000 1210000 ) FW ;
    - IO_FILL_IO_WEST_0_435 PAD_FILL5_V + FIXED ( 70000 1220000 ) FW ;
    - IO_FILL_IO_WEST_0_440 PAD_FILL5_V + FIXED ( 70000 1230000 ) FW ;
    - IO_FILL_IO_WEST_0_445 PAD_FILL5_V + FIXED ( 70000 1240000 ) FW ;
    - IO_FILL_IO_WEST_0_45 PAD_FILL5_V + FIXED ( 70000 440000 ) FW ;
    - IO_FILL_IO_WEST_0_450 PAD_FILL5_V + FIXED ( 70000 1250000 ) FW ;
    - IO_FILL_IO_WEST_0_455 PAD_FILL5_V + FIXED ( 70000 1260000 ) FW ;
    - IO_FILL_IO_WEST_0_460 PAD_FILL5_V + FIXED ( 70000 1270000 ) FW ;
    - IO_FILL_IO_WEST_0_465 PAD_FILL5_V + FIXED ( 70000 1280000 ) FW ;
    - IO_FILL_IO_WEST_0_470 PAD_FILL5_V + FIXED ( 70000 1290000 ) FW ;
    - IO_FILL_IO_WEST_0_475 PAD_FILL5_V + FIXED ( 70000 1300000 ) FW ;
    - IO_FILL_IO_WEST_0_480 PAD_FILL5_V + FIXED ( 70000 1310000 ) FW ;
    - IO_FILL_IO_WEST_0_485 PAD_FILL5_V + FIXED ( 70000 1320000 ) FW ;
    - IO_FILL_IO_WEST_0_490 PAD_FILL5_V + FIXED ( 70000 1330000 ) FW ;
    - IO_FILL_IO_WEST_0_495 PAD_FILL5_V + FIXED ( 70000 1340000 ) FW ;
    - IO_FILL_IO_WEST_0_5 PAD_FILL5_V + FIXED ( 70000 360000 ) FW ;
    - IO_FILL_IO_WEST_0_50 PAD_FILL5_V + FIXED ( 70000 450000 ) FW ;
    - IO_FILL_IO_WEST_0_500 PAD_FILL5_V + FIXED ( 70000 1350000 ) FW ;
    - IO_FILL_IO_WEST_0_505 PAD_FILL5_V + FIXED ( 70000 1360000 ) FW ;
    - IO_FILL_IO_WEST_0_55 PAD_FILL5_V + FIXED ( 70000 460000 ) FW ;
    - IO_FILL_IO_WEST_0_60 PAD_FILL5_V + FIXED ( 70000 470000 ) FW ;
    - IO_FILL_IO_WEST_0_65 PAD_FILL5_V + FIXED ( 70000 480000 ) FW ;
    - IO_FILL_IO_WEST_0_70 PAD_FILL5_V + FIXED ( 70000 490000 ) FW ;
    - IO_FILL_IO_WEST_0_75 PAD_FILL5_V + FIXED ( 70000 500000 ) FW ;
    - IO_FILL_IO_WEST_0_80 PAD_FILL5_V + FIXED ( 70000 510000 ) FW ;
    - IO_FILL_IO_WEST_0_85 PAD_FILL5_V + FIXED ( 70000 520000 ) FW ;
    - IO_FILL_IO_WEST_0_90 PAD_FILL5_V + FIXED ( 70000 530000 ) FW ;
    - IO_FILL_IO_WEST_0_95 PAD_FILL5_V + FIXED ( 70000 540000 ) FW ;
    - IO_FILL_IO_WEST_10_0 PAD_FILL5_V + FIXED ( 70000 2120000 ) FW ;
    - IO_FILL_IO_WEST_11_0 PAD_FILL5_V + FIXED ( 70000 2180000 ) FW ;
    - IO_FILL_IO_WEST_12_0 PAD_FILL5_V + FIXED ( 70000 2240000 ) FW ;
    - IO_FILL_IO_WEST_12_10 PAD_FILL5_V + FIXED ( 70000 2260000 ) FW ;
    - IO_FILL_IO_WEST_12_5 PAD_FILL5_V + FIXED ( 70000 2250000 ) FW ;
    - IO_FILL_IO_WEST_13_0 PAD_FILL5_V + FIXED ( 70000 2320000 ) FW ;
    - IO_FILL_IO_WEST_13_5 PAD_FILL5_V + FIXED ( 70000 2330000 ) FW ;
    - IO_FILL_IO_WEST_14_0 PAD_FILL5_V + FIXED ( 70000 2390000 ) FW ;
    - IO_FILL_IO_WEST_15_0 PAD_FILL5_V + FIXED ( 70000 2450000 ) FW ;
    - IO_FILL_IO_WEST_16_0 PAD_FILL5_V + FIXED ( 70000 2510000 ) FW ;
    - IO_FILL_IO_WEST_17_0 PAD_FILL5_V + FIXED ( 70000 2570000 ) FW ;
    - IO_FILL_IO_WEST_17_5 PAD_FILL5_V + FIXED ( 70000 2580000 ) FW ;
    - IO_FILL_IO_WEST_18_0 PAD_FILL5_V + FIXED ( 70000 2640000 ) FW ;
    - IO_FILL_IO_WEST_19_0 PAD_FILL5_V + FIXED ( 70000 2700000 ) FW ;
    - IO_FILL_IO_WEST_19_5 PAD_FILL5_V + FIXED ( 70000 2710000 ) FW ;
    - IO_FILL_IO_WEST_1_0 PAD_FILL5_V + FIXED ( 70000 1420000 ) FW ;
    - IO_FILL_IO_WEST_20_0 PAD_FILL5_V + FIXED ( 70000 2770000 ) FW ;
    - IO_FILL_IO_WEST_21_0 PAD_FILL5_V + FIXED ( 70000 2830000 ) FW ;
    - IO_FILL_IO_WEST_22_0 PAD_FILL5_V + FIXED ( 70000 2890000 ) FW ;
    - IO_FILL_IO_WEST_22_5 PAD_FILL5_V + FIXED ( 70000 2900000 ) FW ;
    - IO_FILL_IO_WEST_23_0 PAD_FILL5_V + FIXED ( 70000 2960000 ) FW ;
    - IO_FILL_IO_WEST_24_0 PAD_FILL5_V + FIXED ( 70000 3020000 ) FW ;
    - IO_FILL_IO_WEST_25_0 PAD_FILL5_V + FIXED ( 70000 3080000 ) FW ;
    - IO_FILL_IO_WEST_26_0 PAD_FILL5_V + FIXED ( 70000 3140000 ) FW ;
    - IO_FILL_IO_WEST_27_0 PAD_FILL5_V + FIXED ( 70000 3200000 ) FW ;
    - IO_FILL_IO_WEST_27_10 PAD_FILL5_V + FIXED ( 70000 3220000 ) FW ;
    - IO_FILL_IO_WEST_27_5 PAD_FILL5_V + FIXED ( 70000 3210000 ) FW ;
    - IO_FILL_IO_WEST_28_0 PAD_FILL5_V + FIXED ( 70000 3280000 ) FW ;
    - IO_FILL_IO_WEST_29_0 PAD_FILL5_V + FIXED ( 70000 3340000 ) FW ;
    - IO_FILL_IO_WEST_2_0 PAD_FILL5_V + FIXED ( 70000 1480000 ) FW ;
    - IO_FILL_IO_WEST_30_0 PAD_FILL5_V + FIXED ( 70000 3400000 ) FW ;
    - IO_FILL_IO_WEST_31_0 PAD_FILL5_V + FIXED ( 70000 3460000 ) FW ;
    - IO_FILL_IO_WEST_32_0 PAD_FILL5_V + FIXED ( 70000 3520000 ) FW ;
    - IO_FILL_IO_WEST_32_10 PAD_FILL5_V + FIXED ( 70000 3540000 ) FW ;
    - IO_FILL_IO_WEST_32_5 PAD_FILL5_V + FIXED ( 70000 3530000 ) FW ;
    - IO_FILL_IO_WEST_33_0 PAD_FILL5_V + FIXED ( 70000 3600000 ) FW ;
    - IO_FILL_IO_WEST_33_5 PAD_FILL5_V + FIXED ( 70000 3610000 ) FW ;
    - IO_FILL_IO_WEST_34_0 PAD_FILL5_V + FIXED ( 70000 3670000 ) FW ;
    - IO_FILL_IO_WEST_35_0 PAD_FILL5_V + FIXED ( 70000 3730000 ) FW ;
    - IO_FILL_IO_WEST_36_0 PAD_FILL5_V + FIXED ( 70000 3790000 ) FW ;
    - IO_FILL_IO_WEST_37_0 PAD_FILL5_V + FIXED ( 70000 3850000 ) FW ;
    - IO_FILL_IO_WEST_37_5 PAD_FILL5_V + FIXED ( 70000 3860000 ) FW ;
    - IO_FILL_IO_WEST_38_0 PAD_FILL5_V + FIXED ( 70000 3920000 ) FW ;
    - IO_FILL_IO_WEST_39_0 PAD_FILL5_V + FIXED ( 70000 3980000 ) FW ;
    - IO_FILL_IO_WEST_3_0 PAD_FILL5_V + FIXED ( 70000 1540000 ) FW ;
    - IO_FILL_IO_WEST_3_10 PAD_FILL5_V + FIXED ( 70000 1560000 ) FW ;
    - IO_FILL_IO_WEST_3_15 PAD_FILL5_V + FIXED ( 70000 1570000 ) FW ;
    - IO_FILL_IO_WEST_3_20 PAD_FILL5_V + FIXED ( 70000 1580000 ) FW ;
    - IO_FILL_IO_WEST_3_25 PAD_FILL5_V + FIXED ( 70000 1590000 ) FW ;
    - IO_FILL_IO_WEST_3_30 PAD_FILL5_V + FIXED ( 70000 1600000 ) FW ;
    - IO_FILL_IO_WEST_3_35 PAD_FILL5_V + FIXED ( 70000 1610000 ) FW ;
    - IO_FILL_IO_WEST_3_40 PAD_FILL5_V + FIXED ( 70000 1620000 ) FW ;
    - IO_FILL_IO_WEST_3_45 PAD_FILL5_V + FIXED ( 70000 1630000 ) FW ;
    - IO_FILL_IO_WEST_3_5 PAD_FILL5_V + FIXED ( 70000 1550000 ) FW ;
    - IO_FILL_IO_WEST_3_50 PAD_FILL5_V + FIXED ( 70000 1640000 ) FW ;
    - IO_FILL_IO_WEST_3_55 PAD_FILL5_V + FIXED ( 70000 1650000 ) FW ;
    - IO_FILL_IO_WEST_3_60 PAD_FILL5_V + FIXED ( 70000 1660000 ) FW ;
    - IO_FILL_IO_WEST_3_65 PAD_FILL5_V + FIXED ( 70000 1670000 ) FW ;
    - IO_FILL_IO_WEST_3_70 PAD_FILL5_V + FIXED ( 70000 1680000 ) FW ;
    - IO_FILL_IO_WEST_40_0 PAD_FILL5_V + FIXED ( 70000 4040000 ) FW ;
    - IO_FILL_IO_WEST_41_0 PAD_FILL5_V + FIXED ( 70000 4100000 ) FW ;
    - IO_FILL_IO_WEST_41_5 PAD_FILL5_V + FIXED ( 70000 4110000 ) FW ;
    - IO_FILL_IO_WEST_42_0 PAD_FILL5_V + FIXED ( 70000 4170000 ) FW ;
    - IO_FILL_IO_WEST_42_5 PAD_FILL5_V + FIXED ( 70000 4180000 ) FW ;
    - IO_FILL_IO_WEST_43_0 PAD_FILL5_V + FIXED ( 70000 4240000 ) FW ;
    - IO_FILL_IO_WEST_44_0 PAD_FILL5_V + FIXED ( 70000 4300000 ) FW ;
    - IO_FILL_IO_WEST_45_0 PAD_FILL5_V + FIXED ( 70000 4360000 ) FW ;
    - IO_FILL_IO_WEST_46_0 PAD_FILL5_V + FIXED ( 70000 4420000 ) FW ;
    - IO_FILL_IO_WEST_47_0 PAD_FILL5_V + FIXED ( 70000 4480000 ) FW ;
    - IO_FILL_IO_WEST_47_10 PAD_FILL5_V + FIXED ( 70000 4500000 ) FW ;
    - IO_FILL_IO_WEST_47_15 PAD_FILL5_V + FIXED ( 70000 4510000 ) FW ;
    - IO_FILL_IO_WEST_47_20 PAD_FILL5_V + FIXED ( 70000 4520000 ) FW ;
    - IO_FILL_IO_WEST_47_25 PAD_FILL5_V + FIXED ( 70000 4530000 ) FW ;
    - IO_FILL_IO_WEST_47_30 PAD_FILL5_V + FIXED ( 70000 4540000 ) FW ;
    - IO_FILL_IO_WEST_47_35 PAD_FILL5_V + FIXED ( 70000 4550000 ) FW ;
    - IO_FILL_IO_WEST_47_40 PAD_FILL5_V + FIXED ( 70000 4560000 ) FW ;
    - IO_FILL_IO_WEST_47_45 PAD_FILL5_V + FIXED ( 70000 4570000 ) FW ;
    - IO_FILL_IO_WEST_47_5 PAD_FILL5_V + FIXED ( 70000 4490000 ) FW ;
    - IO_FILL_IO_WEST_47_50 PAD_FILL5_V + FIXED ( 70000 4580000 ) FW ;
    - IO_FILL_IO_WEST_48_0 PAD_FILL5_V + FIXED ( 70000 4640000 ) FW ;
    - IO_FILL_IO_WEST_49_0 PAD_FILL5_V + FIXED ( 70000 4700000 ) FW ;
    - IO_FILL_IO_WEST_4_0 PAD_FILL5_V + FIXED ( 70000 1740000 ) FW ;
    - IO_FILL_IO_WEST_50_0 PAD_FILL5_V + FIXED ( 70000 4760000 ) FW ;
    - IO_FILL_IO_WEST_51_0 PAD_FILL5_V + FIXED ( 70000 4820000 ) FW ;
    - IO_FILL_IO_WEST_51_10 PAD_FILL5_V + FIXED ( 70000 4840000 ) FW ;
    - IO_FILL_IO_WEST_51_15 PAD_FILL5_V + FIXED ( 70000 4850000 ) FW ;
    - IO_FILL_IO_WEST_51_20 PAD_FILL5_V + FIXED ( 70000 4860000 ) FW ;
    - IO_FILL_IO_WEST_51_25 PAD_FILL5_V + FIXED ( 70000 4870000 ) FW ;
    - IO_FILL_IO_WEST_51_30 PAD_FILL5_V + FIXED ( 70000 4880000 ) FW ;
    - IO_FILL_IO_WEST_51_5 PAD_FILL5_V + FIXED ( 70000 4830000 ) FW ;
    - IO_FILL_IO_WEST_52_0 PAD_FILL5_V + FIXED ( 70000 4940000 ) FW ;
    - IO_FILL_IO_WEST_53_0 PAD_FILL5_V + FIXED ( 70000 5000000 ) FW ;
    - IO_FILL_IO_WEST_54_0 PAD_FILL5_V + FIXED ( 70000 5060000 ) FW ;
    - IO_FILL_IO_WEST_54_10 PAD_FILL5_V + FIXED ( 70000 5080000 ) FW ;
    - IO_FILL_IO_WEST_54_100 PAD_FILL5_V + FIXED ( 70000 5260000 ) FW ;
    - IO_FILL_IO_WEST_54_15 PAD_FILL5_V + FIXED ( 70000 5090000 ) FW ;
    - IO_FILL_IO_WEST_54_20 PAD_FILL5_V + FIXED ( 70000 5100000 ) FW ;
    - IO_FILL_IO_WEST_54_25 PAD_FILL5_V + FIXED ( 70000 5110000 ) FW ;
    - IO_FILL_IO_WEST_54_30 PAD_FILL5_V + FIXED ( 70000 5120000 ) FW ;
    - IO_FILL_IO_WEST_54_35 PAD_FILL5_V + FIXED ( 70000 5130000 ) FW ;
    - IO_FILL_IO_WEST_54_40 PAD_FILL5_V + FIXED ( 70000 5140000 ) FW ;
    - IO_FILL_IO_WEST_54_45 PAD_FILL5_V + FIXED ( 70000 5150000 ) FW ;
    - IO_FILL_IO_WEST_54_5 PAD_FILL5_V + FIXED ( 70000 5070000 ) FW ;
    - IO_FILL_IO_WEST_54_50 PAD_FILL5_V + FIXED ( 70000 5160000 ) FW ;
    - IO_FILL_IO_WEST_54_55 PAD_FILL5_V + FIXED ( 70000 5170000 ) FW ;
    - IO_FILL_IO_WEST_54_60 PAD_FILL5_V + FIXED ( 70000 5180000 ) FW ;
    - IO_FILL_IO_WEST_54_65 PAD_FILL5_V + FIXED ( 70000 5190000 ) FW ;
    - IO_FILL_IO_WEST_54_70 PAD_FILL5_V + FIXED ( 70000 5200000 ) FW ;
    - IO_FILL_IO_WEST_54_75 PAD_FILL5_V + FIXED ( 70000 5210000 ) FW ;
    - IO_FILL_IO_WEST_54_80 PAD_FILL5_V + FIXED ( 70000 5220000 ) FW ;
    - IO_FILL_IO_WEST_54_85 PAD_FILL5_V + FIXED ( 70000 5230000 ) FW ;
    - IO_FILL_IO_WEST_54_90 PAD_FILL5_V + FIXED ( 70000 5240000 ) FW ;
    - IO_FILL_IO_WEST_54_95 PAD_FILL5_V + FIXED ( 70000 5250000 ) FW ;
    - IO_FILL_IO_WEST_55_0 PAD_FILL5_V + FIXED ( 70000 5320000 ) FW ;
    - IO_FILL_IO_WEST_55_5 PAD_FILL5_V + FIXED ( 70000 5330000 ) FW ;
    - IO_FILL_IO_WEST_56_0 PAD_FILL5_V + FIXED ( 70000 5390000 ) FW ;
    - IO_FILL_IO_WEST_56_10 PAD_FILL5_V + FIXED ( 70000 5410000 ) FW ;
    - IO_FILL_IO_WEST_56_15 PAD_FILL5_V + FIXED ( 70000 5420000 ) FW ;
    - IO_FILL_IO_WEST_56_20 PAD_FILL5_V + FIXED ( 70000 5430000 ) FW ;
    - IO_FILL_IO_WEST_56_25 PAD_FILL5_V + FIXED ( 70000 5440000 ) FW ;
    - IO_FILL_IO_WEST_56_30 PAD_FILL5_V + FIXED ( 70000 5450000 ) FW ;
    - IO_FILL_IO_WEST_56_35 PAD_FILL5_V + FIXED ( 70000 5460000 ) FW ;
    - IO_FILL_IO_WEST_56_40 PAD_FILL5_V + FIXED ( 70000 5470000 ) FW ;
    - IO_FILL_IO_WEST_56_45 PAD_FILL5_V + FIXED ( 70000 5480000 ) FW ;
    - IO_FILL_IO_WEST_56_5 PAD_FILL5_V + FIXED ( 70000 5400000 ) FW ;
    - IO_FILL_IO_WEST_56_50 PAD_FILL5_V + FIXED ( 70000 5490000 ) FW ;
    - IO_FILL_IO_WEST_56_55 PAD_FILL5_V + FIXED ( 70000 5500000 ) FW ;
    - IO_FILL_IO_WEST_56_60 PAD_FILL5_V + FIXED ( 70000 5510000 ) FW ;
    - IO_FILL_IO_WEST_56_65 PAD_FILL5_V + FIXED ( 70000 5520000 ) FW ;
    - IO_FILL_IO_WEST_56_70 PAD_FILL5_V + FIXED ( 70000 5530000 ) FW ;
    - IO_FILL_IO_WEST_56_75 PAD_FILL5_V + FIXED ( 70000 5540000 ) FW ;
    - IO_FILL_IO_WEST_56_80 PAD_FILL5_V + FIXED ( 70000 5550000 ) FW ;
    - IO_FILL_IO_WEST_56_85 PAD_FILL5_V + FIXED ( 70000 5560000 ) FW ;
    - IO_FILL_IO_WEST_56_90 PAD_FILL5_V + FIXED ( 70000 5570000 ) FW ;
    - IO_FILL_IO_WEST_56_95 PAD_FILL5_V + FIXED ( 70000 5580000 ) FW ;
    - IO_FILL_IO_WEST_57_0 PAD_FILL5_V + FIXED ( 70000 5640000 ) FW ;
    - IO_FILL_IO_WEST_5_0 PAD_FILL5_V + FIXED ( 70000 1800000 ) FW ;
    - IO_FILL_IO_WEST_6_0 PAD_FILL5_V + FIXED ( 70000 1860000 ) FW ;
    - IO_FILL_IO_WEST_7_0 PAD_FILL5_V + FIXED ( 70000 1920000 ) FW ;
    - IO_FILL_IO_WEST_7_10 PAD_FILL5_V + FIXED ( 70000 1940000 ) FW ;
    - IO_FILL_IO_WEST_7_5 PAD_FILL5_V + FIXED ( 70000 1930000 ) FW ;
    - IO_FILL_IO_WEST_8_0 PAD_FILL5_V + FIXED ( 70000 2000000 ) FW ;
    - IO_FILL_IO_WEST_9_0 PAD_FILL5_V + FIXED ( 70000 2060000 ) FW ;
    - u_brk0_inner PADCELL_FBRK_V + FIXED ( 3470000 5650000 ) FS ;
    - u_bsg_tag_clk_i_outer PADCELL_SIG_H + FIXED ( 5650000 2910000 ) W ;
    - u_bsg_tag_clk_o_inner PADCELL_SIG_H + FIXED ( 70000 3800000 ) FW ;
    - u_bsg_tag_data_i_inner PADCELL_SIG_H + FIXED ( 5650000 3090000 ) W ;
    - u_bsg_tag_data_o_outer PADCELL_SIG_H + FIXED ( 70000 3620000 ) FW ;
    - u_bsg_tag_en_i_outer PADCELL_SIG_H + FIXED ( 5650000 3170000 ) W ;
    - u_ci2_0_o_outer PADCELL_SIG_V + FIXED ( 4000000 5650000 ) FS ;
    - u_ci2_1_o_inner PADCELL_SIG_V + FIXED ( 4060000 5650000 ) FS ;
    - u_ci2_2_o_outer PADCELL_SIG_V + FIXED ( 4220000 5650000 ) FS ;
    - u_ci2_3_o_inner PADCELL_SIG_V + FIXED ( 4270000 5650000 ) FS ;
    - u_ci2_4_o_outer PADCELL_SIG_V + FIXED ( 4380000 5650000 ) FS ;
    - u_ci2_5_o_outer PADCELL_SIG_V + FIXED ( 5010000 5650000 ) FS ;
    - u_ci2_6_o_inner PADCELL_SIG_V + FIXED ( 5270000 5650000 ) FS ;
    - u_ci2_7_o_outer PADCELL_SIG_V + FIXED ( 5650000 5210000 ) W ;
    - u_ci2_8_o_inner PADCELL_SIG_V + FIXED ( 5650000 4900000 ) W ;
    - u_ci2_clk_o_inner PADCELL_SIG_V + FIXED ( 4440000 5650000 ) FS ;
    - u_ci2_tkn_i_outer PADCELL_SIG_V + FIXED ( 4690000 5650000 ) FS ;
    - u_ci2_v_o_inner PADCELL_SIG_V + FIXED ( 4750000 5650000 ) FS ;
    - u_ci_0_i_outer PADCELL_SIG_H + FIXED ( 5650000 4830000 ) W ;
    - u_ci_1_i_inner PADCELL_SIG_H + FIXED ( 5650000 4510000 ) W ;
    - u_ci_2_i_outer PADCELL_SIG_H + FIXED ( 5650000 4190000 ) W ;
    - u_ci_3_i_inner PADCELL_SIG_H + FIXED ( 5650000 4130000 ) W ;
    - u_ci_4_i_outer PADCELL_SIG_H + FIXED ( 5650000 4050000 ) W ;
    - u_ci_5_i_outer PADCELL_SIG_H + FIXED ( 5650000 3670000 ) W ;
    - u_ci_6_i_inner PADCELL_SIG_H + FIXED ( 5650000 3610000 ) W ;
    - u_ci_7_i_outer PADCELL_SIG_H + FIXED ( 5650000 3420000 ) W ;
    - u_ci_8_i_inner PADCELL_SIG_H + FIXED ( 5650000 3240000 ) W ;
    - u_ci_clk_i_inner PADCELL_SIG_H + FIXED ( 5650000 3990000 ) W ;
    - u_ci_tkn_o_outer PADCELL_SIG_H + FIXED ( 5650000 3810000 ) W ;
    - u_ci_v_i_inner PADCELL_SIG_H + FIXED ( 5650000 3740000 ) W ;
    - u_clk_A_i_inner PADCELL_SIG_V + FIXED ( 2830000 5650000 ) FS ;
    - u_clk_B_i_outer PADCELL_SIG_V + FIXED ( 2910000 5650000 ) FS ;
    - u_clk_C_i_outer PADCELL_SIG_V + FIXED ( 3040000 5650000 ) FS ;
    - u_clk_async_reset_i_outer PADCELL_SIG_V + FIXED ( 3310000 5650000 ) FS ;
    - u_clk_o_outer PADCELL_SIG_V + FIXED ( 3160000 5650000 ) FS ;
    - u_co2_0_o_outer PADCELL_SIG_H + FIXED ( 70000 3990000 ) FW ;
    - u_co2_1_o_inner PADCELL_SIG_H + FIXED ( 70000 4050000 ) FW ;
    - u_co2_2_o_outer PADCELL_SIG_H + FIXED ( 70000 4120000 ) FW ;
    - u_co2_3_o_inner PADCELL_SIG_H + FIXED ( 70000 4190000 ) FW ;
    - u_co2_4_o_outer PADCELL_SIG_H + FIXED ( 70000 4370000 ) FW ;
    - u_co2_5_o_outer PADCELL_SIG_H + FIXED ( 70000 5010000 ) FW ;
    - u_co2_6_o_inner PADCELL_SIG_H + FIXED ( 70000 5270000 ) FW ;
    - u_co2_7_o_outer PADCELL_SIG_H + FIXED ( 70000 5340000 ) FW ;
    - u_co2_8_o_inner PADCELL_SIG_H + FIXED ( 70000 5590000 ) FW ;
    - u_co2_clk_o_inner PADCELL_SIG_H + FIXED ( 70000 4430000 ) FW ;
    - u_co2_tkn_i_outer PADCELL_SIG_H + FIXED ( 70000 4590000 ) FW ;
    - u_co2_v_o_inner PADCELL_SIG_H + FIXED ( 70000 4650000 ) FW ;
    - u_co_0_i_inner PADCELL_SIG_V + FIXED ( 1170000 5650000 ) FS ;
    - u_co_1_i_outer PADCELL_SIG_V + FIXED ( 1370000 5650000 ) FS ;
    - u_co_2_i_inner PADCELL_SIG_V + FIXED ( 1440000 5650000 ) FS ;
    - u_co_3_i_outer PADCELL_SIG_V + FIXED ( 1750000 5650000 ) FS ;
    - u_co_4_i_inner PADCELL_SIG_V + FIXED ( 1950000 5650000 ) FS ;
    - u_co_5_i_inner PADCELL_SIG_V + FIXED ( 2330000 5650000 ) FS ;
    - u_co_6_i_outer PADCELL_SIG_V + FIXED ( 2390000 5650000 ) FS ;
    - u_co_7_i_inner PADCELL_SIG_V + FIXED ( 2460000 5650000 ) FS ;
    - u_co_8_i_outer PADCELL_SIG_V + FIXED ( 2520000 5650000 ) FS ;
    - u_co_clk_i_outer PADCELL_SIG_V + FIXED ( 2010000 5650000 ) FS ;
    - u_co_tkn_o_inner PADCELL_SIG_V + FIXED ( 2080000 5650000 ) FS ;
    - u_co_v_i_outer PADCELL_SIG_V + FIXED ( 2140000 5650000 ) FS ;
    - u_core_async_reset_i_inner PADCELL_SIG_V + FIXED ( 3930000 5650000 ) FS ;
    - u_ddr_addr_0_o_outer PADCELL_SIG_V + FIXED ( 3290000 70000 ) N ;
    - u_ddr_addr_10_o_outer PADCELL_SIG_V + FIXED ( 2130000 70000 ) N ;
    - u_ddr_addr_11_o_inner PADCELL_SIG_V + FIXED ( 2070000 70000 ) N ;
    - u_ddr_addr_12_o_outer PADCELL_SIG_V + FIXED ( 1890000 70000 ) N ;
    - u_ddr_addr_13_o_inner PADCELL_SIG_V + FIXED ( 1820000 70000 ) N ;
    - u_ddr_addr_14_o_outer PADCELL_SIG_V + FIXED ( 1750000 70000 ) N ;
    - u_ddr_addr_15_o_inner PADCELL_SIG_V + FIXED ( 1690000 70000 ) N ;
    - u_ddr_addr_1_o_inner PADCELL_SIG_V + FIXED ( 3100000 70000 ) N ;
    - u_ddr_addr_2_o_outer PADCELL_SIG_V + FIXED ( 3030000 70000 ) N ;
    - u_ddr_addr_3_o_inner PADCELL_SIG_V + FIXED ( 2970000 70000 ) N ;
    - u_ddr_addr_4_o_outer PADCELL_SIG_V + FIXED ( 2780000 70000 ) N ;
    - u_ddr_addr_5_o_inner PADCELL_SIG_V + FIXED ( 2720000 70000 ) N ;
    - u_ddr_addr_6_o_outer PADCELL_SIG_V + FIXED ( 2650000 70000 ) N ;
    - u_ddr_addr_7_o_inner PADCELL_SIG_V + FIXED ( 2590000 70000 ) N ;
    - u_ddr_addr_8_o_outer PADCELL_SIG_V + FIXED ( 2400000 70000 ) N ;
    - u_ddr_addr_9_o_inner PADCELL_SIG_V + FIXED ( 2340000 70000 ) N ;
    - u_ddr_ba_0_o_outer PADCELL_SIG_V + FIXED ( 1440000 70000 ) N ;
    - u_ddr_ba_1_o_inner PADCELL_SIG_V + FIXED ( 1380000 70000 ) N ;
    - u_ddr_ba_2_o_outer PADCELL_SIG_V + FIXED ( 1310000 70000 ) N ;
    - u_ddr_cas_n_o_outer PADCELL_SIG_V + FIXED ( 3680000 70000 ) N ;
    - u_ddr_ck_n_o_outer PADCELL_SIG_V + FIXED ( 4060000 70000 ) N ;
    - u_ddr_ck_p_o_inner PADCELL_SIG_V + FIXED ( 4510000 70000 ) N ;
    - u_ddr_cke_o_inner PADCELL_SIG_V + FIXED ( 4000000 70000 ) N ;
    - u_ddr_cs_n_o_outer PADCELL_SIG_V + FIXED ( 3930000 70000 ) N ;
    - u_ddr_dm_0_o_inner PADCELL_SIG_H + FIXED ( 70000 2650000 ) FW ;
    - u_ddr_dm_1_o_inner PADCELL_SIG_V + FIXED ( 410000 70000 ) N ;
    - u_ddr_dm_2_o_outer PADCELL_SIG_V + FIXED ( 4830000 70000 ) N ;
    - u_ddr_dm_3_o_inner PADCELL_SIG_H + FIXED ( 5650000 2850000 ) W ;
    - u_ddr_dq_0_io_outer PADCELL_SIG_H + FIXED ( 70000 2840000 ) FW ;
    - u_ddr_dq_10_io_inner PADCELL_SIG_H + FIXED ( 70000 1870000 ) FW ;
    - u_ddr_dq_11_io_outer PADCELL_SIG_H + FIXED ( 70000 1950000 ) FW ;
    - u_ddr_dq_12_io_inner PADCELL_SIG_H + FIXED ( 70000 2010000 ) FW ;
    - u_ddr_dq_13_io_outer PADCELL_SIG_H + FIXED ( 70000 2190000 ) FW ;
    - u_ddr_dq_14_io_inner PADCELL_SIG_H + FIXED ( 70000 2270000 ) FW ;
    - u_ddr_dq_15_io_outer PADCELL_SIG_H + FIXED ( 70000 2340000 ) FW ;
    - u_ddr_dq_16_io_outer PADCELL_SIG_H + FIXED ( 5650000 1630000 ) W ;
    - u_ddr_dq_17_io_inner PADCELL_SIG_H + FIXED ( 5650000 1570000 ) W ;
    - u_ddr_dq_18_io_outer PADCELL_SIG_H + FIXED ( 5650000 1430000 ) W ;
    - u_ddr_dq_19_io_inner PADCELL_SIG_H + FIXED ( 5650000 1370000 ) W ;
    - u_ddr_dq_1_io_inner PADCELL_SIG_H + FIXED ( 70000 2910000 ) FW ;
    - u_ddr_dq_20_io_outer PADCELL_SIG_H + FIXED ( 5650000 1110000 ) W ;
    - u_ddr_dq_21_io_inner PADCELL_SIG_H + FIXED ( 5650000 740000 ) W ;
    - u_ddr_dq_22_io_outer PADCELL_SIG_H + FIXED ( 5650000 670000 ) W ;
    - u_ddr_dq_23_io_inner PADCELL_SIG_H + FIXED ( 5650000 410000 ) W ;
    - u_ddr_dq_24_io_outer PADCELL_SIG_H + FIXED ( 5650000 2530000 ) W ;
    - u_ddr_dq_25_io_inner PADCELL_SIG_H + FIXED ( 5650000 2460000 ) W ;
    - u_ddr_dq_26_io_outer PADCELL_SIG_H + FIXED ( 5650000 2390000 ) W ;
    - u_ddr_dq_27_io_inner PADCELL_SIG_H + FIXED ( 5650000 2210000 ) W ;
    - u_ddr_dq_28_io_outer PADCELL_SIG_H + FIXED ( 5650000 2020000 ) W ;
    - u_ddr_dq_29_io_inner PADCELL_SIG_H + FIXED ( 5650000 1960000 ) W ;
    - u_ddr_dq_2_io_outer PADCELL_SIG_H + FIXED ( 70000 3090000 ) FW ;
    - u_ddr_dq_30_io_outer PADCELL_SIG_H + FIXED ( 5650000 1890000 ) W ;
    - u_ddr_dq_31_io_inner PADCELL_SIG_H + FIXED ( 5650000 1810000 ) W ;
    - u_ddr_dq_3_io_inner PADCELL_SIG_H + FIXED ( 70000 3150000 ) FW ;
    - u_ddr_dq_4_io_outer PADCELL_SIG_H + FIXED ( 70000 3230000 ) FW ;
    - u_ddr_dq_5_io_inner PADCELL_SIG_H + FIXED ( 70000 3290000 ) FW ;
    - u_ddr_dq_6_io_outer PADCELL_SIG_H + FIXED ( 70000 3470000 ) FW ;
    - u_ddr_dq_7_io_inner PADCELL_SIG_H + FIXED ( 70000 3550000 ) FW ;
    - u_ddr_dq_8_io_inner PADCELL_SIG_H + FIXED ( 70000 1750000 ) FW ;
    - u_ddr_dq_9_io_outer PADCELL_SIG_H + FIXED ( 70000 1810000 ) FW ;
    - u_ddr_dqs_n_0_io_outer PADCELL_SIG_H + FIXED ( 70000 2590000 ) FW ;
    - u_ddr_dqs_n_1_io_outer PADCELL_SIG_V + FIXED ( 670000 70000 ) N ;
    - u_ddr_dqs_n_2_io_outer PADCELL_SIG_V + FIXED ( 4570000 70000 ) N ;
    - u_ddr_dqs_n_3_io_inner PADCELL_SIG_H + FIXED ( 5650000 2710000 ) W ;
    - u_ddr_dqs_p_0_io_inner PADCELL_SIG_H + FIXED ( 70000 2400000 ) FW ;
    - u_ddr_dqs_p_1_io_inner PADCELL_SIG_V + FIXED ( 1050000 70000 ) N ;
    - u_ddr_dqs_p_2_io_inner PADCELL_SIG_V + FIXED ( 4640000 70000 ) N ;
    - u_ddr_dqs_p_3_io_outer PADCELL_SIG_H + FIXED ( 5650000 2770000 ) W ;
    - u_ddr_odt_o_inner PADCELL_SIG_V + FIXED ( 3490000 70000 ) N ;
    - u_ddr_ras_n_o_inner PADCELL_SIG_V + FIXED ( 3870000 70000 ) N ;
    - u_ddr_reset_n_o_outer PADCELL_SIG_V + FIXED ( 3550000 70000 ) N ;
    - u_ddr_we_n_o_inner PADCELL_SIG_V + FIXED ( 3620000 70000 ) N ;
    - u_misc_o_outer PADCELL_SIG_V + FIXED ( 3410000 5650000 ) FS ;
    - u_sel_0_i_outer PADCELL_SIG_V + FIXED ( 3480000 5650000 ) FS ;
    - u_sel_1_i_inner PADCELL_SIG_V + FIXED ( 3550000 5650000 ) FS ;
    - u_sel_2_i_outer PADCELL_SIG_V + FIXED ( 3740000 5650000 ) FS ;
    - u_v18_0_outer PADCELL_VDDIO_V + FIXED ( 990000 70000 ) N ;
    - u_v18_10_outer PADCELL_VDDIO_H + FIXED ( 5650000 1750000 ) W ;
    - u_v18_11_outer PADCELL_VDDIO_H + FIXED ( 5650000 2140000 ) W ;
    - u_v18_12_outer PADCELL_VDDIO_H + FIXED ( 5650000 2650000 ) W ;
    - u_v18_13_outer PADCELL_VDDIO_H + FIXED ( 5650000 3030000 ) W ;
    - u_v18_14_outer PADCELL_VDDIO_H + FIXED ( 5650000 3550000 ) W ;
    - u_v18_15_outer PADCELL_VDDIO_H + FIXED ( 5650000 3930000 ) W ;
    - u_v18_16_outer PADCELL_VDDIO_H + FIXED ( 5650000 4310000 ) W ;
    - u_v18_17_outer PADCELL_VDDIO_V + FIXED ( 5330000 5650000 ) FS ;
    - u_v18_18_outer PADCELL_VDDIO_V + FIXED ( 4570000 5650000 ) FS ;
    - u_v18_19_outer PADCELL_VDDIO_V + FIXED ( 4120000 5650000 ) FS ;
    - u_v18_1_outer PADCELL_VDDIO_V + FIXED ( 1630000 70000 ) N ;
    - u_v18_20_inner PADCELL_VDDIO_V + FIXED ( 3670000 5650000 ) FS ;
    - u_v18_21_inner PADCELL_VDDIO_V + FIXED ( 2980000 5650000 ) FS ;
    - u_v18_22_inner PADCELL_VDDIO_V + FIXED ( 2590000 5650000 ) FS ;
    - u_v18_23_inner PADCELL_VDDIO_V + FIXED ( 2200000 5650000 ) FS ;
    - u_v18_24_inner PADCELL_VDDIO_V + FIXED ( 1810000 5650000 ) FS ;
    - u_v18_25_inner PADCELL_VDDIO_H + FIXED ( 790000 5650000 ) FS ;
    - u_v18_26_outer PADCELL_VDDIO_H + FIXED ( 70000 4710000 ) FW ;
    - u_v18_27_outer PADCELL_VDDIO_H + FIXED ( 70000 4250000 ) FW ;
    - u_v18_28_outer PADCELL_VDDIO_H + FIXED ( 70000 3870000 ) FW ;
    - u_v18_29_outer PADCELL_VDDIO_H + FIXED ( 70000 3350000 ) FW ;
    - u_v18_2_outer PADCELL_VDDIO_V + FIXED ( 2010000 70000 ) N ;
    - u_v18_30_outer PADCELL_VDDIO_H + FIXED ( 70000 2970000 ) FW ;
    - u_v18_31_outer PADCELL_VDDIO_H + FIXED ( 70000 2460000 ) FW ;
    - u_v18_32_outer PADCELL_VDDIO_H + FIXED ( 70000 2070000 ) FW ;
    - u_v18_33_inner PADCELL_VDDIO_H + FIXED ( 70000 1370000 ) FW ;
    - u_v18_3_outer PADCELL_VDDIO_V + FIXED ( 2530000 70000 ) N ;
    - u_v18_4_outer PADCELL_VDDIO_V + FIXED ( 2910000 70000 ) N ;
    - u_v18_5_outer PADCELL_VDDIO_V + FIXED ( 3410000 70000 ) N ;
    - u_v18_6_outer PADCELL_VDDIO_V + FIXED ( 3810000 70000 ) N ;
    - u_v18_7_outer PADCELL_VDDIO_V + FIXED ( 4190000 70000 ) N ;
    - u_v18_8_outer PADCELL_VDDIO_V + FIXED ( 5210000 70000 ) N ;
    - u_v18_9_outer PADCELL_VDDIO_H + FIXED ( 5650000 1310000 ) W ;
    - u_vdd_0_outer PADCELL_VDD_V + FIXED ( 1110000 70000 ) N ;
    - u_vdd_10_outer PADCELL_VDD_H + FIXED ( 2770000 5650000 ) FS ;
    - u_vdd_11_inner PADCELL_VDD_H + FIXED ( 1690000 5650000 ) FS ;
    - u_vdd_12_inner PADCELL_VDD_H + FIXED ( 70000 4950000 ) FW ;
    - u_vdd_13_outer PADCELL_VDD_H + FIXED ( 70000 3740000 ) FW ;
    - u_vdd_14_inner PADCELL_VDD_H + FIXED ( 70000 2780000 ) FW ;
    - u_vdd_15_outer PADCELL_VDD_H + FIXED ( 70000 1690000 ) FW ;
    - u_vdd_1_inner PADCELL_VDD_V + FIXED ( 2210000 70000 ) N ;
    - u_vdd_2_outer PADCELL_VDD_V + FIXED ( 3170000 70000 ) N ;
    - u_vdd_3_inner PADCELL_VDD_V + FIXED ( 4250000 70000 ) N ;
    - u_vdd_4_outer PADCELL_VDD_V + FIXED ( 5650000 990000 ) W ;
    - u_vdd_5_outer PADCELL_VDD_V + FIXED ( 5650000 2270000 ) W ;
    - u_vdd_6_outer PADCELL_VDD_V + FIXED ( 5650000 3300000 ) W ;
    - u_vdd_7_outer PADCELL_VDD_V + FIXED ( 5650000 4570000 ) W ;
    - u_vdd_8_inner PADCELL_VDD_H + FIXED ( 4950000 5650000 ) FS ;
    - u_vdd_9_outer PADCELL_VDD_H + FIXED ( 3870000 5650000 ) FS ;
    - u_vdd_pll_inner PADCELL_VDD_V + FIXED ( 3260000 5650000 ) FS ;
    - u_vss_0_inner PADCELL_VSS_V + FIXED ( 1250000 70000 ) N ;
    - u_vss_10_inner PADCELL_VSS_H + FIXED ( 2710000 5650000 ) FS ;
    - u_vss_11_outer PADCELL_VSS_H + FIXED ( 1500000 5650000 ) FS ;
    - u_vss_12_outer PADCELL_VSS_H + FIXED ( 70000 4890000 ) FW ;
    - u_vss_13_inner PADCELL_VSS_H + FIXED ( 70000 3680000 ) FW ;
    - u_vss_14_outer PADCELL_VSS_H + FIXED ( 70000 2720000 ) FW ;
    - u_vss_15_inner PADCELL_VSS_H + FIXED ( 70000 1490000 ) FW ;
    - u_vss_1_outer PADCELL_VSS_V + FIXED ( 2270000 70000 ) N ;
    - u_vss_2_inner PADCELL_VSS_V + FIXED ( 3230000 70000 ) N ;
    - u_vss_3_outer PADCELL_VSS_V + FIXED ( 4310000 70000 ) N ;
    - u_vss_4_inner PADCELL_VSS_V + FIXED ( 5650000 1050000 ) W ;
    - u_vss_5_inner PADCELL_VSS_V + FIXED ( 5650000 2330000 ) W ;
    - u_vss_6_inner PADCELL_VSS_V + FIXED ( 5650000 3360000 ) W ;
    - u_vss_7_inner PADCELL_VSS_V + FIXED ( 5650000 4630000 ) W ;
    - u_vss_8_outer PADCELL_VSS_H + FIXED ( 4890000 5650000 ) FS ;
    - u_vss_9_inner PADCELL_VSS_H + FIXED ( 3800000 5650000 ) FS ;
    - u_vss_pll_inner PADCELL_VSS_V + FIXED ( 3360000 5650000 ) FS ;
    - u_vzz_0_inner PADCELL_VSSIO_V + FIXED ( 730000 70000 ) N ;
    - u_vzz_10_inner PADCELL_VSSIO_H + FIXED ( 5650000 1690000 ) W ;
    - u_vzz_11_inner PADCELL_VSSIO_H + FIXED ( 5650000 2080000 ) W ;
    - u_vzz_12_inner PADCELL_VSSIO_H + FIXED ( 5650000 2590000 ) W ;
    - u_vzz_13_inner PADCELL_VSSIO_H + FIXED ( 5650000 2970000 ) W ;
    - u_vzz_14_inner PADCELL_VSSIO_H + FIXED ( 5650000 3490000 ) W ;
    - u_vzz_15_inner PADCELL_VSSIO_H + FIXED ( 5650000 3870000 ) W ;
    - u_vzz_16_inner PADCELL_VSSIO_H + FIXED ( 5650000 4250000 ) W ;
    - u_vzz_17_inner PADCELL_VSSIO_V + FIXED ( 5590000 5650000 ) FS ;
    - u_vzz_18_inner PADCELL_VSSIO_V + FIXED ( 4630000 5650000 ) FS ;
    - u_vzz_19_inner PADCELL_VSSIO_V + FIXED ( 4170000 5650000 ) FS ;
    - u_vzz_1_inner PADCELL_VSSIO_V + FIXED ( 1570000 70000 ) N ;
    - u_vzz_20_outer PADCELL_VSSIO_V + FIXED ( 3610000 5650000 ) FS ;
    - u_vzz_21_inner PADCELL_VSSIO_V + FIXED ( 3100000 5650000 ) FS ;
    - u_vzz_22_outer PADCELL_VSSIO_V + FIXED ( 2650000 5650000 ) FS ;
    - u_vzz_23_outer PADCELL_VSSIO_V + FIXED ( 2270000 5650000 ) FS ;
    - u_vzz_24_outer PADCELL_VSSIO_V + FIXED ( 1870000 5650000 ) FS ;
    - u_vzz_25_outer PADCELL_VSSIO_V + FIXED ( 1110000 5650000 ) FS ;
    - u_vzz_26_inner PADCELL_VSSIO_H + FIXED ( 70000 4770000 ) FW ;
    - u_vzz_27_inner PADCELL_VSSIO_H + FIXED ( 70000 4310000 ) FW ;
    - u_vzz_28_inner PADCELL_VSSIO_H + FIXED ( 70000 3930000 ) FW ;
    - u_vzz_29_inner PADCELL_VSSIO_H + FIXED ( 70000 3410000 ) FW ;
    - u_vzz_2_inner PADCELL_VSSIO_V + FIXED ( 1950000 70000 ) N ;
    - u_vzz_30_inner PADCELL_VSSIO_H + FIXED ( 70000 3030000 ) FW ;
    - u_vzz_31_inner PADCELL_VSSIO_H + FIXED ( 70000 2520000 ) FW ;
    - u_vzz_32_inner PADCELL_VSSIO_H + FIXED ( 70000 2130000 ) FW ;
    - u_vzz_33_outer PADCELL_VSSIO_V + FIXED ( 70000 1430000 ) FW ;
    - u_vzz_3_inner PADCELL_VSSIO_V + FIXED ( 2460000 70000 ) N ;
    - u_vzz_4_inner PADCELL_VSSIO_V + FIXED ( 2850000 70000 ) N ;
    - u_vzz_5_inner PADCELL_VSSIO_V + FIXED ( 3350000 70000 ) N ;
    - u_vzz_6_inner PADCELL_VSSIO_V + FIXED ( 3740000 70000 ) N ;
    - u_vzz_7_inner PADCELL_VSSIO_V + FIXED ( 4130000 70000 ) N ;
    - u_vzz_8_inner PADCELL_VSSIO_V + FIXED ( 4890000 70000 ) N ;
    - u_vzz_9_inner PADCELL_VSSIO_H + FIXED ( 5650000 1250000 ) W ;
END COMPONENTS
PINS 135 ;
    - p_bsg_tag_clk_i + NET p_bsg_tag_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_bsg_tag_clk_o + NET p_bsg_tag_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_bsg_tag_data_i + NET p_bsg_tag_data_i + DIRECTION INPUT + USE SIGNAL ;
    - p_bsg_tag_data_o + NET p_bsg_tag_data_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_bsg_tag_en_i + NET p_bsg_tag_en_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci2_0_o + NET p_ci2_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_1_o + NET p_ci2_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_2_o + NET p_ci2_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_3_o + NET p_ci2_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_4_o + NET p_ci2_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_5_o + NET p_ci2_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_6_o + NET p_ci2_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_7_o + NET p_ci2_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_8_o + NET p_ci2_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_clk_o + NET p_ci2_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci2_tkn_i + NET p_ci2_tkn_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci2_v_o + NET p_ci2_v_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci_0_i + NET p_ci_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_1_i + NET p_ci_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_2_i + NET p_ci_2_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_3_i + NET p_ci_3_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_4_i + NET p_ci_4_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_5_i + NET p_ci_5_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_6_i + NET p_ci_6_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_7_i + NET p_ci_7_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_8_i + NET p_ci_8_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_clk_i + NET p_ci_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ci_tkn_o + NET p_ci_tkn_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ci_v_i + NET p_ci_v_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_A_i + NET p_clk_A_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_B_i + NET p_clk_B_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_C_i + NET p_clk_C_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_async_reset_i + NET p_clk_async_reset_i + DIRECTION INPUT + USE SIGNAL ;
    - p_clk_o + NET p_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_0_o + NET p_co2_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_1_o + NET p_co2_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_2_o + NET p_co2_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_3_o + NET p_co2_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_4_o + NET p_co2_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_5_o + NET p_co2_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_6_o + NET p_co2_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_7_o + NET p_co2_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_8_o + NET p_co2_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_clk_o + NET p_co2_clk_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co2_tkn_i + NET p_co2_tkn_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co2_v_o + NET p_co2_v_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co_0_i + NET p_co_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_1_i + NET p_co_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_2_i + NET p_co_2_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_3_i + NET p_co_3_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_4_i + NET p_co_4_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_5_i + NET p_co_5_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_6_i + NET p_co_6_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_7_i + NET p_co_7_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_8_i + NET p_co_8_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_clk_i + NET p_co_clk_i + DIRECTION INPUT + USE SIGNAL ;
    - p_co_tkn_o + NET p_co_tkn_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_co_v_i + NET p_co_v_i + DIRECTION INPUT + USE SIGNAL ;
    - p_core_async_reset_i + NET p_core_async_reset_i + DIRECTION INPUT + USE SIGNAL ;
    - p_ddr_addr_0_o + NET p_ddr_addr_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_10_o + NET p_ddr_addr_10_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_11_o + NET p_ddr_addr_11_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_12_o + NET p_ddr_addr_12_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_13_o + NET p_ddr_addr_13_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_14_o + NET p_ddr_addr_14_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_15_o + NET p_ddr_addr_15_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_1_o + NET p_ddr_addr_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_2_o + NET p_ddr_addr_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_3_o + NET p_ddr_addr_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_4_o + NET p_ddr_addr_4_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_5_o + NET p_ddr_addr_5_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_6_o + NET p_ddr_addr_6_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_7_o + NET p_ddr_addr_7_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_8_o + NET p_ddr_addr_8_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_addr_9_o + NET p_ddr_addr_9_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_0_o + NET p_ddr_ba_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_1_o + NET p_ddr_ba_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ba_2_o + NET p_ddr_ba_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cas_n_o + NET p_ddr_cas_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ck_n_o + NET p_ddr_ck_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ck_p_o + NET p_ddr_ck_p_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cke_o + NET p_ddr_cke_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_cs_n_o + NET p_ddr_cs_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_0_o + NET p_ddr_dm_0_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_1_o + NET p_ddr_dm_1_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_2_o + NET p_ddr_dm_2_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dm_3_o + NET p_ddr_dm_3_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_dq_0_io + NET p_ddr_dq_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_10_io + NET p_ddr_dq_10_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_11_io + NET p_ddr_dq_11_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_12_io + NET p_ddr_dq_12_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_13_io + NET p_ddr_dq_13_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_14_io + NET p_ddr_dq_14_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_15_io + NET p_ddr_dq_15_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_16_io + NET p_ddr_dq_16_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_17_io + NET p_ddr_dq_17_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_18_io + NET p_ddr_dq_18_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_19_io + NET p_ddr_dq_19_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_1_io + NET p_ddr_dq_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_20_io + NET p_ddr_dq_20_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_21_io + NET p_ddr_dq_21_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_22_io + NET p_ddr_dq_22_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_23_io + NET p_ddr_dq_23_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_24_io + NET p_ddr_dq_24_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_25_io + NET p_ddr_dq_25_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_26_io + NET p_ddr_dq_26_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_27_io + NET p_ddr_dq_27_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_28_io + NET p_ddr_dq_28_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_29_io + NET p_ddr_dq_29_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_2_io + NET p_ddr_dq_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_30_io + NET p_ddr_dq_30_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_31_io + NET p_ddr_dq_31_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_3_io + NET p_ddr_dq_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_4_io + NET p_ddr_dq_4_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_5_io + NET p_ddr_dq_5_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_6_io + NET p_ddr_dq_6_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_7_io + NET p_ddr_dq_7_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_8_io + NET p_ddr_dq_8_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dq_9_io + NET p_ddr_dq_9_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_0_io + NET p_ddr_dqs_n_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_1_io + NET p_ddr_dqs_n_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_2_io + NET p_ddr_dqs_n_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_n_3_io + NET p_ddr_dqs_n_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_0_io + NET p_ddr_dqs_p_0_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_1_io + NET p_ddr_dqs_p_1_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_2_io + NET p_ddr_dqs_p_2_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_dqs_p_3_io + NET p_ddr_dqs_p_3_io + DIRECTION INOUT + USE SIGNAL ;
    - p_ddr_odt_o + NET p_ddr_odt_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_ras_n_o + NET p_ddr_ras_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_reset_n_o + NET p_ddr_reset_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_ddr_we_n_o + NET p_ddr_we_n_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_misc_o + NET p_misc_o + DIRECTION OUTPUT + USE SIGNAL ;
    - p_sel_0_i + NET p_sel_0_i + DIRECTION INPUT + USE SIGNAL ;
    - p_sel_1_i + NET p_sel_1_i + DIRECTION INPUT + USE SIGNAL ;
    - p_sel_2_i + NET p_sel_2_i + DIRECTION INPUT + USE SIGNAL ;
END PINS
NETS 350 ;
    - core_bsg_tag_clk_i ( u_bsg_tag_clk_i_outer Y ) + USE SIGNAL ;
    - core_bsg_tag_clk_o ( u_bsg_tag_clk_o_inner A ) + USE SIGNAL ;
    - core_bsg_tag_data_i ( u_bsg_tag_data_i_inner Y ) + USE SIGNAL ;
    - core_bsg_tag_data_o ( u_bsg_tag_data_o_outer A ) + USE SIGNAL ;
    - core_bsg_tag_en_i ( u_bsg_tag_en_i_outer Y ) + USE SIGNAL ;
    - core_ci2_0_o ( u_ci2_0_o_outer A ) + USE SIGNAL ;
    - core_ci2_1_o ( u_ci2_1_o_inner A ) + USE SIGNAL ;
    - core_ci2_2_o ( u_ci2_2_o_outer A ) + USE SIGNAL ;
    - core_ci2_3_o ( u_ci2_3_o_inner A ) + USE SIGNAL ;
    - core_ci2_4_o ( u_ci2_4_o_outer A ) + USE SIGNAL ;
    - core_ci2_5_o ( u_ci2_5_o_outer A ) + USE SIGNAL ;
    - core_ci2_6_o ( u_ci2_6_o_inner A ) + USE SIGNAL ;
    - core_ci2_7_o ( u_ci2_7_o_outer A ) + USE SIGNAL ;
    - core_ci2_8_o ( u_ci2_8_o_inner A ) + USE SIGNAL ;
    - core_ci2_clk_o ( u_ci2_clk_o_inner A ) + USE SIGNAL ;
    - core_ci2_tkn_i ( u_ci2_tkn_i_outer Y ) + USE SIGNAL ;
    - core_ci2_v_o ( u_ci2_v_o_inner A ) + USE SIGNAL ;
    - core_ci_0_i ( u_ci_0_i_outer Y ) + USE SIGNAL ;
    - core_ci_1_i ( u_ci_1_i_inner Y ) + USE SIGNAL ;
    - core_ci_2_i ( u_ci_2_i_outer Y ) + USE SIGNAL ;
    - core_ci_3_i ( u_ci_3_i_inner Y ) + USE SIGNAL ;
    - core_ci_4_i ( u_ci_4_i_outer Y ) + USE SIGNAL ;
    - core_ci_5_i ( u_ci_5_i_outer Y ) + USE SIGNAL ;
    - core_ci_6_i ( u_ci_6_i_inner Y ) + USE SIGNAL ;
    - core_ci_7_i ( u_ci_7_i_outer Y ) + USE SIGNAL ;
    - core_ci_8_i ( u_ci_8_i_inner Y ) + USE SIGNAL ;
    - core_ci_clk_i ( u_ci_clk_i_inner Y ) + USE SIGNAL ;
    - core_ci_tkn_o ( u_ci_tkn_o_outer A ) + USE SIGNAL ;
    - core_ci_v_i ( u_ci_v_i_inner Y ) + USE SIGNAL ;
    - core_clk_A_i ( u_clk_A_i_inner Y ) + USE SIGNAL ;
    - core_clk_B_i ( u_clk_B_i_outer Y ) + USE SIGNAL ;
    - core_clk_C_i ( u_clk_C_i_outer Y ) + USE SIGNAL ;
    - core_clk_async_reset_i ( u_clk_async_reset_i_outer Y ) + USE SIGNAL ;
    - core_clk_o ( u_clk_o_outer A ) + USE SIGNAL ;
    - core_co2_0_o ( u_co2_0_o_outer A ) + USE SIGNAL ;
    - core_co2_1_o ( u_co2_1_o_inner A ) + USE SIGNAL ;
    - core_co2_2_o ( u_co2_2_o_outer A ) + USE SIGNAL ;
    - core_co2_3_o ( u_co2_3_o_inner A ) + USE SIGNAL ;
    - core_co2_4_o ( u_co2_4_o_outer A ) + USE SIGNAL ;
    - core_co2_5_o ( u_co2_5_o_outer A ) + USE SIGNAL ;
    - core_co2_6_o ( u_co2_6_o_inner A ) + USE SIGNAL ;
    - core_co2_7_o ( u_co2_7_o_outer A ) + USE SIGNAL ;
    - core_co2_8_o ( u_co2_8_o_inner A ) + USE SIGNAL ;
    - core_co2_clk_o ( u_co2_clk_o_inner A ) + USE SIGNAL ;
    - core_co2_tkn_i ( u_co2_tkn_i_outer Y ) + USE SIGNAL ;
    - core_co2_v_o ( u_co2_v_o_inner A ) + USE SIGNAL ;
    - core_co_0_i ( u_co_0_i_inner Y ) + USE SIGNAL ;
    - core_co_1_i ( u_co_1_i_outer Y ) + USE SIGNAL ;
    - core_co_2_i ( u_co_2_i_inner Y ) + USE SIGNAL ;
    - core_co_3_i ( u_co_3_i_outer Y ) + USE SIGNAL ;
    - core_co_4_i ( u_co_4_i_inner Y ) + USE SIGNAL ;
    - core_co_5_i ( u_co_5_i_inner Y ) + USE SIGNAL ;
    - core_co_6_i ( u_co_6_i_outer Y ) + USE SIGNAL ;
    - core_co_7_i ( u_co_7_i_inner Y ) + USE SIGNAL ;
    - core_co_8_i ( u_co_8_i_outer Y ) + USE SIGNAL ;
    - core_co_clk_i ( u_co_clk_i_outer Y ) + USE SIGNAL ;
    - core_co_tkn_o ( u_co_tkn_o_inner A ) + USE SIGNAL ;
    - core_co_v_i ( u_co_v_i_outer Y ) + USE SIGNAL ;
    - core_core_async_reset_i ( u_core_async_reset_i_inner Y ) + USE SIGNAL ;
    - core_ddr_addr_0_o ( u_ddr_addr_0_o_outer A ) + USE SIGNAL ;
    - core_ddr_addr_10_o ( u_ddr_addr_10_o_outer A ) + USE SIGNAL ;
    - core_ddr_addr_11_o ( u_ddr_addr_11_o_inner A ) + USE SIGNAL ;
    - core_ddr_addr_12_o ( u_ddr_addr_12_o_outer A ) + USE SIGNAL ;
    - core_ddr_addr_13_o ( u_ddr_addr_13_o_inner A ) + USE SIGNAL ;
    - core_ddr_addr_14_o ( u_ddr_addr_14_o_outer A ) + USE SIGNAL ;
    - core_ddr_addr_15_o ( u_ddr_addr_15_o_inner A ) + USE SIGNAL ;
    - core_ddr_addr_1_o ( u_ddr_addr_1_o_inner A ) + USE SIGNAL ;
    - core_ddr_addr_2_o ( u_ddr_addr_2_o_outer A ) + USE SIGNAL ;
    - core_ddr_addr_3_o ( u_ddr_addr_3_o_inner A ) + USE SIGNAL ;
    - core_ddr_addr_4_o ( u_ddr_addr_4_o_outer A ) + USE SIGNAL ;
    - core_ddr_addr_5_o ( u_ddr_addr_5_o_inner A ) + USE SIGNAL ;
    - core_ddr_addr_6_o ( u_ddr_addr_6_o_outer A ) + USE SIGNAL ;
    - core_ddr_addr_7_o ( u_ddr_addr_7_o_inner A ) + USE SIGNAL ;
    - core_ddr_addr_8_o ( u_ddr_addr_8_o_outer A ) + USE SIGNAL ;
    - core_ddr_addr_9_o ( u_ddr_addr_9_o_inner A ) + USE SIGNAL ;
    - core_ddr_ba_0_o ( u_ddr_ba_0_o_outer A ) + USE SIGNAL ;
    - core_ddr_ba_1_o ( u_ddr_ba_1_o_inner A ) + USE SIGNAL ;
    - core_ddr_ba_2_o ( u_ddr_ba_2_o_outer A ) + USE SIGNAL ;
    - core_ddr_cas_n_o ( u_ddr_cas_n_o_outer A ) + USE SIGNAL ;
    - core_ddr_ck_n_o ( u_ddr_ck_n_o_outer A ) + USE SIGNAL ;
    - core_ddr_ck_p_o ( u_ddr_ck_p_o_inner A ) + USE SIGNAL ;
    - core_ddr_cke_o ( u_ddr_cke_o_inner A ) + USE SIGNAL ;
    - core_ddr_cs_n_o ( u_ddr_cs_n_o_outer A ) + USE SIGNAL ;
    - core_ddr_dm_0_o ( u_ddr_dm_0_o_inner A ) + USE SIGNAL ;
    - core_ddr_dm_1_o ( u_ddr_dm_1_o_inner A ) + USE SIGNAL ;
    - core_ddr_dm_2_o ( u_ddr_dm_2_o_outer A ) + USE SIGNAL ;
    - core_ddr_dm_3_o ( u_ddr_dm_3_o_inner A ) + USE SIGNAL ;
    - core_ddr_dq_0_i ( u_ddr_dq_0_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_0_o ( u_ddr_dq_0_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_0_sel ( u_ddr_dq_0_io_outer PU ) ( u_ddr_dq_0_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_10_i ( u_ddr_dq_10_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_10_o ( u_ddr_dq_10_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_10_sel ( u_ddr_dq_10_io_inner PU ) ( u_ddr_dq_10_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_11_i ( u_ddr_dq_11_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_11_o ( u_ddr_dq_11_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_11_sel ( u_ddr_dq_11_io_outer PU ) ( u_ddr_dq_11_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_12_i ( u_ddr_dq_12_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_12_o ( u_ddr_dq_12_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_12_sel ( u_ddr_dq_12_io_inner PU ) ( u_ddr_dq_12_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_13_i ( u_ddr_dq_13_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_13_o ( u_ddr_dq_13_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_13_sel ( u_ddr_dq_13_io_outer PU ) ( u_ddr_dq_13_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_14_i ( u_ddr_dq_14_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_14_o ( u_ddr_dq_14_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_14_sel ( u_ddr_dq_14_io_inner PU ) ( u_ddr_dq_14_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_15_i ( u_ddr_dq_15_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_15_o ( u_ddr_dq_15_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_15_sel ( u_ddr_dq_15_io_outer PU ) ( u_ddr_dq_15_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_16_i ( u_ddr_dq_16_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_16_o ( u_ddr_dq_16_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_16_sel ( u_ddr_dq_16_io_outer PU ) ( u_ddr_dq_16_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_17_i ( u_ddr_dq_17_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_17_o ( u_ddr_dq_17_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_17_sel ( u_ddr_dq_17_io_inner PU ) ( u_ddr_dq_17_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_18_i ( u_ddr_dq_18_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_18_o ( u_ddr_dq_18_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_18_sel ( u_ddr_dq_18_io_outer PU ) ( u_ddr_dq_18_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_19_i ( u_ddr_dq_19_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_19_o ( u_ddr_dq_19_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_19_sel ( u_ddr_dq_19_io_inner PU ) ( u_ddr_dq_19_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_1_i ( u_ddr_dq_1_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_1_o ( u_ddr_dq_1_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_1_sel ( u_ddr_dq_1_io_inner PU ) ( u_ddr_dq_1_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_20_i ( u_ddr_dq_20_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_20_o ( u_ddr_dq_20_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_20_sel ( u_ddr_dq_20_io_outer PU ) ( u_ddr_dq_20_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_21_i ( u_ddr_dq_21_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_21_o ( u_ddr_dq_21_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_21_sel ( u_ddr_dq_21_io_inner PU ) ( u_ddr_dq_21_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_22_i ( u_ddr_dq_22_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_22_o ( u_ddr_dq_22_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_22_sel ( u_ddr_dq_22_io_outer PU ) ( u_ddr_dq_22_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_23_i ( u_ddr_dq_23_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_23_o ( u_ddr_dq_23_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_23_sel ( u_ddr_dq_23_io_inner PU ) ( u_ddr_dq_23_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_24_i ( u_ddr_dq_24_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_24_o ( u_ddr_dq_24_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_24_sel ( u_ddr_dq_24_io_outer PU ) ( u_ddr_dq_24_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_25_i ( u_ddr_dq_25_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_25_o ( u_ddr_dq_25_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_25_sel ( u_ddr_dq_25_io_inner PU ) ( u_ddr_dq_25_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_26_i ( u_ddr_dq_26_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_26_o ( u_ddr_dq_26_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_26_sel ( u_ddr_dq_26_io_outer PU ) ( u_ddr_dq_26_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_27_i ( u_ddr_dq_27_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_27_o ( u_ddr_dq_27_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_27_sel ( u_ddr_dq_27_io_inner PU ) ( u_ddr_dq_27_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_28_i ( u_ddr_dq_28_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_28_o ( u_ddr_dq_28_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_28_sel ( u_ddr_dq_28_io_outer PU ) ( u_ddr_dq_28_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_29_i ( u_ddr_dq_29_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_29_o ( u_ddr_dq_29_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_29_sel ( u_ddr_dq_29_io_inner PU ) ( u_ddr_dq_29_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_2_i ( u_ddr_dq_2_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_2_o ( u_ddr_dq_2_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_2_sel ( u_ddr_dq_2_io_outer PU ) ( u_ddr_dq_2_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_30_i ( u_ddr_dq_30_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_30_o ( u_ddr_dq_30_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_30_sel ( u_ddr_dq_30_io_outer PU ) ( u_ddr_dq_30_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_31_i ( u_ddr_dq_31_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_31_o ( u_ddr_dq_31_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_31_sel ( u_ddr_dq_31_io_inner PU ) ( u_ddr_dq_31_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_3_i ( u_ddr_dq_3_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_3_o ( u_ddr_dq_3_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_3_sel ( u_ddr_dq_3_io_inner PU ) ( u_ddr_dq_3_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_4_i ( u_ddr_dq_4_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_4_o ( u_ddr_dq_4_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_4_sel ( u_ddr_dq_4_io_outer PU ) ( u_ddr_dq_4_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_5_i ( u_ddr_dq_5_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_5_o ( u_ddr_dq_5_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_5_sel ( u_ddr_dq_5_io_inner PU ) ( u_ddr_dq_5_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_6_i ( u_ddr_dq_6_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_6_o ( u_ddr_dq_6_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_6_sel ( u_ddr_dq_6_io_outer PU ) ( u_ddr_dq_6_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dq_7_i ( u_ddr_dq_7_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_7_o ( u_ddr_dq_7_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_7_sel ( u_ddr_dq_7_io_inner PU ) ( u_ddr_dq_7_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_8_i ( u_ddr_dq_8_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dq_8_o ( u_ddr_dq_8_io_inner A ) + USE SIGNAL ;
    - core_ddr_dq_8_sel ( u_ddr_dq_8_io_inner PU ) ( u_ddr_dq_8_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dq_9_i ( u_ddr_dq_9_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dq_9_o ( u_ddr_dq_9_io_outer A ) + USE SIGNAL ;
    - core_ddr_dq_9_sel ( u_ddr_dq_9_io_outer PU ) ( u_ddr_dq_9_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_i ( u_ddr_dqs_n_0_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_o ( u_ddr_dqs_n_0_io_outer A ) + USE SIGNAL ;
    - core_ddr_dqs_n_0_sel ( u_ddr_dqs_n_0_io_outer PU ) ( u_ddr_dqs_n_0_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_i ( u_ddr_dqs_n_1_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_o ( u_ddr_dqs_n_1_io_outer A ) + USE SIGNAL ;
    - core_ddr_dqs_n_1_sel ( u_ddr_dqs_n_1_io_outer PU ) ( u_ddr_dqs_n_1_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_i ( u_ddr_dqs_n_2_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_o ( u_ddr_dqs_n_2_io_outer A ) + USE SIGNAL ;
    - core_ddr_dqs_n_2_sel ( u_ddr_dqs_n_2_io_outer PU ) ( u_ddr_dqs_n_2_io_outer OE ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_i ( u_ddr_dqs_n_3_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_o ( u_ddr_dqs_n_3_io_inner A ) + USE SIGNAL ;
    - core_ddr_dqs_n_3_sel ( u_ddr_dqs_n_3_io_inner PU ) ( u_ddr_dqs_n_3_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_i ( u_ddr_dqs_p_0_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_o ( u_ddr_dqs_p_0_io_inner A ) + USE SIGNAL ;
    - core_ddr_dqs_p_0_sel ( u_ddr_dqs_p_0_io_inner PU ) ( u_ddr_dqs_p_0_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_i ( u_ddr_dqs_p_1_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_o ( u_ddr_dqs_p_1_io_inner A ) + USE SIGNAL ;
    - core_ddr_dqs_p_1_sel ( u_ddr_dqs_p_1_io_inner PU ) ( u_ddr_dqs_p_1_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_i ( u_ddr_dqs_p_2_io_inner Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_o ( u_ddr_dqs_p_2_io_inner A ) + USE SIGNAL ;
    - core_ddr_dqs_p_2_sel ( u_ddr_dqs_p_2_io_inner PU ) ( u_ddr_dqs_p_2_io_inner OE ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_i ( u_ddr_dqs_p_3_io_outer Y ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_o ( u_ddr_dqs_p_3_io_outer A ) + USE SIGNAL ;
    - core_ddr_dqs_p_3_sel ( u_ddr_dqs_p_3_io_outer PU ) ( u_ddr_dqs_p_3_io_outer OE ) + USE SIGNAL ;
    - core_ddr_odt_o ( u_ddr_odt_o_inner A ) + USE SIGNAL ;
    - core_ddr_ras_n_o ( u_ddr_ras_n_o_inner A ) + USE SIGNAL ;
    - core_ddr_reset_n_o ( u_ddr_reset_n_o_outer A ) + USE SIGNAL ;
    - core_ddr_we_n_o ( u_ddr_we_n_o_inner A ) + USE SIGNAL ;
    - core_misc_o ( u_misc_o_outer A ) + USE SIGNAL ;
    - core_sel_0_i ( u_sel_0_i_outer Y ) + USE SIGNAL ;
    - core_sel_1_i ( u_sel_1_i_inner Y ) + USE SIGNAL ;
    - core_sel_2_i ( u_sel_2_i_outer Y ) + USE SIGNAL ;
    - p_bsg_tag_clk_i ( PIN p_bsg_tag_clk_i ) ( u_bsg_tag_clk_i_outer PAD ) + USE SIGNAL ;
    - p_bsg_tag_clk_o ( PIN p_bsg_tag_clk_o ) ( u_bsg_tag_clk_o_inner PAD ) + USE SIGNAL ;
    - p_bsg_tag_data_i ( PIN p_bsg_tag_data_i ) ( u_bsg_tag_data_i_inner PAD ) + USE SIGNAL ;
    - p_bsg_tag_data_o ( PIN p_bsg_tag_data_o ) ( u_bsg_tag_data_o_outer PAD ) + USE SIGNAL ;
    - p_bsg_tag_en_i ( PIN p_bsg_tag_en_i ) ( u_bsg_tag_en_i_outer PAD ) + USE SIGNAL ;
    - p_ci2_0_o ( PIN p_ci2_0_o ) ( u_ci2_0_o_outer PAD ) + USE SIGNAL ;
    - p_ci2_1_o ( PIN p_ci2_1_o ) ( u_ci2_1_o_inner PAD ) + USE SIGNAL ;
    - p_ci2_2_o ( PIN p_ci2_2_o ) ( u_ci2_2_o_outer PAD ) + USE SIGNAL ;
    - p_ci2_3_o ( PIN p_ci2_3_o ) ( u_ci2_3_o_inner PAD ) + USE SIGNAL ;
    - p_ci2_4_o ( PIN p_ci2_4_o ) ( u_ci2_4_o_outer PAD ) + USE SIGNAL ;
    - p_ci2_5_o ( PIN p_ci2_5_o ) ( u_ci2_5_o_outer PAD ) + USE SIGNAL ;
    - p_ci2_6_o ( PIN p_ci2_6_o ) ( u_ci2_6_o_inner PAD ) + USE SIGNAL ;
    - p_ci2_7_o ( PIN p_ci2_7_o ) ( u_ci2_7_o_outer PAD ) + USE SIGNAL ;
    - p_ci2_8_o ( PIN p_ci2_8_o ) ( u_ci2_8_o_inner PAD ) + USE SIGNAL ;
    - p_ci2_clk_o ( PIN p_ci2_clk_o ) ( u_ci2_clk_o_inner PAD ) + USE SIGNAL ;
    - p_ci2_tkn_i ( PIN p_ci2_tkn_i ) ( u_ci2_tkn_i_outer PAD ) + USE SIGNAL ;
    - p_ci2_v_o ( PIN p_ci2_v_o ) ( u_ci2_v_o_inner PAD ) + USE SIGNAL ;
    - p_ci_0_i ( PIN p_ci_0_i ) ( u_ci_0_i_outer PAD ) + USE SIGNAL ;
    - p_ci_1_i ( PIN p_ci_1_i ) ( u_ci_1_i_inner PAD ) + USE SIGNAL ;
    - p_ci_2_i ( PIN p_ci_2_i ) ( u_ci_2_i_outer PAD ) + USE SIGNAL ;
    - p_ci_3_i ( PIN p_ci_3_i ) ( u_ci_3_i_inner PAD ) + USE SIGNAL ;
    - p_ci_4_i ( PIN p_ci_4_i ) ( u_ci_4_i_outer PAD ) + USE SIGNAL ;
    - p_ci_5_i ( PIN p_ci_5_i ) ( u_ci_5_i_outer PAD ) + USE SIGNAL ;
    - p_ci_6_i ( PIN p_ci_6_i ) ( u_ci_6_i_inner PAD ) + USE SIGNAL ;
    - p_ci_7_i ( PIN p_ci_7_i ) ( u_ci_7_i_outer PAD ) + USE SIGNAL ;
    - p_ci_8_i ( PIN p_ci_8_i ) ( u_ci_8_i_inner PAD ) + USE SIGNAL ;
    - p_ci_clk_i ( PIN p_ci_clk_i ) ( u_ci_clk_i_inner PAD ) + USE SIGNAL ;
    - p_ci_tkn_o ( PIN p_ci_tkn_o ) ( u_ci_tkn_o_outer PAD ) + USE SIGNAL ;
    - p_ci_v_i ( PIN p_ci_v_i ) ( u_ci_v_i_inner PAD ) + USE SIGNAL ;
    - p_clk_A_i ( PIN p_clk_A_i ) ( u_clk_A_i_inner PAD ) + USE SIGNAL ;
    - p_clk_B_i ( PIN p_clk_B_i ) ( u_clk_B_i_outer PAD ) + USE SIGNAL ;
    - p_clk_C_i ( PIN p_clk_C_i ) ( u_clk_C_i_outer PAD ) + USE SIGNAL ;
    - p_clk_async_reset_i ( PIN p_clk_async_reset_i ) ( u_clk_async_reset_i_outer PAD ) + USE SIGNAL ;
    - p_clk_o ( PIN p_clk_o ) ( u_clk_o_outer PAD ) + USE SIGNAL ;
    - p_co2_0_o ( PIN p_co2_0_o ) ( u_co2_0_o_outer PAD ) + USE SIGNAL ;
    - p_co2_1_o ( PIN p_co2_1_o ) ( u_co2_1_o_inner PAD ) + USE SIGNAL ;
    - p_co2_2_o ( PIN p_co2_2_o ) ( u_co2_2_o_outer PAD ) + USE SIGNAL ;
    - p_co2_3_o ( PIN p_co2_3_o ) ( u_co2_3_o_inner PAD ) + USE SIGNAL ;
    - p_co2_4_o ( PIN p_co2_4_o ) ( u_co2_4_o_outer PAD ) + USE SIGNAL ;
    - p_co2_5_o ( PIN p_co2_5_o ) ( u_co2_5_o_outer PAD ) + USE SIGNAL ;
    - p_co2_6_o ( PIN p_co2_6_o ) ( u_co2_6_o_inner PAD ) + USE SIGNAL ;
    - p_co2_7_o ( PIN p_co2_7_o ) ( u_co2_7_o_outer PAD ) + USE SIGNAL ;
    - p_co2_8_o ( PIN p_co2_8_o ) ( u_co2_8_o_inner PAD ) + USE SIGNAL ;
    - p_co2_clk_o ( PIN p_co2_clk_o ) ( u_co2_clk_o_inner PAD ) + USE SIGNAL ;
    - p_co2_tkn_i ( PIN p_co2_tkn_i ) ( u_co2_tkn_i_outer PAD ) + USE SIGNAL ;
    - p_co2_v_o ( PIN p_co2_v_o ) ( u_co2_v_o_inner PAD ) + USE SIGNAL ;
    - p_co_0_i ( PIN p_co_0_i ) ( u_co_0_i_inner PAD ) + USE SIGNAL ;
    - p_co_1_i ( PIN p_co_1_i ) ( u_co_1_i_outer PAD ) + USE SIGNAL ;
    - p_co_2_i ( PIN p_co_2_i ) ( u_co_2_i_inner PAD ) + USE SIGNAL ;
    - p_co_3_i ( PIN p_co_3_i ) ( u_co_3_i_outer PAD ) + USE SIGNAL ;
    - p_co_4_i ( PIN p_co_4_i ) ( u_co_4_i_inner PAD ) + USE SIGNAL ;
    - p_co_5_i ( PIN p_co_5_i ) ( u_co_5_i_inner PAD ) + USE SIGNAL ;
    - p_co_6_i ( PIN p_co_6_i ) ( u_co_6_i_outer PAD ) + USE SIGNAL ;
    - p_co_7_i ( PIN p_co_7_i ) ( u_co_7_i_inner PAD ) + USE SIGNAL ;
    - p_co_8_i ( PIN p_co_8_i ) ( u_co_8_i_outer PAD ) + USE SIGNAL ;
    - p_co_clk_i ( PIN p_co_clk_i ) ( u_co_clk_i_outer PAD ) + USE SIGNAL ;
    - p_co_tkn_o ( PIN p_co_tkn_o ) ( u_co_tkn_o_inner PAD ) + USE SIGNAL ;
    - p_co_v_i ( PIN p_co_v_i ) ( u_co_v_i_outer PAD ) + USE SIGNAL ;
    - p_core_async_reset_i ( PIN p_core_async_reset_i ) ( u_core_async_reset_i_inner PAD ) + USE SIGNAL ;
    - p_ddr_addr_0_o ( PIN p_ddr_addr_0_o ) ( u_ddr_addr_0_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_addr_10_o ( PIN p_ddr_addr_10_o ) ( u_ddr_addr_10_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_addr_11_o ( PIN p_ddr_addr_11_o ) ( u_ddr_addr_11_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_addr_12_o ( PIN p_ddr_addr_12_o ) ( u_ddr_addr_12_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_addr_13_o ( PIN p_ddr_addr_13_o ) ( u_ddr_addr_13_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_addr_14_o ( PIN p_ddr_addr_14_o ) ( u_ddr_addr_14_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_addr_15_o ( PIN p_ddr_addr_15_o ) ( u_ddr_addr_15_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_addr_1_o ( PIN p_ddr_addr_1_o ) ( u_ddr_addr_1_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_addr_2_o ( PIN p_ddr_addr_2_o ) ( u_ddr_addr_2_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_addr_3_o ( PIN p_ddr_addr_3_o ) ( u_ddr_addr_3_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_addr_4_o ( PIN p_ddr_addr_4_o ) ( u_ddr_addr_4_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_addr_5_o ( PIN p_ddr_addr_5_o ) ( u_ddr_addr_5_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_addr_6_o ( PIN p_ddr_addr_6_o ) ( u_ddr_addr_6_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_addr_7_o ( PIN p_ddr_addr_7_o ) ( u_ddr_addr_7_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_addr_8_o ( PIN p_ddr_addr_8_o ) ( u_ddr_addr_8_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_addr_9_o ( PIN p_ddr_addr_9_o ) ( u_ddr_addr_9_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_ba_0_o ( PIN p_ddr_ba_0_o ) ( u_ddr_ba_0_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_ba_1_o ( PIN p_ddr_ba_1_o ) ( u_ddr_ba_1_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_ba_2_o ( PIN p_ddr_ba_2_o ) ( u_ddr_ba_2_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_cas_n_o ( PIN p_ddr_cas_n_o ) ( u_ddr_cas_n_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_ck_n_o ( PIN p_ddr_ck_n_o ) ( u_ddr_ck_n_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_ck_p_o ( PIN p_ddr_ck_p_o ) ( u_ddr_ck_p_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_cke_o ( PIN p_ddr_cke_o ) ( u_ddr_cke_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_cs_n_o ( PIN p_ddr_cs_n_o ) ( u_ddr_cs_n_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_dm_0_o ( PIN p_ddr_dm_0_o ) ( u_ddr_dm_0_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_dm_1_o ( PIN p_ddr_dm_1_o ) ( u_ddr_dm_1_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_dm_2_o ( PIN p_ddr_dm_2_o ) ( u_ddr_dm_2_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_dm_3_o ( PIN p_ddr_dm_3_o ) ( u_ddr_dm_3_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_0_io ( PIN p_ddr_dq_0_io ) ( u_ddr_dq_0_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_10_io ( PIN p_ddr_dq_10_io ) ( u_ddr_dq_10_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_11_io ( PIN p_ddr_dq_11_io ) ( u_ddr_dq_11_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_12_io ( PIN p_ddr_dq_12_io ) ( u_ddr_dq_12_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_13_io ( PIN p_ddr_dq_13_io ) ( u_ddr_dq_13_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_14_io ( PIN p_ddr_dq_14_io ) ( u_ddr_dq_14_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_15_io ( PIN p_ddr_dq_15_io ) ( u_ddr_dq_15_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_16_io ( PIN p_ddr_dq_16_io ) ( u_ddr_dq_16_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_17_io ( PIN p_ddr_dq_17_io ) ( u_ddr_dq_17_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_18_io ( PIN p_ddr_dq_18_io ) ( u_ddr_dq_18_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_19_io ( PIN p_ddr_dq_19_io ) ( u_ddr_dq_19_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_1_io ( PIN p_ddr_dq_1_io ) ( u_ddr_dq_1_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_20_io ( PIN p_ddr_dq_20_io ) ( u_ddr_dq_20_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_21_io ( PIN p_ddr_dq_21_io ) ( u_ddr_dq_21_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_22_io ( PIN p_ddr_dq_22_io ) ( u_ddr_dq_22_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_23_io ( PIN p_ddr_dq_23_io ) ( u_ddr_dq_23_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_24_io ( PIN p_ddr_dq_24_io ) ( u_ddr_dq_24_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_25_io ( PIN p_ddr_dq_25_io ) ( u_ddr_dq_25_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_26_io ( PIN p_ddr_dq_26_io ) ( u_ddr_dq_26_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_27_io ( PIN p_ddr_dq_27_io ) ( u_ddr_dq_27_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_28_io ( PIN p_ddr_dq_28_io ) ( u_ddr_dq_28_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_29_io ( PIN p_ddr_dq_29_io ) ( u_ddr_dq_29_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_2_io ( PIN p_ddr_dq_2_io ) ( u_ddr_dq_2_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_30_io ( PIN p_ddr_dq_30_io ) ( u_ddr_dq_30_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_31_io ( PIN p_ddr_dq_31_io ) ( u_ddr_dq_31_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_3_io ( PIN p_ddr_dq_3_io ) ( u_ddr_dq_3_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_4_io ( PIN p_ddr_dq_4_io ) ( u_ddr_dq_4_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_5_io ( PIN p_ddr_dq_5_io ) ( u_ddr_dq_5_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_6_io ( PIN p_ddr_dq_6_io ) ( u_ddr_dq_6_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dq_7_io ( PIN p_ddr_dq_7_io ) ( u_ddr_dq_7_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_8_io ( PIN p_ddr_dq_8_io ) ( u_ddr_dq_8_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dq_9_io ( PIN p_ddr_dq_9_io ) ( u_ddr_dq_9_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_0_io ( PIN p_ddr_dqs_n_0_io ) ( u_ddr_dqs_n_0_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_1_io ( PIN p_ddr_dqs_n_1_io ) ( u_ddr_dqs_n_1_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_2_io ( PIN p_ddr_dqs_n_2_io ) ( u_ddr_dqs_n_2_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_dqs_n_3_io ( PIN p_ddr_dqs_n_3_io ) ( u_ddr_dqs_n_3_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_0_io ( PIN p_ddr_dqs_p_0_io ) ( u_ddr_dqs_p_0_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_1_io ( PIN p_ddr_dqs_p_1_io ) ( u_ddr_dqs_p_1_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_2_io ( PIN p_ddr_dqs_p_2_io ) ( u_ddr_dqs_p_2_io_inner PAD ) + USE SIGNAL ;
    - p_ddr_dqs_p_3_io ( PIN p_ddr_dqs_p_3_io ) ( u_ddr_dqs_p_3_io_outer PAD ) + USE SIGNAL ;
    - p_ddr_odt_o ( PIN p_ddr_odt_o ) ( u_ddr_odt_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_ras_n_o ( PIN p_ddr_ras_n_o ) ( u_ddr_ras_n_o_inner PAD ) + USE SIGNAL ;
    - p_ddr_reset_n_o ( PIN p_ddr_reset_n_o ) ( u_ddr_reset_n_o_outer PAD ) + USE SIGNAL ;
    - p_ddr_we_n_o ( PIN p_ddr_we_n_o ) ( u_ddr_we_n_o_inner PAD ) + USE SIGNAL ;
    - p_misc_o ( PIN p_misc_o ) ( u_misc_o_outer PAD ) + USE SIGNAL ;
    - p_sel_0_i ( PIN p_sel_0_i ) ( u_sel_0_i_outer PAD ) + USE SIGNAL ;
    - p_sel_1_i ( PIN p_sel_1_i ) ( u_sel_1_i_inner PAD ) + USE SIGNAL ;
    - p_sel_2_i ( PIN p_sel_2_i ) ( u_sel_2_i_outer PAD ) + USE SIGNAL ;
END NETS
END DESIGN
