0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06-sj/lab06.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06-sj/lab06.srcs/sources_1/ip/floating_point_MAC/sim/floating_point_MAC.vhd,1618275814,vhdl,,,,floating_point_mac,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06-sj/lab06.srcs/sources_1/new/my_pe.v,1618814487,verilog,,C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06-sj/lab06.srcs/sources_1/new/my_pe_controller.v,,my_pe,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06-sj/lab06.srcs/sources_1/new/my_pe_controller.v,1618815677,verilog,,C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06-sj/lab06.srcs/sources_1/new/tb_my_pe_controller.v,,my_pe_controller,,,,,,,,
C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06-sj/lab06.srcs/sources_1/new/tb_my_pe_controller.v,1618815223,verilog,,,,tb_my_pe_controller,,,,,,,,
