#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 28 20:21:44 2022
# Process ID: 47012
# Current directory: /home/divyanshu/COL215/Assignment-10/Assignment-10.runs/synth_1
# Command line: vivado -log design.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design.tcl
# Log file: /home/divyanshu/COL215/Assignment-10/Assignment-10.runs/synth_1/design.vds
# Journal file: /home/divyanshu/COL215/Assignment-10/Assignment-10.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design.tcl -notrace
Command: synth_design -top design -part xc7a35tcpg236-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47059 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1676.883 ; gain = 152.688 ; free physical = 6245 ; free virtual = 16608
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module '\design ' [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/design.vhd:20]
INFO: [Synth 8-638] synthesizing module 'receiver' [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/receiver.vhd:23]
	Parameter clks_per_bit bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'receiver' (1#1) [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/receiver.vhd:23]
INFO: [Synth 8-638] synthesizing module 'transmitter' [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/transmitter.vhd:20]
	Parameter clks_per_bit bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'transmitter' (2#1) [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/transmitter.vhd:20]
INFO: [Synth 8-638] synthesizing module 'timing_circuit' [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/timing_circuit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'timing_circuit' (3#1) [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/timing_circuit.vhd:25]
INFO: [Synth 8-638] synthesizing module 'BRAM' [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/BRAM.vhd:20]
	Parameter ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DATA_LENGTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BRAM' (4#1) [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/BRAM.vhd:20]
INFO: [Synth 8-638] synthesizing module 'lightDisplay' [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/multiDisplay.vhd:14]
INFO: [Synth 8-638] synthesizing module 'singleDisplay' [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/singleDisplay.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'singleDisplay' (5#1) [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/singleDisplay.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'lightDisplay' (6#1) [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/multiDisplay.vhd:14]
INFO: [Synth 8-256] done synthesizing module '\design ' (7#1) [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/design.vhd:20]
WARNING: [Synth 8-3331] design timing_circuit has unconnected port rx_full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1730.633 ; gain = 206.438 ; free physical = 6269 ; free virtual = 16633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1739.539 ; gain = 215.344 ; free physical = 6269 ; free virtual = 16633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1739.539 ; gain = 215.344 ; free physical = 6269 ; free virtual = 16633
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/\design _propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/\design _propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.227 ; gain = 0.000 ; free physical = 6173 ; free virtual = 16537
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.227 ; gain = 0.000 ; free physical = 6173 ; free virtual = 16537
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6244 ; free virtual = 16608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6244 ; free virtual = 16608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6247 ; free virtual = 16610
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'receiver'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/divyanshu/COL215/Assignment-10/Assignment-10.srcs/sources_1/new/timing_circuit.vhd:88]
INFO: [Synth 8-5545] ROM "anode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "light_num" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'design'
INFO: [Synth 8-802] inferred FSM for state register 'reset_state_reg' in module 'design'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               start_bit |                              001 |                              001
               data_bits |                              010 |                              011
                stop_bit |                              011 |                              010
             reset_check |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               start_bit |                              001 |                              001
               data_bits |                              010 |                              011
                stop_bit |                              011 |                              010
             reset_check |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'transmitter'
INFO: [Synth 8-6430] The Block RAM "BRAM:/memory_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
              processing |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'design'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
              processing |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reset_state_reg' using encoding 'one-hot' in module 'design'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6237 ; free virtual = 16601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module \design  
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 7     
Module transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 8     
Module timing_circuit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
Module BRAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
Module singleDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module lightDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design \design  has port anode[3] driven by constant 1
WARNING: [Synth 8-3917] design \design  has port anode[2] driven by constant 1
RAM Pipeline Warning: Read Address Register Found For RAM myBRAM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM myBRAM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "\design/myBRAM/memory_reg " may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 8 RAM instances of RAM myBRAM/memory_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM myBRAM/memory_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'FSM_onehot_reset_state_reg[1]' (FDR) to 'reset_debounced_reg'
INFO: [Synth 8-3886] merging instance 'FSM_onehot_tx_state_reg[1]' (FDR) to 'tx_start_debounced_reg'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[31]' (FDR) to 'Multi_display/counter_new_reg[30]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[30]' (FDR) to 'Multi_display/counter_new_reg[29]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[29]' (FDR) to 'Multi_display/counter_new_reg[28]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[28]' (FDR) to 'Multi_display/counter_new_reg[27]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[27]' (FDR) to 'Multi_display/counter_new_reg[26]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[26]' (FDR) to 'Multi_display/counter_new_reg[25]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[25]' (FDR) to 'Multi_display/counter_new_reg[24]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[24]' (FDR) to 'Multi_display/counter_new_reg[23]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[23]' (FDR) to 'Multi_display/counter_new_reg[22]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[22]' (FDR) to 'Multi_display/counter_new_reg[21]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[21]' (FDR) to 'Multi_display/counter_new_reg[20]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[20]' (FDR) to 'Multi_display/counter_new_reg[19]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[19]' (FDR) to 'Multi_display/counter_new_reg[18]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[18]' (FDR) to 'Multi_display/counter_new_reg[17]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[17]' (FDR) to 'Multi_display/counter_new_reg[16]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[16]' (FDR) to 'Multi_display/counter_new_reg[15]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[15]' (FDR) to 'Multi_display/counter_new_reg[14]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[14]' (FDR) to 'Multi_display/counter_new_reg[13]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[13]' (FDR) to 'Multi_display/counter_new_reg[12]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[12]' (FDR) to 'Multi_display/counter_new_reg[11]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[11]' (FDR) to 'Multi_display/counter_new_reg[10]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[10]' (FDR) to 'Multi_display/counter_new_reg[9]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[9]' (FDR) to 'Multi_display/counter_new_reg[8]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[8]' (FDR) to 'Multi_display/counter_new_reg[7]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[7]' (FDR) to 'Multi_display/counter_new_reg[6]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[6]' (FDR) to 'Multi_display/counter_new_reg[5]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[5]' (FDR) to 'Multi_display/counter_new_reg[4]'
INFO: [Synth 8-3886] merging instance 'Multi_display/counter_new_reg[4]' (FDR) to 'Multi_display/counter_new_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Multi_display/counter_new_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Multi_display/counter_new_reg[2] )
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[31]' (FD) to 'Multi_display/light_num_reg[30]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[30]' (FD) to 'Multi_display/light_num_reg[29]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[29]' (FD) to 'Multi_display/light_num_reg[28]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[28]' (FD) to 'Multi_display/light_num_reg[27]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[27]' (FD) to 'Multi_display/light_num_reg[26]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[26]' (FD) to 'Multi_display/light_num_reg[25]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[25]' (FD) to 'Multi_display/light_num_reg[24]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[24]' (FD) to 'Multi_display/light_num_reg[23]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[23]' (FD) to 'Multi_display/light_num_reg[22]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[22]' (FD) to 'Multi_display/light_num_reg[21]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[21]' (FD) to 'Multi_display/light_num_reg[20]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[20]' (FD) to 'Multi_display/light_num_reg[19]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[19]' (FD) to 'Multi_display/light_num_reg[18]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[18]' (FD) to 'Multi_display/light_num_reg[17]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[17]' (FD) to 'Multi_display/light_num_reg[16]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[16]' (FD) to 'Multi_display/light_num_reg[15]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[15]' (FD) to 'Multi_display/light_num_reg[14]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[14]' (FD) to 'Multi_display/light_num_reg[13]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[13]' (FD) to 'Multi_display/light_num_reg[12]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[12]' (FD) to 'Multi_display/light_num_reg[11]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[11]' (FD) to 'Multi_display/light_num_reg[10]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[10]' (FD) to 'Multi_display/light_num_reg[9]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[9]' (FD) to 'Multi_display/light_num_reg[8]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[8]' (FD) to 'Multi_display/light_num_reg[7]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[7]' (FD) to 'Multi_display/light_num_reg[6]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[6]' (FD) to 'Multi_display/light_num_reg[5]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[5]' (FD) to 'Multi_display/light_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[4]' (FD) to 'Multi_display/light_num_reg[3]'
INFO: [Synth 8-3886] merging instance 'Multi_display/light_num_reg[3]' (FD) to 'Multi_display/light_num_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Multi_display/light_num_reg[2] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_tx_state_reg[2]) is unused and will be removed from module \design .
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_reset_state_reg[2]) is unused and will be removed from module \design .
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6230 ; free virtual = 16598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BRAM:       | memory_reg | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/myBRAM/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/myBRAM/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/myBRAM/memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/myBRAM/memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/myBRAM/memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/myBRAM/memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/myBRAM/memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/myBRAM/memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6109 ; free virtual = 16477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6098 ; free virtual = 16466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|BRAM:       | memory_reg | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance myBRAM/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance myBRAM/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance myBRAM/memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance myBRAM/memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance myBRAM/memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance myBRAM/memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance myBRAM/memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance myBRAM/memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6097 ; free virtual = 16465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \TimingCircuit/write_en_reg_rep_n_0  is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net write_en is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6097 ; free virtual = 16465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6097 ; free virtual = 16465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6097 ; free virtual = 16465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6097 ; free virtual = 16465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6097 ; free virtual = 16465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6097 ; free virtual = 16465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    61|
|3     |LUT1       |    31|
|4     |LUT2       |    73|
|5     |LUT3       |    16|
|6     |LUT4       |    79|
|7     |LUT5       |    39|
|8     |LUT6       |    47|
|9     |RAMB36E1   |     8|
|10    |RAMB36E1_1 |     8|
|11    |FDRE       |   249|
|12    |IBUF       |     5|
|13    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   629|
|2     |  myBRAM           |BRAM           |    16|
|3     |  Multi_display    |lightDisplay   |   126|
|4     |    Single_display |singleDisplay  |     9|
|5     |  Receiver         |receiver       |   121|
|6     |  TimingCircuit    |timing_circuit |   200|
|7     |  Transmitter      |transmitter    |    73|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6097 ; free virtual = 16465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.227 ; gain = 215.344 ; free physical = 6151 ; free virtual = 16519
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1914.227 ; gain = 390.031 ; free physical = 6151 ; free virtual = 16519
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.164 ; gain = 0.000 ; free physical = 6101 ; free virtual = 16469
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1920.164 ; gain = 554.164 ; free physical = 6201 ; free virtual = 16569
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.164 ; gain = 0.000 ; free physical = 6201 ; free virtual = 16569
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/divyanshu/COL215/Assignment-10/Assignment-10.runs/synth_1/design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_utilization_synth.rpt -pb design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 28 20:22:04 2022...
