Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat May 16 12:15:39 2020
| Host         : DESKTOP-KFTK1LL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ats/newpic_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ats/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 108 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.605        0.000                      0                  242        0.141        0.000                      0                  242        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.605        0.000                      0                  242        0.141        0.000                      0                  242        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 1.410ns (26.769%)  route 3.857ns (73.231%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.561     5.082    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ats/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          1.393     6.932    ats/vga_sync_unit/v_count_reg_reg[9]_1[5]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  ats/vga_sync_unit/v_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.452     7.508    ats/vga_sync_unit/v_count_reg[3]_i_3_n_0
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.658 r  ats/vga_sync_unit/v_count_reg[3]_i_2/O
                         net (fo=3, routed)           1.179     8.837    ats/vga_sync_unit/v_count_reg[3]_i_2_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.354     9.191 f  ats/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.448     9.639    ats/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X28Y35         LUT2 (Prop_lut2_I0_O)        0.326     9.965 r  ats/vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.385    10.350    ats/vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X28Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.442    14.783    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)       -0.067    14.955    ats/vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.024ns (20.315%)  route 4.017ns (79.685%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=28, routed)          1.869     7.414    ats/vga_sync_unit/Q[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.118     7.532 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.457     7.989    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I1_O)        0.326     8.315 f  ats/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.516     8.831    ats/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X29Y38         LUT3 (Prop_lut3_I2_O)        0.124     8.955 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.175    10.130    ats/vga_sync_unit/v_count_reg0
    SLICE_X15Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.806    ats/vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.024ns (20.315%)  route 4.017ns (79.685%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=28, routed)          1.869     7.414    ats/vga_sync_unit/Q[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.118     7.532 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.457     7.989    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I1_O)        0.326     8.315 f  ats/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.516     8.831    ats/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X29Y38         LUT3 (Prop_lut3_I2_O)        0.124     8.955 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.175    10.130    ats/vga_sync_unit/v_count_reg0
    SLICE_X15Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.806    ats/vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.041ns  (logic 1.024ns (20.315%)  route 4.017ns (79.685%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=28, routed)          1.869     7.414    ats/vga_sync_unit/Q[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.118     7.532 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.457     7.989    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I1_O)        0.326     8.315 f  ats/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.516     8.831    ats/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X29Y38         LUT3 (Prop_lut3_I2_O)        0.124     8.955 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.175    10.130    ats/vga_sync_unit/v_count_reg0
    SLICE_X15Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y35         FDRE (Setup_fdre_C_CE)      -0.205    14.806    ats/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.024ns (20.575%)  route 3.953ns (79.425%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=28, routed)          1.869     7.414    ats/vga_sync_unit/Q[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.118     7.532 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.457     7.989    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I1_O)        0.326     8.315 f  ats/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.516     8.831    ats/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X29Y38         LUT3 (Prop_lut3_I2_O)        0.124     8.955 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.111    10.066    ats/vga_sync_unit/v_count_reg0
    SLICE_X13Y39         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.448    14.789    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y39         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X13Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.809    ats/vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.809    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.024ns (21.169%)  route 3.813ns (78.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=28, routed)          1.869     7.414    ats/vga_sync_unit/Q[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.118     7.532 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.457     7.989    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I1_O)        0.326     8.315 f  ats/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.516     8.831    ats/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X29Y38         LUT3 (Prop_lut3_I2_O)        0.124     8.955 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.972     9.927    ats/vga_sync_unit/v_count_reg0
    SLICE_X15Y36         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.806    ats/vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.024ns (21.169%)  route 3.813ns (78.831%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=28, routed)          1.869     7.414    ats/vga_sync_unit/Q[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.118     7.532 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.457     7.989    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I1_O)        0.326     8.315 f  ats/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.516     8.831    ats/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X29Y38         LUT3 (Prop_lut3_I2_O)        0.124     8.955 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.972     9.927    ats/vga_sync_unit/v_count_reg0
    SLICE_X15Y36         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y36         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X15Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.806    ats/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.927    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.024ns (21.107%)  route 3.827ns (78.893%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.568     5.089    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  ats/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  ats/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=28, routed)          1.869     7.414    ats/vga_sync_unit/Q[0]
    SLICE_X28Y38         LUT5 (Prop_lut5_I0_O)        0.118     7.532 r  ats/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=3, routed)           0.457     7.989    ats/vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X28Y38         LUT6 (Prop_lut6_I1_O)        0.326     8.315 f  ats/vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=2, routed)           0.516     8.831    ats/vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X29Y38         LUT3 (Prop_lut3_I2_O)        0.124     8.955 r  ats/vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.986     9.941    ats/vga_sync_unit/v_count_reg0
    SLICE_X14Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.445    14.786    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X14Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.842    ats/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.410ns (28.828%)  route 3.481ns (71.172%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.561     5.082    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ats/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=29, routed)          1.393     6.932    ats/vga_sync_unit/v_count_reg_reg[9]_1[5]
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.056 r  ats/vga_sync_unit/v_count_reg[3]_i_3/O
                         net (fo=1, routed)           0.452     7.508    ats/vga_sync_unit/v_count_reg[3]_i_3_n_0
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.150     7.658 r  ats/vga_sync_unit/v_count_reg[3]_i_2/O
                         net (fo=3, routed)           1.179     8.837    ats/vga_sync_unit/v_count_reg[3]_i_2_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.354     9.191 f  ats/vga_sync_unit/v_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.457     9.647    ats/vga_sync_unit/v_count_reg[9]_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I0_O)        0.326     9.973 r  ats/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     9.973    ats/vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X28Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.442    14.783    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X28Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.031    15.053    ats/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 ats/receiver_unit/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/bitcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 0.952ns (22.753%)  route 3.232ns (77.247%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.558     5.079    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  ats/receiver_unit/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  ats/receiver_unit/counter_reg[0]/Q
                         net (fo=2, routed)           0.998     6.533    ats/receiver_unit/counter_reg[0]
    SLICE_X36Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.657 f  ats/receiver_unit/samplecounter[1]_i_4/O
                         net (fo=1, routed)           0.417     7.074    ats/receiver_unit/samplecounter[1]_i_4_n_0
    SLICE_X36Y35         LUT5 (Prop_lut5_I4_O)        0.124     7.198 f  ats/receiver_unit/samplecounter[1]_i_3/O
                         net (fo=1, routed)           0.417     7.615    ats/receiver_unit/samplecounter[1]_i_3_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.124     7.739 r  ats/receiver_unit/samplecounter[1]_i_2/O
                         net (fo=20, routed)          0.779     8.518    ats/receiver_unit/counter[0]_i_1_n_0
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.124     8.642 r  ats/receiver_unit/bitcounter[3]_i_1/O
                         net (fo=4, routed)           0.621     9.263    ats/receiver_unit/bitcounter[3]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  ats/receiver_unit/bitcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.443    14.784    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  ats/receiver_unit/bitcounter_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDRE (Setup_fdre_C_R)       -0.524    14.500    ats/receiver_unit/bitcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  5.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/nolabel_line67/rightshiftreg_reg[8]/Q
                         net (fo=1, routed)           0.089     1.674    ats/nolabel_line67/rightshiftreg_reg_n_0_[8]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.719 r  ats/nolabel_line67/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.719    ats/nolabel_line67/rightshiftreg[7]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[7]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121     1.578    ats/nolabel_line67/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.971%)  route 0.120ns (46.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/nolabel_line67/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.120     1.705    ats/nolabel_line67/rightshiftreg_reg_n_0_[0]
    SLICE_X38Y38         FDSE                                         r  ats/nolabel_line67/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.957    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X38Y38         FDSE                                         r  ats/nolabel_line67/TxD_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X38Y38         FDSE (Hold_fdse_C_D)         0.059     1.538    ats/nolabel_line67/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/nolabel_line67/rightshiftreg_reg[4]/Q
                         net (fo=1, routed)           0.139     1.724    ats/nolabel_line67/rightshiftreg_reg_n_0_[4]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.045     1.769 r  ats/nolabel_line67/rightshiftreg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.769    ats/nolabel_line67/rightshiftreg[3]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[3]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.121     1.578    ats/nolabel_line67/rightshiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ats/nolabel_line67/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.054%)  route 0.148ns (43.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X43Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/nolabel_line67/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.148     1.733    ats/nolabel_line67/rightshiftreg_reg_n_0_[6]
    SLICE_X42Y38         LUT3 (Prop_lut3_I0_O)        0.048     1.781 r  ats/nolabel_line67/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.781    ats/nolabel_line67/rightshiftreg[5]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[5]/C
                         clock pessimism             -0.501     1.457    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.131     1.588    ats/nolabel_line67/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ats/receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  ats/receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  ats/receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.086     1.658    ats/receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X39Y38         LUT5 (Prop_lut5_I4_O)        0.104     1.762 r  ats/receiver_unit/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.762    ats/receiver_unit/samplecounter[1]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  ats/receiver_unit/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.957    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  ats/receiver_unit/samplecounter_reg[1]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.107     1.551    ats/receiver_unit/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ats/receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.257%)  route 0.106ns (33.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X38Y37         FDRE                                         r  ats/receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  ats/receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=8, routed)           0.106     1.714    ats/receiver_unit/RxData_1[1]
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.759 r  ats/receiver_unit/TxData[6]_i_2/O
                         net (fo=1, routed)           0.000     1.759    ats/receiver_unit_n_4
    SLICE_X39Y37         FDRE                                         r  ats/TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.828     1.955    ats/clk_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  ats/TxData_reg[6]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.091     1.547    ats/TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ats/direc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/direc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.973%)  route 0.124ns (40.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.560     1.443    ats/clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  ats/direc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ats/direc_reg[2]/Q
                         net (fo=6, routed)           0.124     1.708    ats/direc[2]
    SLICE_X41Y37         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  ats/direc[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    ats/direc[2]_i_1_n_0
    SLICE_X41Y37         FDRE                                         r  ats/direc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.829     1.956    ats/clk_IBUF_BUFG
    SLICE_X41Y37         FDRE                                         r  ats/direc_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.091     1.534    ats/direc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ats/receiver_unit/inc_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/receiver_unit/samplecounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  ats/receiver_unit/inc_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  ats/receiver_unit/inc_samplecounter_reg/Q
                         net (fo=2, routed)           0.086     1.658    ats/receiver_unit/inc_samplecounter_reg_n_0
    SLICE_X39Y38         LUT4 (Prop_lut4_I3_O)        0.098     1.756 r  ats/receiver_unit/samplecounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.756    ats/receiver_unit/samplecounter[0]_i_1_n_0
    SLICE_X39Y38         FDRE                                         r  ats/receiver_unit/samplecounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.830     1.957    ats/receiver_unit/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  ats/receiver_unit/samplecounter_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092     1.536    ats/receiver_unit/samplecounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ats/vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.102%)  route 0.178ns (48.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.562     1.445    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X15Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ats/vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.178     1.764    ats/vga_sync_unit/v_count_reg_reg[9]_1[6]
    SLICE_X14Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  ats/vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.809    ats/vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X14Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    ats/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y35         FDRE                                         r  ats/vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X14Y35         FDRE (Hold_fdre_C_D)         0.120     1.578    ats/vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ats/TxData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/nolabel_line67/rightshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.561     1.444    ats/clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  ats/TxData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ats/TxData_reg[0]/Q
                         net (fo=1, routed)           0.190     1.775    ats/nolabel_line67/Q[0]
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  ats/nolabel_line67/rightshiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    ats/nolabel_line67/rightshiftreg[1]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.831     1.958    ats/nolabel_line67/clk_IBUF_BUFG
    SLICE_X42Y38         FDRE                                         r  ats/nolabel_line67/rightshiftreg_reg[1]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.120     1.580    ats/nolabel_line67/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y38   ats/TxData_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y38   ats/TxData_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y38   ats/TxData_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y37   ats/TxData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y33   ats/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y35   ats/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y35   ats/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y36   ats/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y36   ats/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y44   ats/genblk1[0].fdiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y35   ats/vga_sync_unit/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y35   ats/vga_sync_unit/v_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y36   ats/vga_sync_unit/v_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y35   ats/vga_sync_unit/v_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y35   ats/vga_sync_unit/v_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y36   ats/vga_sync_unit/v_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y38   ats/TxData_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y38   ats/TxData_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y38   ats/TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   ats/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   ats/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y35   ats/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   ats/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   ats/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   ats/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y36   ats/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   ats/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   ats/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y33   ats/counter_reg[3]/C



