---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/namespaces/llvm/mca
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - namespace

---

import Link from '@docusaurus/Link'
import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import EnumerationList from '@xpack/docusaurus-plugin-doxygen/components/EnumerationList'
import EnumerationListItem from '@xpack/docusaurus-plugin-doxygen/components/EnumerationListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `mca` Namespace Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Definition

<CodeBlock>namespace llvm::mca &#123; ... &#125;</CodeBlock>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/amdgpucustombehaviour">AMDGPUCustomBehaviour</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/amdgpuinstrpostprocess">AMDGPUInstrPostProcess</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/circularsourcemgr">CircularSourceMgr</a></>}>
The default implementation of <em><a href="/docs/api/structs/llvm/mca/sourcemgr">SourceMgr</a></em>. <a href="/docs/api/classes/llvm/mca/circularsourcemgr/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/codeemitter">CodeEmitter</a></>}>
A utility class used to compute instruction encodings for a code region. <a href="/docs/api/classes/llvm/mca/codeemitter/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/context">Context</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/criticaldependency">CriticalDependency</a></>}>
A critical data dependency descriptor. <a href="/docs/api/structs/llvm/mca/criticaldependency/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/custombehaviour">CustomBehaviour</a></>}>
Class which can be overriden by targets to enforce instruction dependencies and behaviours that aren&#39;t expressed well enough within the scheduling model for mca to automatically simulate them properly. <a href="/docs/api/classes/llvm/mca/custombehaviour/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/cyclesegment">CycleSegment</a></>}>
A sequence of cycles. <a href="/docs/api/classes/llvm/mca/cyclesegment/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/defaultresourcestrategy">DefaultResourceStrategy</a></>}>
Default resource allocation strategy used by processor resource groups and processor resources with multiple units. <a href="/docs/api/classes/llvm/mca/defaultresourcestrategy/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/defaultschedulerstrategy">DefaultSchedulerStrategy</a></>}>
Default instruction selection strategy used by class <a href="/docs/api/classes/llvm/mca/scheduler">Scheduler</a>. <a href="/docs/api/classes/llvm/mca/defaultschedulerstrategy/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/dispatchstage">DispatchStage</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/entrystage">EntryStage</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/executestage">ExecuteStage</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/hardwareunit">HardwareUnit</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/hweventlistener">HWEventListener</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/hwinstructiondispatchedevent">HWInstructionDispatchedEvent</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/hwinstructionevent">HWInstructionEvent</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/hwinstructionissuedevent">HWInstructionIssuedEvent</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/hwinstructionretiredevent">HWInstructionRetiredEvent</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/hwpressureevent">HWPressureEvent</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/hwstallevent">HWStallEvent</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/incrementalsourcemgr">IncrementalSourceMgr</a></>}>
An implementation of <em><a href="/docs/api/structs/llvm/mca/sourcemgr">SourceMgr</a></em> that allows users to add new instructions incrementally / dynamically. <a href="/docs/api/classes/llvm/mca/incrementalsourcemgr/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/inorderissuestage">InOrderIssueStage</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instrbuilder">InstrBuilder</a></>}>
A builder class that knows how to construct <a href="/docs/api/classes/llvm/mca/instruction">Instruction</a> objects. <a href="/docs/api/classes/llvm/mca/instrbuilder/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/instrdesc">InstrDesc</a></>}>
An instruction descriptor. <a href="/docs/api/structs/llvm/mca/instrdesc/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instref">InstRef</a></>}>
An <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> contains both a <a href="/docs/api/structs/llvm/mca/sourcemgr">SourceMgr</a> index and <a href="/docs/api/classes/llvm/mca/instruction">Instruction</a> pair. <a href="/docs/api/classes/llvm/mca/instref/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instrpostprocess">InstrPostProcess</a></>}>
Class which can be overriden by targets to modify the <a href="/docs/api/classes/llvm/mca/instruction">mca::Instruction</a> objects before the pipeline starts. <a href="/docs/api/classes/llvm/mca/instrpostprocess/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instruction">Instruction</a></>}>
An instruction propagated through the simulated instruction pipeline. <a href="/docs/api/classes/llvm/mca/instruction/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instructionbase">InstructionBase</a></>}>
Base class for instructions consumed by the simulation pipeline. <a href="/docs/api/classes/llvm/mca/instructionbase/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instructionerror">InstructionError&lt;T&gt;</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instructiontables">InstructionTables</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instrument">Instrument</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/instrumentmanager">InstrumentManager</a></>}>
This class allows targets to optionally customize the logic that resolves scheduling class IDs. <a href="/docs/api/classes/llvm/mca/instrumentmanager/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/inststreampause">InstStreamPause</a></>}>
This is actually not an error but a marker to indicate that the instruction stream is paused. <a href="/docs/api/structs/llvm/mca/inststreampause/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/lsunit">LSUnit</a></>}>
Default Load/Store Unit (LS Unit) for simulated processors. <a href="/docs/api/classes/llvm/mca/lsunit/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/lsunitbase">LSUnitBase</a></>}>
Abstract base interface for LS (load/store) units in llvm-mca. <a href="/docs/api/classes/llvm/mca/lsunitbase/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/mcaoperand">MCAOperand</a></>}>
A representation of an <a href="/docs/api/classes/llvm/mca/instruction">mca::Instruction</a> operand for use in <a href="/docs/api/classes/llvm/mca/custombehaviour">mca::CustomBehaviour</a>. <a href="/docs/api/classes/llvm/mca/mcaoperand/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/microopqueuestage">MicroOpQueueStage</a></>}>
A stage that simulates a queue of instruction opcodes. <a href="/docs/api/classes/llvm/mca/microopqueuestage/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/pipeline">Pipeline</a></>}>
A pipeline for a specific subtarget. <a href="/docs/api/classes/llvm/mca/pipeline/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/pipelineoptions">PipelineOptions</a></>}>
This is a convenience struct to hold the parameters necessary for creating the pre-built &quot;default&quot; out-of-order pipeline. <a href="/docs/api/structs/llvm/mca/pipelineoptions/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/readdescriptor">ReadDescriptor</a></>}>
A register read descriptor. <a href="/docs/api/structs/llvm/mca/readdescriptor/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/readstate">ReadState</a></>}>
Tracks register operand latency in cycles. <a href="/docs/api/classes/llvm/mca/readstate/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/recycledinsterr">RecycledInstErr</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/registerfile">RegisterFile</a></>}>
Manages hardware register files, and tracks register definitions for register renaming purposes. <a href="/docs/api/classes/llvm/mca/registerfile/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/releaseatcycles">ReleaseAtCycles</a></>}>
This class represents the number of cycles per resource (fractions of cycles). <a href="/docs/api/classes/llvm/mca/releaseatcycles/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/resourcestate">ResourceState</a></>}>
A processor resource descriptor. <a href="/docs/api/classes/llvm/mca/resourcestate/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/resourcestrategy">ResourceStrategy</a></>}>
Resource allocation strategy used by hardware scheduler resources. <a href="/docs/api/classes/llvm/mca/resourcestrategy/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/resourceusage">ResourceUsage</a></>}>
Helper used by class <a href="/docs/api/structs/llvm/mca/instrdesc">InstrDesc</a> to describe how hardware resources are used. <a href="/docs/api/structs/llvm/mca/resourceusage/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/retirecontrolunit">RetireControlUnit</a></>}>
This class tracks which instructions are in-flight (i.e., dispatched but not retired) in the OoO backend. <a href="/docs/api/structs/llvm/mca/retirecontrolunit/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/retirestage">RetireStage</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/riscvinstrumentmanager">RISCVInstrumentManager</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/riscvlmulinstrument">RISCVLMULInstrument</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/riscvsewinstrument">RISCVSEWInstrument</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/scheduler">Scheduler</a></>}>
Class <a href="/docs/api/classes/llvm/mca/scheduler">Scheduler</a> is responsible for issuing instructions to pipeline resources. <a href="/docs/api/classes/llvm/mca/scheduler/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/schedulerstrategy">SchedulerStrategy</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/sourcemgr">SourceMgr</a></>}>
Abstracting the input code sequence (a sequence of <a href="/docs/api/classes/llvm/mcinst">MCInst</a>) and assigning unique identifiers to every instruction in the sequence. <a href="/docs/api/structs/llvm/mca/sourcemgr/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/stage">Stage</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/stallinfo">StallInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/view">View</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/waitcntinfo">WaitCntInfo</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/llvm/mca/writedescriptor">WriteDescriptor</a></>}>
A register write descriptor. <a href="/docs/api/structs/llvm/mca/writedescriptor/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/writeref">WriteRef</a></>}>
A reference to a register write. <a href="/docs/api/classes/llvm/mca/writeref/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/writestate">WriteState</a></>}>
Tracks uses of a register definition (e.g. <a href="/docs/api/classes/llvm/mca/writestate/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/mca/x86instrpostprocess">X86InstrPostProcess</a></>}>
</MembersIndexItem>

</MembersIndex>

## Typedefs Index

<MembersIndex>

<MembersIndexItem
  type="using"
  name={<><a href="#a961b7aeaca000c803c0f4b1df4d26c27">ResourceRef</a> = std::pair&lt; uint64&#95;t, uint64&#95;t &gt;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#ab534e0b15e46245fd0eb31e7e7c2e863">ResourceUse</a> = std::pair&lt; <a href="#a961b7aeaca000c803c0f4b1df4d26c27">ResourceRef</a>, <a href="/docs/api/classes/llvm/mca/releaseatcycles">ReleaseAtCycles</a> &gt;</>}>
</MembersIndexItem>

<MembersIndexItem
  type="typedef"
  name={<>std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mca/instruction">Instruction</a> &amp; &gt; <a href="#a6194ec8d4ff9d0552963291008b31ee7">SourceRef</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="using"
  name={<><a href="#a33806b50f8cfeb26c86a2d73207ea71e">UniqueInstrument</a> = std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mca/instrument">Instrument</a> &gt;</>}>
</MembersIndexItem>

</MembersIndex>

## Enumerations Index

<MembersIndex>

<MembersIndexItem
  type="enum"
  name={<>:  &#123; <a href="#a75e277a81194898f20f1c3613af0072a">...</a> &#125;</>}>
Used to notify the internal state of a processor resource. <a href="#a75e277a81194898f20f1c3613af0072a">More...</a>
</MembersIndexItem>

</MembersIndex>

## Operators Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp;</>}
  name={<><a href="#a69edd837c2cd0bbf8d932e596ba7d85d">operator&lt;&lt;</a> (raw&#95;ostream &amp;OS, const InstRef &amp;IR)</>}>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a4df19f409f93dfad60c8af721603d452">addRegisterReadWrite</a> (RegisterFile &amp;PRF, Instruction &amp;IS, unsigned SourceIndex, const MCSubtargetInfo &amp;STI, SmallVectorImpl&lt; unsigned &gt; &amp;UsedRegs)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ac6ed6656160779919f747bc67182abd7">checkRegisterHazard</a> (const RegisterFile &amp;PRF, const MCSubtargetInfo &amp;STI, const InstRef &amp;IR)</>}>
Return a number of cycles left until register requirements of the instructions are met. <a href="#ac6ed6656160779919f747bc67182abd7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="double"
  name={<><a href="#a0a98238e0b4ad204e6bf241ab4cefe47">computeBlockRThroughput</a> (const MCSchedModel &amp;SM, unsigned DispatchWidth, unsigned NumMicroOps, ArrayRef&lt; unsigned &gt; ProcResourceUsage)</>}>
Compute the reciprocal block throughput from a set of processor resource cycles. <a href="#a0a98238e0b4ad204e6bf241ab4cefe47">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a1c6db15622cacf1b8f1d6a89c199d51b">computeMaxLatency</a> (InstrDesc &amp;ID, const MCSchedClassDesc &amp;SCDesc, const MCSubtargetInfo &amp;STI, unsigned CallLatency, bool IsCall)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae1d3c5a1f43dcec43774a3767b41e447">computeProcResourceMasks</a> (const MCSchedModel &amp;SM, MutableArrayRef&lt; uint64&#95;t &gt; Masks)</>}>
Populates vector Masks with processor resource masks. <a href="#ae1d3c5a1f43dcec43774a3767b41e447">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aaff2876b7e8a6b5df02f3a716d3270b6">findFirstWriteBackCycle</a> (const InstRef &amp;IR)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; uint8&#95;t, uint8&#95;t &gt;</>}
  name={<><a href="#ad0d97c2779bb2264df1ceeac09052e5a">getEEWAndEMUL</a> (unsigned Opcode, RISCVII::VLMUL LMUL, uint8&#95;t SEW)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae652ac0aafced9e7ef6249d3b4e50171">getResourceStateIndex</a> (uint64&#95;t Mask)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::unique&#95;ptr&lt; <a href="/docs/api/classes/llvm/mca/resourcestrategy">ResourceStrategy</a> &gt;</>}
  name={<><a href="#a64c9d50d5dc3399ab4bca5159e3ea35b">getStrategyFor</a> (const ResourceState &amp;RS)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/hash-code">hash&#95;code</a></>}
  name={<><a href="#a4eee928f2e1bc161f7ab607fbd993b2a">hashMCInst</a> (const MCInst &amp;MCI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/hash-code">hash&#95;code</a></>}
  name={<><a href="#ab326716ac61ca8d7c045e986143c716e">hashMCOperand</a> (const MCOperand &amp;MCO)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8e87df84ac950f96d723ee1cd6535cf1">hasResourceHazard</a> (const ResourceManager &amp;RM, const InstRef &amp;IR)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a65c7a8ebc9a13366a19e1573563cbe0c">initializeUsedResources</a> (InstrDesc &amp;ID, const MCSchedClassDesc &amp;SCDesc, const MCSubtargetInfo &amp;STI, ArrayRef&lt; uint64&#95;t &gt; ProcResourceMasks)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::function&lt; bool(<a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a>)&gt;</>}
  name={<><a href="#aba7ae9832c7e376c2629b52643cdd28a">isNonArtificial</a> (const MCRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3c6092a8dbfcd644e83755117fcf31b0">opcodeHasEEWAndEMULInfo</a> (unsigned short Opcode)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<>uint64&#95;t</>}
  name={<><a href="#a9daeae4f77bbf637d7f5ed46c92ed5c5">selectImpl</a> (uint64&#95;t CandidateMask, uint64&#95;t &amp;NextInSequenceMask)</>}>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#aeb76def84a2dfeb2d91cdf905c682c21">STATISTIC</a> (NumVariantInst, &quot;Number of MCInsts that doesn&#39;t have static Desc&quot;)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mca/hwstallevent/#ae2a9fbbe845b11d6e6b420cc03b36bfe">HWStallEvent::GenericEventType</a></>}
  name={<><a href="#a4e0584cf8ec1e7f29ca720acc8916308">toHWStallEventType</a> (Scheduler::Status Status)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ab24e9ac7e416812424904af7a1da17c3">verifyInstructionEliminated</a> (const InstRef &amp;IR)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/error">Error</a></>}
  name={<><a href="#aef788a4cb082ca5268ed346517eede15">verifyOperands</a> (const MCInstrDesc &amp;MCDesc, const MCInst &amp;MCI)</>}>
</MembersIndexItem>

</MembersIndex>

## Variables Index

<MembersIndex>

<MembersIndexItem
  template={<>template &lt;typename T&gt;</>}
  type="char"
  name={<><a href="#a44427ff63cc2c81606a3f0175ac2b756">InstructionError&lt; T &gt;::ID</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="int"
  name={<><a href="#af459dc58960b1471b00b72f450869f01">UNKNOWN&#95;CYCLES</a> = -512</>}>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Typedefs

### ResourceRef {#a961b7aeaca000c803c0f4b1df4d26c27}

<MemberDefinition
  prototype={<>using llvm::mca::ResourceRef =  std::pair&lt;uint64&#95;t, uint64&#95;t&gt;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/hweventlistener-h/#l00064">64</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/hweventlistener-h">HWEventListener.h</a>.
</MemberDefinition>

### ResourceUse {#ab534e0b15e46245fd0eb31e7e7c2e863}

<MemberDefinition
  prototype={<>using llvm::mca::ResourceUse =  std::pair&lt;ResourceRef, ReleaseAtCycles&gt;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/hweventlistener-h/#l00066">66</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/hweventlistener-h">HWEventListener.h</a>.
</MemberDefinition>

### SourceRef {#a6194ec8d4ff9d0552963291008b31ee7}

<MemberDefinition
  prototype={<>typedef std::pair&lt;unsigned, const Instruction &amp;&gt; llvm::mca::SourceRef</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/sourcemgr-h/#l00025">25</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/sourcemgr-h">SourceMgr.h</a>.
</MemberDefinition>

### UniqueInstrument {#a33806b50f8cfeb26c86a2d73207ea71e}

<MemberDefinition
  prototype={<>using llvm::mca::UniqueInstrument =  std::unique&#95;ptr&lt;Instrument&gt;</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/custombehaviour-h/#l00136">136</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/custombehaviour-h">CustomBehaviour.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Enumerations

### enum  {#a75e277a81194898f20f1c3613af0072a}

<MemberDefinition
  prototype="enum llvm::mca::ResourceStateEvent ">
Used to notify the internal state of a processor resource.

<EnumerationList title="Enumeration values">

<Link id="a75e277a81194898f20f1c3613af0072aa3f746cb41f05bc7d2405d8f261ad3b53" />
<EnumerationListItem name="RS_BUFFER_AVAILABLE">

</EnumerationListItem>

<Link id="a75e277a81194898f20f1c3613af0072aa31d38f37314ff7269028574355831c80" />
<EnumerationListItem name="RS_BUFFER_UNAVAILABLE">

</EnumerationListItem>

<Link id="a75e277a81194898f20f1c3613af0072aadc0c2c76e3c6a9189f1c720ed16abd2f" />
<EnumerationListItem name="RS_RESERVED">

</EnumerationListItem>

</EnumerationList>

A processor resource is available if it is not reserved, and there are available slots in the buffer. A processor resource is unavailable if it is either reserved, or the associated buffer is full. A processor resource with a buffer size of -1 is always available if it is not reserved.

Values of type <a href="#a75e277a81194898f20f1c3613af0072a">ResourceStateEvent</a> are returned by method ResourceManager::canBeDispatched()

The naming convention for resource state events is:
<ul>
<li>Event names start with prefix RS&#95;</li>
<li>Prefix RS&#95; is followed by a string describing the actual resource state.</li>
</ul>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/resourcemanager-h/#l00040">40</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/resourcemanager-h">ResourceManager.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Operators

### operator&lt;&lt;() {#a69edd837c2cd0bbf8d932e596ba7d85d}

<MemberDefinition
  prototype={<>raw&#95;ostream &amp; llvm::mca::operator&lt;&lt; (<a href="/docs/api/classes/llvm/raw-ostream">raw&#95;ostream</a> &amp; OS, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp; IR)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/instruction-h/#l00749">749</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/instruction-h">Instruction.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Functions

### addRegisterReadWrite() {#a4df19f409f93dfad60c8af721603d452}

<MemberDefinition
  prototype={<>static void llvm::mca::addRegisterReadWrite (<a href="/docs/api/classes/llvm/mca/registerfile">RegisterFile</a> &amp; PRF, <a href="/docs/api/classes/llvm/mca/instruction">Instruction</a> &amp; IS, unsigned SourceIndex, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp; STI, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; unsigned &gt; &amp; UsedRegs)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp/#l00156">156</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp">InOrderIssueStage.cpp</a>.
</MemberDefinition>

### checkRegisterHazard() {#ac6ed6656160779919f747bc67182abd7}

<MemberDefinition
  prototype={<>static unsigned llvm::mca::checkRegisterHazard (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mca/registerfile">RegisterFile</a> &amp; PRF, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp; STI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp; IR)</>}
  labels = {["static"]}>
Return a number of cycles left until register requirements of the instructions are met.

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp/#l00103">103</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp">InOrderIssueStage.cpp</a>.
</MemberDefinition>

### computeBlockRThroughput() {#a0a98238e0b4ad204e6bf241ab4cefe47}

<MemberDefinition
  prototype={<>double llvm::mca::computeBlockRThroughput (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> &amp; SM, unsigned DispatchWidth, unsigned NumMicroOps, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; ProcResourceUsage)</>}>
Compute the reciprocal block throughput from a set of processor resource cycles.

The reciprocal block throughput is computed as the MAX between:
<ul>
<li>NumMicroOps / DispatchWidth</li>
<li>ProcReleaseAtCycles / #ProcResourceUnits (for every consumed resource).</li>
</ul>

Definition at line <a href="/docs/api/files/lib/lib/mca/support-cpp/#l00083">83</a> of file <a href="/docs/api/files/lib/lib/mca/support-cpp">Support.cpp</a>.
</MemberDefinition>

### computeMaxLatency() {#a1c6db15622cacf1b8f1d6a89c199d51b}

<MemberDefinition
  prototype={<>static void llvm::mca::computeMaxLatency (<a href="/docs/api/structs/llvm/mca/instrdesc">InstrDesc</a> &amp; ID, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &amp; SCDesc, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp; STI, unsigned CallLatency, bool IsCall)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp/#l00222">222</a> of file <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp">InstrBuilder.cpp</a>.
</MemberDefinition>

### computeProcResourceMasks() {#ae1d3c5a1f43dcec43774a3767b41e447}

<MemberDefinition
  prototype={<>void llvm::mca::computeProcResourceMasks (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcschedmodel">MCSchedModel</a> &amp; SM, <a href="/docs/api/classes/llvm/mutablearrayref">MutableArrayRef</a>&lt; uint64&#95;t &gt; Masks)</>}>
Populates vector Masks with processor resource masks.

The number of bits set in a mask depends on the processor resource type. Each processor resource mask has at least one bit set. For groups, the number of bits set in the mask is equal to the cardinality of the group plus one. Excluding the most significant bit, the remaining bits in the mask identify processor resources that are part of the group.

Example:

ResourceA – Mask: 0b001 ResourceB – Mask: 0b010 ResourceAB – Mask: 0b100 U (ResourceA::Mask | ResourceB::Mask) == 0b111

ResourceAB is a processor resource group containing ResourceA and ResourceB. Each resource mask uniquely identifies a resource; both ResourceA and ResourceB only have one bit set. ResourceAB is a group; excluding the most significant bit in the mask, the remaining bits identify the composition of the group.

Resource masks are used by the <a href="/docs/api/classes/llvm/resourcemanager">ResourceManager</a> to solve set membership problems with simple bit manipulation operations.

Definition at line <a href="/docs/api/files/lib/lib/mca/support-cpp/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/mca/support-cpp">Support.cpp</a>.
</MemberDefinition>

### findFirstWriteBackCycle() {#aaff2876b7e8a6b5df02f3a716d3270b6}

<MemberDefinition
  prototype={<>static unsigned llvm::mca::findFirstWriteBackCycle (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp; IR)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp/#l00088">88</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp">InOrderIssueStage.cpp</a>.
</MemberDefinition>

### getEEWAndEMUL() {#ad0d97c2779bb2264df1ceeac09052e5a}

<MemberDefinition
  prototype={<>static std::pair&lt; uint8&#95;t, uint8&#95;t &gt; llvm::mca::getEEWAndEMUL (unsigned Opcode, <a href="/docs/api/namespaces/llvm/riscvii/#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> LMUL, uint8&#95;t SEW)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mca/riscvcustombehaviour-cpp/#l00169">169</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mca/riscvcustombehaviour-cpp">RISCVCustomBehaviour.cpp</a>.
</MemberDefinition>

### getResourceStateIndex() {#ae652ac0aafced9e7ef6249d3b4e50171}

<MemberDefinition
  prototype={<>unsigned llvm::mca::getResourceStateIndex (uint64&#95;t Mask)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/support-h/#l00100">100</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/support-h">Support.h</a>.
</MemberDefinition>

### getStrategyFor() {#a64c9d50d5dc3399ab4bca5159e3ea35b}

<MemberDefinition
  prototype={<>static std::unique&#95;ptr&lt; ResourceStrategy &gt; llvm::mca::getStrategyFor (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mca/resourcestate">ResourceState</a> &amp; RS)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/hardwareunits/resourcemanager-cpp/#l00105">105</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/hardwareunits/resourcemanager-cpp">ResourceManager.cpp</a>.
</MemberDefinition>

### hashMCInst() {#a4eee928f2e1bc161f7ab607fbd993b2a}

<MemberDefinition
  prototype={<>hash&#95;code llvm::mca::hashMCInst (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; MCI)</>}>

Definition at line <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp/#l00516">516</a> of file <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp">InstrBuilder.cpp</a>.
</MemberDefinition>

### hashMCOperand() {#ab326716ac61ca8d7c045e986143c716e}

<MemberDefinition
  prototype={<>hash&#95;code llvm::mca::hashMCOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcoperand">MCOperand</a> &amp; MCO)</>}>

Definition at line <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp/#l00507">507</a> of file <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp">InstrBuilder.cpp</a>.
</MemberDefinition>

### hasResourceHazard() {#a8e87df84ac950f96d723ee1cd6535cf1}

<MemberDefinition
  prototype={<>static bool llvm::mca::hasResourceHazard (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/resourcemanager">ResourceManager</a> &amp; RM, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp; IR)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp/#l00079">79</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp">InOrderIssueStage.cpp</a>.
</MemberDefinition>

### initializeUsedResources() {#a65c7a8ebc9a13366a19e1573563cbe0c}

<MemberDefinition
  prototype={<>static void llvm::mca::initializeUsedResources (<a href="/docs/api/structs/llvm/mca/instrdesc">InstrDesc</a> &amp; ID, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/mcschedclassdesc">MCSchedClassDesc</a> &amp; SCDesc, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcsubtargetinfo">MCSubtargetInfo</a> &amp; STI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; uint64&#95;t &gt; ProcResourceMasks)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp/#l00043">43</a> of file <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp">InstrBuilder.cpp</a>.
</MemberDefinition>

### isNonArtificial() {#aba7ae9832c7e376c2629b52643cdd28a}

<MemberDefinition
  prototype={<>static std::function&lt; bool(MCPhysReg)&gt; llvm::mca::isNonArtificial (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcregisterinfo">MCRegisterInfo</a> &amp; MRI)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/hardwareunits/registerfile-cpp/#l00028">28</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/hardwareunits/registerfile-cpp">RegisterFile.cpp</a>.
</MemberDefinition>

### opcodeHasEEWAndEMULInfo() {#a3c6092a8dbfcd644e83755117fcf31b0}

<MemberDefinition
  prototype="bool llvm::mca::opcodeHasEEWAndEMULInfo (unsigned short Opcode)">

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mca/riscvcustombehaviour-cpp/#l00208">208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mca/riscvcustombehaviour-cpp">RISCVCustomBehaviour.cpp</a>.
</MemberDefinition>

### selectImpl() {#a9daeae4f77bbf637d7f5ed46c92ed5c5}

<MemberDefinition
  prototype={<>static uint64&#95;t llvm::mca::selectImpl (uint64&#95;t CandidateMask, uint64&#95;t &amp; NextInSequenceMask)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/hardwareunits/resourcemanager-cpp/#l00026">26</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/hardwareunits/resourcemanager-cpp">ResourceManager.cpp</a>.
</MemberDefinition>

### STATISTIC() {#aeb76def84a2dfeb2d91cdf905c682c21}

<MemberDefinition
  prototype={<>llvm::mca::STATISTIC (NumVariantInst, &quot;Number of MCInsts that doesn&#39;t have static Desc&quot;)</>}>

Definition at line <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp/#l00675">675</a> of file <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp">InstrBuilder.cpp</a>.
</MemberDefinition>

### toHWStallEventType() {#a4e0584cf8ec1e7f29ca720acc8916308}

<MemberDefinition
  prototype={<>HWStallEvent::GenericEventType llvm::mca::toHWStallEventType (<a href="/docs/api/classes/llvm/mca/scheduler/#a00e7e6b87078e432076de80b74dc6251">Scheduler::Status</a> Status)</>}>

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/executestage-cpp/#l00026">26</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/executestage-cpp">ExecuteStage.cpp</a>.
</MemberDefinition>

### verifyInstructionEliminated() {#ab24e9ac7e416812424904af7a1da17c3}

<MemberDefinition
  prototype={<>static void llvm::mca::verifyInstructionEliminated (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mca/instref">InstRef</a> &amp; IR)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/executestage-cpp/#l00161">161</a> of file <a href="/docs/api/files/lib/lib/mca/lib/mca/stages/executestage-cpp">ExecuteStage.cpp</a>.
</MemberDefinition>

### verifyOperands() {#aef788a4cb082ca5268ed346517eede15}

<MemberDefinition
  prototype={<>static Error llvm::mca::verifyOperands (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinstrdesc">MCInstrDesc</a> &amp; MCDesc, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcinst">MCInst</a> &amp; MCI)</>}
  labels = {["static"]}>

Definition at line <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp/#l00238">238</a> of file <a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp">InstrBuilder.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Variables

### InstructionError&lt; T &gt;::ID {#a44427ff63cc2c81606a3f0175ac2b756}

<MemberDefinition
  template={<>template &lt;typename T&gt;</>}
  prototype={<>char llvm::mca::InstructionError&lt; T &gt;::ID</>}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/support-h/#l00043">43</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/support-h">Support.h</a>.
</MemberDefinition>

### UNKNOWN&#95;CYCLES {#af459dc58960b1471b00b72f450869f01}

<MemberDefinition
  prototype={<>int llvm::mca::UNKNOWN&#95;CYCLES = -512</>}
  labels = {["constexpr"]}>

Definition at line <a href="/docs/api/files/include/include/llvm/include/llvm/mca/instruction-h/#l00034">34</a> of file <a href="/docs/api/files/include/include/llvm/include/llvm/mca/instruction-h">Instruction.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this namespace was generated from the following files:

<ul>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/mca/custombehaviour-h">CustomBehaviour.h</a></li>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/mca/include/llvm/mca/hardwareunits/resourcemanager-h">ResourceManager.h</a></li>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/mca/hweventlistener-h">HWEventListener.h</a></li>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/mca/instruction-h">Instruction.h</a></li>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/mca/sourcemgr-h">SourceMgr.h</a></li>
<li><a href="/docs/api/files/include/include/llvm/include/llvm/mca/support-h">Support.h</a></li>
<li><a href="/docs/api/files/lib/lib/mca/lib/mca/hardwareunits/registerfile-cpp">RegisterFile.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/mca/lib/mca/hardwareunits/resourcemanager-cpp">ResourceManager.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/mca/instrbuilder-cpp">InstrBuilder.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/mca/lib/mca/stages/executestage-cpp">ExecuteStage.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/mca/lib/mca/stages/inorderissuestage-cpp">InOrderIssueStage.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/mca/support-cpp">Support.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/lib/target/riscv/mca/riscvcustombehaviour-cpp">RISCVCustomBehaviour.cpp</a></li>
</ul>

</DoxygenPage>
