{
    "design__lint_errors__count": 0,
    "design__lint_timing_constructs__count": 0,
    "design__lint_warnings__count": 3,
    "design__latch__count": 0,
    "design__instance__count": 1431,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0019532563164830208,
    "power__switching__total": 0.002086380962282419,
    "power__leakage__total": 1.2901124613051707e-08,
    "power__total": 0.004039650317281485,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.317868,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 0.902364,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 9,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.0,
    "clock__skew__worst_setup": 0.0,
    "timing__hold__ws": 0.108469,
    "timing__setup__ws": -5.590735,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -256.951363,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -5.590735,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 54,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 151.47 162.19",
    "design__core__bbox": "5.52 10.88 145.82 149.6",
    "design__io": 78,
    "design__die__area": 24566.9,
    "design__core__area": 19462.4,
    "design__instance__area": 9913.26,
    "design__instance__count__stdcell": 1431,
    "design__instance__area__stdcell": 9913.26,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.509354,
    "design__instance__utilization__stdcell": 0.509354,
    "floorplan__design__io": 76,
    "design__io__hpwl": 2998513,
    "timing__drv__floating__nets": "0",
    "timing__drv__floating__pins": "0",
    "design__instance__displacement__total": 137.04,
    "design__instance__displacement__mean": 0.089,
    "design__instance__displacement__max": 5.98,
    "route__wirelength__estimated": 18729.5,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 4,
    "design__instance__count__hold_buffer": 0,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "antenna__count": 0,
    "route__net": 1205,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 430,
    "route__wirelength__iter:1": 19859,
    "route__drc_errors__iter:2": 264,
    "route__wirelength__iter:2": 19644,
    "route__drc_errors__iter:3": 134,
    "route__wirelength__iter:3": 19620,
    "route__drc_errors__iter:4": 31,
    "route__wirelength__iter:4": 19669,
    "route__drc_errors__iter:5": 0,
    "route__wirelength__iter:5": 19654,
    "route__drc_errors": 0,
    "route__wirelength": 19654,
    "route__vias": 7320,
    "route__vias__singlecut": 7320,
    "route__vias__multicut": 0,
    "design__disconnected_pins__count": 0,
    "route__wirelength__max": 194.24,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.0,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.883492,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -5.512585,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -85.612373,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -5.512585,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 18,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.0,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11055,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.466459,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.0,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.314913,
    "timing__setup__ws__corner:min_tt_025C_1v80": 0.940252,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.0,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.878882,
    "timing__setup__ws__corner:min_ss_100C_1v60": -5.442275,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -84.397774,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -5.442275,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 18,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.0,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.108469,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 3.497034,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.0,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.320553,
    "timing__setup__ws__corner:max_tt_025C_1v80": 0.86007,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.0,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.888172,
    "timing__setup__ws__corner:max_ss_100C_1v60": -5.590735,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -86.941216,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -5.590735,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 18,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.0,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.112579,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 3.431665,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79382,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.00117999,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00617597,
    "ir__voltage__worst": 1.79,
    "ir__drop__avg": 0.00118,
    "ir__drop__worst": 0.00618,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_differences__count": 0,
    "design__lvs_property_fails__count": 0,
    "design__lvs_errors__count": 0,
    "design__lvs_unmatched_devices__count": 0,
    "design__lvs_unmatched_nets__count": 0,
    "design__lvs_unmatched_pins__count": 0
}