
Progetto_CentralinaGettini.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d638  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c10  0800d7c8  0800d7c8  0000e7c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080103d8  080103d8  00012250  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080103d8  080103d8  000113d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080103e0  080103e0  00012250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080103e0  080103e0  000113e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080103e4  080103e4  000113e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000250  20000000  080103e8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .sram2        00000000  10000000  10000000  00012250  2**0
                  CONTENTS
 10 .bss          000013f4  20000250  20000250  00012250  2**2
                  ALLOC
 11 ._user_heap_stack 00016804  20001644  20001644  00012250  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00012250  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001bc8a  00000000  00000000  00012280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 0000006e  00000000  00000000  0002df0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00016753  00000000  00000000  0002df78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000036f1  00000000  00000000  000446cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001568  00000000  00000000  00047dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105c49  00000000  00000000  00049328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000010a7  00000000  00000000  0014ef71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0002b78b  00000000  00000000  00150018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0017b7a3  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006ec4  00000000  00000000  0017b7e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d7b0 	.word	0x0800d7b0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	0800d7b0 	.word	0x0800d7b0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <Reset_Handler>:
 8000ed4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f0c <LoopForever+0x2>
 8000ed8:	f001 fc02 	bl	80026e0 <SystemInit>
 8000edc:	480c      	ldr	r0, [pc, #48]	@ (8000f10 <LoopForever+0x6>)
 8000ede:	490d      	ldr	r1, [pc, #52]	@ (8000f14 <LoopForever+0xa>)
 8000ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f18 <LoopForever+0xe>)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	e002      	b.n	8000eec <LoopCopyDataInit>

08000ee6 <CopyDataInit>:
 8000ee6:	58d4      	ldr	r4, [r2, r3]
 8000ee8:	50c4      	str	r4, [r0, r3]
 8000eea:	3304      	adds	r3, #4

08000eec <LoopCopyDataInit>:
 8000eec:	18c4      	adds	r4, r0, r3
 8000eee:	428c      	cmp	r4, r1
 8000ef0:	d3f9      	bcc.n	8000ee6 <CopyDataInit>
 8000ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8000f1c <LoopForever+0x12>)
 8000ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8000f20 <LoopForever+0x16>)
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	e001      	b.n	8000efe <LoopFillZerobss>

08000efa <FillZerobss>:
 8000efa:	6013      	str	r3, [r2, #0]
 8000efc:	3204      	adds	r2, #4

08000efe <LoopFillZerobss>:
 8000efe:	42a2      	cmp	r2, r4
 8000f00:	d3fb      	bcc.n	8000efa <FillZerobss>
 8000f02:	f00a f86f 	bl	800afe4 <__libc_init_array>
 8000f06:	f000 f825 	bl	8000f54 <main>

08000f0a <LoopForever>:
 8000f0a:	e7fe      	b.n	8000f0a <LoopForever>
 8000f0c:	20018000 	.word	0x20018000
 8000f10:	20000000 	.word	0x20000000
 8000f14:	20000250 	.word	0x20000250
 8000f18:	080103e8 	.word	0x080103e8
 8000f1c:	20000250 	.word	0x20000250
 8000f20:	20001644 	.word	0x20001644

08000f24 <ADC1_2_IRQHandler>:
 8000f24:	e7fe      	b.n	8000f24 <ADC1_2_IRQHandler>
	...

08000f28 <_write>:
void RefreshSystemState(void);
void ApplyIrrigationControl(void);
void LoadSettings(void);
void SaveSettings(void);
// Fix printf
int _write(int file, char *ptr, int len) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hDiscoUart, (uint8_t*)ptr, len, 1000);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f3c:	68b9      	ldr	r1, [r7, #8]
 8000f3e:	4804      	ldr	r0, [pc, #16]	@ (8000f50 <_write+0x28>)
 8000f40:	f008 fa77 	bl	8009432 <HAL_UART_Transmit>
    return len;
 8000f44:	687b      	ldr	r3, [r7, #4]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20001460 	.word	0x20001460

08000f54 <main>:

int main(void)
{
 8000f54:	b5b0      	push	{r4, r5, r7, lr}
 8000f56:	b08a      	sub	sp, #40	@ 0x28
 8000f58:	af02      	add	r7, sp, #8
  HAL_Init();
 8000f5a:	f004 f864 	bl	8005026 <HAL_Init>
  SystemClock_Config();
 8000f5e:	f000 feff 	bl	8001d60 <SystemClock_Config>


	// --- INIZIALIZZAZIONE PIN REL (PA4 - Arduino D7) ---
	// Abilita il clock per la porta GPIOA
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f62:	4b58      	ldr	r3, [pc, #352]	@ (80010c4 <main+0x170>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f66:	4a57      	ldr	r2, [pc, #348]	@ (80010c4 <main+0x170>)
 8000f68:	f043 0301 	orr.w	r3, r3, #1
 8000f6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f6e:	4b55      	ldr	r3, [pc, #340]	@ (80010c4 <main+0x170>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	603b      	str	r3, [r7, #0]
 8000f78:	683b      	ldr	r3, [r7, #0]

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	1d3b      	adds	r3, r7, #4
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	601a      	str	r2, [r3, #0]
 8000f80:	605a      	str	r2, [r3, #4]
 8000f82:	609a      	str	r2, [r3, #8]
 8000f84:	60da      	str	r2, [r3, #12]
 8000f86:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_PIN_4;           // Pin PA4 (Corrisponde a D7)
 8000f88:	2310      	movs	r3, #16
 8000f8a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // Output Push-Pull (Corretto per rel)
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;         // Nessuna resistenza interna
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;// Bassa velocit
 8000f94:	2300      	movs	r3, #0
 8000f96:	613b      	str	r3, [r7, #16]

	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f98:	1d3b      	adds	r3, r7, #4
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa0:	f004 fcc0 	bl	8005924 <HAL_GPIO_Init>

	// valvola chiusa (Basso)
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2110      	movs	r1, #16
 8000fa8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fac:	f004 fe7c 	bl	8005ca8 <HAL_GPIO_WritePin>



  // 1. INIZIALIZZAZIONE SERIALE
  hDiscoUart.Instance = DISCOVERY_COM1;
 8000fb0:	4b45      	ldr	r3, [pc, #276]	@ (80010c8 <main+0x174>)
 8000fb2:	4a46      	ldr	r2, [pc, #280]	@ (80010cc <main+0x178>)
 8000fb4:	601a      	str	r2, [r3, #0]
  hDiscoUart.Init.BaudRate = 115200;
 8000fb6:	4b44      	ldr	r3, [pc, #272]	@ (80010c8 <main+0x174>)
 8000fb8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fbc:	605a      	str	r2, [r3, #4]
  hDiscoUart.Init.WordLength = UART_WORDLENGTH_8B;
 8000fbe:	4b42      	ldr	r3, [pc, #264]	@ (80010c8 <main+0x174>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
  hDiscoUart.Init.StopBits = UART_STOPBITS_1;
 8000fc4:	4b40      	ldr	r3, [pc, #256]	@ (80010c8 <main+0x174>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	60da      	str	r2, [r3, #12]
  hDiscoUart.Init.Parity = UART_PARITY_NONE;
 8000fca:	4b3f      	ldr	r3, [pc, #252]	@ (80010c8 <main+0x174>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	611a      	str	r2, [r3, #16]
  hDiscoUart.Init.Mode = UART_MODE_TX_RX;
 8000fd0:	4b3d      	ldr	r3, [pc, #244]	@ (80010c8 <main+0x174>)
 8000fd2:	220c      	movs	r2, #12
 8000fd4:	615a      	str	r2, [r3, #20]
  hDiscoUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fd6:	4b3c      	ldr	r3, [pc, #240]	@ (80010c8 <main+0x174>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	619a      	str	r2, [r3, #24]
  hDiscoUart.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fdc:	4b3a      	ldr	r3, [pc, #232]	@ (80010c8 <main+0x174>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	61da      	str	r2, [r3, #28]
  hDiscoUart.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fe2:	4b39      	ldr	r3, [pc, #228]	@ (80010c8 <main+0x174>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	621a      	str	r2, [r3, #32]
  hDiscoUart.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fe8:	4b37      	ldr	r3, [pc, #220]	@ (80010c8 <main+0x174>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	625a      	str	r2, [r3, #36]	@ 0x24

  BSP_COM_Init(COM1, &hDiscoUart);
 8000fee:	4936      	ldr	r1, [pc, #216]	@ (80010c8 <main+0x174>)
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f003 fb7d 	bl	80046f0 <BSP_COM_Init>

  printf("\r\n\r\n==================================\r\n");
 8000ff6:	4836      	ldr	r0, [pc, #216]	@ (80010d0 <main+0x17c>)
 8000ff8:	f009 fd82 	bl	800ab00 <puts>
  printf("   SMART GARDEN BOOTING... \r\n");
 8000ffc:	4835      	ldr	r0, [pc, #212]	@ (80010d4 <main+0x180>)
 8000ffe:	f009 fd7f 	bl	800ab00 <puts>
  printf("==================================\r\n");
 8001002:	4835      	ldr	r0, [pc, #212]	@ (80010d8 <main+0x184>)
 8001004:	f009 fd7c 	bl	800ab00 <puts>

  // 2. INIZIALIZZAZIONE SENSORI
  printf("Init Sensori... ");
 8001008:	4834      	ldr	r0, [pc, #208]	@ (80010dc <main+0x188>)
 800100a:	f009 fd11 	bl	800aa30 <iprintf>

  if(BSP_HSENSOR_Init() != HSENSOR_OK) printf("[ERR HUM] ");
 800100e:	f003 fd2b 	bl	8004a68 <BSP_HSENSOR_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d003      	beq.n	8001020 <main+0xcc>
 8001018:	4831      	ldr	r0, [pc, #196]	@ (80010e0 <main+0x18c>)
 800101a:	f009 fd09 	bl	800aa30 <iprintf>
 800101e:	e002      	b.n	8001026 <main+0xd2>
  else printf("[HUM OK] ");
 8001020:	4830      	ldr	r0, [pc, #192]	@ (80010e4 <main+0x190>)
 8001022:	f009 fd05 	bl	800aa30 <iprintf>

  if(BSP_TSENSOR_Init() != TSENSOR_OK) printf("[ERR TMP] ");
 8001026:	f003 fd7b 	bl	8004b20 <BSP_TSENSOR_Init>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d003      	beq.n	8001038 <main+0xe4>
 8001030:	482d      	ldr	r0, [pc, #180]	@ (80010e8 <main+0x194>)
 8001032:	f009 fcfd 	bl	800aa30 <iprintf>
 8001036:	e002      	b.n	800103e <main+0xea>
  else printf("[TMP OK] ");
 8001038:	482c      	ldr	r0, [pc, #176]	@ (80010ec <main+0x198>)
 800103a:	f009 fcf9 	bl	800aa30 <iprintf>

  if(BSP_PSENSOR_Init() != PSENSOR_OK) printf("[ERR PRS] ");
 800103e:	f003 fd41 	bl	8004ac4 <BSP_PSENSOR_Init>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d003      	beq.n	8001050 <main+0xfc>
 8001048:	4829      	ldr	r0, [pc, #164]	@ (80010f0 <main+0x19c>)
 800104a:	f009 fcf1 	bl	800aa30 <iprintf>
 800104e:	e002      	b.n	8001056 <main+0x102>
  else printf("[PRS OK] ");
 8001050:	4828      	ldr	r0, [pc, #160]	@ (80010f4 <main+0x1a0>)
 8001052:	f009 fced 	bl	800aa30 <iprintf>

  printf("\r\n");
 8001056:	4828      	ldr	r0, [pc, #160]	@ (80010f8 <main+0x1a4>)
 8001058:	f009 fd52 	bl	800ab00 <puts>

  LoadSettings();
 800105c:	f001 f9fc 	bl	8002458 <LoadSettings>

  HAL_Delay(500);
 8001060:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001064:	f004 f854 	bl	8005110 <HAL_Delay>

  // Test lettura valori
  float t_test = BSP_TSENSOR_ReadTemp();
 8001068:	f003 fd76 	bl	8004b58 <BSP_TSENSOR_ReadTemp>
 800106c:	ed87 0a07 	vstr	s0, [r7, #28]
  float h_test = BSP_HSENSOR_ReadHumidity();
 8001070:	f003 fd1a 	bl	8004aa8 <BSP_HSENSOR_ReadHumidity>
 8001074:	ed87 0a06 	vstr	s0, [r7, #24]
  printf("Test Lettura: T=%.2f H=%.2f\r\n", t_test, h_test);
 8001078:	69f8      	ldr	r0, [r7, #28]
 800107a:	f7ff fa65 	bl	8000548 <__aeabi_f2d>
 800107e:	4604      	mov	r4, r0
 8001080:	460d      	mov	r5, r1
 8001082:	69b8      	ldr	r0, [r7, #24]
 8001084:	f7ff fa60 	bl	8000548 <__aeabi_f2d>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	e9cd 2300 	strd	r2, r3, [sp]
 8001090:	4622      	mov	r2, r4
 8001092:	462b      	mov	r3, r5
 8001094:	4819      	ldr	r0, [pc, #100]	@ (80010fc <main+0x1a8>)
 8001096:	f009 fccb 	bl	800aa30 <iprintf>
  if(t_test == 0.0f) printf("ATTENZIONE: Se leggi 0.00 controlla il flag -u _printf_float nel linker!\r\n");
 800109a:	edd7 7a07 	vldr	s15, [r7, #28]
 800109e:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a6:	d102      	bne.n	80010ae <main+0x15a>
 80010a8:	4815      	ldr	r0, [pc, #84]	@ (8001100 <main+0x1ac>)
 80010aa:	f009 fd29 	bl	800ab00 <puts>

  BSP_LED_Init(LED2);
 80010ae:	2000      	movs	r0, #0
 80010b0:	f003 fac2 	bl	8004638 <BSP_LED_Init>

  // 4. AVVIO WIFI
  wifi_server();
 80010b4:	f000 f870 	bl	8001198 <wifi_server>
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3720      	adds	r7, #32
 80010be:	46bd      	mov	sp, r7
 80010c0:	bdb0      	pop	{r4, r5, r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40021000 	.word	0x40021000
 80010c8:	20001460 	.word	0x20001460
 80010cc:	40013800 	.word	0x40013800
 80010d0:	0800d7c8 	.word	0x0800d7c8
 80010d4:	0800d7f0 	.word	0x0800d7f0
 80010d8:	0800d810 	.word	0x0800d810
 80010dc:	0800d834 	.word	0x0800d834
 80010e0:	0800d848 	.word	0x0800d848
 80010e4:	0800d854 	.word	0x0800d854
 80010e8:	0800d860 	.word	0x0800d860
 80010ec:	0800d86c 	.word	0x0800d86c
 80010f0:	0800d878 	.word	0x0800d878
 80010f4:	0800d884 	.word	0x0800d884
 80010f8:	0800d890 	.word	0x0800d890
 80010fc:	0800d894 	.word	0x0800d894
 8001100:	0800d8b4 	.word	0x0800d8b4

08001104 <wifi_start>:

static int wifi_start(void) {
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  if(WIFI_Init() ==  WIFI_STATUS_OK) return 0;
 8001108:	f003 f8bc 	bl	8004284 <WIFI_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d101      	bne.n	8001116 <wifi_start+0x12>
 8001112:	2300      	movs	r3, #0
 8001114:	e001      	b.n	800111a <wifi_start+0x16>
  return -1;
 8001116:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800111a:	4618      	mov	r0, r3
 800111c:	bd80      	pop	{r7, pc}
	...

08001120 <wifi_connect>:

int wifi_connect(void) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af02      	add	r7, sp, #8
  wifi_start();
 8001126:	f7ff ffed 	bl	8001104 <wifi_start>
  LOG(("\nConnessione WiFi a %s...\n", SSID));
 800112a:	4915      	ldr	r1, [pc, #84]	@ (8001180 <wifi_connect+0x60>)
 800112c:	4815      	ldr	r0, [pc, #84]	@ (8001184 <wifi_connect+0x64>)
 800112e:	f009 fc7f 	bl	800aa30 <iprintf>
  if( WIFI_Connect(SSID, PASSWORD, WIFI_ECN_WPA_WPA2_PSK) == WIFI_STATUS_OK) {
 8001132:	2204      	movs	r2, #4
 8001134:	4914      	ldr	r1, [pc, #80]	@ (8001188 <wifi_connect+0x68>)
 8001136:	4812      	ldr	r0, [pc, #72]	@ (8001180 <wifi_connect+0x60>)
 8001138:	f003 f8d0 	bl	80042dc <WIFI_Connect>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d115      	bne.n	800116e <wifi_connect+0x4e>
    WIFI_GetIP_Address(IP_Addr, sizeof(IP_Addr));
 8001142:	2104      	movs	r1, #4
 8001144:	4811      	ldr	r0, [pc, #68]	@ (800118c <wifi_connect+0x6c>)
 8001146:	f003 f8eb 	bl	8004320 <WIFI_GetIP_Address>
    LOG(("> CONNESSO! IP: %d.%d.%d.%d\n", IP_Addr[0], IP_Addr[1], IP_Addr[2], IP_Addr[3]));
 800114a:	4b10      	ldr	r3, [pc, #64]	@ (800118c <wifi_connect+0x6c>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	4619      	mov	r1, r3
 8001150:	4b0e      	ldr	r3, [pc, #56]	@ (800118c <wifi_connect+0x6c>)
 8001152:	785b      	ldrb	r3, [r3, #1]
 8001154:	461a      	mov	r2, r3
 8001156:	4b0d      	ldr	r3, [pc, #52]	@ (800118c <wifi_connect+0x6c>)
 8001158:	789b      	ldrb	r3, [r3, #2]
 800115a:	4618      	mov	r0, r3
 800115c:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <wifi_connect+0x6c>)
 800115e:	78db      	ldrb	r3, [r3, #3]
 8001160:	9300      	str	r3, [sp, #0]
 8001162:	4603      	mov	r3, r0
 8001164:	480a      	ldr	r0, [pc, #40]	@ (8001190 <wifi_connect+0x70>)
 8001166:	f009 fc63 	bl	800aa30 <iprintf>
    return 0;
 800116a:	2300      	movs	r3, #0
 800116c:	e004      	b.n	8001178 <wifi_connect+0x58>
  }
  LOG(("Errore Connessione WiFi!\n"));
 800116e:	4809      	ldr	r0, [pc, #36]	@ (8001194 <wifi_connect+0x74>)
 8001170:	f009 fcc6 	bl	800ab00 <puts>
  return -1;
 8001174:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001178:	4618      	mov	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	0800d900 	.word	0x0800d900
 8001184:	0800d910 	.word	0x0800d910
 8001188:	0800d92c 	.word	0x0800d92c
 800118c:	2000066c 	.word	0x2000066c
 8001190:	0800d938 	.word	0x0800d938
 8001194:	0800d958 	.word	0x0800d958

08001198 <wifi_server>:

int wifi_server(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b086      	sub	sp, #24
 800119c:	af02      	add	r7, sp, #8
  bool StopServer = false;
 800119e:	2300      	movs	r3, #0
 80011a0:	73fb      	strb	r3, [r7, #15]
  if (wifi_connect()!=0) return -1;
 80011a2:	f7ff ffbd 	bl	8001120 <wifi_connect>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d002      	beq.n	80011b2 <wifi_server+0x1a>
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011b0:	e072      	b.n	8001298 <wifi_server+0x100>

  LOG(("Sincronizzazione NTP e Meteo...\n"));
 80011b2:	483b      	ldr	r0, [pc, #236]	@ (80012a0 <wifi_server+0x108>)
 80011b4:	f009 fca4 	bl	800ab00 <puts>
  UpdateTimeHTTP(&orario);
 80011b8:	483a      	ldr	r0, [pc, #232]	@ (80012a4 <wifi_server+0x10c>)
 80011ba:	f000 fe59 	bl	8001e70 <UpdateTimeHTTP>
  CheckWeatherForecast();
 80011be:	f001 f80f 	bl	80021e0 <CheckWeatherForecast>
  UpdateIrrigationLogic();
 80011c2:	f000 f9b5 	bl	8001530 <UpdateIrrigationLogic>
  RefreshSystemState();
 80011c6:	f000 f9f1 	bl	80015ac <RefreshSystemState>
  ApplyIrrigationControl();
 80011ca:	f000 fa5f 	bl	800168c <ApplyIrrigationControl>

  last_sync_tick = HAL_GetTick();
 80011ce:	f003 ff93 	bl	80050f8 <HAL_GetTick>
 80011d2:	4603      	mov	r3, r0
 80011d4:	4a34      	ldr	r2, [pc, #208]	@ (80012a8 <wifi_server+0x110>)
 80011d6:	6013      	str	r3, [r2, #0]
  last_second_tick = HAL_GetTick();
 80011d8:	f003 ff8e 	bl	80050f8 <HAL_GetTick>
 80011dc:	4603      	mov	r3, r0
 80011de:	4a33      	ldr	r2, [pc, #204]	@ (80012ac <wifi_server+0x114>)
 80011e0:	6013      	str	r3, [r2, #0]

  WIFI_StartServer(SOCKET, WIFI_TCP_PROTOCOL, 1, "", PORT);
 80011e2:	2350      	movs	r3, #80	@ 0x50
 80011e4:	9300      	str	r3, [sp, #0]
 80011e6:	4b32      	ldr	r3, [pc, #200]	@ (80012b0 <wifi_server+0x118>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	2100      	movs	r1, #0
 80011ec:	2000      	movs	r0, #0
 80011ee:	f003 f935 	bl	800445c <WIFI_StartServer>
  LOG(("Server HTTP attivo su porta 80.\n"));
 80011f2:	4830      	ldr	r0, [pc, #192]	@ (80012b4 <wifi_server+0x11c>)
 80011f4:	f009 fc84 	bl	800ab00 <puts>

  do {
    uint8_t RemoteIP[4];
    uint16_t RemotePort;

    if (HAL_GetTick() - last_second_tick >= 1000) {
 80011f8:	f003 ff7e 	bl	80050f8 <HAL_GetTick>
 80011fc:	4602      	mov	r2, r0
 80011fe:	4b2b      	ldr	r3, [pc, #172]	@ (80012ac <wifi_server+0x114>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001208:	d309      	bcc.n	800121e <wifi_server+0x86>
            last_second_tick += 1000;
 800120a:	4b28      	ldr	r3, [pc, #160]	@ (80012ac <wifi_server+0x114>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001212:	4a26      	ldr	r2, [pc, #152]	@ (80012ac <wifi_server+0x114>)
 8001214:	6013      	str	r3, [r2, #0]
            IncrementTime();
 8001216:	f000 ffa5 	bl	8002164 <IncrementTime>
            ApplyIrrigationControl();
 800121a:	f000 fa37 	bl	800168c <ApplyIrrigationControl>
    }

    if (HAL_GetTick() - last_sync_tick >= sync_interval) {
 800121e:	f003 ff6b 	bl	80050f8 <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	4b20      	ldr	r3, [pc, #128]	@ (80012a8 <wifi_server+0x110>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	1ad2      	subs	r2, r2, r3
 800122a:	4b23      	ldr	r3, [pc, #140]	@ (80012b8 <wifi_server+0x120>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	429a      	cmp	r2, r3
 8001230:	d310      	bcc.n	8001254 <wifi_server+0xbc>
        LOG(("\n--- Auto Sync ---\n"));
 8001232:	4822      	ldr	r0, [pc, #136]	@ (80012bc <wifi_server+0x124>)
 8001234:	f009 fc64 	bl	800ab00 <puts>
        UpdateTimeHTTP(&orario);
 8001238:	481a      	ldr	r0, [pc, #104]	@ (80012a4 <wifi_server+0x10c>)
 800123a:	f000 fe19 	bl	8001e70 <UpdateTimeHTTP>
        CheckWeatherForecast();
 800123e:	f000 ffcf 	bl	80021e0 <CheckWeatherForecast>
        UpdateIrrigationLogic();
 8001242:	f000 f975 	bl	8001530 <UpdateIrrigationLogic>
        RefreshSystemState();
 8001246:	f000 f9b1 	bl	80015ac <RefreshSystemState>
        last_sync_tick = HAL_GetTick();
 800124a:	f003 ff55 	bl	80050f8 <HAL_GetTick>
 800124e:	4603      	mov	r3, r0
 8001250:	4a15      	ldr	r2, [pc, #84]	@ (80012a8 <wifi_server+0x110>)
 8001252:	6013      	str	r3, [r2, #0]
    }

    if (WIFI_STATUS_OK == WIFI_WaitServerConnection(SOCKET, 1000, RemoteIP, sizeof(RemoteIP), &RemotePort)) {
 8001254:	f107 0208 	add.w	r2, r7, #8
 8001258:	1dbb      	adds	r3, r7, #6
 800125a:	9300      	str	r3, [sp, #0]
 800125c:	2304      	movs	r3, #4
 800125e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001262:	2000      	movs	r0, #0
 8001264:	f003 f92a 	bl	80044bc <WIFI_WaitServerConnection>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d10a      	bne.n	8001284 <wifi_server+0xec>
        StopServer = WebServerProcess();
 800126e:	f000 f827 	bl	80012c0 <WebServerProcess>
 8001272:	4603      	mov	r3, r0
 8001274:	73fb      	strb	r3, [r7, #15]
        WIFI_CloseServerConnection(SOCKET);
 8001276:	2000      	movs	r0, #0
 8001278:	f003 f96a 	bl	8004550 <WIFI_CloseServerConnection>
        HAL_Delay(500);
 800127c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001280:	f003 ff46 	bl	8005110 <HAL_Delay>
    }
  } while(StopServer == false);
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	f083 0301 	eor.w	r3, r3, #1
 800128a:	b2db      	uxtb	r3, r3
 800128c:	2b00      	cmp	r3, #0
 800128e:	d1b3      	bne.n	80011f8 <wifi_server+0x60>

  WIFI_StopServer(SOCKET);
 8001290:	2000      	movs	r0, #0
 8001292:	f003 f975 	bl	8004580 <WIFI_StopServer>
  return 0;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	0800d974 	.word	0x0800d974
 80012a4:	20000684 	.word	0x20000684
 80012a8:	2000068c 	.word	0x2000068c
 80012ac:	20000688 	.word	0x20000688
 80012b0:	0800d994 	.word	0x0800d994
 80012b4:	0800d998 	.word	0x0800d998
 80012b8:	20000020 	.word	0x20000020
 80012bc:	0800d9b8 	.word	0x0800d9b8

080012c0 <WebServerProcess>:

static bool WebServerProcess(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af02      	add	r7, sp, #8
  uint16_t respLen;
  static uint8_t resp[1024];
  bool stopserver=false;
 80012c6:	2300      	movs	r3, #0
 80012c8:	73fb      	strb	r3, [r7, #15]

  if (WIFI_STATUS_OK == WIFI_ReceiveData(SOCKET, resp, 1000, &respLen, WIFI_READ_TIMEOUT))
 80012ca:	1cbb      	adds	r3, r7, #2
 80012cc:	f242 7210 	movw	r2, #10000	@ 0x2710
 80012d0:	9200      	str	r2, [sp, #0]
 80012d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012d6:	497e      	ldr	r1, [pc, #504]	@ (80014d0 <WebServerProcess+0x210>)
 80012d8:	2000      	movs	r0, #0
 80012da:	f003 f98b 	bl	80045f4 <WIFI_ReceiveData>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	f040 80f0 	bne.w	80014c6 <WebServerProcess+0x206>
  {
    if( respLen > 0)
 80012e6:	887b      	ldrh	r3, [r7, #2]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	f000 80ec 	beq.w	80014c6 <WebServerProcess+0x206>
    {
      if(respLen < 1024) resp[respLen] = '\0'; else resp[1023] = '\0';
 80012ee:	887b      	ldrh	r3, [r7, #2]
 80012f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012f4:	d205      	bcs.n	8001302 <WebServerProcess+0x42>
 80012f6:	887b      	ldrh	r3, [r7, #2]
 80012f8:	461a      	mov	r2, r3
 80012fa:	4b75      	ldr	r3, [pc, #468]	@ (80014d0 <WebServerProcess+0x210>)
 80012fc:	2100      	movs	r1, #0
 80012fe:	5499      	strb	r1, [r3, r2]
 8001300:	e003      	b.n	800130a <WebServerProcess+0x4a>
 8001302:	4b73      	ldr	r3, [pc, #460]	@ (80014d0 <WebServerProcess+0x210>)
 8001304:	2200      	movs	r2, #0
 8001306:	f883 23ff 	strb.w	r2, [r3, #1023]	@ 0x3ff

      if(strstr((char *)resp, "GET")) {
 800130a:	4972      	ldr	r1, [pc, #456]	@ (80014d4 <WebServerProcess+0x214>)
 800130c:	4870      	ldr	r0, [pc, #448]	@ (80014d0 <WebServerProcess+0x210>)
 800130e:	f009 fe03 	bl	800af18 <strstr>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d002      	beq.n	800131e <WebServerProcess+0x5e>
        SendWebPage();
 8001318:	f000 fa94 	bl	8001844 <SendWebPage>
 800131c:	e0d3      	b.n	80014c6 <WebServerProcess+0x206>
      }
      else if(strstr((char *)resp, "POST")) {
 800131e:	496e      	ldr	r1, [pc, #440]	@ (80014d8 <WebServerProcess+0x218>)
 8001320:	486b      	ldr	r0, [pc, #428]	@ (80014d0 <WebServerProcess+0x210>)
 8001322:	f009 fdf9 	bl	800af18 <strstr>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	f000 80cc 	beq.w	80014c6 <WebServerProcess+0x206>
         LOG(("POST Ricevuto. Aggiorno configurazione...\n"));
 800132e:	486b      	ldr	r0, [pc, #428]	@ (80014dc <WebServerProcess+0x21c>)
 8001330:	f009 fbe6 	bl	800ab00 <puts>
         char *p;

         p = strstr((char *)resp, "cfg_hour=");
 8001334:	496a      	ldr	r1, [pc, #424]	@ (80014e0 <WebServerProcess+0x220>)
 8001336:	4866      	ldr	r0, [pc, #408]	@ (80014d0 <WebServerProcess+0x210>)
 8001338:	f009 fdee 	bl	800af18 <strstr>
 800133c:	60b8      	str	r0, [r7, #8]
         if (p) cfg_start_hour = atoi(p + 9);
 800133e:	68bb      	ldr	r3, [r7, #8]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d007      	beq.n	8001354 <WebServerProcess+0x94>
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	3309      	adds	r3, #9
 8001348:	4618      	mov	r0, r3
 800134a:	f008 fdce 	bl	8009eea <atoi>
 800134e:	4603      	mov	r3, r0
 8001350:	4a64      	ldr	r2, [pc, #400]	@ (80014e4 <WebServerProcess+0x224>)
 8001352:	6013      	str	r3, [r2, #0]

         p = strstr((char *)resp, "cfg_dur=");
 8001354:	4964      	ldr	r1, [pc, #400]	@ (80014e8 <WebServerProcess+0x228>)
 8001356:	485e      	ldr	r0, [pc, #376]	@ (80014d0 <WebServerProcess+0x210>)
 8001358:	f009 fdde 	bl	800af18 <strstr>
 800135c:	60b8      	str	r0, [r7, #8]
         if (p) cfg_duration_min = atoi(p + 8);
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d007      	beq.n	8001374 <WebServerProcess+0xb4>
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	3308      	adds	r3, #8
 8001368:	4618      	mov	r0, r3
 800136a:	f008 fdbe 	bl	8009eea <atoi>
 800136e:	4603      	mov	r3, r0
 8001370:	4a5e      	ldr	r2, [pc, #376]	@ (80014ec <WebServerProcess+0x22c>)
 8001372:	6013      	str	r3, [r2, #0]


         // --- NUOVO PARSING SMART MODE ---
		 if (strstr((char *)resp, "smart_active=1")) {
 8001374:	495e      	ldr	r1, [pc, #376]	@ (80014f0 <WebServerProcess+0x230>)
 8001376:	4856      	ldr	r0, [pc, #344]	@ (80014d0 <WebServerProcess+0x210>)
 8001378:	f009 fdce 	bl	800af18 <strstr>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <WebServerProcess+0xca>
			  smart_mode_active = 1;
 8001382:	4b5c      	ldr	r3, [pc, #368]	@ (80014f4 <WebServerProcess+0x234>)
 8001384:	2201      	movs	r2, #1
 8001386:	601a      	str	r2, [r3, #0]
 8001388:	e002      	b.n	8001390 <WebServerProcess+0xd0>
		 } else {
			  smart_mode_active = 0;
 800138a:	4b5a      	ldr	r3, [pc, #360]	@ (80014f4 <WebServerProcess+0x234>)
 800138c:	2200      	movs	r2, #0
 800138e:	601a      	str	r2, [r3, #0]
		 }

		 char *p_smart = strstr((char *)resp, "smart_th=");
 8001390:	4959      	ldr	r1, [pc, #356]	@ (80014f8 <WebServerProcess+0x238>)
 8001392:	484f      	ldr	r0, [pc, #316]	@ (80014d0 <WebServerProcess+0x210>)
 8001394:	f009 fdc0 	bl	800af18 <strstr>
 8001398:	6078      	str	r0, [r7, #4]
		 if (p_smart) smart_threshold = atoi(p_smart + 9);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d007      	beq.n	80013b0 <WebServerProcess+0xf0>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	3309      	adds	r3, #9
 80013a4:	4618      	mov	r0, r3
 80013a6:	f008 fda0 	bl	8009eea <atoi>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4a53      	ldr	r2, [pc, #332]	@ (80014fc <WebServerProcess+0x23c>)
 80013ae:	6013      	str	r3, [r2, #0]
		 // -------------------------------

         cfg_days_mask = 0;
 80013b0:	4b53      	ldr	r3, [pc, #332]	@ (8001500 <WebServerProcess+0x240>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	701a      	strb	r2, [r3, #0]
         if (strstr((char *)resp, "day_0=1")) cfg_days_mask |= (1<<0);
 80013b6:	4953      	ldr	r1, [pc, #332]	@ (8001504 <WebServerProcess+0x244>)
 80013b8:	4845      	ldr	r0, [pc, #276]	@ (80014d0 <WebServerProcess+0x210>)
 80013ba:	f009 fdad 	bl	800af18 <strstr>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d006      	beq.n	80013d2 <WebServerProcess+0x112>
 80013c4:	4b4e      	ldr	r3, [pc, #312]	@ (8001500 <WebServerProcess+0x240>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	b2da      	uxtb	r2, r3
 80013ce:	4b4c      	ldr	r3, [pc, #304]	@ (8001500 <WebServerProcess+0x240>)
 80013d0:	701a      	strb	r2, [r3, #0]
         if (strstr((char *)resp, "day_1=1")) cfg_days_mask |= (1<<1);
 80013d2:	494d      	ldr	r1, [pc, #308]	@ (8001508 <WebServerProcess+0x248>)
 80013d4:	483e      	ldr	r0, [pc, #248]	@ (80014d0 <WebServerProcess+0x210>)
 80013d6:	f009 fd9f 	bl	800af18 <strstr>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d006      	beq.n	80013ee <WebServerProcess+0x12e>
 80013e0:	4b47      	ldr	r3, [pc, #284]	@ (8001500 <WebServerProcess+0x240>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	f043 0302 	orr.w	r3, r3, #2
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	4b45      	ldr	r3, [pc, #276]	@ (8001500 <WebServerProcess+0x240>)
 80013ec:	701a      	strb	r2, [r3, #0]
         if (strstr((char *)resp, "day_2=1")) cfg_days_mask |= (1<<2);
 80013ee:	4947      	ldr	r1, [pc, #284]	@ (800150c <WebServerProcess+0x24c>)
 80013f0:	4837      	ldr	r0, [pc, #220]	@ (80014d0 <WebServerProcess+0x210>)
 80013f2:	f009 fd91 	bl	800af18 <strstr>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d006      	beq.n	800140a <WebServerProcess+0x14a>
 80013fc:	4b40      	ldr	r3, [pc, #256]	@ (8001500 <WebServerProcess+0x240>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	f043 0304 	orr.w	r3, r3, #4
 8001404:	b2da      	uxtb	r2, r3
 8001406:	4b3e      	ldr	r3, [pc, #248]	@ (8001500 <WebServerProcess+0x240>)
 8001408:	701a      	strb	r2, [r3, #0]
         if (strstr((char *)resp, "day_3=1")) cfg_days_mask |= (1<<3);
 800140a:	4941      	ldr	r1, [pc, #260]	@ (8001510 <WebServerProcess+0x250>)
 800140c:	4830      	ldr	r0, [pc, #192]	@ (80014d0 <WebServerProcess+0x210>)
 800140e:	f009 fd83 	bl	800af18 <strstr>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d006      	beq.n	8001426 <WebServerProcess+0x166>
 8001418:	4b39      	ldr	r3, [pc, #228]	@ (8001500 <WebServerProcess+0x240>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	f043 0308 	orr.w	r3, r3, #8
 8001420:	b2da      	uxtb	r2, r3
 8001422:	4b37      	ldr	r3, [pc, #220]	@ (8001500 <WebServerProcess+0x240>)
 8001424:	701a      	strb	r2, [r3, #0]
         if (strstr((char *)resp, "day_4=1")) cfg_days_mask |= (1<<4);
 8001426:	493b      	ldr	r1, [pc, #236]	@ (8001514 <WebServerProcess+0x254>)
 8001428:	4829      	ldr	r0, [pc, #164]	@ (80014d0 <WebServerProcess+0x210>)
 800142a:	f009 fd75 	bl	800af18 <strstr>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d006      	beq.n	8001442 <WebServerProcess+0x182>
 8001434:	4b32      	ldr	r3, [pc, #200]	@ (8001500 <WebServerProcess+0x240>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	f043 0310 	orr.w	r3, r3, #16
 800143c:	b2da      	uxtb	r2, r3
 800143e:	4b30      	ldr	r3, [pc, #192]	@ (8001500 <WebServerProcess+0x240>)
 8001440:	701a      	strb	r2, [r3, #0]
         if (strstr((char *)resp, "day_5=1")) cfg_days_mask |= (1<<5);
 8001442:	4935      	ldr	r1, [pc, #212]	@ (8001518 <WebServerProcess+0x258>)
 8001444:	4822      	ldr	r0, [pc, #136]	@ (80014d0 <WebServerProcess+0x210>)
 8001446:	f009 fd67 	bl	800af18 <strstr>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d006      	beq.n	800145e <WebServerProcess+0x19e>
 8001450:	4b2b      	ldr	r3, [pc, #172]	@ (8001500 <WebServerProcess+0x240>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	f043 0320 	orr.w	r3, r3, #32
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4b29      	ldr	r3, [pc, #164]	@ (8001500 <WebServerProcess+0x240>)
 800145c:	701a      	strb	r2, [r3, #0]
         if (strstr((char *)resp, "day_6=1")) cfg_days_mask |= (1<<6);
 800145e:	492f      	ldr	r1, [pc, #188]	@ (800151c <WebServerProcess+0x25c>)
 8001460:	481b      	ldr	r0, [pc, #108]	@ (80014d0 <WebServerProcess+0x210>)
 8001462:	f009 fd59 	bl	800af18 <strstr>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d006      	beq.n	800147a <WebServerProcess+0x1ba>
 800146c:	4b24      	ldr	r3, [pc, #144]	@ (8001500 <WebServerProcess+0x240>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001474:	b2da      	uxtb	r2, r3
 8001476:	4b22      	ldr	r3, [pc, #136]	@ (8001500 <WebServerProcess+0x240>)
 8001478:	701a      	strb	r2, [r3, #0]

         if (strstr((char *)resp, "sim_mode=1")) {
 800147a:	4929      	ldr	r1, [pc, #164]	@ (8001520 <WebServerProcess+0x260>)
 800147c:	4814      	ldr	r0, [pc, #80]	@ (80014d0 <WebServerProcess+0x210>)
 800147e:	f009 fd4b 	bl	800af18 <strstr>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d013      	beq.n	80014b0 <WebServerProcess+0x1f0>
             sim_mode_active = 1;
 8001488:	4b26      	ldr	r3, [pc, #152]	@ (8001524 <WebServerProcess+0x264>)
 800148a:	2201      	movs	r2, #1
 800148c:	601a      	str	r2, [r3, #0]
             p = strstr((char *)resp, "sim_rain=");
 800148e:	4926      	ldr	r1, [pc, #152]	@ (8001528 <WebServerProcess+0x268>)
 8001490:	480f      	ldr	r0, [pc, #60]	@ (80014d0 <WebServerProcess+0x210>)
 8001492:	f009 fd41 	bl	800af18 <strstr>
 8001496:	60b8      	str	r0, [r7, #8]
             if (p) sim_rain_prob = atoi(p + 9);
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d00b      	beq.n	80014b6 <WebServerProcess+0x1f6>
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	3309      	adds	r3, #9
 80014a2:	4618      	mov	r0, r3
 80014a4:	f008 fd21 	bl	8009eea <atoi>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4a20      	ldr	r2, [pc, #128]	@ (800152c <WebServerProcess+0x26c>)
 80014ac:	6013      	str	r3, [r2, #0]
 80014ae:	e002      	b.n	80014b6 <WebServerProcess+0x1f6>
         } else {
             sim_mode_active = 0;
 80014b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <WebServerProcess+0x264>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
         }

         RefreshSystemState();
 80014b6:	f000 f879 	bl	80015ac <RefreshSystemState>
         ApplyIrrigationControl();
 80014ba:	f000 f8e7 	bl	800168c <ApplyIrrigationControl>
         SaveSettings();
 80014be:	f000 ff59 	bl	8002374 <SaveSettings>
         SendWebPage();
 80014c2:	f000 f9bf 	bl	8001844 <SendWebPage>
      }
    }
  }
  return stopserver;
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000690 	.word	0x20000690
 80014d4:	0800d9cc 	.word	0x0800d9cc
 80014d8:	0800d9d0 	.word	0x0800d9d0
 80014dc:	0800d9d8 	.word	0x0800d9d8
 80014e0:	0800da04 	.word	0x0800da04
 80014e4:	20000000 	.word	0x20000000
 80014e8:	0800da10 	.word	0x0800da10
 80014ec:	20000004 	.word	0x20000004
 80014f0:	0800da1c 	.word	0x0800da1c
 80014f4:	2000067c 	.word	0x2000067c
 80014f8:	0800da2c 	.word	0x0800da2c
 80014fc:	2000001c 	.word	0x2000001c
 8001500:	20000008 	.word	0x20000008
 8001504:	0800da38 	.word	0x0800da38
 8001508:	0800da40 	.word	0x0800da40
 800150c:	0800da48 	.word	0x0800da48
 8001510:	0800da50 	.word	0x0800da50
 8001514:	0800da58 	.word	0x0800da58
 8001518:	0800da60 	.word	0x0800da60
 800151c:	0800da68 	.word	0x0800da68
 8001520:	0800da70 	.word	0x0800da70
 8001524:	20000670 	.word	0x20000670
 8001528:	0800da7c 	.word	0x0800da7c
 800152c:	2000000c 	.word	0x2000000c

08001530 <UpdateIrrigationLogic>:

void UpdateIrrigationLogic(void) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
    int prob_to_check = (sim_mode_active) ? sim_rain_prob : real_rain_prob;
 8001536:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <UpdateIrrigationLogic+0x64>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d002      	beq.n	8001544 <UpdateIrrigationLogic+0x14>
 800153e:	4b16      	ldr	r3, [pc, #88]	@ (8001598 <UpdateIrrigationLogic+0x68>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	e001      	b.n	8001548 <UpdateIrrigationLogic+0x18>
 8001544:	4b15      	ldr	r3, [pc, #84]	@ (800159c <UpdateIrrigationLogic+0x6c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	607b      	str	r3, [r7, #4]
    if(prob_to_check == -1) prob_to_check = 0;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001550:	d101      	bne.n	8001556 <UpdateIrrigationLogic+0x26>
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]

    if (prob_to_check > 60) {
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2b3c      	cmp	r3, #60	@ 0x3c
 800155a:	dd0b      	ble.n	8001574 <UpdateIrrigationLogic+0x44>
        if(skip_irrigation == 0) LOG(("LOGICA: Pioggia alta (%d%%) -> STOP Irrigazione\n", prob_to_check));
 800155c:	4b10      	ldr	r3, [pc, #64]	@ (80015a0 <UpdateIrrigationLogic+0x70>)
 800155e:	781b      	ldrb	r3, [r3, #0]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d103      	bne.n	800156c <UpdateIrrigationLogic+0x3c>
 8001564:	6879      	ldr	r1, [r7, #4]
 8001566:	480f      	ldr	r0, [pc, #60]	@ (80015a4 <UpdateIrrigationLogic+0x74>)
 8001568:	f009 fa62 	bl	800aa30 <iprintf>
        skip_irrigation = 1;
 800156c:	4b0c      	ldr	r3, [pc, #48]	@ (80015a0 <UpdateIrrigationLogic+0x70>)
 800156e:	2201      	movs	r2, #1
 8001570:	701a      	strb	r2, [r3, #0]
    } else {
        if(skip_irrigation == 1) LOG(("LOGICA: Pioggia bassa (%d%%) -> OK Irrigazione\n", prob_to_check));
        skip_irrigation = 0;
    }
}
 8001572:	e00a      	b.n	800158a <UpdateIrrigationLogic+0x5a>
        if(skip_irrigation == 1) LOG(("LOGICA: Pioggia bassa (%d%%) -> OK Irrigazione\n", prob_to_check));
 8001574:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <UpdateIrrigationLogic+0x70>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d103      	bne.n	8001584 <UpdateIrrigationLogic+0x54>
 800157c:	6879      	ldr	r1, [r7, #4]
 800157e:	480a      	ldr	r0, [pc, #40]	@ (80015a8 <UpdateIrrigationLogic+0x78>)
 8001580:	f009 fa56 	bl	800aa30 <iprintf>
        skip_irrigation = 0;
 8001584:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <UpdateIrrigationLogic+0x70>)
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000670 	.word	0x20000670
 8001598:	2000000c 	.word	0x2000000c
 800159c:	20000010 	.word	0x20000010
 80015a0:	20000678 	.word	0x20000678
 80015a4:	0800da88 	.word	0x0800da88
 80015a8:	0800dabc 	.word	0x0800dabc

080015ac <RefreshSystemState>:

// Funzione per aggiornare sensori e logica decisionale
// Va chiamata nella sincronizzazione oraria e subito dopo aver ricevuto un POST
void RefreshSystemState(void) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af00      	add	r7, sp, #0
    // 1. Lettura Sensori (per avere dati freschi su Score e Dashboard)
    float current_T = BSP_TSENSOR_ReadTemp();
 80015b2:	f003 fad1 	bl	8004b58 <BSP_TSENSOR_ReadTemp>
 80015b6:	ed87 0a04 	vstr	s0, [r7, #16]
    float current_H = BSP_HSENSOR_ReadHumidity();
 80015ba:	f003 fa75 	bl	8004aa8 <BSP_HSENSOR_ReadHumidity>
 80015be:	ed87 0a03 	vstr	s0, [r7, #12]
    float current_P = BSP_PSENSOR_ReadPressure();
 80015c2:	f003 fa9f 	bl	8004b04 <BSP_PSENSOR_ReadPressure>
 80015c6:	ed87 0a02 	vstr	s0, [r7, #8]

    // 2. Calcolo Logica Temporale (Oggi vs Domani)
    int irrigation_end_minute = cfg_start_hour * 60 + cfg_duration_min;
 80015ca:	4b26      	ldr	r3, [pc, #152]	@ (8001664 <RefreshSystemState+0xb8>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	4613      	mov	r3, r2
 80015d0:	011b      	lsls	r3, r3, #4
 80015d2:	1a9b      	subs	r3, r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b23      	ldr	r3, [pc, #140]	@ (8001668 <RefreshSystemState+0xbc>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4413      	add	r3, r2
 80015de:	607b      	str	r3, [r7, #4]
    int current_minute_abs = orario.hours * 60 + orario.minutes;
 80015e0:	4b22      	ldr	r3, [pc, #136]	@ (800166c <RefreshSystemState+0xc0>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	461a      	mov	r2, r3
 80015e6:	4613      	mov	r3, r2
 80015e8:	011b      	lsls	r3, r3, #4
 80015ea:	1a9b      	subs	r3, r3, r2
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	461a      	mov	r2, r3
 80015f0:	4b1e      	ldr	r3, [pc, #120]	@ (800166c <RefreshSystemState+0xc0>)
 80015f2:	785b      	ldrb	r3, [r3, #1]
 80015f4:	4413      	add	r3, r2
 80015f6:	603b      	str	r3, [r7, #0]

    if (current_minute_abs >= irrigation_end_minute) {
 80015f8:	683a      	ldr	r2, [r7, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	db07      	blt.n	8001610 <RefreshSystemState+0x64>
        is_showing_tomorrow = 1;
 8001600:	4b1b      	ldr	r3, [pc, #108]	@ (8001670 <RefreshSystemState+0xc4>)
 8001602:	2201      	movs	r2, #1
 8001604:	601a      	str	r2, [r3, #0]
        real_rain_prob = buf_rain_tomorrow;
 8001606:	4b1b      	ldr	r3, [pc, #108]	@ (8001674 <RefreshSystemState+0xc8>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4a1b      	ldr	r2, [pc, #108]	@ (8001678 <RefreshSystemState+0xcc>)
 800160c:	6013      	str	r3, [r2, #0]
 800160e:	e006      	b.n	800161e <RefreshSystemState+0x72>
    } else {
        is_showing_tomorrow = 0;
 8001610:	4b17      	ldr	r3, [pc, #92]	@ (8001670 <RefreshSystemState+0xc4>)
 8001612:	2200      	movs	r2, #0
 8001614:	601a      	str	r2, [r3, #0]
        real_rain_prob = buf_rain_today;
 8001616:	4b19      	ldr	r3, [pc, #100]	@ (800167c <RefreshSystemState+0xd0>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a17      	ldr	r2, [pc, #92]	@ (8001678 <RefreshSystemState+0xcc>)
 800161c:	6013      	str	r3, [r2, #0]
    }

    // 3. Determina probabilit attiva (Simulata o Reale)
    int prob_to_use = (sim_mode_active) ? sim_rain_prob : real_rain_prob;
 800161e:	4b18      	ldr	r3, [pc, #96]	@ (8001680 <RefreshSystemState+0xd4>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <RefreshSystemState+0x80>
 8001626:	4b17      	ldr	r3, [pc, #92]	@ (8001684 <RefreshSystemState+0xd8>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	e001      	b.n	8001630 <RefreshSystemState+0x84>
 800162c:	4b12      	ldr	r3, [pc, #72]	@ (8001678 <RefreshSystemState+0xcc>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	617b      	str	r3, [r7, #20]
    if(prob_to_use == -1) prob_to_use = 0;
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001638:	d101      	bne.n	800163e <RefreshSystemState+0x92>
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]

    // 4. Aggiorna Skip Irrigation (Logica Manuale base)
    // (UpdateIrrigationLogic usa le variabili globali appena aggiornate sopra)
    UpdateIrrigationLogic();
 800163e:	f7ff ff77 	bl	8001530 <UpdateIrrigationLogic>

    // 5. Calcola Score Smart (Logica AI)
    last_calculated_score = CalculateSmartScore(current_T, current_H, current_P, prob_to_use);
 8001642:	6978      	ldr	r0, [r7, #20]
 8001644:	ed97 1a02 	vldr	s2, [r7, #8]
 8001648:	edd7 0a03 	vldr	s1, [r7, #12]
 800164c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001650:	f000 f880 	bl	8001754 <CalculateSmartScore>
 8001654:	4603      	mov	r3, r0
 8001656:	4a0c      	ldr	r2, [pc, #48]	@ (8001688 <RefreshSystemState+0xdc>)
 8001658:	6013      	str	r3, [r2, #0]
}
 800165a:	bf00      	nop
 800165c:	3718      	adds	r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	20000000 	.word	0x20000000
 8001668:	20000004 	.word	0x20000004
 800166c:	20000684 	.word	0x20000684
 8001670:	20000674 	.word	0x20000674
 8001674:	20000018 	.word	0x20000018
 8001678:	20000010 	.word	0x20000010
 800167c:	20000014 	.word	0x20000014
 8001680:	20000670 	.word	0x20000670
 8001684:	2000000c 	.word	0x2000000c
 8001688:	20000680 	.word	0x20000680

0800168c <ApplyIrrigationControl>:

void ApplyIrrigationControl(void) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
    int start_irrigation = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]

    int is_time_window = (orario.hours == cfg_start_hour && orario.minutes < cfg_duration_min);
 8001696:	4b27      	ldr	r3, [pc, #156]	@ (8001734 <ApplyIrrigationControl+0xa8>)
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	461a      	mov	r2, r3
 800169c:	4b26      	ldr	r3, [pc, #152]	@ (8001738 <ApplyIrrigationControl+0xac>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d108      	bne.n	80016b6 <ApplyIrrigationControl+0x2a>
 80016a4:	4b23      	ldr	r3, [pc, #140]	@ (8001734 <ApplyIrrigationControl+0xa8>)
 80016a6:	785b      	ldrb	r3, [r3, #1]
 80016a8:	461a      	mov	r2, r3
 80016aa:	4b24      	ldr	r3, [pc, #144]	@ (800173c <ApplyIrrigationControl+0xb0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	da01      	bge.n	80016b6 <ApplyIrrigationControl+0x2a>
 80016b2:	2301      	movs	r3, #1
 80016b4:	e000      	b.n	80016b8 <ApplyIrrigationControl+0x2c>
 80016b6:	2300      	movs	r3, #0
 80016b8:	60bb      	str	r3, [r7, #8]

    if (is_time_window) {
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d01f      	beq.n	8001700 <ApplyIrrigationControl+0x74>

        if (smart_mode_active) {
 80016c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001740 <ApplyIrrigationControl+0xb4>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d008      	beq.n	80016da <ApplyIrrigationControl+0x4e>
            // Logica Smart: Score > Soglia
            // (Nota: last_calculated_score  gi stato aggiornato da RefreshSystemState)
            if (last_calculated_score >= smart_threshold) {
 80016c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <ApplyIrrigationControl+0xb8>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	4b1e      	ldr	r3, [pc, #120]	@ (8001748 <ApplyIrrigationControl+0xbc>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	db15      	blt.n	8001700 <ApplyIrrigationControl+0x74>
                start_irrigation = 1;
 80016d4:	2301      	movs	r3, #1
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	e012      	b.n	8001700 <ApplyIrrigationControl+0x74>
            }
        } else {
            int is_day_active = (cfg_days_mask & (1 << orario.weekday));
 80016da:	4b1c      	ldr	r3, [pc, #112]	@ (800174c <ApplyIrrigationControl+0xc0>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	461a      	mov	r2, r3
 80016e0:	4b14      	ldr	r3, [pc, #80]	@ (8001734 <ApplyIrrigationControl+0xa8>)
 80016e2:	78db      	ldrb	r3, [r3, #3]
 80016e4:	4619      	mov	r1, r3
 80016e6:	2301      	movs	r3, #1
 80016e8:	408b      	lsls	r3, r1
 80016ea:	4013      	ands	r3, r2
 80016ec:	607b      	str	r3, [r7, #4]
            if (is_day_active && skip_irrigation == 0) {
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d005      	beq.n	8001700 <ApplyIrrigationControl+0x74>
 80016f4:	4b16      	ldr	r3, [pc, #88]	@ (8001750 <ApplyIrrigationControl+0xc4>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d101      	bne.n	8001700 <ApplyIrrigationControl+0x74>
                start_irrigation = 1;
 80016fc:	2301      	movs	r3, #1
 80016fe:	60fb      	str	r3, [r7, #12]
            }
        }
    }

    if (start_irrigation) {
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d009      	beq.n	800171a <ApplyIrrigationControl+0x8e>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001706:	2201      	movs	r2, #1
 8001708:	2110      	movs	r1, #16
 800170a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800170e:	f004 facb 	bl	8005ca8 <HAL_GPIO_WritePin>
        BSP_LED_On(LED2);
 8001712:	2000      	movs	r0, #0
 8001714:	f002 ffc0 	bl	8004698 <BSP_LED_On>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
        BSP_LED_Off(LED2);
    }
}
 8001718:	e008      	b.n	800172c <ApplyIrrigationControl+0xa0>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800171a:	2200      	movs	r2, #0
 800171c:	2110      	movs	r1, #16
 800171e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001722:	f004 fac1 	bl	8005ca8 <HAL_GPIO_WritePin>
        BSP_LED_Off(LED2);
 8001726:	2000      	movs	r0, #0
 8001728:	f002 ffcc 	bl	80046c4 <BSP_LED_Off>
}
 800172c:	bf00      	nop
 800172e:	3710      	adds	r7, #16
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	20000684 	.word	0x20000684
 8001738:	20000000 	.word	0x20000000
 800173c:	20000004 	.word	0x20000004
 8001740:	2000067c 	.word	0x2000067c
 8001744:	20000680 	.word	0x20000680
 8001748:	2000001c 	.word	0x2000001c
 800174c:	20000008 	.word	0x20000008
 8001750:	20000678 	.word	0x20000678

08001754 <CalculateSmartScore>:

/*
 * Calcolo indice di bisogno idrico
 * Formula: (100-Umidit) + (Temp*2) - (PioggiaProb) + (CorrezionePressione)
 */
int CalculateSmartScore(float t, float h, float p, int rain_prob) {
 8001754:	b480      	push	{r7}
 8001756:	b087      	sub	sp, #28
 8001758:	af00      	add	r7, sp, #0
 800175a:	ed87 0a03 	vstr	s0, [r7, #12]
 800175e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001762:	ed87 1a01 	vstr	s2, [r7, #4]
 8001766:	6038      	str	r0, [r7, #0]
    int score = 0;
 8001768:	2300      	movs	r3, #0
 800176a:	617b      	str	r3, [r7, #20]

    if (h < 0) h = 0;
 800176c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001770:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001778:	d502      	bpl.n	8001780 <CalculateSmartScore+0x2c>
 800177a:	f04f 0300 	mov.w	r3, #0
 800177e:	60bb      	str	r3, [r7, #8]
    if (h > 100) h = 100;
 8001780:	edd7 7a02 	vldr	s15, [r7, #8]
 8001784:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001830 <CalculateSmartScore+0xdc>
 8001788:	eef4 7ac7 	vcmpe.f32	s15, s14
 800178c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001790:	dd01      	ble.n	8001796 <CalculateSmartScore+0x42>
 8001792:	4b28      	ldr	r3, [pc, #160]	@ (8001834 <CalculateSmartScore+0xe0>)
 8001794:	60bb      	str	r3, [r7, #8]
    score += (100 - (int)h);
 8001796:	edd7 7a02 	vldr	s15, [r7, #8]
 800179a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800179e:	ee17 3a90 	vmov	r3, s15
 80017a2:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 80017a6:	697a      	ldr	r2, [r7, #20]
 80017a8:	4413      	add	r3, r2
 80017aa:	617b      	str	r3, [r7, #20]

    if (t > 0) {
 80017ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80017b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b8:	dd09      	ble.n	80017ce <CalculateSmartScore+0x7a>
        score += ((int)t* 2);
 80017ba:	edd7 7a03 	vldr	s15, [r7, #12]
 80017be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80017c2:	ee17 3a90 	vmov	r3, s15
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	4413      	add	r3, r2
 80017cc:	617b      	str	r3, [r7, #20]
    }

    score -= rain_prob;
 80017ce:	697a      	ldr	r2, [r7, #20]
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	617b      	str	r3, [r7, #20]

    if (p < 1000.0f) {
 80017d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80017da:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001838 <CalculateSmartScore+0xe4>
 80017de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e6:	d503      	bpl.n	80017f0 <CalculateSmartScore+0x9c>
        score -= 30; // Forte depressione, pioggia imminente
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	3b1e      	subs	r3, #30
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	e018      	b.n	8001822 <CalculateSmartScore+0xce>
    } else if (p < 1010.0f) {
 80017f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80017f4:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800183c <CalculateSmartScore+0xe8>
 80017f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d503      	bpl.n	800180a <CalculateSmartScore+0xb6>
        score -= 10;
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	3b0a      	subs	r3, #10
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	e00b      	b.n	8001822 <CalculateSmartScore+0xce>
    } else if (p > 1020.0f) {
 800180a:	edd7 7a01 	vldr	s15, [r7, #4]
 800180e:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001840 <CalculateSmartScore+0xec>
 8001812:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181a:	dd02      	ble.n	8001822 <CalculateSmartScore+0xce>
        score += 10; // Alta pressione, sereno
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	330a      	adds	r3, #10
 8001820:	617b      	str	r3, [r7, #20]
    }

    return score;
 8001822:	697b      	ldr	r3, [r7, #20]
}
 8001824:	4618      	mov	r0, r3
 8001826:	371c      	adds	r7, #28
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	42c80000 	.word	0x42c80000
 8001834:	42c80000 	.word	0x42c80000
 8001838:	447a0000 	.word	0x447a0000
 800183c:	447c8000 	.word	0x447c8000
 8001840:	447f0000 	.word	0x447f0000

08001844 <SendWebPage>:

static WIFI_Status_t SendWebPage(void)
{
 8001844:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001848:	b0a7      	sub	sp, #156	@ 0x9c
 800184a:	af0a      	add	r7, sp, #40	@ 0x28
  uint16_t SentDataLength;
  WIFI_Status_t ret = WIFI_STATUS_OK;
 800184c:	2300      	movs	r3, #0
 800184e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  float H, T, P;
  uint32_t total_len, sent_len = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	66bb      	str	r3, [r7, #104]	@ 0x68
  uint16_t chunk_len;

  // Lettura Sensori
  H = BSP_HSENSOR_ReadHumidity();
 8001856:	f003 f927 	bl	8004aa8 <BSP_HSENSOR_ReadHumidity>
 800185a:	ed87 0a14 	vstr	s0, [r7, #80]	@ 0x50
  T = BSP_TSENSOR_ReadTemp();
 800185e:	f003 f97b 	bl	8004b58 <BSP_TSENSOR_ReadTemp>
 8001862:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c
  P = BSP_PSENSOR_ReadPressure();
 8001866:	f003 f94d 	bl	8004b04 <BSP_PSENSOR_ReadPressure>
 800186a:	ed87 0a12 	vstr	s0, [r7, #72]	@ 0x48

  // Recupero stato sistema
  // real_rain_prob  gi impostato su Oggi o Domani dal loop principale
  int display_prob = (sim_mode_active) ? sim_rain_prob : real_rain_prob;
 800186e:	4b75      	ldr	r3, [pc, #468]	@ (8001a44 <SendWebPage+0x200>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d002      	beq.n	800187c <SendWebPage+0x38>
 8001876:	4b74      	ldr	r3, [pc, #464]	@ (8001a48 <SendWebPage+0x204>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	e001      	b.n	8001880 <SendWebPage+0x3c>
 800187c:	4b73      	ldr	r3, [pc, #460]	@ (8001a4c <SendWebPage+0x208>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	647b      	str	r3, [r7, #68]	@ 0x44

  // Legge fisicamente il pin per sapere se sta irrigando ORA
  int is_running = (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == GPIO_PIN_SET);
 8001882:	2110      	movs	r1, #16
 8001884:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001888:	f004 f9f6 	bl	8005c78 <HAL_GPIO_ReadPin>
 800188c:	4603      	mov	r3, r0
 800188e:	2b01      	cmp	r3, #1
 8001890:	bf0c      	ite	eq
 8001892:	2301      	moveq	r3, #1
 8001894:	2300      	movne	r3, #0
 8001896:	b2db      	uxtb	r3, r3
 8001898:	643b      	str	r3, [r7, #64]	@ 0x40
  char *status_class;
  char *status_text;
  char *time_label;

  // 3. Determina l'etichetta temporale (Oggi/Domani/Sim)
  if (sim_mode_active) time_label = "Simulazione";
 800189a:	4b6a      	ldr	r3, [pc, #424]	@ (8001a44 <SendWebPage+0x200>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d002      	beq.n	80018a8 <SendWebPage+0x64>
 80018a2:	4b6b      	ldr	r3, [pc, #428]	@ (8001a50 <SendWebPage+0x20c>)
 80018a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80018a6:	e007      	b.n	80018b8 <SendWebPage+0x74>
  else time_label = (is_showing_tomorrow) ? " Domani" : " Oggi";
 80018a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a54 <SendWebPage+0x210>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <SendWebPage+0x70>
 80018b0:	4b69      	ldr	r3, [pc, #420]	@ (8001a58 <SendWebPage+0x214>)
 80018b2:	e000      	b.n	80018b6 <SendWebPage+0x72>
 80018b4:	4b69      	ldr	r3, [pc, #420]	@ (8001a5c <SendWebPage+0x218>)
 80018b6:	65fb      	str	r3, [r7, #92]	@ 0x5c

  // 4. Logica Decisionale per il Banner (Testo e Colore)
  if (is_running) {
 80018b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d004      	beq.n	80018c8 <SendWebPage+0x84>
      // PRIORIT MASSIMA: Se l'acqua scorre, sfondo VERDE e testo chiaro
      status_class = "bg-ok";
 80018be:	4b68      	ldr	r3, [pc, #416]	@ (8001a60 <SendWebPage+0x21c>)
 80018c0:	667b      	str	r3, [r7, #100]	@ 0x64
      status_text = "IRRIGAZIONE IN CORSO...";
 80018c2:	4b68      	ldr	r3, [pc, #416]	@ (8001a64 <SendWebPage+0x220>)
 80018c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80018c6:	e054      	b.n	8001972 <SendWebPage+0x12e>
  }
  else if (display_prob == -1 && !sim_mode_active) {
 80018c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018ce:	d108      	bne.n	80018e2 <SendWebPage+0x9e>
 80018d0:	4b5c      	ldr	r3, [pc, #368]	@ (8001a44 <SendWebPage+0x200>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d104      	bne.n	80018e2 <SendWebPage+0x9e>
      status_class = "bg-wait";
 80018d8:	4b63      	ldr	r3, [pc, #396]	@ (8001a68 <SendWebPage+0x224>)
 80018da:	667b      	str	r3, [r7, #100]	@ 0x64
      status_text = "ATTESA DATI METEO...";
 80018dc:	4b63      	ldr	r3, [pc, #396]	@ (8001a6c <SendWebPage+0x228>)
 80018de:	663b      	str	r3, [r7, #96]	@ 0x60
 80018e0:	e047      	b.n	8001972 <SendWebPage+0x12e>
  }
  else {
      // Se non irriga, mostriamo lo stato della pianificazione (Smart o Manuale)
      if (smart_mode_active) {
 80018e2:	4b63      	ldr	r3, [pc, #396]	@ (8001a70 <SendWebPage+0x22c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00f      	beq.n	800190a <SendWebPage+0xc6>
          if (last_calculated_score >= smart_threshold) {
 80018ea:	4b62      	ldr	r3, [pc, #392]	@ (8001a74 <SendWebPage+0x230>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	4b62      	ldr	r3, [pc, #392]	@ (8001a78 <SendWebPage+0x234>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	db04      	blt.n	8001900 <SendWebPage+0xbc>
              status_class = "bg-ok";
 80018f6:	4b5a      	ldr	r3, [pc, #360]	@ (8001a60 <SendWebPage+0x21c>)
 80018f8:	667b      	str	r3, [r7, #100]	@ 0x64
              status_text = "PIANIFICATA (Smart)";
 80018fa:	4b60      	ldr	r3, [pc, #384]	@ (8001a7c <SendWebPage+0x238>)
 80018fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80018fe:	e038      	b.n	8001972 <SendWebPage+0x12e>
          } else {
              status_class = "bg-stop"; // O bg-wait, a scelta
 8001900:	4b5f      	ldr	r3, [pc, #380]	@ (8001a80 <SendWebPage+0x23c>)
 8001902:	667b      	str	r3, [r7, #100]	@ 0x64
              status_text = "NON NECESSARIA (Score Basso)";
 8001904:	4b5f      	ldr	r3, [pc, #380]	@ (8001a84 <SendWebPage+0x240>)
 8001906:	663b      	str	r3, [r7, #96]	@ 0x60
 8001908:	e033      	b.n	8001972 <SendWebPage+0x12e>
          }
      } else {
          // Modalit Manuale
          // Se display_prob > 60 (che sia oggi o domani), c' rischio pioggia
          if (display_prob > 60) {
 800190a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800190c:	2b3c      	cmp	r3, #60	@ 0x3c
 800190e:	dd04      	ble.n	800191a <SendWebPage+0xd6>
              status_class = "bg-stop";
 8001910:	4b5b      	ldr	r3, [pc, #364]	@ (8001a80 <SendWebPage+0x23c>)
 8001912:	667b      	str	r3, [r7, #100]	@ 0x64
              status_text = "SOSPESA (Previsione Pioggia)";
 8001914:	4b5c      	ldr	r3, [pc, #368]	@ (8001a88 <SendWebPage+0x244>)
 8001916:	663b      	str	r3, [r7, #96]	@ 0x60
 8001918:	e02b      	b.n	8001972 <SendWebPage+0x12e>
          } else {
              // Verifica se il giorno (oggi o domani)  abilitato
              int day_check = orario.weekday;
 800191a:	4b5c      	ldr	r3, [pc, #368]	@ (8001a8c <SendWebPage+0x248>)
 800191c:	78db      	ldrb	r3, [r3, #3]
 800191e:	65bb      	str	r3, [r7, #88]	@ 0x58
              // Se stiamo guardando a domani, controlliamo il giorno successivo nella maschera
              if (is_showing_tomorrow && !sim_mode_active) day_check = (day_check + 1) % 7;
 8001920:	4b4c      	ldr	r3, [pc, #304]	@ (8001a54 <SendWebPage+0x210>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d011      	beq.n	800194c <SendWebPage+0x108>
 8001928:	4b46      	ldr	r3, [pc, #280]	@ (8001a44 <SendWebPage+0x200>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d10d      	bne.n	800194c <SendWebPage+0x108>
 8001930:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001932:	1c5a      	adds	r2, r3, #1
 8001934:	4b56      	ldr	r3, [pc, #344]	@ (8001a90 <SendWebPage+0x24c>)
 8001936:	fb83 1302 	smull	r1, r3, r3, r2
 800193a:	4413      	add	r3, r2
 800193c:	1099      	asrs	r1, r3, #2
 800193e:	17d3      	asrs	r3, r2, #31
 8001940:	1ac9      	subs	r1, r1, r3
 8001942:	460b      	mov	r3, r1
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	1a5b      	subs	r3, r3, r1
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	65bb      	str	r3, [r7, #88]	@ 0x58

              if (cfg_days_mask & (1 << day_check)) {
 800194c:	4b51      	ldr	r3, [pc, #324]	@ (8001a94 <SendWebPage+0x250>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001954:	fa42 f303 	asr.w	r3, r2, r3
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	2b00      	cmp	r3, #0
 800195e:	d004      	beq.n	800196a <SendWebPage+0x126>
                  status_class = "bg-ok";
 8001960:	4b3f      	ldr	r3, [pc, #252]	@ (8001a60 <SendWebPage+0x21c>)
 8001962:	667b      	str	r3, [r7, #100]	@ 0x64
                  status_text = "PIANIFICATA";
 8001964:	4b4c      	ldr	r3, [pc, #304]	@ (8001a98 <SendWebPage+0x254>)
 8001966:	663b      	str	r3, [r7, #96]	@ 0x60
 8001968:	e003      	b.n	8001972 <SendWebPage+0x12e>
              } else {
                  status_class = "bg-stop";
 800196a:	4b45      	ldr	r3, [pc, #276]	@ (8001a80 <SendWebPage+0x23c>)
 800196c:	667b      	str	r3, [r7, #100]	@ 0x64
                  status_text = "DISABILITATA (Giorno OFF)";
 800196e:	4b4b      	ldr	r3, [pc, #300]	@ (8001a9c <SendWebPage+0x258>)
 8001970:	663b      	str	r3, [r7, #96]	@ 0x60
  }

  // --- INIZIO INVIO DATI (CHUNKS) ---

  // CHUNK 1: Header HTML statico
  total_len = strlen(HTML_HEADER);
 8001972:	f640 63d8 	movw	r3, #3800	@ 0xed8
 8001976:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (sent_len < total_len) {
 8001978:	e028      	b.n	80019cc <SendWebPage+0x188>
      chunk_len = (total_len - sent_len > 500) ? 500 : (total_len - sent_len);
 800197a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800197c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001984:	bf28      	it	cs
 8001986:	f44f 73fa 	movcs.w	r3, #500	@ 0x1f4
 800198a:	86fb      	strh	r3, [r7, #54]	@ 0x36
      memcpy(http, HTML_HEADER + sent_len, chunk_len);
 800198c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800198e:	4a44      	ldr	r2, [pc, #272]	@ (8001aa0 <SendWebPage+0x25c>)
 8001990:	4413      	add	r3, r2
 8001992:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001994:	4619      	mov	r1, r3
 8001996:	4843      	ldr	r0, [pc, #268]	@ (8001aa4 <SendWebPage+0x260>)
 8001998:	f009 fb4b 	bl	800b032 <memcpy>
      ret = WIFI_SendData(0, (uint8_t *)http, chunk_len, &SentDataLength, WIFI_WRITE_TIMEOUT);
 800199c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80019a0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80019a2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80019a6:	9100      	str	r1, [sp, #0]
 80019a8:	493e      	ldr	r1, [pc, #248]	@ (8001aa4 <SendWebPage+0x260>)
 80019aa:	2000      	movs	r0, #0
 80019ac:	f002 fe00 	bl	80045b0 <WIFI_SendData>
 80019b0:	4603      	mov	r3, r0
 80019b2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      if(ret != WIFI_STATUS_OK) return ret;
 80019b6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d002      	beq.n	80019c4 <SendWebPage+0x180>
 80019be:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80019c2:	e196      	b.n	8001cf2 <SendWebPage+0x4ae>
      sent_len += chunk_len;
 80019c4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80019c6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80019c8:	4413      	add	r3, r2
 80019ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (sent_len < total_len) {
 80019cc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80019ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d3d2      	bcc.n	800197a <SendWebPage+0x136>
  }

  // CHUNK 2: Script Orologio
  sprintf((char *)http, "<script>startClock(%d,%d,%d);</script>", orario.hours, orario.minutes, orario.seconds);
 80019d4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a8c <SendWebPage+0x248>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	461a      	mov	r2, r3
 80019da:	4b2c      	ldr	r3, [pc, #176]	@ (8001a8c <SendWebPage+0x248>)
 80019dc:	785b      	ldrb	r3, [r3, #1]
 80019de:	4619      	mov	r1, r3
 80019e0:	4b2a      	ldr	r3, [pc, #168]	@ (8001a8c <SendWebPage+0x248>)
 80019e2:	789b      	ldrb	r3, [r3, #2]
 80019e4:	9300      	str	r3, [sp, #0]
 80019e6:	460b      	mov	r3, r1
 80019e8:	492f      	ldr	r1, [pc, #188]	@ (8001aa8 <SendWebPage+0x264>)
 80019ea:	482e      	ldr	r0, [pc, #184]	@ (8001aa4 <SendWebPage+0x260>)
 80019ec:	f009 f8c6 	bl	800ab7c <siprintf>
  WIFI_SendData(0, (uint8_t *)http, strlen((char *)http), &SentDataLength, WIFI_WRITE_TIMEOUT);
 80019f0:	482c      	ldr	r0, [pc, #176]	@ (8001aa4 <SendWebPage+0x260>)
 80019f2:	f7fe fc3d 	bl	8000270 <strlen>
 80019f6:	4603      	mov	r3, r0
 80019f8:	b29a      	uxth	r2, r3
 80019fa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80019fe:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001a02:	9100      	str	r1, [sp, #0]
 8001a04:	4927      	ldr	r1, [pc, #156]	@ (8001aa4 <SendWebPage+0x260>)
 8001a06:	2000      	movs	r0, #0
 8001a08:	f002 fdd2 	bl	80045b0 <WIFI_SendData>

  // CHUNK 3: Status Bar e Dashboard Sensori
  char rainStr[20];
  if (display_prob == -1 && !sim_mode_active) sprintf(rainStr, "--");
 8001a0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a12:	d10a      	bne.n	8001a2a <SendWebPage+0x1e6>
 8001a14:	4b0b      	ldr	r3, [pc, #44]	@ (8001a44 <SendWebPage+0x200>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d106      	bne.n	8001a2a <SendWebPage+0x1e6>
 8001a1c:	f107 0320 	add.w	r3, r7, #32
 8001a20:	4922      	ldr	r1, [pc, #136]	@ (8001aac <SendWebPage+0x268>)
 8001a22:	4618      	mov	r0, r3
 8001a24:	f009 f8aa 	bl	800ab7c <siprintf>
 8001a28:	e006      	b.n	8001a38 <SendWebPage+0x1f4>
  else sprintf(rainStr, "%d%%", display_prob);
 8001a2a:	f107 0320 	add.w	r3, r7, #32
 8001a2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001a30:	491f      	ldr	r1, [pc, #124]	@ (8001ab0 <SendWebPage+0x26c>)
 8001a32:	4618      	mov	r0, r3
 8001a34:	f009 f8a2 	bl	800ab7c <siprintf>
      "<div class='card'><span class='material-icons'>water_drop</span><span class='value'>%.1f</span><span class='unit'>%%</span></div>"
      "<div class='card'><span class='material-icons'>compress</span><span class='value'>%.0f</span><span class='unit'>hPa</span></div>"
    "</div>",
    status_class,
    status_text,
    (sim_mode_active ? "SIMULAZIONE" : "ONLINE"),
 8001a38:	4b02      	ldr	r3, [pc, #8]	@ (8001a44 <SendWebPage+0x200>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
  sprintf((char *)http,
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d03b      	beq.n	8001ab8 <SendWebPage+0x274>
 8001a40:	4e1c      	ldr	r6, [pc, #112]	@ (8001ab4 <SendWebPage+0x270>)
 8001a42:	e03a      	b.n	8001aba <SendWebPage+0x276>
 8001a44:	20000670 	.word	0x20000670
 8001a48:	2000000c 	.word	0x2000000c
 8001a4c:	20000010 	.word	0x20000010
 8001a50:	0800daec 	.word	0x0800daec
 8001a54:	20000674 	.word	0x20000674
 8001a58:	0800daf8 	.word	0x0800daf8
 8001a5c:	0800db00 	.word	0x0800db00
 8001a60:	0800db08 	.word	0x0800db08
 8001a64:	0800db10 	.word	0x0800db10
 8001a68:	0800db28 	.word	0x0800db28
 8001a6c:	0800db30 	.word	0x0800db30
 8001a70:	2000067c 	.word	0x2000067c
 8001a74:	20000680 	.word	0x20000680
 8001a78:	2000001c 	.word	0x2000001c
 8001a7c:	0800db48 	.word	0x0800db48
 8001a80:	0800db5c 	.word	0x0800db5c
 8001a84:	0800db64 	.word	0x0800db64
 8001a88:	0800db84 	.word	0x0800db84
 8001a8c:	20000684 	.word	0x20000684
 8001a90:	92492493 	.word	0x92492493
 8001a94:	20000008 	.word	0x20000008
 8001a98:	0800dba4 	.word	0x0800dba4
 8001a9c:	0800dbb0 	.word	0x0800dbb0
 8001aa0:	0800f02c 	.word	0x0800f02c
 8001aa4:	2000026c 	.word	0x2000026c
 8001aa8:	0800dbcc 	.word	0x0800dbcc
 8001aac:	0800dbf4 	.word	0x0800dbf4
 8001ab0:	0800dbf8 	.word	0x0800dbf8
 8001ab4:	0800dc00 	.word	0x0800dc00
 8001ab8:	4e90      	ldr	r6, [pc, #576]	@ (8001cfc <SendWebPage+0x4b8>)
 8001aba:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001abc:	f7fe fd44 	bl	8000548 <__aeabi_f2d>
 8001ac0:	4604      	mov	r4, r0
 8001ac2:	460d      	mov	r5, r1
 8001ac4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8001ac6:	f7fe fd3f 	bl	8000548 <__aeabi_f2d>
 8001aca:	4680      	mov	r8, r0
 8001acc:	4689      	mov	r9, r1
 8001ace:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001ad0:	f7fe fd3a 	bl	8000548 <__aeabi_f2d>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001adc:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001ae0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001ae4:	f107 0320 	add.w	r3, r7, #32
 8001ae8:	9302      	str	r3, [sp, #8]
 8001aea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001aec:	9301      	str	r3, [sp, #4]
 8001aee:	9600      	str	r6, [sp, #0]
 8001af0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001af2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001af4:	4982      	ldr	r1, [pc, #520]	@ (8001d00 <SendWebPage+0x4bc>)
 8001af6:	4883      	ldr	r0, [pc, #524]	@ (8001d04 <SendWebPage+0x4c0>)
 8001af8:	f009 f840 	bl	800ab7c <siprintf>
    time_label, // Qui scrive Oggi o Domani
    rainStr,
    T, H, P
  );
  WIFI_SendData(0, (uint8_t *)http, strlen((char *)http), &SentDataLength, WIFI_WRITE_TIMEOUT);
 8001afc:	4881      	ldr	r0, [pc, #516]	@ (8001d04 <SendWebPage+0x4c0>)
 8001afe:	f7fe fbb7 	bl	8000270 <strlen>
 8001b02:	4603      	mov	r3, r0
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001b0a:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001b0e:	9100      	str	r1, [sp, #0]
 8001b10:	497c      	ldr	r1, [pc, #496]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b12:	2000      	movs	r0, #0
 8001b14:	f002 fd4c 	bl	80045b0 <WIFI_SendData>

  // CHUNK 4: Pannello Pianificazione Manuale (ORA  IL PRIMO)
    // Nota:  qui che apriamo il tag <form>
    strcpy((char *)http, "<form method='POST'>");
 8001b18:	4a7a      	ldr	r2, [pc, #488]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b1a:	4b7b      	ldr	r3, [pc, #492]	@ (8001d08 <SendWebPage+0x4c4>)
 8001b1c:	4614      	mov	r4, r2
 8001b1e:	461d      	mov	r5, r3
 8001b20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b24:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001b28:	6020      	str	r0, [r4, #0]
 8001b2a:	3404      	adds	r4, #4
 8001b2c:	7021      	strb	r1, [r4, #0]
    sprintf((char *)http + strlen((char *)http),
 8001b2e:	4875      	ldr	r0, [pc, #468]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b30:	f7fe fb9e 	bl	8000270 <strlen>
 8001b34:	4603      	mov	r3, r0
 8001b36:	4a73      	ldr	r2, [pc, #460]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b38:	1898      	adds	r0, r3, r2
 8001b3a:	4b74      	ldr	r3, [pc, #464]	@ (8001d0c <SendWebPage+0x4c8>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	4b74      	ldr	r3, [pc, #464]	@ (8001d10 <SendWebPage+0x4cc>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4974      	ldr	r1, [pc, #464]	@ (8001d14 <SendWebPage+0x4d0>)
 8001b44:	f009 f81a 	bl	800ab7c <siprintf>
        "</div>"
        "<label>Giorni Attivi:</label>"
        "<div class='day-selector'>",
      cfg_start_hour, cfg_duration_min
    );
    WIFI_SendData(0, (uint8_t *)http, strlen((char *)http), &SentDataLength, WIFI_WRITE_TIMEOUT);
 8001b48:	486e      	ldr	r0, [pc, #440]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b4a:	f7fe fb91 	bl	8000270 <strlen>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001b56:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001b5a:	9100      	str	r1, [sp, #0]
 8001b5c:	4969      	ldr	r1, [pc, #420]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b5e:	2000      	movs	r0, #0
 8001b60:	f002 fd26 	bl	80045b0 <WIFI_SendData>

    // Continuazione Manuale (Checkbox Giorni)
    const char* days[] = {"L", "M", "M", "G", "V", "S", "D"};
 8001b64:	4b6c      	ldr	r3, [pc, #432]	@ (8001d18 <SendWebPage+0x4d4>)
 8001b66:	1d3c      	adds	r4, r7, #4
 8001b68:	461d      	mov	r5, r3
 8001b6a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b6c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b6e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b72:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    strcpy((char *)http, "");
 8001b76:	4b63      	ldr	r3, [pc, #396]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<7; i++) {
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b80:	e021      	b.n	8001bc6 <SendWebPage+0x382>
        sprintf((char *)http + strlen((char *)http),
 8001b82:	4860      	ldr	r0, [pc, #384]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b84:	f7fe fb74 	bl	8000270 <strlen>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	4a5e      	ldr	r2, [pc, #376]	@ (8001d04 <SendWebPage+0x4c0>)
 8001b8c:	1898      	adds	r0, r3, r2
          "<label><input type='checkbox' name='day_%d' value='1' %s>%s</label>",
          i, (cfg_days_mask & (1<<i)) ? "checked" : "", days[i]
 8001b8e:	4b63      	ldr	r3, [pc, #396]	@ (8001d1c <SendWebPage+0x4d8>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	461a      	mov	r2, r3
 8001b94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001b96:	fa42 f303 	asr.w	r3, r2, r3
 8001b9a:	f003 0301 	and.w	r3, r3, #1
        sprintf((char *)http + strlen((char *)http),
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <SendWebPage+0x362>
 8001ba2:	4a5f      	ldr	r2, [pc, #380]	@ (8001d20 <SendWebPage+0x4dc>)
 8001ba4:	e000      	b.n	8001ba8 <SendWebPage+0x364>
 8001ba6:	4a5f      	ldr	r2, [pc, #380]	@ (8001d24 <SendWebPage+0x4e0>)
 8001ba8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	3370      	adds	r3, #112	@ 0x70
 8001bae:	443b      	add	r3, r7
 8001bb0:	f853 3c6c 	ldr.w	r3, [r3, #-108]
 8001bb4:	9300      	str	r3, [sp, #0]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001bba:	495b      	ldr	r1, [pc, #364]	@ (8001d28 <SendWebPage+0x4e4>)
 8001bbc:	f008 ffde 	bl	800ab7c <siprintf>
    for(int i=0; i<7; i++) {
 8001bc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	657b      	str	r3, [r7, #84]	@ 0x54
 8001bc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bc8:	2b06      	cmp	r3, #6
 8001bca:	ddda      	ble.n	8001b82 <SendWebPage+0x33e>
        );
    }
    strcat((char *)http, "</div></div>");
 8001bcc:	484d      	ldr	r0, [pc, #308]	@ (8001d04 <SendWebPage+0x4c0>)
 8001bce:	f7fe fb4f 	bl	8000270 <strlen>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	461a      	mov	r2, r3
 8001bd6:	4b4b      	ldr	r3, [pc, #300]	@ (8001d04 <SendWebPage+0x4c0>)
 8001bd8:	4413      	add	r3, r2
 8001bda:	4a54      	ldr	r2, [pc, #336]	@ (8001d2c <SendWebPage+0x4e8>)
 8001bdc:	461c      	mov	r4, r3
 8001bde:	4613      	mov	r3, r2
 8001be0:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001be2:	6020      	str	r0, [r4, #0]
 8001be4:	6061      	str	r1, [r4, #4]
 8001be6:	60a2      	str	r2, [r4, #8]
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	7323      	strb	r3, [r4, #12]
    WIFI_SendData(0, (uint8_t *)http, strlen((char *)http), &SentDataLength, WIFI_WRITE_TIMEOUT);
 8001bec:	4845      	ldr	r0, [pc, #276]	@ (8001d04 <SendWebPage+0x4c0>)
 8001bee:	f7fe fb3f 	bl	8000270 <strlen>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	b29a      	uxth	r2, r3
 8001bf6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001bfa:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001bfe:	9100      	str	r1, [sp, #0]
 8001c00:	4940      	ldr	r1, [pc, #256]	@ (8001d04 <SendWebPage+0x4c0>)
 8001c02:	2000      	movs	r0, #0
 8001c04:	f002 fcd4 	bl	80045b0 <WIFI_SendData>


    // CHUNK 5: Pannello Auto Mode (ORA  IL SECONDO)
    char *score_color = (last_calculated_score >= smart_threshold) ? "#27ae60" : "#7f8c8d";
 8001c08:	4b49      	ldr	r3, [pc, #292]	@ (8001d30 <SendWebPage+0x4ec>)
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	4b49      	ldr	r3, [pc, #292]	@ (8001d34 <SendWebPage+0x4f0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	db01      	blt.n	8001c18 <SendWebPage+0x3d4>
 8001c14:	4b48      	ldr	r3, [pc, #288]	@ (8001d38 <SendWebPage+0x4f4>)
 8001c16:	e000      	b.n	8001c1a <SendWebPage+0x3d6>
 8001c18:	4b48      	ldr	r3, [pc, #288]	@ (8001d3c <SendWebPage+0x4f8>)
 8001c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
          "<div style='display:flex; gap:10px; align-items:center;'>"
            "<input type='number' name='smart_th' value='%d' min='0' max='200' style='width:80px'>"
            "<span style='font-size:0.8em; color:#7f8c8d;'>Pi alto = Irrigazione meno frequente</span>"
          "</div>"
        "</div>",
        smart_mode_active ? "checked" : "",
 8001c1c:	4b48      	ldr	r3, [pc, #288]	@ (8001d40 <SendWebPage+0x4fc>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
    sprintf((char *)http,
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <SendWebPage+0x3e4>
 8001c24:	493e      	ldr	r1, [pc, #248]	@ (8001d20 <SendWebPage+0x4dc>)
 8001c26:	e000      	b.n	8001c2a <SendWebPage+0x3e6>
 8001c28:	493e      	ldr	r1, [pc, #248]	@ (8001d24 <SendWebPage+0x4e0>)
 8001c2a:	4b41      	ldr	r3, [pc, #260]	@ (8001d30 <SendWebPage+0x4ec>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a41      	ldr	r2, [pc, #260]	@ (8001d34 <SendWebPage+0x4f0>)
 8001c30:	6812      	ldr	r2, [r2, #0]
 8001c32:	9203      	str	r2, [sp, #12]
 8001c34:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8001c36:	9202      	str	r2, [sp, #8]
 8001c38:	9301      	str	r3, [sp, #4]
 8001c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c40:	460a      	mov	r2, r1
 8001c42:	4940      	ldr	r1, [pc, #256]	@ (8001d44 <SendWebPage+0x500>)
 8001c44:	482f      	ldr	r0, [pc, #188]	@ (8001d04 <SendWebPage+0x4c0>)
 8001c46:	f008 ff99 	bl	800ab7c <siprintf>
        score_color,
        last_calculated_score,
        time_label,
        smart_threshold
    );
    WIFI_SendData(0, (uint8_t *)http, strlen((char *)http), &SentDataLength, WIFI_WRITE_TIMEOUT);
 8001c4a:	482e      	ldr	r0, [pc, #184]	@ (8001d04 <SendWebPage+0x4c0>)
 8001c4c:	f7fe fb10 	bl	8000270 <strlen>
 8001c50:	4603      	mov	r3, r0
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001c58:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001c5c:	9100      	str	r1, [sp, #0]
 8001c5e:	4929      	ldr	r1, [pc, #164]	@ (8001d04 <SendWebPage+0x4c0>)
 8001c60:	2000      	movs	r0, #0
 8001c62:	f002 fca5 	bl	80045b0 <WIFI_SendData>
      "</div>"
      "<label>Pioggia Simulata (%%):</label>"
      "<input type='number' name='sim_rain' value='%d' min='0' max='100'>"
      "<p style='margin:5px 0 0; font-size:0.8em; color:#d35400;'>Smart Mode usa questo valore se attivo.</p>"
    "</div>",
    sim_mode_active ? "checked" : "",
 8001c66:	4b38      	ldr	r3, [pc, #224]	@ (8001d48 <SendWebPage+0x504>)
 8001c68:	681b      	ldr	r3, [r3, #0]
  sprintf((char *)http,
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <SendWebPage+0x42e>
 8001c6e:	4a2c      	ldr	r2, [pc, #176]	@ (8001d20 <SendWebPage+0x4dc>)
 8001c70:	e000      	b.n	8001c74 <SendWebPage+0x430>
 8001c72:	4a2c      	ldr	r2, [pc, #176]	@ (8001d24 <SendWebPage+0x4e0>)
 8001c74:	4b35      	ldr	r3, [pc, #212]	@ (8001d4c <SendWebPage+0x508>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4935      	ldr	r1, [pc, #212]	@ (8001d50 <SendWebPage+0x50c>)
 8001c7a:	4822      	ldr	r0, [pc, #136]	@ (8001d04 <SendWebPage+0x4c0>)
 8001c7c:	f008 ff7e 	bl	800ab7c <siprintf>
    sim_rain_prob
  );

  strcat((char *)http, "<input type='submit' value='SALVA IMPOSTAZIONI' class='btn-save'>");
 8001c80:	4820      	ldr	r0, [pc, #128]	@ (8001d04 <SendWebPage+0x4c0>)
 8001c82:	f7fe faf5 	bl	8000270 <strlen>
 8001c86:	4603      	mov	r3, r0
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001d04 <SendWebPage+0x4c0>)
 8001c8c:	4413      	add	r3, r2
 8001c8e:	4a31      	ldr	r2, [pc, #196]	@ (8001d54 <SendWebPage+0x510>)
 8001c90:	4618      	mov	r0, r3
 8001c92:	4611      	mov	r1, r2
 8001c94:	2342      	movs	r3, #66	@ 0x42
 8001c96:	461a      	mov	r2, r3
 8001c98:	f009 f9cb 	bl	800b032 <memcpy>
  strcat((char *)http, "</form>");
 8001c9c:	4819      	ldr	r0, [pc, #100]	@ (8001d04 <SendWebPage+0x4c0>)
 8001c9e:	f7fe fae7 	bl	8000270 <strlen>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	461a      	mov	r2, r3
 8001ca6:	4b17      	ldr	r3, [pc, #92]	@ (8001d04 <SendWebPage+0x4c0>)
 8001ca8:	4413      	add	r3, r2
 8001caa:	492b      	ldr	r1, [pc, #172]	@ (8001d58 <SendWebPage+0x514>)
 8001cac:	461a      	mov	r2, r3
 8001cae:	460b      	mov	r3, r1
 8001cb0:	cb03      	ldmia	r3!, {r0, r1}
 8001cb2:	6010      	str	r0, [r2, #0]
 8001cb4:	6051      	str	r1, [r2, #4]

  // Footer finale
  strcat((char *)http, HTML_FOOTER);
 8001cb6:	4813      	ldr	r0, [pc, #76]	@ (8001d04 <SendWebPage+0x4c0>)
 8001cb8:	f7fe fada 	bl	8000270 <strlen>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	4b10      	ldr	r3, [pc, #64]	@ (8001d04 <SendWebPage+0x4c0>)
 8001cc2:	4413      	add	r3, r2
 8001cc4:	4a25      	ldr	r2, [pc, #148]	@ (8001d5c <SendWebPage+0x518>)
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	4611      	mov	r1, r2
 8001cca:	23a4      	movs	r3, #164	@ 0xa4
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f009 f9b0 	bl	800b032 <memcpy>

  WIFI_SendData(0, (uint8_t *)http, strlen((char *)http), &SentDataLength, WIFI_WRITE_TIMEOUT);
 8001cd2:	480c      	ldr	r0, [pc, #48]	@ (8001d04 <SendWebPage+0x4c0>)
 8001cd4:	f7fe facc 	bl	8000270 <strlen>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001ce0:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001ce4:	9100      	str	r1, [sp, #0]
 8001ce6:	4907      	ldr	r1, [pc, #28]	@ (8001d04 <SendWebPage+0x4c0>)
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f002 fc61 	bl	80045b0 <WIFI_SendData>

  return ret;
 8001cee:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3774      	adds	r7, #116	@ 0x74
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cfc:	0800dc0c 	.word	0x0800dc0c
 8001d00:	0800dc14 	.word	0x0800dc14
 8001d04:	2000026c 	.word	0x2000026c
 8001d08:	0800df70 	.word	0x0800df70
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	20000004 	.word	0x20000004
 8001d14:	0800df88 	.word	0x0800df88
 8001d18:	0800e724 	.word	0x0800e724
 8001d1c:	20000008 	.word	0x20000008
 8001d20:	0800e0f8 	.word	0x0800e0f8
 8001d24:	0800d994 	.word	0x0800d994
 8001d28:	0800e100 	.word	0x0800e100
 8001d2c:	0800e144 	.word	0x0800e144
 8001d30:	20000680 	.word	0x20000680
 8001d34:	2000001c 	.word	0x2000001c
 8001d38:	0800e154 	.word	0x0800e154
 8001d3c:	0800e15c 	.word	0x0800e15c
 8001d40:	2000067c 	.word	0x2000067c
 8001d44:	0800e164 	.word	0x0800e164
 8001d48:	20000670 	.word	0x20000670
 8001d4c:	2000000c 	.word	0x2000000c
 8001d50:	0800e520 	.word	0x0800e520
 8001d54:	0800e6c0 	.word	0x0800e6c0
 8001d58:	0800e704 	.word	0x0800e704
 8001d5c:	0800ff08 	.word	0x0800ff08

08001d60 <SystemClock_Config>:

static void SystemClock_Config(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b096      	sub	sp, #88	@ 0x58
 8001d64:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001d66:	2310      	movs	r3, #16
 8001d68:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001d6e:	2360      	movs	r3, #96	@ 0x60
 8001d70:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001d72:	2300      	movs	r3, #0
 8001d74:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d76:	2302      	movs	r3, #2
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001d82:	2328      	movs	r3, #40	@ 0x28
 8001d84:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d86:	2302      	movs	r3, #2
 8001d88:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 8001d8a:	2307      	movs	r3, #7
 8001d8c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d8e:	2304      	movs	r3, #4
 8001d90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001d92:	463b      	mov	r3, r7
 8001d94:	4618      	mov	r0, r3
 8001d96:	f004 fde5 	bl	8006964 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8001d9a:	230f      	movs	r3, #15
 8001d9c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001da2:	2300      	movs	r3, #0
 8001da4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001da6:	2300      	movs	r3, #0
 8001da8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001daa:	2300      	movs	r3, #0
 8001dac:	657b      	str	r3, [r7, #84]	@ 0x54
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8001dae:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001db2:	2104      	movs	r1, #4
 8001db4:	4618      	mov	r0, r3
 8001db6:	f005 f9b1 	bl	800711c <HAL_RCC_ClockConfig>
}
 8001dba:	bf00      	nop
 8001dbc:	3758      	adds	r7, #88	@ 0x58
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
	...

08001dc4 <GetWeekdayNum>:
    if (strstr(monthStr, "Dec")) return 12;
    return 1; // Default
}

// Funzione ausiliaria per convertire Giorno (Text) -> Numero (0=Lun, ... 6=Dom)
uint8_t GetWeekdayNum(char *dayStr) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
    if (strstr(dayStr, "Mon")) return 0;
 8001dcc:	4921      	ldr	r1, [pc, #132]	@ (8001e54 <GetWeekdayNum+0x90>)
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f009 f8a2 	bl	800af18 <strstr>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <GetWeekdayNum+0x1a>
 8001dda:	2300      	movs	r3, #0
 8001ddc:	e036      	b.n	8001e4c <GetWeekdayNum+0x88>
    if (strstr(dayStr, "Tue")) return 1;
 8001dde:	491e      	ldr	r1, [pc, #120]	@ (8001e58 <GetWeekdayNum+0x94>)
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f009 f899 	bl	800af18 <strstr>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <GetWeekdayNum+0x2c>
 8001dec:	2301      	movs	r3, #1
 8001dee:	e02d      	b.n	8001e4c <GetWeekdayNum+0x88>
    if (strstr(dayStr, "Wed")) return 2;
 8001df0:	491a      	ldr	r1, [pc, #104]	@ (8001e5c <GetWeekdayNum+0x98>)
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f009 f890 	bl	800af18 <strstr>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d001      	beq.n	8001e02 <GetWeekdayNum+0x3e>
 8001dfe:	2302      	movs	r3, #2
 8001e00:	e024      	b.n	8001e4c <GetWeekdayNum+0x88>
    if (strstr(dayStr, "Thu")) return 3;
 8001e02:	4917      	ldr	r1, [pc, #92]	@ (8001e60 <GetWeekdayNum+0x9c>)
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f009 f887 	bl	800af18 <strstr>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <GetWeekdayNum+0x50>
 8001e10:	2303      	movs	r3, #3
 8001e12:	e01b      	b.n	8001e4c <GetWeekdayNum+0x88>
    if (strstr(dayStr, "Fri")) return 4;
 8001e14:	4913      	ldr	r1, [pc, #76]	@ (8001e64 <GetWeekdayNum+0xa0>)
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f009 f87e 	bl	800af18 <strstr>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <GetWeekdayNum+0x62>
 8001e22:	2304      	movs	r3, #4
 8001e24:	e012      	b.n	8001e4c <GetWeekdayNum+0x88>
    if (strstr(dayStr, "Sat")) return 5;
 8001e26:	4910      	ldr	r1, [pc, #64]	@ (8001e68 <GetWeekdayNum+0xa4>)
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f009 f875 	bl	800af18 <strstr>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <GetWeekdayNum+0x74>
 8001e34:	2305      	movs	r3, #5
 8001e36:	e009      	b.n	8001e4c <GetWeekdayNum+0x88>
    if (strstr(dayStr, "Sun")) return 6;
 8001e38:	490c      	ldr	r1, [pc, #48]	@ (8001e6c <GetWeekdayNum+0xa8>)
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f009 f86c 	bl	800af18 <strstr>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <GetWeekdayNum+0x86>
 8001e46:	2306      	movs	r3, #6
 8001e48:	e000      	b.n	8001e4c <GetWeekdayNum+0x88>
    return 0; // Default
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	0800e770 	.word	0x0800e770
 8001e58:	0800e774 	.word	0x0800e774
 8001e5c:	0800e778 	.word	0x0800e778
 8001e60:	0800e77c 	.word	0x0800e77c
 8001e64:	0800e780 	.word	0x0800e780
 8001e68:	0800e784 	.word	0x0800e784
 8001e6c:	0800e788 	.word	0x0800e788

08001e70 <UpdateTimeHTTP>:

void UpdateTimeHTTP(Time_Only_t *currentTime) {
 8001e70:	b580      	push	{r7, lr}
 8001e72:	f5ad 6d8c 	sub.w	sp, sp, #1120	@ 0x460
 8001e76:	af06      	add	r7, sp, #24
 8001e78:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001e7c:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8001e80:	6018      	str	r0, [r3, #0]
    uint8_t ipAddr[4] = {0};
 8001e82:	2300      	movs	r3, #0
 8001e84:	f8c7 3434 	str.w	r3, [r7, #1076]	@ 0x434

    char recvBuf[1024] = {0};
 8001e88:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001e8c:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 8001e90:	4618      	mov	r0, r3
 8001e92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001e96:	461a      	mov	r2, r3
 8001e98:	2100      	movs	r1, #0
 8001e9a:	f008 ffa7 	bl	800adec <memset>
    uint16_t len = 0;
 8001e9e:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001ea2:	f2a3 4316 	subw	r3, r3, #1046	@ 0x416
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	801a      	strh	r2, [r3, #0]

    printf("\n--- TIME SYNC (HTTP Port 80) ---\n");
 8001eaa:	48a0      	ldr	r0, [pc, #640]	@ (800212c <UpdateTimeHTTP+0x2bc>)
 8001eac:	f008 fe28 	bl	800ab00 <puts>

    // DNS Resolve Google
    printf("1. DNS Resolve (www.google.com)... ");
 8001eb0:	489f      	ldr	r0, [pc, #636]	@ (8002130 <UpdateTimeHTTP+0x2c0>)
 8001eb2:	f008 fdbd 	bl	800aa30 <iprintf>
    if (WIFI_GetHostAddress("www.google.com", ipAddr, 4) != WIFI_STATUS_OK) {
 8001eb6:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8001eba:	2204      	movs	r2, #4
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	489d      	ldr	r0, [pc, #628]	@ (8002134 <UpdateTimeHTTP+0x2c4>)
 8001ec0:	f002 fa52 	bl	8004368 <WIFI_GetHostAddress>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d003      	beq.n	8001ed2 <UpdateTimeHTTP+0x62>
        printf("FALLITO (DNS)\n");
 8001eca:	489b      	ldr	r0, [pc, #620]	@ (8002138 <UpdateTimeHTTP+0x2c8>)
 8001ecc:	f008 fe18 	bl	800ab00 <puts>
 8001ed0:	e127      	b.n	8002122 <UpdateTimeHTTP+0x2b2>
        return;
    }
    printf("OK (%d.%d.%d.%d)\n", ipAddr[0], ipAddr[1], ipAddr[2], ipAddr[3]);
 8001ed2:	f897 3434 	ldrb.w	r3, [r7, #1076]	@ 0x434
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f897 3435 	ldrb.w	r3, [r7, #1077]	@ 0x435
 8001edc:	461a      	mov	r2, r3
 8001ede:	f897 3436 	ldrb.w	r3, [r7, #1078]	@ 0x436
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f897 3437 	ldrb.w	r3, [r7, #1079]	@ 0x437
 8001ee8:	9300      	str	r3, [sp, #0]
 8001eea:	4603      	mov	r3, r0
 8001eec:	4893      	ldr	r0, [pc, #588]	@ (800213c <UpdateTimeHTTP+0x2cc>)
 8001eee:	f008 fd9f 	bl	800aa30 <iprintf>

    // Connessione TCP Porta 80
    WIFI_CloseClientConnection(1);
 8001ef2:	2001      	movs	r0, #1
 8001ef4:	f002 fa96 	bl	8004424 <WIFI_CloseClientConnection>
    HAL_Delay(200);
 8001ef8:	20c8      	movs	r0, #200	@ 0xc8
 8001efa:	f003 f909 	bl	8005110 <HAL_Delay>

    if (WIFI_OpenClientConnection(1, WIFI_TCP_PROTOCOL, "www.google.com", ipAddr, 80, 0) == WIFI_STATUS_OK) {
 8001efe:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8001f02:	2200      	movs	r2, #0
 8001f04:	9201      	str	r2, [sp, #4]
 8001f06:	2250      	movs	r2, #80	@ 0x50
 8001f08:	9200      	str	r2, [sp, #0]
 8001f0a:	4a8a      	ldr	r2, [pc, #552]	@ (8002134 <UpdateTimeHTTP+0x2c4>)
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	2001      	movs	r0, #1
 8001f10:	f002 fa4c 	bl	80043ac <WIFI_OpenClientConnection>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	f040 8100 	bne.w	800211c <UpdateTimeHTTP+0x2ac>
        printf("Connesso. Invio richiesta HTTP HEAD...\n");
 8001f1c:	4888      	ldr	r0, [pc, #544]	@ (8002140 <UpdateTimeHTTP+0x2d0>)
 8001f1e:	f008 fdef 	bl	800ab00 <puts>

        // Costruzione richiesta HTTP 1.1 Minima
        // HEAD invece di GET per risparmiare dati (scarica solo gli header)
        char *request = "HEAD / HTTP/1.1\r\nHost: www.google.com\r\nConnection: close\r\n\r\n";
 8001f22:	4b88      	ldr	r3, [pc, #544]	@ (8002144 <UpdateTimeHTTP+0x2d4>)
 8001f24:	f8c7 3444 	str.w	r3, [r7, #1092]	@ 0x444
        uint16_t sentLen = 0;
 8001f28:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001f2c:	f5a3 6383 	sub.w	r3, r3, #1048	@ 0x418
 8001f30:	2200      	movs	r2, #0
 8001f32:	801a      	strh	r2, [r3, #0]

        WIFI_SendData(1, (uint8_t*)request, strlen(request), &sentLen, 1000);
 8001f34:	f8d7 0444 	ldr.w	r0, [r7, #1092]	@ 0x444
 8001f38:	f7fe f99a 	bl	8000270 <strlen>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	b29a      	uxth	r2, r3
 8001f40:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001f44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001f48:	9100      	str	r1, [sp, #0]
 8001f4a:	f8d7 1444 	ldr.w	r1, [r7, #1092]	@ 0x444
 8001f4e:	2001      	movs	r0, #1
 8001f50:	f002 fb2e 	bl	80045b0 <WIFI_SendData>

        // Ricezione Risposta
        // Diamo tempo al server di processare
        HAL_Delay(500);
 8001f54:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f58:	f003 f8da 	bl	8005110 <HAL_Delay>

        // Leggiamo tutto in una volta (buffer da 1024  sufficiente per gli header)
        WIFI_Status_t status = WIFI_ReceiveData(1, (uint8_t*)recvBuf, 1023, &len, 2000);
 8001f5c:	f107 0332 	add.w	r3, r7, #50	@ 0x32
 8001f60:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001f64:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001f68:	9200      	str	r2, [sp, #0]
 8001f6a:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8001f6e:	2001      	movs	r0, #1
 8001f70:	f002 fb40 	bl	80045f4 <WIFI_ReceiveData>
 8001f74:	4603      	mov	r3, r0
 8001f76:	f887 3443 	strb.w	r3, [r7, #1091]	@ 0x443

        if (status == WIFI_STATUS_OK && len > 0) {
 8001f7a:	f897 3443 	ldrb.w	r3, [r7, #1091]	@ 0x443
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f040 80c5 	bne.w	800210e <UpdateTimeHTTP+0x29e>
 8001f84:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001f88:	f2a3 4316 	subw	r3, r3, #1046	@ 0x416
 8001f8c:	881b      	ldrh	r3, [r3, #0]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	f000 80bd 	beq.w	800210e <UpdateTimeHTTP+0x29e>
            recvBuf[len] = '\0'; // Terminiamo la stringa per sicurezza
 8001f94:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001f98:	f2a3 4316 	subw	r3, r3, #1046	@ 0x416
 8001f9c:	881b      	ldrh	r3, [r3, #0]
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001fa4:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 8001fa8:	2100      	movs	r1, #0
 8001faa:	5499      	strb	r1, [r3, r2]
            // printf("Dump Ricevuto:\n%s\n", recvBuf); // Decommenta per debug

            // Parsing della stringa "Date:"
            // Formato standard: "Date: Sat, 31 Jan 2026 14:24:42 GMT"
            char *datePtr = strstr(recvBuf, "Date: ");
 8001fac:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001fb0:	4965      	ldr	r1, [pc, #404]	@ (8002148 <UpdateTimeHTTP+0x2d8>)
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f008 ffb0 	bl	800af18 <strstr>
 8001fb8:	f8c7 043c 	str.w	r0, [r7, #1084]	@ 0x43c

            if (datePtr != NULL) {
 8001fbc:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f000 80a0 	beq.w	8002106 <UpdateTimeHTTP+0x296>
                // Variabili temporanee per il parsing
                char wdayStr[5] = {0};
 8001fc6:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001fca:	f5a3 6384 	sub.w	r3, r3, #1056	@ 0x420
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	711a      	strb	r2, [r3, #4]
                char monthStr[5] = {0};
 8001fd4:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8001fd8:	f5a3 6385 	sub.w	r3, r3, #1064	@ 0x428
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	711a      	strb	r2, [r3, #4]
                int day, year, h, m, s;

                // Formato stringa: "Wdy, DD Mon YYYY HH:MM:SS GMT"
                // Esempio: "Sat, 31 Jan 2026 14:24:42"
                if (sscanf(datePtr + 6, "%3s, %d %3s %d %d:%d:%d",
 8001fe2:	f8d7 343c 	ldr.w	r3, [r7, #1084]	@ 0x43c
 8001fe6:	1d98      	adds	r0, r3, #6
 8001fe8:	f107 011c 	add.w	r1, r7, #28
 8001fec:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001ff0:	f107 030c 	add.w	r3, r7, #12
 8001ff4:	9304      	str	r3, [sp, #16]
 8001ff6:	f107 0310 	add.w	r3, r7, #16
 8001ffa:	9303      	str	r3, [sp, #12]
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	9302      	str	r3, [sp, #8]
 8002002:	f107 0318 	add.w	r3, r7, #24
 8002006:	9301      	str	r3, [sp, #4]
 8002008:	f107 0320 	add.w	r3, r7, #32
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	460b      	mov	r3, r1
 8002010:	494e      	ldr	r1, [pc, #312]	@ (800214c <UpdateTimeHTTP+0x2dc>)
 8002012:	f008 fdd5 	bl	800abc0 <siscanf>
 8002016:	4603      	mov	r3, r0
 8002018:	2b07      	cmp	r3, #7
 800201a:	d170      	bne.n	80020fe <UpdateTimeHTTP+0x28e>
                           wdayStr, &day, monthStr, &year, &h, &m, &s) == 7) {

                    // L'ora ricevuta  GMT (Greenwich).
                    // Aggiungiamo +1 per l'Italia (o gestisci qui l'ora legale +2)
                    int fuso_orario = 1;
 800201c:	2301      	movs	r3, #1
 800201e:	f8c7 3438 	str.w	r3, [r7, #1080]	@ 0x438
                    h += fuso_orario;
 8002022:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002026:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	f8d7 3438 	ldr.w	r3, [r7, #1080]	@ 0x438
 8002030:	441a      	add	r2, r3
 8002032:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002036:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 800203a:	601a      	str	r2, [r3, #0]
                    if (h >= 24) {
 800203c:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002040:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	2b17      	cmp	r3, #23
 8002048:	dd0b      	ble.n	8002062 <UpdateTimeHTTP+0x1f2>
                        h -= 24;
 800204a:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800204e:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f1a3 0218 	sub.w	r2, r3, #24
 8002058:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800205c:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 8002060:	601a      	str	r2, [r3, #0]
                    }

                    currentTime->hours = h;
 8002062:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002066:	f2a3 4334 	subw	r3, r3, #1076	@ 0x434
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	b2da      	uxtb	r2, r3
 800206e:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002072:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	701a      	strb	r2, [r3, #0]
                    currentTime->minutes = m;
 800207a:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800207e:	f5a3 6387 	sub.w	r3, r3, #1080	@ 0x438
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	b2da      	uxtb	r2, r3
 8002086:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 800208a:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	705a      	strb	r2, [r3, #1]
                    currentTime->seconds = s;
 8002092:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 8002096:	f2a3 433c 	subw	r3, r3, #1084	@ 0x43c
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	b2da      	uxtb	r2, r3
 800209e:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80020a2:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	709a      	strb	r2, [r3, #2]
                    currentTime->weekday = GetWeekdayNum(wdayStr);
 80020aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020ae:	4618      	mov	r0, r3
 80020b0:	f7ff fe88 	bl	8001dc4 <GetWeekdayNum>
 80020b4:	4603      	mov	r3, r0
 80020b6:	461a      	mov	r2, r3
 80020b8:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80020bc:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	70da      	strb	r2, [r3, #3]

                    printf("\n>>> SUCCESSO HTTP: %02d:%02d:%02d (Giorno: %s) <<<\n",
                           currentTime->hours, currentTime->minutes, currentTime->seconds, wdayStr);
 80020c4:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80020c8:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	781b      	ldrb	r3, [r3, #0]
                    printf("\n>>> SUCCESSO HTTP: %02d:%02d:%02d (Giorno: %s) <<<\n",
 80020d0:	4619      	mov	r1, r3
                           currentTime->hours, currentTime->minutes, currentTime->seconds, wdayStr);
 80020d2:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80020d6:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	785b      	ldrb	r3, [r3, #1]
                    printf("\n>>> SUCCESSO HTTP: %02d:%02d:%02d (Giorno: %s) <<<\n",
 80020de:	461a      	mov	r2, r3
                           currentTime->hours, currentTime->minutes, currentTime->seconds, wdayStr);
 80020e0:	f507 6389 	add.w	r3, r7, #1096	@ 0x448
 80020e4:	f2a3 4344 	subw	r3, r3, #1092	@ 0x444
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	789b      	ldrb	r3, [r3, #2]
                    printf("\n>>> SUCCESSO HTTP: %02d:%02d:%02d (Giorno: %s) <<<\n",
 80020ec:	4618      	mov	r0, r3
 80020ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	4603      	mov	r3, r0
 80020f6:	4816      	ldr	r0, [pc, #88]	@ (8002150 <UpdateTimeHTTP+0x2e0>)
 80020f8:	f008 fc9a 	bl	800aa30 <iprintf>
        if (status == WIFI_STATUS_OK && len > 0) {
 80020fc:	e00a      	b.n	8002114 <UpdateTimeHTTP+0x2a4>

                } else {
                    printf("Errore nel parsing della data.\n");
 80020fe:	4815      	ldr	r0, [pc, #84]	@ (8002154 <UpdateTimeHTTP+0x2e4>)
 8002100:	f008 fcfe 	bl	800ab00 <puts>
        if (status == WIFI_STATUS_OK && len > 0) {
 8002104:	e006      	b.n	8002114 <UpdateTimeHTTP+0x2a4>
                }
            } else {
                printf("Header 'Date:' non trovato nella risposta.\n");
 8002106:	4814      	ldr	r0, [pc, #80]	@ (8002158 <UpdateTimeHTTP+0x2e8>)
 8002108:	f008 fcfa 	bl	800ab00 <puts>
        if (status == WIFI_STATUS_OK && len > 0) {
 800210c:	e002      	b.n	8002114 <UpdateTimeHTTP+0x2a4>
            }

        } else {
            printf("Nessun dato ricevuto (Timeout o connessione chiusa).\n");
 800210e:	4813      	ldr	r0, [pc, #76]	@ (800215c <UpdateTimeHTTP+0x2ec>)
 8002110:	f008 fcf6 	bl	800ab00 <puts>
        }

        WIFI_CloseClientConnection(1);
 8002114:	2001      	movs	r0, #1
 8002116:	f002 f985 	bl	8004424 <WIFI_CloseClientConnection>
 800211a:	e002      	b.n	8002122 <UpdateTimeHTTP+0x2b2>

    } else {
        printf("Errore apertura socket TCP 80.\n");
 800211c:	4810      	ldr	r0, [pc, #64]	@ (8002160 <UpdateTimeHTTP+0x2f0>)
 800211e:	f008 fcef 	bl	800ab00 <puts>
    }
}
 8002122:	f507 6789 	add.w	r7, r7, #1096	@ 0x448
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	0800e78c 	.word	0x0800e78c
 8002130:	0800e7b0 	.word	0x0800e7b0
 8002134:	0800e7d4 	.word	0x0800e7d4
 8002138:	0800e7e4 	.word	0x0800e7e4
 800213c:	0800e7f4 	.word	0x0800e7f4
 8002140:	0800e808 	.word	0x0800e808
 8002144:	0800e830 	.word	0x0800e830
 8002148:	0800e870 	.word	0x0800e870
 800214c:	0800e878 	.word	0x0800e878
 8002150:	0800e890 	.word	0x0800e890
 8002154:	0800e8c8 	.word	0x0800e8c8
 8002158:	0800e8e8 	.word	0x0800e8e8
 800215c:	0800e914 	.word	0x0800e914
 8002160:	0800e94c 	.word	0x0800e94c

08002164 <IncrementTime>:


void IncrementTime(void) {
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
    orario.seconds++;
 8002168:	4b1c      	ldr	r3, [pc, #112]	@ (80021dc <IncrementTime+0x78>)
 800216a:	789b      	ldrb	r3, [r3, #2]
 800216c:	3301      	adds	r3, #1
 800216e:	b2da      	uxtb	r2, r3
 8002170:	4b1a      	ldr	r3, [pc, #104]	@ (80021dc <IncrementTime+0x78>)
 8002172:	709a      	strb	r2, [r3, #2]
    if (orario.seconds >= 60) {
 8002174:	4b19      	ldr	r3, [pc, #100]	@ (80021dc <IncrementTime+0x78>)
 8002176:	789b      	ldrb	r3, [r3, #2]
 8002178:	2b3b      	cmp	r3, #59	@ 0x3b
 800217a:	d929      	bls.n	80021d0 <IncrementTime+0x6c>
        orario.seconds = 0; orario.minutes++;
 800217c:	4b17      	ldr	r3, [pc, #92]	@ (80021dc <IncrementTime+0x78>)
 800217e:	2200      	movs	r2, #0
 8002180:	709a      	strb	r2, [r3, #2]
 8002182:	4b16      	ldr	r3, [pc, #88]	@ (80021dc <IncrementTime+0x78>)
 8002184:	785b      	ldrb	r3, [r3, #1]
 8002186:	3301      	adds	r3, #1
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4b14      	ldr	r3, [pc, #80]	@ (80021dc <IncrementTime+0x78>)
 800218c:	705a      	strb	r2, [r3, #1]
        if (orario.minutes >= 60) {
 800218e:	4b13      	ldr	r3, [pc, #76]	@ (80021dc <IncrementTime+0x78>)
 8002190:	785b      	ldrb	r3, [r3, #1]
 8002192:	2b3b      	cmp	r3, #59	@ 0x3b
 8002194:	d91c      	bls.n	80021d0 <IncrementTime+0x6c>
            orario.minutes = 0; orario.hours++;
 8002196:	4b11      	ldr	r3, [pc, #68]	@ (80021dc <IncrementTime+0x78>)
 8002198:	2200      	movs	r2, #0
 800219a:	705a      	strb	r2, [r3, #1]
 800219c:	4b0f      	ldr	r3, [pc, #60]	@ (80021dc <IncrementTime+0x78>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	3301      	adds	r3, #1
 80021a2:	b2da      	uxtb	r2, r3
 80021a4:	4b0d      	ldr	r3, [pc, #52]	@ (80021dc <IncrementTime+0x78>)
 80021a6:	701a      	strb	r2, [r3, #0]
            if (orario.hours >= 24){
 80021a8:	4b0c      	ldr	r3, [pc, #48]	@ (80021dc <IncrementTime+0x78>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b17      	cmp	r3, #23
 80021ae:	d90f      	bls.n	80021d0 <IncrementTime+0x6c>
            	orario.hours = 0;
 80021b0:	4b0a      	ldr	r3, [pc, #40]	@ (80021dc <IncrementTime+0x78>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	701a      	strb	r2, [r3, #0]

            	//cambio giorno
            	orario.weekday++;
 80021b6:	4b09      	ldr	r3, [pc, #36]	@ (80021dc <IncrementTime+0x78>)
 80021b8:	78db      	ldrb	r3, [r3, #3]
 80021ba:	3301      	adds	r3, #1
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4b07      	ldr	r3, [pc, #28]	@ (80021dc <IncrementTime+0x78>)
 80021c0:	70da      	strb	r2, [r3, #3]
            	if (orario.weekday > 6) orario.weekday = 0; // Dopo Domenica(6) torna Luned(0)
 80021c2:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <IncrementTime+0x78>)
 80021c4:	78db      	ldrb	r3, [r3, #3]
 80021c6:	2b06      	cmp	r3, #6
 80021c8:	d902      	bls.n	80021d0 <IncrementTime+0x6c>
 80021ca:	4b04      	ldr	r3, [pc, #16]	@ (80021dc <IncrementTime+0x78>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	70da      	strb	r2, [r3, #3]
            }
        }
    }
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20000684 	.word	0x20000684

080021e0 <CheckWeatherForecast>:

void CheckWeatherForecast(void) {
 80021e0:	b580      	push	{r7, lr}
 80021e2:	f5ad 6d84 	sub.w	sp, sp, #1056	@ 0x420
 80021e6:	af02      	add	r7, sp, #8
    uint8_t ipAddr[4] = {0};
 80021e8:	2300      	movs	r3, #0
 80021ea:	f8c7 3408 	str.w	r3, [r7, #1032]	@ 0x408
    uint8_t recvBuf[512];
    uint16_t receivedLen = 0, sentLen = 0;
 80021ee:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80021f2:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80021f6:	2200      	movs	r2, #0
 80021f8:	801a      	strh	r2, [r3, #0]
 80021fa:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80021fe:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002202:	2200      	movs	r2, #0
 8002204:	801a      	strh	r2, [r3, #0]
    LOG(("\n--- METEO CHECK ---\n"));
 8002206:	4850      	ldr	r0, [pc, #320]	@ (8002348 <CheckWeatherForecast+0x168>)
 8002208:	f008 fc7a 	bl	800ab00 <puts>

    if (WIFI_GetHostAddress("api.open-meteo.com", ipAddr, 4) != WIFI_STATUS_OK) {
 800220c:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 8002210:	2204      	movs	r2, #4
 8002212:	4619      	mov	r1, r3
 8002214:	484d      	ldr	r0, [pc, #308]	@ (800234c <CheckWeatherForecast+0x16c>)
 8002216:	f002 f8a7 	bl	8004368 <WIFI_GetHostAddress>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <CheckWeatherForecast+0x48>
        LOG(("DNS Error API\n"));
 8002220:	484b      	ldr	r0, [pc, #300]	@ (8002350 <CheckWeatherForecast+0x170>)
 8002222:	f008 fc6d 	bl	800ab00 <puts>
 8002226:	e08a      	b.n	800233e <CheckWeatherForecast+0x15e>
        return;
    }

    if (WIFI_OpenClientConnection(1, WIFI_TCP_PROTOCOL, "api.open-meteo.com", ipAddr, 80, 0) == WIFI_STATUS_OK) {
 8002228:	f507 6381 	add.w	r3, r7, #1032	@ 0x408
 800222c:	2200      	movs	r2, #0
 800222e:	9201      	str	r2, [sp, #4]
 8002230:	2250      	movs	r2, #80	@ 0x50
 8002232:	9200      	str	r2, [sp, #0]
 8002234:	4a45      	ldr	r2, [pc, #276]	@ (800234c <CheckWeatherForecast+0x16c>)
 8002236:	2100      	movs	r1, #0
 8002238:	2001      	movs	r0, #1
 800223a:	f002 f8b7 	bl	80043ac <WIFI_OpenClientConnection>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d179      	bne.n	8002338 <CheckWeatherForecast+0x158>
        char request[512];
        sprintf(request, "GET /v1/forecast?latitude=%s&longitude=%s&daily=precipitation_probability_max&timezone=auto&forecast_days=2 HTTP/1.1\r\nHost: api.open-meteo.com\r\nConnection: close\r\n\r\n", LAT, LON);
 8002244:	1d38      	adds	r0, r7, #4
 8002246:	4b43      	ldr	r3, [pc, #268]	@ (8002354 <CheckWeatherForecast+0x174>)
 8002248:	4a43      	ldr	r2, [pc, #268]	@ (8002358 <CheckWeatherForecast+0x178>)
 800224a:	4944      	ldr	r1, [pc, #272]	@ (800235c <CheckWeatherForecast+0x17c>)
 800224c:	f008 fc96 	bl	800ab7c <siprintf>

        WIFI_SendData(1, (uint8_t*)request, strlen(request), &sentLen, 1000);
 8002250:	1d3b      	adds	r3, r7, #4
 8002252:	4618      	mov	r0, r3
 8002254:	f7fe f80c 	bl	8000270 <strlen>
 8002258:	4603      	mov	r3, r0
 800225a:	b29a      	uxth	r2, r3
 800225c:	f507 7301 	add.w	r3, r7, #516	@ 0x204
 8002260:	1d39      	adds	r1, r7, #4
 8002262:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002266:	9000      	str	r0, [sp, #0]
 8002268:	2001      	movs	r0, #1
 800226a:	f002 f9a1 	bl	80045b0 <WIFI_SendData>

        if (WIFI_ReceiveData(1, recvBuf, 511, &receivedLen, 2000) == WIFI_STATUS_OK) {
 800226e:	f207 2306 	addw	r3, r7, #518	@ 0x206
 8002272:	f507 7102 	add.w	r1, r7, #520	@ 0x208
 8002276:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800227a:	9200      	str	r2, [sp, #0]
 800227c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8002280:	2001      	movs	r0, #1
 8002282:	f002 f9b7 	bl	80045f4 <WIFI_ReceiveData>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d151      	bne.n	8002330 <CheckWeatherForecast+0x150>
            if (receivedLen > 0) {
 800228c:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 8002290:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8002294:	881b      	ldrh	r3, [r3, #0]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d04a      	beq.n	8002330 <CheckWeatherForecast+0x150>
                recvBuf[receivedLen] = 0;
 800229a:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 800229e:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80022a2:	881b      	ldrh	r3, [r3, #0]
 80022a4:	461a      	mov	r2, r3
 80022a6:	f507 6383 	add.w	r3, r7, #1048	@ 0x418
 80022aa:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 80022ae:	2100      	movs	r1, #0
 80022b0:	5499      	strb	r1, [r3, r2]
                char *prob_start = strstr((char*) recvBuf, "precipitation_probability_max\":[");
 80022b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022b6:	492a      	ldr	r1, [pc, #168]	@ (8002360 <CheckWeatherForecast+0x180>)
 80022b8:	4618      	mov	r0, r3
 80022ba:	f008 fe2d 	bl	800af18 <strstr>
 80022be:	f8c7 0414 	str.w	r0, [r7, #1044]	@ 0x414
                if (prob_start) {
 80022c2:	f8d7 3414 	ldr.w	r3, [r7, #1044]	@ 0x414
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d032      	beq.n	8002330 <CheckWeatherForecast+0x150>
                    char *ptr = strchr(prob_start, '[');
 80022ca:	215b      	movs	r1, #91	@ 0x5b
 80022cc:	f8d7 0414 	ldr.w	r0, [r7, #1044]	@ 0x414
 80022d0:	f008 fd94 	bl	800adfc <strchr>
 80022d4:	f8c7 0410 	str.w	r0, [r7, #1040]	@ 0x410
                    if (ptr) {
 80022d8:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d027      	beq.n	8002330 <CheckWeatherForecast+0x150>
                        ptr++;
 80022e0:	f8d7 3410 	ldr.w	r3, [r7, #1040]	@ 0x410
 80022e4:	3301      	adds	r3, #1
 80022e6:	f8c7 3410 	str.w	r3, [r7, #1040]	@ 0x410
                        buf_rain_today = atoi(ptr); // Salva nel buffer OGGI
 80022ea:	f8d7 0410 	ldr.w	r0, [r7, #1040]	@ 0x410
 80022ee:	f007 fdfc 	bl	8009eea <atoi>
 80022f2:	4603      	mov	r3, r0
 80022f4:	4a1b      	ldr	r2, [pc, #108]	@ (8002364 <CheckWeatherForecast+0x184>)
 80022f6:	6013      	str	r3, [r2, #0]

                        char *comma = strchr(ptr, ',');
 80022f8:	212c      	movs	r1, #44	@ 0x2c
 80022fa:	f8d7 0410 	ldr.w	r0, [r7, #1040]	@ 0x410
 80022fe:	f008 fd7d 	bl	800adfc <strchr>
 8002302:	f8c7 040c 	str.w	r0, [r7, #1036]	@ 0x40c
                        if (comma) {
 8002306:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 800230a:	2b00      	cmp	r3, #0
 800230c:	d010      	beq.n	8002330 <CheckWeatherForecast+0x150>
                            buf_rain_tomorrow = atoi(comma + 1); // Salva nel buffer DOMANI
 800230e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	@ 0x40c
 8002312:	3301      	adds	r3, #1
 8002314:	4618      	mov	r0, r3
 8002316:	f007 fde8 	bl	8009eea <atoi>
 800231a:	4603      	mov	r3, r0
 800231c:	4a12      	ldr	r2, [pc, #72]	@ (8002368 <CheckWeatherForecast+0x188>)
 800231e:	6013      	str	r3, [r2, #0]
                            LOG(("API Success: Buffer Oggi=%d%%, Domani=%d%%\n", buf_rain_today, buf_rain_tomorrow));
 8002320:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <CheckWeatherForecast+0x184>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a10      	ldr	r2, [pc, #64]	@ (8002368 <CheckWeatherForecast+0x188>)
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	4619      	mov	r1, r3
 800232a:	4810      	ldr	r0, [pc, #64]	@ (800236c <CheckWeatherForecast+0x18c>)
 800232c:	f008 fb80 	bl	800aa30 <iprintf>
                        }
                    }
                }
            }
        }
        WIFI_CloseClientConnection(1);
 8002330:	2001      	movs	r0, #1
 8002332:	f002 f877 	bl	8004424 <WIFI_CloseClientConnection>
 8002336:	e002      	b.n	800233e <CheckWeatherForecast+0x15e>
    } else {
        LOG(("Connect Error API\n"));
 8002338:	480d      	ldr	r0, [pc, #52]	@ (8002370 <CheckWeatherForecast+0x190>)
 800233a:	f008 fbe1 	bl	800ab00 <puts>
    }
}
 800233e:	f507 6783 	add.w	r7, r7, #1048	@ 0x418
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	0800e96c 	.word	0x0800e96c
 800234c:	0800e984 	.word	0x0800e984
 8002350:	0800e998 	.word	0x0800e998
 8002354:	0800e9a8 	.word	0x0800e9a8
 8002358:	0800e9b0 	.word	0x0800e9b0
 800235c:	0800e9b8 	.word	0x0800e9b8
 8002360:	0800ea60 	.word	0x0800ea60
 8002364:	20000014 	.word	0x20000014
 8002368:	20000018 	.word	0x20000018
 800236c:	0800ea84 	.word	0x0800ea84
 8002370:	0800eab0 	.word	0x0800eab0

08002374 <SaveSettings>:

void SaveSettings(void) {
 8002374:	b580      	push	{r7, lr}
 8002376:	b092      	sub	sp, #72	@ 0x48
 8002378:	af00      	add	r7, sp, #0
    FlashData_t dataToSave;

    // Copia variabili globali nella struct temporanea
    dataToSave.magic_number = CONFIG_MAGIC;
 800237a:	4b2c      	ldr	r3, [pc, #176]	@ (800242c <SaveSettings+0xb8>)
 800237c:	61bb      	str	r3, [r7, #24]
    dataToSave.saved_start_hour = cfg_start_hour;
 800237e:	4b2c      	ldr	r3, [pc, #176]	@ (8002430 <SaveSettings+0xbc>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	61fb      	str	r3, [r7, #28]
    dataToSave.saved_duration_min = cfg_duration_min;
 8002384:	4b2b      	ldr	r3, [pc, #172]	@ (8002434 <SaveSettings+0xc0>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	623b      	str	r3, [r7, #32]
    dataToSave.saved_days_mask = cfg_days_mask;
 800238a:	4b2b      	ldr	r3, [pc, #172]	@ (8002438 <SaveSettings+0xc4>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    dataToSave.saved_smart_active = smart_mode_active;
 8002392:	4b2a      	ldr	r3, [pc, #168]	@ (800243c <SaveSettings+0xc8>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	62bb      	str	r3, [r7, #40]	@ 0x28
    dataToSave.saved_smart_threshold = smart_threshold;
 8002398:	4b29      	ldr	r3, [pc, #164]	@ (8002440 <SaveSettings+0xcc>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    dataToSave.saved_sim_mode = sim_mode_active;
 800239e:	4b29      	ldr	r3, [pc, #164]	@ (8002444 <SaveSettings+0xd0>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	633b      	str	r3, [r7, #48]	@ 0x30
    dataToSave.saved_sim_rain_prob = sim_rain_prob;
 80023a4:	4b28      	ldr	r3, [pc, #160]	@ (8002448 <SaveSettings+0xd4>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	637b      	str	r3, [r7, #52]	@ 0x34

    // 2. SCRITTURA IN FLASH (Standard STM32)
    HAL_FLASH_Unlock();
 80023aa:	f003 f893 	bl	80054d4 <HAL_FLASH_Unlock>

    // Cancellazione pagina
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError;
    EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 80023ae:	2300      	movs	r3, #0
 80023b0:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Banks       = FLASH_BANK_2;
 80023b2:	2302      	movs	r3, #2
 80023b4:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.Page        = 255;
 80023b6:	23ff      	movs	r3, #255	@ 0xff
 80023b8:	613b      	str	r3, [r7, #16]
    EraseInitStruct.NbPages     = 1;
 80023ba:	2301      	movs	r3, #1
 80023bc:	617b      	str	r3, [r7, #20]

    if (HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK) {
 80023be:	1d3a      	adds	r2, r7, #4
 80023c0:	f107 0308 	add.w	r3, r7, #8
 80023c4:	4611      	mov	r1, r2
 80023c6:	4618      	mov	r0, r3
 80023c8:	f003 f968 	bl	800569c <HAL_FLASHEx_Erase>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d005      	beq.n	80023de <SaveSettings+0x6a>
        printf("Errore Erase Flash!\n");
 80023d2:	481e      	ldr	r0, [pc, #120]	@ (800244c <SaveSettings+0xd8>)
 80023d4:	f008 fb94 	bl	800ab00 <puts>
        HAL_FLASH_Lock();
 80023d8:	f003 f89e 	bl	8005518 <HAL_FLASH_Lock>
 80023dc:	e022      	b.n	8002424 <SaveSettings+0xb0>
        return;
    }

    // Scrittura dati
    uint64_t *data_ptr = (uint64_t*)&dataToSave;
 80023de:	f107 0318 	add.w	r3, r7, #24
 80023e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    int iterations = (sizeof(FlashData_t) + 7) / 8; // Arrotonda a blocchi da 8 byte
 80023e4:	2304      	movs	r3, #4
 80023e6:	63bb      	str	r3, [r7, #56]	@ 0x38

    uint32_t address = FLASH_STORAGE_ADDR;
 80023e8:	4b19      	ldr	r3, [pc, #100]	@ (8002450 <SaveSettings+0xdc>)
 80023ea:	647b      	str	r3, [r7, #68]	@ 0x44
    for (int i = 0; i < iterations; i++) {
 80023ec:	2300      	movs	r3, #0
 80023ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80023f0:	e00f      	b.n	8002412 <SaveSettings+0x9e>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, address, data_ptr[i]);
 80023f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80023f8:	4413      	add	r3, r2
 80023fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fe:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002400:	2000      	movs	r0, #0
 8002402:	f002 fffb 	bl	80053fc <HAL_FLASH_Program>
        address += 8;
 8002406:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002408:	3308      	adds	r3, #8
 800240a:	647b      	str	r3, [r7, #68]	@ 0x44
    for (int i = 0; i < iterations; i++) {
 800240c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800240e:	3301      	adds	r3, #1
 8002410:	643b      	str	r3, [r7, #64]	@ 0x40
 8002412:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002414:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002416:	429a      	cmp	r2, r3
 8002418:	dbeb      	blt.n	80023f2 <SaveSettings+0x7e>
    }

    HAL_FLASH_Lock();
 800241a:	f003 f87d 	bl	8005518 <HAL_FLASH_Lock>
    printf("Configurazione Salvata in Flash!\n");
 800241e:	480d      	ldr	r0, [pc, #52]	@ (8002454 <SaveSettings+0xe0>)
 8002420:	f008 fb6e 	bl	800ab00 <puts>
}
 8002424:	3748      	adds	r7, #72	@ 0x48
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	cafebabe 	.word	0xcafebabe
 8002430:	20000000 	.word	0x20000000
 8002434:	20000004 	.word	0x20000004
 8002438:	20000008 	.word	0x20000008
 800243c:	2000067c 	.word	0x2000067c
 8002440:	2000001c 	.word	0x2000001c
 8002444:	20000670 	.word	0x20000670
 8002448:	2000000c 	.word	0x2000000c
 800244c:	0800eac4 	.word	0x0800eac4
 8002450:	080ff800 	.word	0x080ff800
 8002454:	0800ead8 	.word	0x0800ead8

08002458 <LoadSettings>:

void LoadSettings(void) {
 8002458:	b580      	push	{r7, lr}
 800245a:	b082      	sub	sp, #8
 800245c:	af00      	add	r7, sp, #0
    // Puntatore diretto alla memoria Flash
    FlashData_t *loadedData = (FlashData_t*)FLASH_STORAGE_ADDR;
 800245e:	4b17      	ldr	r3, [pc, #92]	@ (80024bc <LoadSettings+0x64>)
 8002460:	607b      	str	r3, [r7, #4]

    // Controllo se c' il Magic Number
    if (loadedData->magic_number == CONFIG_MAGIC) {
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4a16      	ldr	r2, [pc, #88]	@ (80024c0 <LoadSettings+0x68>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d11f      	bne.n	80024ac <LoadSettings+0x54>
        printf("Trovata configurazione salvata. Caricamento...\n");
 800246c:	4815      	ldr	r0, [pc, #84]	@ (80024c4 <LoadSettings+0x6c>)
 800246e:	f008 fb47 	bl	800ab00 <puts>

        cfg_start_hour = loadedData->saved_start_hour;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	4a14      	ldr	r2, [pc, #80]	@ (80024c8 <LoadSettings+0x70>)
 8002478:	6013      	str	r3, [r2, #0]
        cfg_duration_min = loadedData->saved_duration_min;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	4a13      	ldr	r2, [pc, #76]	@ (80024cc <LoadSettings+0x74>)
 8002480:	6013      	str	r3, [r2, #0]
        cfg_days_mask = loadedData->saved_days_mask;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	7b1a      	ldrb	r2, [r3, #12]
 8002486:	4b12      	ldr	r3, [pc, #72]	@ (80024d0 <LoadSettings+0x78>)
 8002488:	701a      	strb	r2, [r3, #0]
        smart_mode_active = loadedData->saved_smart_active;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	4a11      	ldr	r2, [pc, #68]	@ (80024d4 <LoadSettings+0x7c>)
 8002490:	6013      	str	r3, [r2, #0]
        smart_threshold = loadedData->saved_smart_threshold;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	695b      	ldr	r3, [r3, #20]
 8002496:	4a10      	ldr	r2, [pc, #64]	@ (80024d8 <LoadSettings+0x80>)
 8002498:	6013      	str	r3, [r2, #0]
        sim_mode_active = loadedData->saved_sim_mode;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	4a0f      	ldr	r2, [pc, #60]	@ (80024dc <LoadSettings+0x84>)
 80024a0:	6013      	str	r3, [r2, #0]
        sim_rain_prob = loadedData->saved_sim_rain_prob;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	69db      	ldr	r3, [r3, #28]
 80024a6:	4a0e      	ldr	r2, [pc, #56]	@ (80024e0 <LoadSettings+0x88>)
 80024a8:	6013      	str	r3, [r2, #0]

    } else {
        printf("Memoria vuota o corrotta. Uso valori di default.\n");
    }
}
 80024aa:	e002      	b.n	80024b2 <LoadSettings+0x5a>
        printf("Memoria vuota o corrotta. Uso valori di default.\n");
 80024ac:	480d      	ldr	r0, [pc, #52]	@ (80024e4 <LoadSettings+0x8c>)
 80024ae:	f008 fb27 	bl	800ab00 <puts>
}
 80024b2:	bf00      	nop
 80024b4:	3708      	adds	r7, #8
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}
 80024ba:	bf00      	nop
 80024bc:	080ff800 	.word	0x080ff800
 80024c0:	cafebabe 	.word	0xcafebabe
 80024c4:	0800eafc 	.word	0x0800eafc
 80024c8:	20000000 	.word	0x20000000
 80024cc:	20000004 	.word	0x20000004
 80024d0:	20000008 	.word	0x20000008
 80024d4:	2000067c 	.word	0x2000067c
 80024d8:	2000001c 	.word	0x2000001c
 80024dc:	20000670 	.word	0x20000670
 80024e0:	2000000c 	.word	0x2000000c
 80024e4:	0800eb2c 	.word	0x0800eb2c

080024e8 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_1) SPI_WIFI_ISR();
 80024f2:	88fb      	ldrh	r3, [r7, #6]
 80024f4:	2b02      	cmp	r3, #2
 80024f6:	d101      	bne.n	80024fc <HAL_GPIO_EXTI_Callback+0x14>
 80024f8:	f001 feb4 	bl	8004264 <SPI_WIFI_ISR>
}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}

08002504 <SPI3_IRQHandler>:

void SPI3_IRQHandler(void) {
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi);
 8002508:	4802      	ldr	r0, [pc, #8]	@ (8002514 <SPI3_IRQHandler+0x10>)
 800250a:	f006 f8b7 	bl	800867c <HAL_SPI_IRQHandler>
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000a98 	.word	0x20000a98

08002518 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800252a:	bf00      	nop
 800252c:	e7fd      	b.n	800252a <HardFault_Handler+0x4>

0800252e <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800252e:	b480      	push	{r7}
 8002530:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8002532:	bf00      	nop
 8002534:	e7fd      	b.n	8002532 <MemManage_Handler+0x4>

08002536 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8002536:	b480      	push	{r7}
 8002538:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800253a:	bf00      	nop
 800253c:	e7fd      	b.n	800253a <BusFault_Handler+0x4>

0800253e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800253e:	b480      	push	{r7}
 8002540:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8002542:	bf00      	nop
 8002544:	e7fd      	b.n	8002542 <UsageFault_Handler+0x4>

08002546 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8002546:	b480      	push	{r7}
 8002548:	af00      	add	r7, sp, #0
}
 800254a:	bf00      	nop
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr

08002554 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8002554:	b480      	push	{r7}
 8002556:	af00      	add	r7, sp, #0
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8002562:	b480      	push	{r7}
 8002564:	af00      	add	r7, sp, #0
}
 8002566:	bf00      	nop
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8002574:	f002 fdac 	bl	80050d0 <HAL_IncTick>
}
 8002578:	bf00      	nop
 800257a:	bd80      	pop	{r7, pc}

0800257c <EXTI1_IRQHandler>:
  * @brief  This function handles external lines 1interrupt request.
  * @param  None
  * @retval None
  */
void EXTI1_IRQHandler(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
 HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002580:	2002      	movs	r0, #2
 8002582:	f003 fba9 	bl	8005cd8 <HAL_GPIO_EXTI_IRQHandler>
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}

0800258a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0
  return 1;
 800258e:	2301      	movs	r3, #1
}
 8002590:	4618      	mov	r0, r3
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr

0800259a <_kill>:

int _kill(int pid, int sig)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b082      	sub	sp, #8
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
 80025a2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025a4:	f008 fd18 	bl	800afd8 <__errno>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2216      	movs	r2, #22
 80025ac:	601a      	str	r2, [r3, #0]
  return -1;
 80025ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <_exit>:

void _exit (int status)
{
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b082      	sub	sp, #8
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025c2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f7ff ffe7 	bl	800259a <_kill>
  while (1) {}    /* Make sure we hang here */
 80025cc:	bf00      	nop
 80025ce:	e7fd      	b.n	80025cc <_exit+0x12>

080025d0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
 80025e0:	e00a      	b.n	80025f8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025e2:	f3af 8000 	nop.w
 80025e6:	4601      	mov	r1, r0
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	1c5a      	adds	r2, r3, #1
 80025ec:	60ba      	str	r2, [r7, #8]
 80025ee:	b2ca      	uxtb	r2, r1
 80025f0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	3301      	adds	r3, #1
 80025f6:	617b      	str	r3, [r7, #20]
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	dbf0      	blt.n	80025e2 <_read+0x12>
  }

  return len;
 8002600:	687b      	ldr	r3, [r7, #4]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3718      	adds	r7, #24
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <_close>:
  }
  return len;
}

int _close(int file)
{
 800260a:	b480      	push	{r7}
 800260c:	b083      	sub	sp, #12
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002612:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002616:	4618      	mov	r0, r3
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002622:	b480      	push	{r7}
 8002624:	b083      	sub	sp, #12
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
 800262a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002632:	605a      	str	r2, [r3, #4]
  return 0;
 8002634:	2300      	movs	r3, #0
}
 8002636:	4618      	mov	r0, r3
 8002638:	370c      	adds	r7, #12
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <_isatty>:

int _isatty(int file)
{
 8002642:	b480      	push	{r7}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800264a:	2301      	movs	r3, #1
}
 800264c:	4618      	mov	r0, r3
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002658:	b480      	push	{r7}
 800265a:	b085      	sub	sp, #20
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3714      	adds	r7, #20
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
	...

08002674 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b086      	sub	sp, #24
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800267c:	4a14      	ldr	r2, [pc, #80]	@ (80026d0 <_sbrk+0x5c>)
 800267e:	4b15      	ldr	r3, [pc, #84]	@ (80026d4 <_sbrk+0x60>)
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002688:	4b13      	ldr	r3, [pc, #76]	@ (80026d8 <_sbrk+0x64>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d102      	bne.n	8002696 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002690:	4b11      	ldr	r3, [pc, #68]	@ (80026d8 <_sbrk+0x64>)
 8002692:	4a12      	ldr	r2, [pc, #72]	@ (80026dc <_sbrk+0x68>)
 8002694:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002696:	4b10      	ldr	r3, [pc, #64]	@ (80026d8 <_sbrk+0x64>)
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4413      	add	r3, r2
 800269e:	693a      	ldr	r2, [r7, #16]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d207      	bcs.n	80026b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026a4:	f008 fc98 	bl	800afd8 <__errno>
 80026a8:	4603      	mov	r3, r0
 80026aa:	220c      	movs	r2, #12
 80026ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026ae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026b2:	e009      	b.n	80026c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026b4:	4b08      	ldr	r3, [pc, #32]	@ (80026d8 <_sbrk+0x64>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ba:	4b07      	ldr	r3, [pc, #28]	@ (80026d8 <_sbrk+0x64>)
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4413      	add	r3, r2
 80026c2:	4a05      	ldr	r2, [pc, #20]	@ (80026d8 <_sbrk+0x64>)
 80026c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026c6:	68fb      	ldr	r3, [r7, #12]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3718      	adds	r7, #24
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	20018000 	.word	0x20018000
 80026d4:	00006800 	.word	0x00006800
 80026d8:	20000a90 	.word	0x20000a90
 80026dc:	20001648 	.word	0x20001648

080026e0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026e4:	4b17      	ldr	r3, [pc, #92]	@ (8002744 <SystemInit+0x64>)
 80026e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ea:	4a16      	ldr	r2, [pc, #88]	@ (8002744 <SystemInit+0x64>)
 80026ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80026f4:	4b14      	ldr	r3, [pc, #80]	@ (8002748 <SystemInit+0x68>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a13      	ldr	r2, [pc, #76]	@ (8002748 <SystemInit+0x68>)
 80026fa:	f043 0301 	orr.w	r3, r3, #1
 80026fe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002700:	4b11      	ldr	r3, [pc, #68]	@ (8002748 <SystemInit+0x68>)
 8002702:	2200      	movs	r2, #0
 8002704:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8002706:	4b10      	ldr	r3, [pc, #64]	@ (8002748 <SystemInit+0x68>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a0f      	ldr	r2, [pc, #60]	@ (8002748 <SystemInit+0x68>)
 800270c:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002710:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002714:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 8002716:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <SystemInit+0x68>)
 8002718:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800271c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800271e:	4b0a      	ldr	r3, [pc, #40]	@ (8002748 <SystemInit+0x68>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a09      	ldr	r2, [pc, #36]	@ (8002748 <SystemInit+0x68>)
 8002724:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002728:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800272a:	4b07      	ldr	r3, [pc, #28]	@ (8002748 <SystemInit+0x68>)
 800272c:	2200      	movs	r2, #0
 800272e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002730:	4b04      	ldr	r3, [pc, #16]	@ (8002744 <SystemInit+0x64>)
 8002732:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002736:	609a      	str	r2, [r3, #8]
#endif
}
 8002738:	bf00      	nop
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	e000ed00 	.word	0xe000ed00
 8002748:	40021000 	.word	0x40021000

0800274c <ParseNumber>:
  * @param  ptr: pointer to string
  * @param  cnt: pointer to the number of parsed digit
  * @retval integer value.
  */
static int32_t ParseNumber(const char *ptr, uint8_t *cnt)
{
 800274c:	b480      	push	{r7}
 800274e:	b085      	sub	sp, #20
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
    uint8_t minus = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	73fb      	strb	r3, [r7, #15]
    uint8_t done_count = 0;
 800275a:	2300      	movs	r3, #0
 800275c:	73bb      	strb	r3, [r7, #14]
    int32_t sum = 0;
 800275e:	2300      	movs	r3, #0
 8002760:	60bb      	str	r3, [r7, #8]

    if (*ptr == '-') {                                      /* Check for minus character */
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	2b2d      	cmp	r3, #45	@ 0x2d
 8002768:	d119      	bne.n	800279e <ParseNumber+0x52>
        minus = 1;
 800276a:	2301      	movs	r3, #1
 800276c:	73fb      	strb	r3, [r7, #15]
        ptr++;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	3301      	adds	r3, #1
 8002772:	607b      	str	r3, [r7, #4]
        done_count++;
 8002774:	7bbb      	ldrb	r3, [r7, #14]
 8002776:	3301      	adds	r3, #1
 8002778:	73bb      	strb	r3, [r7, #14]
    }
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 800277a:	e010      	b.n	800279e <ParseNumber+0x52>
        sum = 10 * sum + CHAR2NUM(*ptr);
 800277c:	68ba      	ldr	r2, [r7, #8]
 800277e:	4613      	mov	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	461a      	mov	r2, r3
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	3b30      	subs	r3, #48	@ 0x30
 800278e:	4413      	add	r3, r2
 8002790:	60bb      	str	r3, [r7, #8]
        ptr++;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3301      	adds	r3, #1
 8002796:	607b      	str	r3, [r7, #4]
        done_count++;
 8002798:	7bbb      	ldrb	r3, [r7, #14]
 800279a:	3301      	adds	r3, #1
 800279c:	73bb      	strb	r3, [r7, #14]
    while (CHARISNUM(*ptr)) {                               /* Parse number */
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	2b2f      	cmp	r3, #47	@ 0x2f
 80027a4:	d903      	bls.n	80027ae <ParseNumber+0x62>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	2b39      	cmp	r3, #57	@ 0x39
 80027ac:	d9e6      	bls.n	800277c <ParseNumber+0x30>
    }
    if (cnt != NULL) {                                      /* Save number of characters used for number */
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <ParseNumber+0x6e>
        *cnt = done_count;
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	7bba      	ldrb	r2, [r7, #14]
 80027b8:	701a      	strb	r2, [r3, #0]
    }
    if (minus) {                                            /* Minus detected */
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d002      	beq.n	80027c6 <ParseNumber+0x7a>
        return 0 - sum;
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	425b      	negs	r3, r3
 80027c4:	e000      	b.n	80027c8 <ParseNumber+0x7c>
    }
    return sum;                                             /* Return number */
 80027c6:	68bb      	ldr	r3, [r7, #8]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3714      	adds	r7, #20
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <ParseIP>:
  * @param  IpAdrr: pointer to IPv4 array
  * @param  IpAdrrSize: the size of IP array
  * @retval None.
  */
static void ParseIP(const char *ptr, uint8_t IpAdrr[], size_t IpAdrrSize)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	60f8      	str	r0, [r7, #12]
 80027dc:	60b9      	str	r1, [r7, #8]
 80027de:	607a      	str	r2, [r7, #4]
  uint8_t hex_8bits_count = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	75fb      	strb	r3, [r7, #23]

  if ((ptr != NULL) && (IpAdrr != NULL) && (4 <= IpAdrrSize))
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d027      	beq.n	800283a <ParseIP+0x66>
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d024      	beq.n	800283a <ParseIP+0x66>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d921      	bls.n	800283a <ParseIP+0x66>
  {
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 80027f6:	e019      	b.n	800282c <ParseIP+0x58>
    uint8_t done_count = 1;
 80027f8:	2301      	movs	r3, #1
 80027fa:	75bb      	strb	r3, [r7, #22]
    if (*ptr != '.')
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b2e      	cmp	r3, #46	@ 0x2e
 8002802:	d00e      	beq.n	8002822 <ParseIP+0x4e>
    {
      IpAdrr[hex_8bits_count++] = (uint8_t)ParseNumber(ptr, &done_count);
 8002804:	f107 0316 	add.w	r3, r7, #22
 8002808:	4619      	mov	r1, r3
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f7ff ff9e 	bl	800274c <ParseNumber>
 8002810:	4601      	mov	r1, r0
 8002812:	7dfb      	ldrb	r3, [r7, #23]
 8002814:	1c5a      	adds	r2, r3, #1
 8002816:	75fa      	strb	r2, [r7, #23]
 8002818:	461a      	mov	r2, r3
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	4413      	add	r3, r2
 800281e:	b2ca      	uxtb	r2, r1
 8002820:	701a      	strb	r2, [r3, #0]
    }
    ptr = ptr + done_count;
 8002822:	7dbb      	ldrb	r3, [r7, #22]
 8002824:	461a      	mov	r2, r3
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	4413      	add	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
    while ((hex_8bits_count < 4) && (*ptr != 0)) {
 800282c:	7dfb      	ldrb	r3, [r7, #23]
 800282e:	2b03      	cmp	r3, #3
 8002830:	d803      	bhi.n	800283a <ParseIP+0x66>
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1de      	bne.n	80027f8 <ParseIP+0x24>
   }
  }
}
 800283a:	bf00      	nop
 800283c:	3718      	adds	r7, #24
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
	...

08002844 <AT_ParseInfo>:
  * @param  Obj: pointer to module handle
  * @param  pdata: A string from the WiFi device
  * @retval None.
  */
static void AT_ParseInfo(ES_WIFIObject_t *Obj, uint8_t *pdata)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
  char *ptr;
  uint8_t num = 0;
 800284e:	2300      	movs	r3, #0
 8002850:	72fb      	strb	r3, [r7, #11]

  ptr = strtok((char *)pdata + 2, ",");
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	3302      	adds	r3, #2
 8002856:	4940      	ldr	r1, [pc, #256]	@ (8002958 <AT_ParseInfo+0x114>)
 8002858:	4618      	mov	r0, r3
 800285a:	f008 fb01 	bl	800ae60 <strtok>
 800285e:	60f8      	str	r0, [r7, #12]

  while (ptr != NULL){
 8002860:	e071      	b.n	8002946 <AT_ParseInfo+0x102>
    switch (num++) {
 8002862:	7afb      	ldrb	r3, [r7, #11]
 8002864:	1c5a      	adds	r2, r3, #1
 8002866:	72fa      	strb	r2, [r7, #11]
 8002868:	2b06      	cmp	r3, #6
 800286a:	d866      	bhi.n	800293a <AT_ParseInfo+0xf6>
 800286c:	a201      	add	r2, pc, #4	@ (adr r2, 8002874 <AT_ParseInfo+0x30>)
 800286e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002872:	bf00      	nop
 8002874:	08002891 	.word	0x08002891
 8002878:	080028a5 	.word	0x080028a5
 800287c:	080028bd 	.word	0x080028bd
 8002880:	080028d5 	.word	0x080028d5
 8002884:	080028ed 	.word	0x080028ed
 8002888:	08002905 	.word	0x08002905
 800288c:	08002919 	.word	0x08002919
    case 0:
      strncpy((char *)Obj->Product_ID, ptr, sizeof(Obj->Product_ID) - 1);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	221f      	movs	r2, #31
 8002894:	68f9      	ldr	r1, [r7, #12]
 8002896:	4618      	mov	r0, r3
 8002898:	f008 facf 	bl	800ae3a <strncpy>
      Obj->Product_ID[sizeof(Obj->Product_ID) - 1] = '\0';
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	77da      	strb	r2, [r3, #31]
      break;
 80028a2:	e04b      	b.n	800293c <AT_ParseInfo+0xf8>

    case 1:
      strncpy((char *)Obj->FW_Rev, ptr, sizeof(Obj->FW_Rev) - 1);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	3320      	adds	r3, #32
 80028a8:	2217      	movs	r2, #23
 80028aa:	68f9      	ldr	r1, [r7, #12]
 80028ac:	4618      	mov	r0, r3
 80028ae:	f008 fac4 	bl	800ae3a <strncpy>
      Obj->FW_Rev[sizeof(Obj->FW_Rev) - 1] = '\0';
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
      break;
 80028ba:	e03f      	b.n	800293c <AT_ParseInfo+0xf8>

    case 2:
      strncpy((char *)Obj->API_Rev, ptr, sizeof(Obj->API_Rev) - 1);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3338      	adds	r3, #56	@ 0x38
 80028c0:	220f      	movs	r2, #15
 80028c2:	68f9      	ldr	r1, [r7, #12]
 80028c4:	4618      	mov	r0, r3
 80028c6:	f008 fab8 	bl	800ae3a <strncpy>
      Obj->API_Rev[sizeof(Obj->API_Rev) - 1] = '\0';
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 80028d2:	e033      	b.n	800293c <AT_ParseInfo+0xf8>

    case 3:
      strncpy((char *)Obj->Stack_Rev, ptr, sizeof(Obj->Stack_Rev) - 1);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	3348      	adds	r3, #72	@ 0x48
 80028d8:	220f      	movs	r2, #15
 80028da:	68f9      	ldr	r1, [r7, #12]
 80028dc:	4618      	mov	r0, r3
 80028de:	f008 faac 	bl	800ae3a <strncpy>
      Obj->Stack_Rev[sizeof(Obj->Stack_Rev) - 1] = '\0';
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 2057 	strb.w	r2, [r3, #87]	@ 0x57
      break;
 80028ea:	e027      	b.n	800293c <AT_ParseInfo+0xf8>

    case 4:
      strncpy((char *)Obj->RTOS_Rev, ptr, sizeof(Obj->RTOS_Rev) - 1);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	3358      	adds	r3, #88	@ 0x58
 80028f0:	220f      	movs	r2, #15
 80028f2:	68f9      	ldr	r1, [r7, #12]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f008 faa0 	bl	800ae3a <strncpy>
      Obj->RTOS_Rev[sizeof(Obj->RTOS_Rev) - 1] = '\0';
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
      break;
 8002902:	e01b      	b.n	800293c <AT_ParseInfo+0xf8>

    case 5:
      Obj->CPU_Clock = (uint32_t)ParseNumber(ptr, NULL);
 8002904:	2100      	movs	r1, #0
 8002906:	68f8      	ldr	r0, [r7, #12]
 8002908:	f7ff ff20 	bl	800274c <ParseNumber>
 800290c:	4603      	mov	r3, r0
 800290e:	461a      	mov	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      break;
 8002916:	e011      	b.n	800293c <AT_ParseInfo+0xf8>

    case 6:
      ptr = strtok(ptr, "\r");
 8002918:	4910      	ldr	r1, [pc, #64]	@ (800295c <AT_ParseInfo+0x118>)
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f008 faa0 	bl	800ae60 <strtok>
 8002920:	60f8      	str	r0, [r7, #12]
      strncpy((char *)Obj->Product_Name, ptr, sizeof(Obj->Product_Name) - 1);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3368      	adds	r3, #104	@ 0x68
 8002926:	221f      	movs	r2, #31
 8002928:	68f9      	ldr	r1, [r7, #12]
 800292a:	4618      	mov	r0, r3
 800292c:	f008 fa85 	bl	800ae3a <strncpy>
      Obj->Product_Name[sizeof(Obj->Product_Name) - 1] = '\0';
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2200      	movs	r2, #0
 8002934:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
      break;
 8002938:	e000      	b.n	800293c <AT_ParseInfo+0xf8>

    default: break;
 800293a:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 800293c:	4906      	ldr	r1, [pc, #24]	@ (8002958 <AT_ParseInfo+0x114>)
 800293e:	2000      	movs	r0, #0
 8002940:	f008 fa8e 	bl	800ae60 <strtok>
 8002944:	60f8      	str	r0, [r7, #12]
  while (ptr != NULL){
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d18a      	bne.n	8002862 <AT_ParseInfo+0x1e>
  }
}
 800294c:	bf00      	nop
 800294e:	bf00      	nop
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	0800eb90 	.word	0x0800eb90
 800295c:	0800eb94 	.word	0x0800eb94

08002960 <AT_ParseConnSettings>:
  * @param  pdata: A string from the WiFi device
  * @param  NetSettings: settings
  * @retval None.
  */
static void AT_ParseConnSettings(char *pdata, ES_WIFI_Network_t *NetSettings)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b084      	sub	sp, #16
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  uint8_t num = 0;
 800296a:	2300      	movs	r3, #0
 800296c:	73fb      	strb	r3, [r7, #15]
  char *ptr;

  ptr = strtok(pdata + 2, ",");
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	3302      	adds	r3, #2
 8002972:	4959      	ldr	r1, [pc, #356]	@ (8002ad8 <AT_ParseConnSettings+0x178>)
 8002974:	4618      	mov	r0, r3
 8002976:	f008 fa73 	bl	800ae60 <strtok>
 800297a:	60b8      	str	r0, [r7, #8]

  while (ptr != NULL) {
 800297c:	e0a2      	b.n	8002ac4 <AT_ParseConnSettings+0x164>
    switch (num++) {
 800297e:	7bfb      	ldrb	r3, [r7, #15]
 8002980:	1c5a      	adds	r2, r3, #1
 8002982:	73fa      	strb	r2, [r7, #15]
 8002984:	2b0b      	cmp	r3, #11
 8002986:	f200 808c 	bhi.w	8002aa2 <AT_ParseConnSettings+0x142>
 800298a:	a201      	add	r2, pc, #4	@ (adr r2, 8002990 <AT_ParseConnSettings+0x30>)
 800298c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002990:	080029c1 	.word	0x080029c1
 8002994:	080029d7 	.word	0x080029d7
 8002998:	080029ef 	.word	0x080029ef
 800299c:	08002a03 	.word	0x08002a03
 80029a0:	08002a17 	.word	0x08002a17
 80029a4:	08002a2b 	.word	0x08002a2b
 80029a8:	08002a3b 	.word	0x08002a3b
 80029ac:	08002a4b 	.word	0x08002a4b
 80029b0:	08002a5b 	.word	0x08002a5b
 80029b4:	08002a6b 	.word	0x08002a6b
 80029b8:	08002a7b 	.word	0x08002a7b
 80029bc:	08002a8f 	.word	0x08002a8f
    case 0:
      strncpy((char *)NetSettings->SSID,  ptr, sizeof(NetSettings->SSID) - 1);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	2220      	movs	r2, #32
 80029c4:	68b9      	ldr	r1, [r7, #8]
 80029c6:	4618      	mov	r0, r3
 80029c8:	f008 fa37 	bl	800ae3a <strncpy>
      NetSettings->SSID[sizeof(NetSettings->SSID) - 1] = '\0';
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2020 	strb.w	r2, [r3, #32]
      break;
 80029d4:	e066      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 1:
      strncpy((char *)NetSettings->pswd, ptr, sizeof(NetSettings->pswd) - 1);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	3321      	adds	r3, #33	@ 0x21
 80029da:	2220      	movs	r2, #32
 80029dc:	68b9      	ldr	r1, [r7, #8]
 80029de:	4618      	mov	r0, r3
 80029e0:	f008 fa2b 	bl	800ae3a <strncpy>
      NetSettings->pswd[sizeof(NetSettings->pswd) - 1] = '\0';
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	2200      	movs	r2, #0
 80029e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      break;
 80029ec:	e05a      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 2:
      NetSettings->Security = (ES_WIFI_SecurityType_t)ParseNumber(ptr, NULL);
 80029ee:	2100      	movs	r1, #0
 80029f0:	68b8      	ldr	r0, [r7, #8]
 80029f2:	f7ff feab 	bl	800274c <ParseNumber>
 80029f6:	4603      	mov	r3, r0
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        break;
 8002a00:	e050      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 3:
      NetSettings->DHCP_IsEnabled = (uint8_t)ParseNumber(ptr, NULL);
 8002a02:	2100      	movs	r1, #0
 8002a04:	68b8      	ldr	r0, [r7, #8]
 8002a06:	f7ff fea1 	bl	800274c <ParseNumber>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      break;
 8002a14:	e046      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 4:
      NetSettings->IP_Ver = (ES_WIFI_IPVer_t)ParseNumber(ptr, NULL);
 8002a16:	2100      	movs	r1, #0
 8002a18:	68b8      	ldr	r0, [r7, #8]
 8002a1a:	f7ff fe97 	bl	800274c <ParseNumber>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	b2da      	uxtb	r2, r3
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
      break;
 8002a28:	e03c      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 5:
      ParseIP(ptr, NetSettings->IP_Addr, sizeof(NetSettings->IP_Addr));
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	3348      	adds	r3, #72	@ 0x48
 8002a2e:	2204      	movs	r2, #4
 8002a30:	4619      	mov	r1, r3
 8002a32:	68b8      	ldr	r0, [r7, #8]
 8002a34:	f7ff fece 	bl	80027d4 <ParseIP>
      break;
 8002a38:	e034      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 6:
      ParseIP(ptr, NetSettings->IP_Mask, sizeof(NetSettings->IP_Mask));
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	334c      	adds	r3, #76	@ 0x4c
 8002a3e:	2204      	movs	r2, #4
 8002a40:	4619      	mov	r1, r3
 8002a42:	68b8      	ldr	r0, [r7, #8]
 8002a44:	f7ff fec6 	bl	80027d4 <ParseIP>
      break;
 8002a48:	e02c      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 7:
      ParseIP(ptr, NetSettings->Gateway_Addr, sizeof(NetSettings->Gateway_Addr));
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	3350      	adds	r3, #80	@ 0x50
 8002a4e:	2204      	movs	r2, #4
 8002a50:	4619      	mov	r1, r3
 8002a52:	68b8      	ldr	r0, [r7, #8]
 8002a54:	f7ff febe 	bl	80027d4 <ParseIP>
      break;
 8002a58:	e024      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 8:
      ParseIP(ptr, NetSettings->DNS1, sizeof(NetSettings->DNS1));
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	3354      	adds	r3, #84	@ 0x54
 8002a5e:	2204      	movs	r2, #4
 8002a60:	4619      	mov	r1, r3
 8002a62:	68b8      	ldr	r0, [r7, #8]
 8002a64:	f7ff feb6 	bl	80027d4 <ParseIP>
      break;
 8002a68:	e01c      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 9:
      ParseIP(ptr, NetSettings->DNS2, sizeof(NetSettings->DNS2));
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	3358      	adds	r3, #88	@ 0x58
 8002a6e:	2204      	movs	r2, #4
 8002a70:	4619      	mov	r1, r3
 8002a72:	68b8      	ldr	r0, [r7, #8]
 8002a74:	f7ff feae 	bl	80027d4 <ParseIP>
      break;
 8002a78:	e014      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 10:
      NetSettings->JoinRetries = (uint8_t)ParseNumber(ptr, NULL);
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	68b8      	ldr	r0, [r7, #8]
 8002a7e:	f7ff fe65 	bl	800274c <ParseNumber>
 8002a82:	4603      	mov	r3, r0
 8002a84:	b2da      	uxtb	r2, r3
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      break;
 8002a8c:	e00a      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    case 11:
      NetSettings->AutoConnect = (uint8_t)ParseNumber(ptr, NULL);
 8002a8e:	2100      	movs	r1, #0
 8002a90:	68b8      	ldr	r0, [r7, #8]
 8002a92:	f7ff fe5b 	bl	800274c <ParseNumber>
 8002a96:	4603      	mov	r3, r0
 8002a98:	b2da      	uxtb	r2, r3
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
      break;
 8002aa0:	e000      	b.n	8002aa4 <AT_ParseConnSettings+0x144>

    default:
      break;
 8002aa2:	bf00      	nop
    }
    ptr = strtok(NULL, ",");
 8002aa4:	490c      	ldr	r1, [pc, #48]	@ (8002ad8 <AT_ParseConnSettings+0x178>)
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	f008 f9da 	bl	800ae60 <strtok>
 8002aac:	60b8      	str	r0, [r7, #8]
    if ((ptr != NULL) && (ptr[-1] == ','))
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d007      	beq.n	8002ac4 <AT_ParseConnSettings+0x164>
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	2b2c      	cmp	r3, #44	@ 0x2c
 8002abc:	d102      	bne.n	8002ac4 <AT_ParseConnSettings+0x164>
    { /* Ignore empty fields */
      num++;
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	73fb      	strb	r3, [r7, #15]
  while (ptr != NULL) {
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	f47f af59 	bne.w	800297e <AT_ParseConnSettings+0x1e>
    }
  }
}
 8002acc:	bf00      	nop
 8002ace:	bf00      	nop
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	0800eb90 	.word	0x0800eb90

08002adc <AT_ExecuteCommand>:
  * @param  cmd: pointer to the command string
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_ExecuteCommand(ES_WIFIObject_t *Obj, const uint8_t *cmd, uint8_t *pdata)
{
 8002adc:	b590      	push	{r4, r7, lr}
 8002ade:	b087      	sub	sp, #28
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  int ret = 0;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	613b      	str	r3, [r7, #16]
  int16_t recv_len = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	82fb      	strh	r3, [r7, #22]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d056      	beq.n	8002ba8 <AT_ExecuteCommand+0xcc>
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d051      	beq.n	8002ba8 <AT_ExecuteCommand+0xcc>

  ret = Obj->fops.IO_Send(cmd, strlen((const char *)cmd), Obj->Timeout);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8002b0a:	68b8      	ldr	r0, [r7, #8]
 8002b0c:	f7fd fbb0 	bl	8000270 <strlen>
 8002b10:	4603      	mov	r3, r0
 8002b12:	b299      	uxth	r1, r3
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	68b8      	ldr	r0, [r7, #8]
 8002b1e:	47a0      	blx	r4
 8002b20:	4603      	mov	r3, r0
 8002b22:	613b      	str	r3, [r7, #16]

  if( ret > 0)
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	dd3e      	ble.n	8002ba8 <AT_ExecuteCommand+0xcc>
  {
    recv_len = Obj->fops.IO_Receive(pdata, ES_WIFI_DATA_SIZE, Obj->Timeout);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002b36:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	4798      	blx	r3
 8002b3e:	4603      	mov	r3, r0
 8002b40:	82fb      	strh	r3, [r7, #22]
    if ((recv_len > 0) && (recv_len <= ES_WIFI_DATA_SIZE))
 8002b42:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	dd27      	ble.n	8002b9a <AT_ExecuteCommand+0xbe>
 8002b4a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b4e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002b52:	dc22      	bgt.n	8002b9a <AT_ExecuteCommand+0xbe>
    {
      if (recv_len == ES_WIFI_DATA_SIZE)
 8002b54:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b58:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002b5c:	d105      	bne.n	8002b6a <AT_ExecuteCommand+0x8e>
      {
        /* ES_WIFI_DATA_SIZE maybe too small !! */
        recv_len--;
 8002b5e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	3b01      	subs	r3, #1
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	82fb      	strh	r3, [r7, #22]
      }
      *(pdata + recv_len) = 0;
 8002b6a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b6e:	687a      	ldr	r2, [r7, #4]
 8002b70:	4413      	add	r3, r2
 8002b72:	2200      	movs	r2, #0
 8002b74:	701a      	strb	r2, [r3, #0]

      if (strstr((char *)pdata, AT_OK_STRING))
 8002b76:	490f      	ldr	r1, [pc, #60]	@ (8002bb4 <AT_ExecuteCommand+0xd8>)
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f008 f9cd 	bl	800af18 <strstr>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d001      	beq.n	8002b88 <AT_ExecuteCommand+0xac>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_OK;
 8002b84:	2300      	movs	r3, #0
 8002b86:	e010      	b.n	8002baa <AT_ExecuteCommand+0xce>
      }
      else if (strstr((char *)pdata, AT_ERROR_STRING))
 8002b88:	490b      	ldr	r1, [pc, #44]	@ (8002bb8 <AT_ExecuteCommand+0xdc>)
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f008 f9c4 	bl	800af18 <strstr>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d001      	beq.n	8002b9a <AT_ExecuteCommand+0xbe>
      {
        UNLOCK_WIFI();
        return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002b96:	2305      	movs	r3, #5
 8002b98:	e007      	b.n	8002baa <AT_ExecuteCommand+0xce>
      }
    }
    if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8002b9a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002b9e:	f113 0f04 	cmn.w	r3, #4
 8002ba2:	d101      	bne.n	8002ba8 <AT_ExecuteCommand+0xcc>
    {
      UNLOCK_WIFI();
      return ES_WIFI_STATUS_MODULE_CRASH;
 8002ba4:	2306      	movs	r3, #6
 8002ba6:	e000      	b.n	8002baa <AT_ExecuteCommand+0xce>
    }
   }
  }
  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002ba8:	2304      	movs	r3, #4
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	371c      	adds	r7, #28
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd90      	pop	{r4, r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	0800eba8 	.word	0x0800eba8
 8002bb8:	0800ebb4 	.word	0x0800ebb4

08002bbc <AT_RequestSendData>:
  * @param  pdata: pointer to returned data
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestSendData(ES_WIFIObject_t *Obj, uint8_t* cmd,
                                           const uint8_t *pcmd_data, uint16_t len, uint8_t *pdata)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
 8002bc8:	807b      	strh	r3, [r7, #2]
  int16_t send_len = 0;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	82fb      	strh	r3, [r7, #22]
  int16_t recv_len = 0;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	82bb      	strh	r3, [r7, #20]
  uint16_t cmd_len = 0;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	827b      	strh	r3, [r7, #18]
  uint16_t n;

  LOCK_WIFI();

  cmd_len = strlen((char*)cmd);
 8002bd6:	68b8      	ldr	r0, [r7, #8]
 8002bd8:	f7fd fb4a 	bl	8000270 <strlen>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	827b      	strh	r3, [r7, #18]

  /* Can send only even number of byte on first send. */
  if (cmd_len & 1) return ES_WIFI_STATUS_ERROR;
 8002be0:	8a7b      	ldrh	r3, [r7, #18]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <AT_RequestSendData+0x32>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e05d      	b.n	8002caa <AT_RequestSendData+0xee>

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d057      	beq.n	8002ca8 <AT_RequestSendData+0xec>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d052      	beq.n	8002ca8 <AT_RequestSendData+0xec>

  n = Obj->fops.IO_Send(cmd, cmd_len, Obj->Timeout);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002c0e:	8a79      	ldrh	r1, [r7, #18]
 8002c10:	68b8      	ldr	r0, [r7, #8]
 8002c12:	4798      	blx	r3
 8002c14:	4603      	mov	r3, r0
 8002c16:	823b      	strh	r3, [r7, #16]
  if (n == cmd_len)
 8002c18:	8a3a      	ldrh	r2, [r7, #16]
 8002c1a:	8a7b      	ldrh	r3, [r7, #18]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d143      	bne.n	8002ca8 <AT_RequestSendData+0xec>
  {
    send_len = Obj->fops.IO_Send(pcmd_data, len, Obj->Timeout);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002c2c:	8879      	ldrh	r1, [r7, #2]
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	4798      	blx	r3
 8002c32:	4603      	mov	r3, r0
 8002c34:	82fb      	strh	r3, [r7, #22]
    if (send_len == len)
 8002c36:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002c3a:	887b      	ldrh	r3, [r7, #2]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d131      	bne.n	8002ca4 <AT_RequestSendData+0xe8>
    {
      recv_len = Obj->fops.IO_Receive(pdata, 0, Obj->Timeout);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	6a38      	ldr	r0, [r7, #32]
 8002c50:	4798      	blx	r3
 8002c52:	4603      	mov	r3, r0
 8002c54:	82bb      	strh	r3, [r7, #20]
      if (recv_len > 0)
 8002c56:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	dd19      	ble.n	8002c92 <AT_RequestSendData+0xd6>
      {
        *(pdata + recv_len) = 0;
 8002c5e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c62:	6a3a      	ldr	r2, [r7, #32]
 8002c64:	4413      	add	r3, r2
 8002c66:	2200      	movs	r2, #0
 8002c68:	701a      	strb	r2, [r3, #0]
        if(strstr((char *)pdata, AT_OK_STRING))
 8002c6a:	4912      	ldr	r1, [pc, #72]	@ (8002cb4 <AT_RequestSendData+0xf8>)
 8002c6c:	6a38      	ldr	r0, [r7, #32]
 8002c6e:	f008 f953 	bl	800af18 <strstr>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <AT_RequestSendData+0xc0>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_OK;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	e016      	b.n	8002caa <AT_RequestSendData+0xee>
        }
        else if(strstr((char *)pdata, AT_ERROR_STRING))
 8002c7c:	490e      	ldr	r1, [pc, #56]	@ (8002cb8 <AT_RequestSendData+0xfc>)
 8002c7e:	6a38      	ldr	r0, [r7, #32]
 8002c80:	f008 f94a 	bl	800af18 <strstr>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d001      	beq.n	8002c8e <AT_RequestSendData+0xd2>
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002c8a:	2305      	movs	r3, #5
 8002c8c:	e00d      	b.n	8002caa <AT_RequestSendData+0xee>
        }
        else
        {
          UNLOCK_WIFI();
          return ES_WIFI_STATUS_ERROR;
 8002c8e:	2302      	movs	r3, #2
 8002c90:	e00b      	b.n	8002caa <AT_RequestSendData+0xee>
        }
      }
      UNLOCK_WIFI();
      if (recv_len == ES_WIFI_ERROR_STUFFING_FOREVER)
 8002c92:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002c96:	f113 0f04 	cmn.w	r3, #4
 8002c9a:	d101      	bne.n	8002ca0 <AT_RequestSendData+0xe4>
      {
        return ES_WIFI_STATUS_MODULE_CRASH;
 8002c9c:	2306      	movs	r3, #6
 8002c9e:	e004      	b.n	8002caa <AT_RequestSendData+0xee>
      }
      return ES_WIFI_STATUS_ERROR;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	e002      	b.n	8002caa <AT_RequestSendData+0xee>
    }
    else
    {
      return ES_WIFI_STATUS_ERROR;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	e000      	b.n	8002caa <AT_RequestSendData+0xee>
    }
  }
 }
  return ES_WIFI_STATUS_IO_ERROR;
 8002ca8:	2304      	movs	r3, #4
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3718      	adds	r7, #24
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	0800eba8 	.word	0x0800eba8
 8002cb8:	0800ebb4 	.word	0x0800ebb4

08002cbc <AT_RequestReceiveData>:
  * @param  ReadData : pointer to received data length.
  * @retval Operation Status.
  */
static ES_WIFI_Status_t AT_RequestReceiveData(ES_WIFIObject_t *Obj, uint8_t *cmd,
                                              char *pdata, uint16_t Reqlen, uint16_t *ReadData)
{
 8002cbc:	b590      	push	{r4, r7, lr}
 8002cbe:	b087      	sub	sp, #28
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
 8002cc8:	807b      	strh	r3, [r7, #2]
  int len;
  uint8_t *p=Obj->CmdData;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002cd0:	613b      	str	r3, [r7, #16]

  LOCK_WIFI();

  if ((Obj->fops.IO_Send != NULL) && (Obj->fops.IO_Receive != NULL)) {
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f000 8087 	beq.w	8002dec <AT_RequestReceiveData+0x130>
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f000 8081 	beq.w	8002dec <AT_RequestReceiveData+0x130>

  if (Obj->fops.IO_Send(cmd, (uint16_t)strlen((char *)cmd), Obj->Timeout) > 0)
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	f8d3 4120 	ldr.w	r4, [r3, #288]	@ 0x120
 8002cf0:	68b8      	ldr	r0, [r7, #8]
 8002cf2:	f7fd fabd 	bl	8000270 <strlen>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	b299      	uxth	r1, r3
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	@ 0x8f8
 8002d00:	461a      	mov	r2, r3
 8002d02:	68b8      	ldr	r0, [r7, #8]
 8002d04:	47a0      	blx	r4
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	dd6f      	ble.n	8002dec <AT_RequestReceiveData+0x130>
  {
    len = Obj->fops.IO_Receive(p, 0, Obj->Timeout);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	f8d2 28f8 	ldr.w	r2, [r2, #2296]	@ 0x8f8
 8002d18:	2100      	movs	r1, #0
 8002d1a:	6938      	ldr	r0, [r7, #16]
 8002d1c:	4798      	blx	r3
 8002d1e:	4603      	mov	r3, r0
 8002d20:	617b      	str	r3, [r7, #20]

    /* Check if start at "\r\n". */
    if ((p[0] != '\r') || (p[1] != '\n'))
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	781b      	ldrb	r3, [r3, #0]
 8002d26:	2b0d      	cmp	r3, #13
 8002d28:	d104      	bne.n	8002d34 <AT_RequestReceiveData+0x78>
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	2b0a      	cmp	r3, #10
 8002d32:	d001      	beq.n	8002d38 <AT_RequestReceiveData+0x7c>
    {
      return ES_WIFI_STATUS_IO_ERROR;
 8002d34:	2304      	movs	r3, #4
 8002d36:	e05a      	b.n	8002dee <AT_RequestReceiveData+0x132>
    }
    len -= 2;
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	3b02      	subs	r3, #2
 8002d3c:	617b      	str	r3, [r7, #20]
    p += 2;
 8002d3e:	693b      	ldr	r3, [r7, #16]
 8002d40:	3302      	adds	r3, #2
 8002d42:	613b      	str	r3, [r7, #16]
    if (len >= AT_OK_STRING_LEN)
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	2b07      	cmp	r3, #7
 8002d48:	d94a      	bls.n	8002de0 <AT_RequestReceiveData+0x124>
    {
     while(len && (p[len - 1] == 0x15)) len--;
 8002d4a:	e002      	b.n	8002d52 <AT_RequestReceiveData+0x96>
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	617b      	str	r3, [r7, #20]
 8002d52:	697b      	ldr	r3, [r7, #20]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d006      	beq.n	8002d66 <AT_RequestReceiveData+0xaa>
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	693a      	ldr	r2, [r7, #16]
 8002d5e:	4413      	add	r3, r2
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	2b15      	cmp	r3, #21
 8002d64:	d0f2      	beq.n	8002d4c <AT_RequestReceiveData+0x90>
     p[len] = '\0';
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	701a      	strb	r2, [r3, #0]

     if (strstr((char *) p + len - AT_OK_STRING_LEN, AT_OK_STRING))
 8002d70:	697b      	ldr	r3, [r7, #20]
 8002d72:	3b08      	subs	r3, #8
 8002d74:	693a      	ldr	r2, [r7, #16]
 8002d76:	4413      	add	r3, r2
 8002d78:	491f      	ldr	r1, [pc, #124]	@ (8002df8 <AT_RequestReceiveData+0x13c>)
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f008 f8cc 	bl	800af18 <strstr>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d016      	beq.n	8002db4 <AT_RequestReceiveData+0xf8>
     {
       *ReadData = len - AT_OK_STRING_LEN;
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	3b08      	subs	r3, #8
 8002d8c:	b29a      	uxth	r2, r3
 8002d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d90:	801a      	strh	r2, [r3, #0]
       if (*ReadData > Reqlen)
 8002d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d94:	881b      	ldrh	r3, [r3, #0]
 8002d96:	887a      	ldrh	r2, [r7, #2]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d202      	bcs.n	8002da2 <AT_RequestReceiveData+0xe6>
       {
         *ReadData = Reqlen;
 8002d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d9e:	887a      	ldrh	r2, [r7, #2]
 8002da0:	801a      	strh	r2, [r3, #0]
       }

       memcpy(pdata, p, *ReadData);
 8002da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da4:	881b      	ldrh	r3, [r3, #0]
 8002da6:	461a      	mov	r2, r3
 8002da8:	6939      	ldr	r1, [r7, #16]
 8002daa:	6878      	ldr	r0, [r7, #4]
 8002dac:	f008 f941 	bl	800b032 <memcpy>
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_OK;
 8002db0:	2300      	movs	r3, #0
 8002db2:	e01c      	b.n	8002dee <AT_RequestReceiveData+0x132>
     }
     else if (memcmp((char *)p + len - AT_DELIMETER_LEN, AT_DELIMETER_STRING, AT_DELIMETER_LEN) == 0)
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	3b04      	subs	r3, #4
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	4413      	add	r3, r2
 8002dbc:	2204      	movs	r2, #4
 8002dbe:	490f      	ldr	r1, [pc, #60]	@ (8002dfc <AT_RequestReceiveData+0x140>)
 8002dc0:	4618      	mov	r0, r3
 8002dc2:	f008 f803 	bl	800adcc <memcmp>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d104      	bne.n	8002dd6 <AT_RequestReceiveData+0x11a>
     {
       *ReadData = 0;
 8002dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dce:	2200      	movs	r2, #0
 8002dd0:	801a      	strh	r2, [r3, #0]
       UNLOCK_WIFI();
       return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002dd2:	2305      	movs	r3, #5
 8002dd4:	e00b      	b.n	8002dee <AT_RequestReceiveData+0x132>
     }

     UNLOCK_WIFI();
     *ReadData = 0;
 8002dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dd8:	2200      	movs	r2, #0
 8002dda:	801a      	strh	r2, [r3, #0]
     return ES_WIFI_STATUS_UNEXPECTED_CLOSED_SOCKET;
 8002ddc:	2305      	movs	r3, #5
 8002dde:	e006      	b.n	8002dee <AT_RequestReceiveData+0x132>
   }
   if (len == ES_WIFI_ERROR_STUFFING_FOREVER )
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	f113 0f04 	cmn.w	r3, #4
 8002de6:	d101      	bne.n	8002dec <AT_RequestReceiveData+0x130>
   {
     UNLOCK_WIFI();
     return ES_WIFI_STATUS_MODULE_CRASH;
 8002de8:	2306      	movs	r3, #6
 8002dea:	e000      	b.n	8002dee <AT_RequestReceiveData+0x132>
   }
  }
 }

  UNLOCK_WIFI();
  return ES_WIFI_STATUS_IO_ERROR;
 8002dec:	2304      	movs	r3, #4
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	371c      	adds	r7, #28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd90      	pop	{r4, r7, pc}
 8002df6:	bf00      	nop
 8002df8:	0800eba8 	.word	0x0800eba8
 8002dfc:	0800ebbc 	.word	0x0800ebbc

08002e00 <ES_WIFI_Init>:
  * @brief  Initialize the WIFI module.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Init(ES_WIFIObject_t *Obj)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  Obj->Timeout = ES_WIFI_TIMEOUT;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8002e12:	f8c3 28f8 	str.w	r2, [r3, #2296]	@ 0x8f8

  if (Obj->fops.IO_Init != NULL) {
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d01b      	beq.n	8002e58 <ES_WIFI_Init+0x58>

  if (Obj->fops.IO_Init(ES_WIFI_INIT) == 0)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8002e26:	2000      	movs	r0, #0
 8002e28:	4798      	blx	r3
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d113      	bne.n	8002e58 <ES_WIFI_Init+0x58>
  {
    ret = AT_ExecuteCommand(Obj,(const uint8_t*)"I?\r\n", Obj->CmdData);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e36:	461a      	mov	r2, r3
 8002e38:	490a      	ldr	r1, [pc, #40]	@ (8002e64 <ES_WIFI_Init+0x64>)
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7ff fe4e 	bl	8002adc <AT_ExecuteCommand>
 8002e40:	4603      	mov	r3, r0
 8002e42:	73fb      	strb	r3, [r7, #15]

    if(ret == ES_WIFI_STATUS_OK)
 8002e44:	7bfb      	ldrb	r3, [r7, #15]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d106      	bne.n	8002e58 <ES_WIFI_Init+0x58>
    {
      AT_ParseInfo(Obj, Obj->CmdData);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002e50:	4619      	mov	r1, r3
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f7ff fcf6 	bl	8002844 <AT_ParseInfo>
    }
   }
  }

  UNLOCK_WIFI();
  return ret;
 8002e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	0800ebc4 	.word	0x0800ebc4

08002e68 <ES_WIFI_RegisterBusIO>:
ES_WIFI_Status_t  ES_WIFI_RegisterBusIO(ES_WIFIObject_t *Obj, IO_Init_Func IO_Init,
                                                              IO_DeInit_Func  IO_DeInit,
                                                              IO_Delay_Func   IO_Delay,
                                                              IO_Send_Func    IO_Send,
                                                              IO_Receive_Func IO_Receive)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b085      	sub	sp, #20
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
 8002e74:	603b      	str	r3, [r7, #0]
  if (!Obj || !IO_Init || !IO_DeInit || !IO_Send || !IO_Receive)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00b      	beq.n	8002e94 <ES_WIFI_RegisterBusIO+0x2c>
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d008      	beq.n	8002e94 <ES_WIFI_RegisterBusIO+0x2c>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d005      	beq.n	8002e94 <ES_WIFI_RegisterBusIO+0x2c>
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d002      	beq.n	8002e94 <ES_WIFI_RegisterBusIO+0x2c>
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <ES_WIFI_RegisterBusIO+0x30>
  {
    return ES_WIFI_STATUS_ERROR;
 8002e94:	2302      	movs	r3, #2
 8002e96:	e014      	b.n	8002ec2 <ES_WIFI_RegisterBusIO+0x5a>
  }

  Obj->fops.IO_Init = IO_Init;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	68ba      	ldr	r2, [r7, #8]
 8002e9c:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
  Obj->fops.IO_DeInit = IO_DeInit;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
  Obj->fops.IO_Send = IO_Send;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
  Obj->fops.IO_Receive = IO_Receive;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	69fa      	ldr	r2, [r7, #28]
 8002eb4:	f8c3 2124 	str.w	r2, [r3, #292]	@ 0x124
  Obj->fops.IO_Delay = IO_Delay;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  return ES_WIFI_STATUS_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3714      	adds	r7, #20
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
	...

08002ed0 <ES_WIFI_Connect>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_Connect(ES_WIFIObject_t *Obj, const char *SSID,
                                 const char *Password,
                                 ES_WIFI_SecurityType_t SecType)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b086      	sub	sp, #24
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
 8002edc:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "C1=%s\r", SSID);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	4932      	ldr	r1, [pc, #200]	@ (8002fb0 <ES_WIFI_Connect+0xe0>)
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f007 fe47 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002efa:	461a      	mov	r2, r3
 8002efc:	68f8      	ldr	r0, [r7, #12]
 8002efe:	f7ff fded 	bl	8002adc <AT_ExecuteCommand>
 8002f02:	4603      	mov	r3, r0
 8002f04:	75fb      	strb	r3, [r7, #23]
  if(ret == ES_WIFI_STATUS_OK)
 8002f06:	7dfb      	ldrb	r3, [r7, #23]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d14b      	bne.n	8002fa4 <ES_WIFI_Connect+0xd4>
  {
    sprintf((char *)Obj->CmdData, "C2=%s\r", Password);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	4927      	ldr	r1, [pc, #156]	@ (8002fb4 <ES_WIFI_Connect+0xe4>)
 8002f16:	4618      	mov	r0, r3
 8002f18:	f007 fe30 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f28:	461a      	mov	r2, r3
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f7ff fdd6 	bl	8002adc <AT_ExecuteCommand>
 8002f30:	4603      	mov	r3, r0
 8002f32:	75fb      	strb	r3, [r7, #23]

    if(ret == ES_WIFI_STATUS_OK)
 8002f34:	7dfb      	ldrb	r3, [r7, #23]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d134      	bne.n	8002fa4 <ES_WIFI_Connect+0xd4>
    {
      Obj->Security = SecType;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	78fa      	ldrb	r2, [r7, #3]
 8002f3e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
      sprintf((char *)Obj->CmdData, "C3=%d\r", (uint8_t)SecType);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f48:	78fa      	ldrb	r2, [r7, #3]
 8002f4a:	491b      	ldr	r1, [pc, #108]	@ (8002fb8 <ES_WIFI_Connect+0xe8>)
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f007 fe15 	bl	800ab7c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f5e:	461a      	mov	r2, r3
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f7ff fdbb 	bl	8002adc <AT_ExecuteCommand>
 8002f66:	4603      	mov	r3, r0
 8002f68:	75fb      	strb	r3, [r7, #23]

      if(ret == ES_WIFI_STATUS_OK)
 8002f6a:	7dfb      	ldrb	r3, [r7, #23]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d119      	bne.n	8002fa4 <ES_WIFI_Connect+0xd4>
      {
        sprintf((char *)Obj->CmdData, "C0\r");
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f76:	4911      	ldr	r1, [pc, #68]	@ (8002fbc <ES_WIFI_Connect+0xec>)
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f007 fdff 	bl	800ab7c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	68f8      	ldr	r0, [r7, #12]
 8002f8e:	f7ff fda5 	bl	8002adc <AT_ExecuteCommand>
 8002f92:	4603      	mov	r3, r0
 8002f94:	75fb      	strb	r3, [r7, #23]
        if(ret == ES_WIFI_STATUS_OK)
 8002f96:	7dfb      	ldrb	r3, [r7, #23]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d103      	bne.n	8002fa4 <ES_WIFI_Connect+0xd4>
        {
           Obj->NetSettings.IsConnected = 1;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
        }
      }
    }
  }
  UNLOCK_WIFI();
  return ret;
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3718      	adds	r7, #24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	0800ebdc 	.word	0x0800ebdc
 8002fb4:	0800ebe4 	.word	0x0800ebe4
 8002fb8:	0800ebec 	.word	0x0800ebec
 8002fbc:	0800ebf4 	.word	0x0800ebf4

08002fc0 <ES_WIFI_IsConnected>:
  * @brief  Check whether the module is connected to an access point.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
uint8_t ES_WIFI_IsConnected(ES_WIFIObject_t *Obj)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "CS\r");
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002fce:	4913      	ldr	r1, [pc, #76]	@ (800301c <ES_WIFI_IsConnected+0x5c>)
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f007 fdd3 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f7ff fd79 	bl	8002adc <AT_ExecuteCommand>
 8002fea:	4603      	mov	r3, r0
 8002fec:	73fb      	strb	r3, [r7, #15]
  if (ret == ES_WIFI_STATUS_OK)
 8002fee:	7bfb      	ldrb	r3, [r7, #15]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10b      	bne.n	800300c <ES_WIFI_IsConnected+0x4c>
  {
    Obj->NetSettings.IsConnected = (Obj->CmdData[2] == '1') ? 1 : 0;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002ffa:	2b31      	cmp	r3, #49	@ 0x31
 8002ffc:	bf0c      	ite	eq
 8002ffe:	2301      	moveq	r3, #1
 8003000:	2300      	movne	r3, #0
 8003002:	b2db      	uxtb	r3, r3
 8003004:	461a      	mov	r2, r3
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	f883 20d2 	strb.w	r2, [r3, #210]	@ 0xd2
  }

  UNLOCK_WIFI();

  return Obj->NetSettings.IsConnected;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	f893 30d2 	ldrb.w	r3, [r3, #210]	@ 0xd2
}
 8003012:	4618      	mov	r0, r3
 8003014:	3710      	adds	r7, #16
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	0800ebf8 	.word	0x0800ebf8

08003020 <ES_WIFI_GetNetworkSettings>:
  * @brief  Update given object module with the network settings.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_GetNetworkSettings(ES_WIFIObject_t *Obj)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b084      	sub	sp, #16
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char *)Obj->CmdData, "C?\r");
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800302e:	4910      	ldr	r1, [pc, #64]	@ (8003070 <ES_WIFI_GetNetworkSettings+0x50>)
 8003030:	4618      	mov	r0, r3
 8003032:	f007 fda3 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003042:	461a      	mov	r2, r3
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7ff fd49 	bl	8002adc <AT_ExecuteCommand>
 800304a:	4603      	mov	r3, r0
 800304c:	73fb      	strb	r3, [r7, #15]

  if(ret == ES_WIFI_STATUS_OK)
 800304e:	7bfb      	ldrb	r3, [r7, #15]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d108      	bne.n	8003066 <ES_WIFI_GetNetworkSettings+0x46>
  {
     AT_ParseConnSettings((char *)Obj->CmdData, &Obj->NetSettings);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f503 7294 	add.w	r2, r3, #296	@ 0x128
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	338d      	adds	r3, #141	@ 0x8d
 800305e:	4619      	mov	r1, r3
 8003060:	4610      	mov	r0, r2
 8003062:	f7ff fc7d 	bl	8002960 <AT_ParseConnSettings>
  }

  UNLOCK_WIFI();

  return ret;
 8003066:	7bfb      	ldrb	r3, [r7, #15]
}
 8003068:	4618      	mov	r0, r3
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	0800ec00 	.word	0x0800ec00

08003074 <ES_WIFI_DNS_LookUp>:
  * @param  ipaddress: IP address.
  * @param  IpAddrLength: the size of the IP address.
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_DNS_LookUp(ES_WIFIObject_t *Obj, const char *url, uint8_t *ipaddress, uint8_t IpAddrLength)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b086      	sub	sp, #24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
 8003080:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;
  char *ptr;

  LOCK_WIFI();

  snprintf((char*)Obj->CmdData, sizeof(Obj->CmdData), "D0=%s\r", url);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	4a14      	ldr	r2, [pc, #80]	@ (80030dc <ES_WIFI_DNS_LookUp+0x68>)
 800308c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8003090:	f007 fd3e 	bl	800ab10 <sniprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80030a0:	461a      	mov	r2, r3
 80030a2:	68f8      	ldr	r0, [r7, #12]
 80030a4:	f7ff fd1a 	bl	8002adc <AT_ExecuteCommand>
 80030a8:	4603      	mov	r3, r0
 80030aa:	75fb      	strb	r3, [r7, #23]

  if(ret == ES_WIFI_STATUS_OK)
 80030ac:	7dfb      	ldrb	r3, [r7, #23]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10e      	bne.n	80030d0 <ES_WIFI_DNS_LookUp+0x5c>
  {
    ptr = strtok((char *)Obj->CmdData + 2, "\r");
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80030b8:	3302      	adds	r3, #2
 80030ba:	4909      	ldr	r1, [pc, #36]	@ (80030e0 <ES_WIFI_DNS_LookUp+0x6c>)
 80030bc:	4618      	mov	r0, r3
 80030be:	f007 fecf 	bl	800ae60 <strtok>
 80030c2:	6138      	str	r0, [r7, #16]
    ParseIP(ptr, ipaddress, IpAddrLength);
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	461a      	mov	r2, r3
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	6938      	ldr	r0, [r7, #16]
 80030cc:	f7ff fb82 	bl	80027d4 <ParseIP>
  }

  UNLOCK_WIFI();
  return ret;
 80030d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	0800ecb0 	.word	0x0800ecb0
 80030e0:	0800eb94 	.word	0x0800eb94

080030e4 <ES_WIFI_StartClientConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80030e4:	b590      	push	{r4, r7, lr}
 80030e6:	b087      	sub	sp, #28
 80030e8:	af02      	add	r7, sp, #8
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 80030ee:	2300      	movs	r3, #0
 80030f0:	73fb      	strb	r3, [r7, #15]

  if ( ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)) && (conn->RemotePort == 0) ) return ES_WIFI_STATUS_ERROR;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <ES_WIFI_StartClientConnection+0x1e>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	2b03      	cmp	r3, #3
 8003100:	d105      	bne.n	800310e <ES_WIFI_StartClientConnection+0x2a>
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	885b      	ldrh	r3, [r3, #2]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <ES_WIFI_StartClientConnection+0x2a>
 800310a:	2302      	movs	r3, #2
 800310c:	e0c1      	b.n	8003292 <ES_WIFI_StartClientConnection+0x1ae>

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	785b      	ldrb	r3, [r3, #1]
 8003118:	461a      	mov	r2, r3
 800311a:	4960      	ldr	r1, [pc, #384]	@ (800329c <ES_WIFI_StartClientConnection+0x1b8>)
 800311c:	f007 fd2e 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800312c:	461a      	mov	r2, r3
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f7ff fcd4 	bl	8002adc <AT_ExecuteCommand>
 8003134:	4603      	mov	r3, r0
 8003136:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 8003138:	7bfb      	ldrb	r3, [r7, #15]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d114      	bne.n	8003168 <ES_WIFI_StartClientConnection+0x84>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	4955      	ldr	r1, [pc, #340]	@ (80032a0 <ES_WIFI_StartClientConnection+0x1bc>)
 800314c:	f007 fd16 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800315c:	461a      	mov	r2, r3
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7ff fcbc 	bl	8002adc <AT_ExecuteCommand>
 8003164:	4603      	mov	r3, r0
 8003166:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8003168:	7bfb      	ldrb	r3, [r7, #15]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d114      	bne.n	8003198 <ES_WIFI_StartClientConnection+0xb4>
  {
    sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	889b      	ldrh	r3, [r3, #4]
 8003178:	461a      	mov	r2, r3
 800317a:	494a      	ldr	r1, [pc, #296]	@ (80032a4 <ES_WIFI_StartClientConnection+0x1c0>)
 800317c:	f007 fcfe 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800318c:	461a      	mov	r2, r3
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f7ff fca4 	bl	8002adc <AT_ExecuteCommand>
 8003194:	4603      	mov	r3, r0
 8003196:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK)&& ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 8003198:	7bfb      	ldrb	r3, [r7, #15]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d11c      	bne.n	80031d8 <ES_WIFI_StartClientConnection+0xf4>
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d003      	beq.n	80031ae <ES_WIFI_StartClientConnection+0xca>
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b03      	cmp	r3, #3
 80031ac:	d114      	bne.n	80031d8 <ES_WIFI_StartClientConnection+0xf4>
  {
    sprintf((char*)Obj->CmdData,"P4=%d\r", conn->RemotePort);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	885b      	ldrh	r3, [r3, #2]
 80031b8:	461a      	mov	r2, r3
 80031ba:	493b      	ldr	r1, [pc, #236]	@ (80032a8 <ES_WIFI_StartClientConnection+0x1c4>)
 80031bc:	f007 fcde 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80031cc:	461a      	mov	r2, r3
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f7ff fc84 	bl	8002adc <AT_ExecuteCommand>
 80031d4:	4603      	mov	r3, r0
 80031d6:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && ((conn->Type == ES_WIFI_TCP_CONNECTION) || (conn->Type == ES_WIFI_TCP_SSL_CONNECTION)))
 80031d8:	7bfb      	ldrb	r3, [r7, #15]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d128      	bne.n	8003230 <ES_WIFI_StartClientConnection+0x14c>
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d003      	beq.n	80031ee <ES_WIFI_StartClientConnection+0x10a>
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	2b03      	cmp	r3, #3
 80031ec:	d120      	bne.n	8003230 <ES_WIFI_StartClientConnection+0x14c>
  {
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	799b      	ldrb	r3, [r3, #6]
 80031f8:	4619      	mov	r1, r3
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	79db      	ldrb	r3, [r3, #7]
 80031fe:	461c      	mov	r4, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	7a1b      	ldrb	r3, [r3, #8]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 8003204:	461a      	mov	r2, r3
            conn->RemoteIP[2],conn->RemoteIP[3]);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	7a5b      	ldrb	r3, [r3, #9]
    sprintf((char*)Obj->CmdData,"P3=%d.%d.%d.%d\r", conn->RemoteIP[0],conn->RemoteIP[1],
 800320a:	9301      	str	r3, [sp, #4]
 800320c:	9200      	str	r2, [sp, #0]
 800320e:	4623      	mov	r3, r4
 8003210:	460a      	mov	r2, r1
 8003212:	4926      	ldr	r1, [pc, #152]	@ (80032ac <ES_WIFI_StartClientConnection+0x1c8>)
 8003214:	f007 fcb2 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003224:	461a      	mov	r2, r3
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f7ff fc58 	bl	8002adc <AT_ExecuteCommand>
 800322c:	4603      	mov	r3, r0
 800322e:	73fb      	strb	r3, [r7, #15]
  }

  if ((ret == ES_WIFI_STATUS_OK) && (conn->Type == ES_WIFI_TCP_SSL_CONNECTION))
 8003230:	7bfb      	ldrb	r3, [r7, #15]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d116      	bne.n	8003264 <ES_WIFI_StartClientConnection+0x180>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	2b03      	cmp	r3, #3
 800323c:	d112      	bne.n	8003264 <ES_WIFI_StartClientConnection+0x180>
  {
    sprintf((char*)Obj->CmdData,"P9=2\r");
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003244:	491a      	ldr	r1, [pc, #104]	@ (80032b0 <ES_WIFI_StartClientConnection+0x1cc>)
 8003246:	4618      	mov	r0, r3
 8003248:	f007 fc98 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003258:	461a      	mov	r2, r3
 800325a:	6878      	ldr	r0, [r7, #4]
 800325c:	f7ff fc3e 	bl	8002adc <AT_ExecuteCommand>
 8003260:	4603      	mov	r3, r0
 8003262:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 8003264:	7bfb      	ldrb	r3, [r7, #15]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d112      	bne.n	8003290 <ES_WIFI_StartClientConnection+0x1ac>
  {
    sprintf((char*)Obj->CmdData,"P6=1\r");
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003270:	4910      	ldr	r1, [pc, #64]	@ (80032b4 <ES_WIFI_StartClientConnection+0x1d0>)
 8003272:	4618      	mov	r0, r3
 8003274:	f007 fc82 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003284:	461a      	mov	r2, r3
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7ff fc28 	bl	8002adc <AT_ExecuteCommand>
 800328c:	4603      	mov	r3, r0
 800328e:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();
  return ret;
 8003290:	7bfb      	ldrb	r3, [r7, #15]
}
 8003292:	4618      	mov	r0, r3
 8003294:	3714      	adds	r7, #20
 8003296:	46bd      	mov	sp, r7
 8003298:	bd90      	pop	{r4, r7, pc}
 800329a:	bf00      	nop
 800329c:	0800ecb8 	.word	0x0800ecb8
 80032a0:	0800ecc0 	.word	0x0800ecc0
 80032a4:	0800ecc8 	.word	0x0800ecc8
 80032a8:	0800ecd0 	.word	0x0800ecd0
 80032ac:	0800ecd8 	.word	0x0800ecd8
 80032b0:	0800ece8 	.word	0x0800ece8
 80032b4:	0800ecf0 	.word	0x0800ecf0

080032b8 <ES_WIFI_StopClientConnection>:
  * @brief  Stop Client connection.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopClientConnection(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	785b      	ldrb	r3, [r3, #1]
 80032cc:	461a      	mov	r2, r3
 80032ce:	4915      	ldr	r1, [pc, #84]	@ (8003324 <ES_WIFI_StopClientConnection+0x6c>)
 80032d0:	f007 fc54 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80032e0:	461a      	mov	r2, r3
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7ff fbfa 	bl	8002adc <AT_ExecuteCommand>
 80032e8:	4603      	mov	r3, r0
 80032ea:	73fb      	strb	r3, [r7, #15]

  if (ret == ES_WIFI_STATUS_OK)
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d112      	bne.n	8003318 <ES_WIFI_StopClientConnection+0x60>
  {
    sprintf((char*)Obj->CmdData,"P6=0\r");
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80032f8:	490b      	ldr	r1, [pc, #44]	@ (8003328 <ES_WIFI_StopClientConnection+0x70>)
 80032fa:	4618      	mov	r0, r3
 80032fc:	f007 fc3e 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800330c:	461a      	mov	r2, r3
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f7ff fbe4 	bl	8002adc <AT_ExecuteCommand>
 8003314:	4603      	mov	r3, r0
 8003316:	73fb      	strb	r3, [r7, #15]
  }

  UNLOCK_WIFI();

  return ret;
 8003318:	7bfb      	ldrb	r3, [r7, #15]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	0800ecb8 	.word	0x0800ecb8
 8003328:	0800ecf8 	.word	0x0800ecf8

0800332c <ES_WIFI_StartServerSingleConn>:
  * @param  Obj: pointer to module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StartServerSingleConn(ES_WIFIObject_t *Obj, ES_WIFI_Conn_t *conn)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b084      	sub	sp, #16
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
 8003334:	6039      	str	r1, [r7, #0]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	73fb      	strb	r3, [r7, #15]

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", conn->Number);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	785b      	ldrb	r3, [r3, #1]
 8003344:	461a      	mov	r2, r3
 8003346:	4949      	ldr	r1, [pc, #292]	@ (800346c <ES_WIFI_StartServerSingleConn+0x140>)
 8003348:	f007 fc18 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003358:	461a      	mov	r2, r3
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff fbbe 	bl	8002adc <AT_ExecuteCommand>
 8003360:	4603      	mov	r3, r0
 8003362:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 8003364:	7bfb      	ldrb	r3, [r7, #15]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <ES_WIFI_StartServerSingleConn+0x42>
  {
    UNLOCK_WIFI();
    return ret;
 800336a:	7bfb      	ldrb	r3, [r7, #15]
 800336c:	e079      	b.n	8003462 <ES_WIFI_StartServerSingleConn+0x136>
  }

  if ((conn->Type != ES_WIFI_UDP_CONNECTION) && (conn->Type != ES_WIFI_UDP_LITE_CONNECTION))
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	781b      	ldrb	r3, [r3, #0]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d016      	beq.n	80033a4 <ES_WIFI_StartServerSingleConn+0x78>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	2b02      	cmp	r3, #2
 800337c:	d012      	beq.n	80033a4 <ES_WIFI_StartServerSingleConn+0x78>
  {
    sprintf((char*)Obj->CmdData,"PK=1,3000\r");
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003384:	493a      	ldr	r1, [pc, #232]	@ (8003470 <ES_WIFI_StartServerSingleConn+0x144>)
 8003386:	4618      	mov	r0, r3
 8003388:	f007 fbf8 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003398:	461a      	mov	r2, r3
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff fb9e 	bl	8002adc <AT_ExecuteCommand>
 80033a0:	4603      	mov	r3, r0
 80033a2:	73fb      	strb	r3, [r7, #15]
  }

  if (ret == ES_WIFI_STATUS_OK)
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d15a      	bne.n	8003460 <ES_WIFI_StartServerSingleConn+0x134>
  {
    sprintf((char*)Obj->CmdData,"P1=%d\r", conn->Type);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	461a      	mov	r2, r3
 80033b6:	492f      	ldr	r1, [pc, #188]	@ (8003474 <ES_WIFI_StartServerSingleConn+0x148>)
 80033b8:	f007 fbe0 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80033c8:	461a      	mov	r2, r3
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7ff fb86 	bl	8002adc <AT_ExecuteCommand>
 80033d0:	4603      	mov	r3, r0
 80033d2:	73fb      	strb	r3, [r7, #15]
    if (ret == ES_WIFI_STATUS_OK)
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d142      	bne.n	8003460 <ES_WIFI_StartServerSingleConn+0x134>
    {
      sprintf((char*)Obj->CmdData,"P8=%d\r", conn->Backlog);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	7c1b      	ldrb	r3, [r3, #16]
 80033e4:	461a      	mov	r2, r3
 80033e6:	4924      	ldr	r1, [pc, #144]	@ (8003478 <ES_WIFI_StartServerSingleConn+0x14c>)
 80033e8:	f007 fbc8 	bl	800ab7c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80033f8:	461a      	mov	r2, r3
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7ff fb6e 	bl	8002adc <AT_ExecuteCommand>
 8003400:	4603      	mov	r3, r0
 8003402:	73fb      	strb	r3, [r7, #15]
      if (ret == ES_WIFI_STATUS_OK)
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d12a      	bne.n	8003460 <ES_WIFI_StartServerSingleConn+0x134>
      {
        sprintf((char*)Obj->CmdData,"P2=%d\r", conn->LocalPort);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f503 7094 	add.w	r0, r3, #296	@ 0x128
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	889b      	ldrh	r3, [r3, #4]
 8003414:	461a      	mov	r2, r3
 8003416:	4919      	ldr	r1, [pc, #100]	@ (800347c <ES_WIFI_StartServerSingleConn+0x150>)
 8003418:	f007 fbb0 	bl	800ab7c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003428:	461a      	mov	r2, r3
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7ff fb56 	bl	8002adc <AT_ExecuteCommand>
 8003430:	4603      	mov	r3, r0
 8003432:	73fb      	strb	r3, [r7, #15]
        if (ret == ES_WIFI_STATUS_OK)
 8003434:	7bfb      	ldrb	r3, [r7, #15]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d112      	bne.n	8003460 <ES_WIFI_StartServerSingleConn+0x134>
        {
          /* multi accept mode */
          sprintf((char*)Obj->CmdData,"P5=11\r");
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003440:	490f      	ldr	r1, [pc, #60]	@ (8003480 <ES_WIFI_StartServerSingleConn+0x154>)
 8003442:	4618      	mov	r0, r3
 8003444:	f007 fb9a 	bl	800ab7c <siprintf>
          ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003454:	461a      	mov	r2, r3
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f7ff fb40 	bl	8002adc <AT_ExecuteCommand>
 800345c:	4603      	mov	r3, r0
 800345e:	73fb      	strb	r3, [r7, #15]
    }
  }

  UNLOCK_WIFI();

  return ret;
 8003460:	7bfb      	ldrb	r3, [r7, #15]
}
 8003462:	4618      	mov	r0, r3
 8003464:	3710      	adds	r7, #16
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	0800ecb8 	.word	0x0800ecb8
 8003470:	0800ed00 	.word	0x0800ed00
 8003474:	0800ecc0 	.word	0x0800ecc0
 8003478:	0800ed0c 	.word	0x0800ed0c
 800347c:	0800ecc8 	.word	0x0800ecc8
 8003480:	0800ed14 	.word	0x0800ed14

08003484 <ES_WIFI_WaitServerConnection>:
  * @param  Obj: pointer to the module handle
  * @param  conn: pointer to the connection structure
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_WaitServerConnection(ES_WIFIObject_t *Obj, uint32_t timeout, ES_WIFI_Conn_t *conn)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b08a      	sub	sp, #40	@ 0x28
 8003488:	af00      	add	r7, sp, #0
 800348a:	60f8      	str	r0, [r7, #12]
 800348c:	60b9      	str	r1, [r7, #8]
 800348e:	607a      	str	r2, [r7, #4]
  ES_WIFI_Status_t ret = ES_WIFI_STATUS_OK;
 8003490:	2300      	movs	r3, #0
 8003492:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t      t;
  uint32_t      tlast;
  uint32_t      tstart;
  char          *ptr;

  tstart = HAL_GetTick();
 8003496:	f001 fe2f 	bl	80050f8 <HAL_GetTick>
 800349a:	6278      	str	r0, [r7, #36]	@ 0x24
  tlast = tstart + timeout;
 800349c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	4413      	add	r3, r2
 80034a2:	61fb      	str	r3, [r7, #28]
  if (tlast < tstart)
 80034a4:	69fa      	ldr	r2, [r7, #28]
 80034a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d201      	bcs.n	80034b0 <ES_WIFI_WaitServerConnection+0x2c>
  {
    tstart=0;
 80034ac:	2300      	movs	r3, #0
 80034ae:	627b      	str	r3, [r7, #36]	@ 0x24

  do
  {
#if (ES_WIFI_USE_UART == 0)
    /* mandatory to flush MR async messages */
    memset(Obj->CmdData,0,sizeof(Obj->CmdData));
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034b6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80034ba:	2100      	movs	r1, #0
 80034bc:	4618      	mov	r0, r3
 80034be:	f007 fc95 	bl	800adec <memset>
    sprintf((char*)Obj->CmdData,"MR\r");
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034c8:	4973      	ldr	r1, [pc, #460]	@ (8003698 <ES_WIFI_WaitServerConnection+0x214>)
 80034ca:	4618      	mov	r0, r3
 80034cc:	f007 fb56 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034dc:	461a      	mov	r2, r3
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f7ff fafc 	bl	8002adc <AT_ExecuteCommand>
 80034e4:	4603      	mov	r3, r0
 80034e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (ret == ES_WIFI_STATUS_OK)
 80034ea:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d136      	bne.n	8003560 <ES_WIFI_WaitServerConnection+0xdc>
    {
      if ((strstr((char *)Obj->CmdData, "[SOMA]")) && (strstr((char *)Obj->CmdData, "[EOMA]")))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80034f8:	4968      	ldr	r1, [pc, #416]	@ (800369c <ES_WIFI_WaitServerConnection+0x218>)
 80034fa:	4618      	mov	r0, r3
 80034fc:	f007 fd0c 	bl	800af18 <strstr>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d03b      	beq.n	800357e <ES_WIFI_WaitServerConnection+0xfa>
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800350c:	4964      	ldr	r1, [pc, #400]	@ (80036a0 <ES_WIFI_WaitServerConnection+0x21c>)
 800350e:	4618      	mov	r0, r3
 8003510:	f007 fd02 	bl	800af18 <strstr>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d031      	beq.n	800357e <ES_WIFI_WaitServerConnection+0xfa>
      {
        if(strstr((char *)Obj->CmdData, "Accepted"))
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003520:	4960      	ldr	r1, [pc, #384]	@ (80036a4 <ES_WIFI_WaitServerConnection+0x220>)
 8003522:	4618      	mov	r0, r3
 8003524:	f007 fcf8 	bl	800af18 <strstr>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d127      	bne.n	800357e <ES_WIFI_WaitServerConnection+0xfa>
        {
         //printf("SOMA Accepted\n");
        }
        else if(!strstr((char *)Obj->CmdData,"[SOMA][EOMA]"))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003534:	495c      	ldr	r1, [pc, #368]	@ (80036a8 <ES_WIFI_WaitServerConnection+0x224>)
 8003536:	4618      	mov	r0, r3
 8003538:	f007 fcee 	bl	800af18 <strstr>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d11d      	bne.n	800357e <ES_WIFI_WaitServerConnection+0xfa>
        {
          DEBUG("Bad MR stntax msg %s\n", Obj->CmdData);
 8003542:	f240 72cb 	movw	r2, #1995	@ 0x7cb
 8003546:	4959      	ldr	r1, [pc, #356]	@ (80036ac <ES_WIFI_WaitServerConnection+0x228>)
 8003548:	4859      	ldr	r0, [pc, #356]	@ (80036b0 <ES_WIFI_WaitServerConnection+0x22c>)
 800354a:	f007 fa71 	bl	800aa30 <iprintf>
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003554:	4619      	mov	r1, r3
 8003556:	4857      	ldr	r0, [pc, #348]	@ (80036b4 <ES_WIFI_WaitServerConnection+0x230>)
 8003558:	f007 fa6a 	bl	800aa30 <iprintf>

          UNLOCK_WIFI();

          return ES_WIFI_STATUS_ERROR;
 800355c:	2302      	movs	r3, #2
 800355e:	e096      	b.n	800368e <ES_WIFI_WaitServerConnection+0x20a>
        }
      }
    }
    else
    {
      DEBUG("MR command failed %s\n", Obj->CmdData);
 8003560:	f240 72d5 	movw	r2, #2005	@ 0x7d5
 8003564:	4951      	ldr	r1, [pc, #324]	@ (80036ac <ES_WIFI_WaitServerConnection+0x228>)
 8003566:	4852      	ldr	r0, [pc, #328]	@ (80036b0 <ES_WIFI_WaitServerConnection+0x22c>)
 8003568:	f007 fa62 	bl	800aa30 <iprintf>
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003572:	4619      	mov	r1, r3
 8003574:	4850      	ldr	r0, [pc, #320]	@ (80036b8 <ES_WIFI_WaitServerConnection+0x234>)
 8003576:	f007 fa5b 	bl	800aa30 <iprintf>

      UNLOCK_WIFI();

      return ES_WIFI_STATUS_ERROR;
 800357a:	2302      	movs	r3, #2
 800357c:	e087      	b.n	800368e <ES_WIFI_WaitServerConnection+0x20a>
    }
#endif /* (ES_WIFI_USE_UART == 0) */

    memset(Obj->CmdData, 0, sizeof(Obj->CmdData));
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003584:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003588:	2100      	movs	r1, #0
 800358a:	4618      	mov	r0, r3
 800358c:	f007 fc2e 	bl	800adec <memset>
    sprintf((char*)Obj->CmdData, "P?\r");
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003596:	4949      	ldr	r1, [pc, #292]	@ (80036bc <ES_WIFI_WaitServerConnection+0x238>)
 8003598:	4618      	mov	r0, r3
 800359a:	f007 faef 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035aa:	461a      	mov	r2, r3
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f7ff fa95 	bl	8002adc <AT_ExecuteCommand>
 80035b2:	4603      	mov	r3, r0
 80035b4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (ret == ES_WIFI_STATUS_OK)
 80035b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d140      	bne.n	8003642 <ES_WIFI_WaitServerConnection+0x1be>
    {
      if (strncmp((char *)Obj->CmdData, "\r\n0,0.0.0.0,",12)!=0)
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035c6:	220c      	movs	r2, #12
 80035c8:	493d      	ldr	r1, [pc, #244]	@ (80036c0 <ES_WIFI_WaitServerConnection+0x23c>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f007 fc23 	bl	800ae16 <strncmp>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d044      	beq.n	8003660 <ES_WIFI_WaitServerConnection+0x1dc>
      {
        ptr = strtok((char *)Obj->CmdData + 2, ",");
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80035dc:	3302      	adds	r3, #2
 80035de:	4939      	ldr	r1, [pc, #228]	@ (80036c4 <ES_WIFI_WaitServerConnection+0x240>)
 80035e0:	4618      	mov	r0, r3
 80035e2:	f007 fc3d 	bl	800ae60 <strtok>
 80035e6:	6178      	str	r0, [r7, #20]
        ptr = strtok(0, ","); /* port */
 80035e8:	4936      	ldr	r1, [pc, #216]	@ (80036c4 <ES_WIFI_WaitServerConnection+0x240>)
 80035ea:	2000      	movs	r0, #0
 80035ec:	f007 fc38 	bl	800ae60 <strtok>
 80035f0:	6178      	str	r0, [r7, #20]
        ParseIP((char *)ptr, conn->RemoteIP, sizeof(conn->RemoteIP));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	3306      	adds	r3, #6
 80035f6:	2204      	movs	r2, #4
 80035f8:	4619      	mov	r1, r3
 80035fa:	6978      	ldr	r0, [r7, #20]
 80035fc:	f7ff f8ea 	bl	80027d4 <ParseIP>
        ptr = strtok(0, ","); /* port */
 8003600:	4930      	ldr	r1, [pc, #192]	@ (80036c4 <ES_WIFI_WaitServerConnection+0x240>)
 8003602:	2000      	movs	r0, #0
 8003604:	f007 fc2c 	bl	800ae60 <strtok>
 8003608:	6178      	str	r0, [r7, #20]
        conn->LocalPort=ParseNumber(ptr,0);
 800360a:	2100      	movs	r1, #0
 800360c:	6978      	ldr	r0, [r7, #20]
 800360e:	f7ff f89d 	bl	800274c <ParseNumber>
 8003612:	4603      	mov	r3, r0
 8003614:	b29a      	uxth	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	809a      	strh	r2, [r3, #4]
        ptr = strtok(0, ","); /* ip */
 800361a:	492a      	ldr	r1, [pc, #168]	@ (80036c4 <ES_WIFI_WaitServerConnection+0x240>)
 800361c:	2000      	movs	r0, #0
 800361e:	f007 fc1f 	bl	800ae60 <strtok>
 8003622:	6178      	str	r0, [r7, #20]
        ptr = strtok(0, ","); /* remote port */
 8003624:	4927      	ldr	r1, [pc, #156]	@ (80036c4 <ES_WIFI_WaitServerConnection+0x240>)
 8003626:	2000      	movs	r0, #0
 8003628:	f007 fc1a 	bl	800ae60 <strtok>
 800362c:	6178      	str	r0, [r7, #20]
        conn->RemotePort=ParseNumber(ptr,0);
 800362e:	2100      	movs	r1, #0
 8003630:	6978      	ldr	r0, [r7, #20]
 8003632:	f7ff f88b 	bl	800274c <ParseNumber>
 8003636:	4603      	mov	r3, r0
 8003638:	b29a      	uxth	r2, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	805a      	strh	r2, [r3, #2]

        UNLOCK_WIFI();

        return ES_WIFI_STATUS_OK;
 800363e:	2300      	movs	r3, #0
 8003640:	e025      	b.n	800368e <ES_WIFI_WaitServerConnection+0x20a>
      }
    }
    else
    {
      DEBUG("P? command failed %s\n", Obj->CmdData);
 8003642:	f240 72f4 	movw	r2, #2036	@ 0x7f4
 8003646:	4919      	ldr	r1, [pc, #100]	@ (80036ac <ES_WIFI_WaitServerConnection+0x228>)
 8003648:	4819      	ldr	r0, [pc, #100]	@ (80036b0 <ES_WIFI_WaitServerConnection+0x22c>)
 800364a:	f007 f9f1 	bl	800aa30 <iprintf>
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003654:	4619      	mov	r1, r3
 8003656:	481c      	ldr	r0, [pc, #112]	@ (80036c8 <ES_WIFI_WaitServerConnection+0x244>)
 8003658:	f007 f9ea 	bl	800aa30 <iprintf>

      UNLOCK_WIFI();

      return ES_WIFI_STATUS_ERROR;
 800365c:	2302      	movs	r3, #2
 800365e:	e016      	b.n	800368e <ES_WIFI_WaitServerConnection+0x20a>
    }

    UNLOCK_WIFI();

    Obj->fops.IO_Delay(100);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 8003666:	2064      	movs	r0, #100	@ 0x64
 8003668:	4798      	blx	r3

    LOCK_WIFI();
    t = HAL_GetTick();
 800366a:	f001 fd45 	bl	80050f8 <HAL_GetTick>
 800366e:	61b8      	str	r0, [r7, #24]
  }
  while ((timeout==0) || ((t < tlast) || (t < tstart)));
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	2b00      	cmp	r3, #0
 8003674:	f43f af1c 	beq.w	80034b0 <ES_WIFI_WaitServerConnection+0x2c>
 8003678:	69ba      	ldr	r2, [r7, #24]
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	429a      	cmp	r2, r3
 800367e:	f4ff af17 	bcc.w	80034b0 <ES_WIFI_WaitServerConnection+0x2c>
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003686:	429a      	cmp	r2, r3
 8003688:	f4ff af12 	bcc.w	80034b0 <ES_WIFI_WaitServerConnection+0x2c>
  return ES_WIFI_STATUS_TIMEOUT;
 800368c:	2303      	movs	r3, #3
}
 800368e:	4618      	mov	r0, r3
 8003690:	3728      	adds	r7, #40	@ 0x28
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	0800ebd4 	.word	0x0800ebd4
 800369c:	0800ed1c 	.word	0x0800ed1c
 80036a0:	0800ed24 	.word	0x0800ed24
 80036a4:	0800ed2c 	.word	0x0800ed2c
 80036a8:	0800ed38 	.word	0x0800ed38
 80036ac:	0800ed48 	.word	0x0800ed48
 80036b0:	0800ed68 	.word	0x0800ed68
 80036b4:	0800ed70 	.word	0x0800ed70
 80036b8:	0800ed88 	.word	0x0800ed88
 80036bc:	0800eda0 	.word	0x0800eda0
 80036c0:	0800eda4 	.word	0x0800eda4
 80036c4:	0800eb90 	.word	0x0800eb90
 80036c8:	0800edb4 	.word	0x0800edb4

080036cc <ES_WIFI_CloseServerConnection>:
  * @param  Obj: pointer to the module handle
  * @param  socket:  server socket
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_CloseServerConnection(ES_WIFIObject_t *Obj, uint8_t socket)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData, "P0=%d\r", socket);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80036de:	78fa      	ldrb	r2, [r7, #3]
 80036e0:	4924      	ldr	r1, [pc, #144]	@ (8003774 <ES_WIFI_CloseServerConnection+0xa8>)
 80036e2:	4618      	mov	r0, r3
 80036e4:	f007 fa4a 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80036f4:	461a      	mov	r2, r3
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7ff f9f0 	bl	8002adc <AT_ExecuteCommand>
 80036fc:	4603      	mov	r3, r0
 80036fe:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 8003700:	7bfb      	ldrb	r3, [r7, #15]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00e      	beq.n	8003724 <ES_WIFI_CloseServerConnection+0x58>
  {
    DEBUG(" Can not select socket %s\n", Obj->CmdData);
 8003706:	f640 0217 	movw	r2, #2071	@ 0x817
 800370a:	491b      	ldr	r1, [pc, #108]	@ (8003778 <ES_WIFI_CloseServerConnection+0xac>)
 800370c:	481b      	ldr	r0, [pc, #108]	@ (800377c <ES_WIFI_CloseServerConnection+0xb0>)
 800370e:	f007 f98f 	bl	800aa30 <iprintf>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003718:	4619      	mov	r1, r3
 800371a:	4819      	ldr	r0, [pc, #100]	@ (8003780 <ES_WIFI_CloseServerConnection+0xb4>)
 800371c:	f007 f988 	bl	800aa30 <iprintf>
    UNLOCK_WIFI();
    return ret;
 8003720:	7bfb      	ldrb	r3, [r7, #15]
 8003722:	e023      	b.n	800376c <ES_WIFI_CloseServerConnection+0xa0>
  }

  sprintf((char*)Obj->CmdData, "P5=10\r");
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800372a:	4916      	ldr	r1, [pc, #88]	@ (8003784 <ES_WIFI_CloseServerConnection+0xb8>)
 800372c:	4618      	mov	r0, r3
 800372e:	f007 fa25 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800373e:	461a      	mov	r2, r3
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f7ff f9cb 	bl	8002adc <AT_ExecuteCommand>
 8003746:	4603      	mov	r3, r0
 8003748:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 800374a:	7bfb      	ldrb	r3, [r7, #15]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d00c      	beq.n	800376a <ES_WIFI_CloseServerConnection+0x9e>
  {
    DEBUG(" Open next failed %s\n", Obj->CmdData);
 8003750:	f44f 6202 	mov.w	r2, #2080	@ 0x820
 8003754:	4908      	ldr	r1, [pc, #32]	@ (8003778 <ES_WIFI_CloseServerConnection+0xac>)
 8003756:	4809      	ldr	r0, [pc, #36]	@ (800377c <ES_WIFI_CloseServerConnection+0xb0>)
 8003758:	f007 f96a 	bl	800aa30 <iprintf>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003762:	4619      	mov	r1, r3
 8003764:	4808      	ldr	r0, [pc, #32]	@ (8003788 <ES_WIFI_CloseServerConnection+0xbc>)
 8003766:	f007 f963 	bl	800aa30 <iprintf>
  }

  UNLOCK_WIFI();
  return ret;
 800376a:	7bfb      	ldrb	r3, [r7, #15]
}
 800376c:	4618      	mov	r0, r3
 800376e:	3710      	adds	r7, #16
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	0800ecb8 	.word	0x0800ecb8
 8003778:	0800ed48 	.word	0x0800ed48
 800377c:	0800ed68 	.word	0x0800ed68
 8003780:	0800edcc 	.word	0x0800edcc
 8003784:	0800ede8 	.word	0x0800ede8
 8003788:	0800edf0 	.word	0x0800edf0

0800378c <ES_WIFI_StopServerSingleConn>:
  * @brief  Stop a Server.
  * @param  Obj: pointer to the module handle
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_StopServerSingleConn(ES_WIFIObject_t *Obj, uint8_t socket)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b084      	sub	sp, #16
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	460b      	mov	r3, r1
 8003796:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Status_t ret;

  LOCK_WIFI();

  sprintf((char*)Obj->CmdData,"P0=%d\r", socket);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	4925      	ldr	r1, [pc, #148]	@ (8003838 <ES_WIFI_StopServerSingleConn+0xac>)
 80037a2:	4618      	mov	r0, r3
 80037a4:	f007 f9ea 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80037b4:	461a      	mov	r2, r3
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7ff f990 	bl	8002adc <AT_ExecuteCommand>
 80037bc:	4603      	mov	r3, r0
 80037be:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 80037c0:	7bfb      	ldrb	r3, [r7, #15]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d00e      	beq.n	80037e4 <ES_WIFI_StopServerSingleConn+0x58>
  {
    DEBUG("Selecting socket failed: %s\n", Obj->CmdData);
 80037c6:	f640 0237 	movw	r2, #2103	@ 0x837
 80037ca:	491c      	ldr	r1, [pc, #112]	@ (800383c <ES_WIFI_StopServerSingleConn+0xb0>)
 80037cc:	481c      	ldr	r0, [pc, #112]	@ (8003840 <ES_WIFI_StopServerSingleConn+0xb4>)
 80037ce:	f007 f92f 	bl	800aa30 <iprintf>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80037d8:	4619      	mov	r1, r3
 80037da:	481a      	ldr	r0, [pc, #104]	@ (8003844 <ES_WIFI_StopServerSingleConn+0xb8>)
 80037dc:	f007 f928 	bl	800aa30 <iprintf>
    UNLOCK_WIFI();
    return ret;
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
 80037e2:	e025      	b.n	8003830 <ES_WIFI_StopServerSingleConn+0xa4>
  }

  sprintf((char*)Obj->CmdData,"P5=0\r");
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80037ea:	4917      	ldr	r1, [pc, #92]	@ (8003848 <ES_WIFI_StopServerSingleConn+0xbc>)
 80037ec:	4618      	mov	r0, r3
 80037ee:	f007 f9c5 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80037fe:	461a      	mov	r2, r3
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f7ff f96b 	bl	8002adc <AT_ExecuteCommand>
 8003806:	4603      	mov	r3, r0
 8003808:	73fb      	strb	r3, [r7, #15]
  if (ret != ES_WIFI_STATUS_OK)
 800380a:	7bfb      	ldrb	r3, [r7, #15]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00e      	beq.n	800382e <ES_WIFI_StopServerSingleConn+0xa2>
  {
    DEBUG("Stopping server failed %s\n", Obj->CmdData);
 8003810:	f44f 6204 	mov.w	r2, #2112	@ 0x840
 8003814:	4909      	ldr	r1, [pc, #36]	@ (800383c <ES_WIFI_StopServerSingleConn+0xb0>)
 8003816:	480a      	ldr	r0, [pc, #40]	@ (8003840 <ES_WIFI_StopServerSingleConn+0xb4>)
 8003818:	f007 f90a 	bl	800aa30 <iprintf>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003822:	4619      	mov	r1, r3
 8003824:	4809      	ldr	r0, [pc, #36]	@ (800384c <ES_WIFI_StopServerSingleConn+0xc0>)
 8003826:	f007 f903 	bl	800aa30 <iprintf>
    UNLOCK_WIFI();
    return ret;
 800382a:	7bfb      	ldrb	r3, [r7, #15]
 800382c:	e000      	b.n	8003830 <ES_WIFI_StopServerSingleConn+0xa4>
  }

  UNLOCK_WIFI();
  return ret;
 800382e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003830:	4618      	mov	r0, r3
 8003832:	3710      	adds	r7, #16
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	0800ecb8 	.word	0x0800ecb8
 800383c:	0800ed48 	.word	0x0800ed48
 8003840:	0800ed68 	.word	0x0800ed68
 8003844:	0800ee08 	.word	0x0800ee08
 8003848:	0800ee28 	.word	0x0800ee28
 800384c:	0800ee30 	.word	0x0800ee30

08003850 <ES_WIFI_SendData>:
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_SendData(ES_WIFIObject_t *Obj, uint8_t Socket,
                                  const uint8_t *pdata, uint16_t Reqlen,
                                  uint16_t *SentLen, uint32_t Timeout)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af02      	add	r7, sp, #8
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	607a      	str	r2, [r7, #4]
 800385a:	461a      	mov	r2, r3
 800385c:	460b      	mov	r3, r1
 800385e:	72fb      	strb	r3, [r7, #11]
 8003860:	4613      	mov	r3, r2
 8003862:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 8003864:	2302      	movs	r3, #2
 8003866:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 8003868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800386a:	2b00      	cmp	r3, #0
 800386c:	d102      	bne.n	8003874 <ES_WIFI_SendData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_WRITE_TIMEOUT;
 800386e:	2301      	movs	r3, #1
 8003870:	617b      	str	r3, [r7, #20]
 8003872:	e001      	b.n	8003878 <ES_WIFI_SendData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 8003874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003876:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen >= ES_WIFI_PAYLOAD_SIZE)
 8003878:	893b      	ldrh	r3, [r7, #8]
 800387a:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 800387e:	d302      	bcc.n	8003886 <ES_WIFI_SendData+0x36>
  {
    Reqlen = ES_WIFI_PAYLOAD_SIZE;
 8003880:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8003884:	813b      	strh	r3, [r7, #8]
  }

  *SentLen = Reqlen;
 8003886:	6a3b      	ldr	r3, [r7, #32]
 8003888:	893a      	ldrh	r2, [r7, #8]
 800388a:	801a      	strh	r2, [r3, #0]
  sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003892:	7afa      	ldrb	r2, [r7, #11]
 8003894:	4942      	ldr	r1, [pc, #264]	@ (80039a0 <ES_WIFI_SendData+0x150>)
 8003896:	4618      	mov	r0, r3
 8003898:	f007 f970 	bl	800ab7c <siprintf>
  ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038a8:	461a      	mov	r2, r3
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f7ff f916 	bl	8002adc <AT_ExecuteCommand>
 80038b0:	4603      	mov	r3, r0
 80038b2:	74fb      	strb	r3, [r7, #19]
  if (ret == ES_WIFI_STATUS_OK)
 80038b4:	7cfb      	ldrb	r3, [r7, #19]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d15e      	bne.n	8003978 <ES_WIFI_SendData+0x128>
  {
    sprintf((char*)Obj->CmdData,"S2=%lu\r",wkgTimeOut);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038c0:	697a      	ldr	r2, [r7, #20]
 80038c2:	4938      	ldr	r1, [pc, #224]	@ (80039a4 <ES_WIFI_SendData+0x154>)
 80038c4:	4618      	mov	r0, r3
 80038c6:	f007 f959 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038d6:	461a      	mov	r2, r3
 80038d8:	68f8      	ldr	r0, [r7, #12]
 80038da:	f7ff f8ff 	bl	8002adc <AT_ExecuteCommand>
 80038de:	4603      	mov	r3, r0
 80038e0:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 80038e2:	7cfb      	ldrb	r3, [r7, #19]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d13d      	bne.n	8003964 <ES_WIFI_SendData+0x114>
    {
      sprintf((char *)Obj->CmdData, "S3=%04d\r", Reqlen);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 80038ee:	893a      	ldrh	r2, [r7, #8]
 80038f0:	492d      	ldr	r1, [pc, #180]	@ (80039a8 <ES_WIFI_SendData+0x158>)
 80038f2:	4618      	mov	r0, r3
 80038f4:	f007 f942 	bl	800ab7c <siprintf>
      ret = AT_RequestSendData(Obj, Obj->CmdData, pdata, Reqlen, Obj->CmdData);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003904:	893a      	ldrh	r2, [r7, #8]
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	4613      	mov	r3, r2
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f7ff f955 	bl	8002bbc <AT_RequestSendData>
 8003912:	4603      	mov	r3, r0
 8003914:	74fb      	strb	r3, [r7, #19]

      if (ret == ES_WIFI_STATUS_OK)
 8003916:	7cfb      	ldrb	r3, [r7, #19]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d119      	bne.n	8003950 <ES_WIFI_SendData+0x100>
      {
        if (strstr((char *)Obj->CmdData, "-1\r\n"))
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003922:	4922      	ldr	r1, [pc, #136]	@ (80039ac <ES_WIFI_SendData+0x15c>)
 8003924:	4618      	mov	r0, r3
 8003926:	f007 faf7 	bl	800af18 <strstr>
 800392a:	4603      	mov	r3, r0
 800392c:	2b00      	cmp	r3, #0
 800392e:	d02c      	beq.n	800398a <ES_WIFI_SendData+0x13a>
        {
          DEBUG("Send Data detect error %s\n", (char *)Obj->CmdData);
 8003930:	f640 1201 	movw	r2, #2305	@ 0x901
 8003934:	491e      	ldr	r1, [pc, #120]	@ (80039b0 <ES_WIFI_SendData+0x160>)
 8003936:	481f      	ldr	r0, [pc, #124]	@ (80039b4 <ES_WIFI_SendData+0x164>)
 8003938:	f007 f87a 	bl	800aa30 <iprintf>
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003942:	4619      	mov	r1, r3
 8003944:	481c      	ldr	r0, [pc, #112]	@ (80039b8 <ES_WIFI_SendData+0x168>)
 8003946:	f007 f873 	bl	800aa30 <iprintf>
          ret = ES_WIFI_STATUS_ERROR;
 800394a:	2302      	movs	r3, #2
 800394c:	74fb      	strb	r3, [r7, #19]
 800394e:	e01c      	b.n	800398a <ES_WIFI_SendData+0x13a>
        }
      }
      else
      {
        DEBUG("Send Data command failed\n");
 8003950:	f640 1207 	movw	r2, #2311	@ 0x907
 8003954:	4916      	ldr	r1, [pc, #88]	@ (80039b0 <ES_WIFI_SendData+0x160>)
 8003956:	4817      	ldr	r0, [pc, #92]	@ (80039b4 <ES_WIFI_SendData+0x164>)
 8003958:	f007 f86a 	bl	800aa30 <iprintf>
 800395c:	4817      	ldr	r0, [pc, #92]	@ (80039bc <ES_WIFI_SendData+0x16c>)
 800395e:	f007 f8cf 	bl	800ab00 <puts>
 8003962:	e012      	b.n	800398a <ES_WIFI_SendData+0x13a>
      }
    }
    else
    {
      DEBUG("S2 command failed\n");
 8003964:	f640 120c 	movw	r2, #2316	@ 0x90c
 8003968:	4911      	ldr	r1, [pc, #68]	@ (80039b0 <ES_WIFI_SendData+0x160>)
 800396a:	4812      	ldr	r0, [pc, #72]	@ (80039b4 <ES_WIFI_SendData+0x164>)
 800396c:	f007 f860 	bl	800aa30 <iprintf>
 8003970:	4813      	ldr	r0, [pc, #76]	@ (80039c0 <ES_WIFI_SendData+0x170>)
 8003972:	f007 f8c5 	bl	800ab00 <puts>
 8003976:	e008      	b.n	800398a <ES_WIFI_SendData+0x13a>
    }
  }
  else
  {
   DEBUG("P0 command failed\n");
 8003978:	f640 1211 	movw	r2, #2321	@ 0x911
 800397c:	490c      	ldr	r1, [pc, #48]	@ (80039b0 <ES_WIFI_SendData+0x160>)
 800397e:	480d      	ldr	r0, [pc, #52]	@ (80039b4 <ES_WIFI_SendData+0x164>)
 8003980:	f007 f856 	bl	800aa30 <iprintf>
 8003984:	480f      	ldr	r0, [pc, #60]	@ (80039c4 <ES_WIFI_SendData+0x174>)
 8003986:	f007 f8bb 	bl	800ab00 <puts>
  }

  if (ret == ES_WIFI_STATUS_ERROR)
 800398a:	7cfb      	ldrb	r3, [r7, #19]
 800398c:	2b02      	cmp	r3, #2
 800398e:	d102      	bne.n	8003996 <ES_WIFI_SendData+0x146>
  {
    *SentLen = 0;
 8003990:	6a3b      	ldr	r3, [r7, #32]
 8003992:	2200      	movs	r2, #0
 8003994:	801a      	strh	r2, [r3, #0]
  }

  UNLOCK_WIFI();

  return ret;
 8003996:	7cfb      	ldrb	r3, [r7, #19]
}
 8003998:	4618      	mov	r0, r3
 800399a:	3718      	adds	r7, #24
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	0800ecb8 	.word	0x0800ecb8
 80039a4:	0800ee74 	.word	0x0800ee74
 80039a8:	0800ee7c 	.word	0x0800ee7c
 80039ac:	0800ee88 	.word	0x0800ee88
 80039b0:	0800ed48 	.word	0x0800ed48
 80039b4:	0800ed68 	.word	0x0800ed68
 80039b8:	0800ee90 	.word	0x0800ee90
 80039bc:	0800eeac 	.word	0x0800eeac
 80039c0:	0800eec8 	.word	0x0800eec8
 80039c4:	0800eedc 	.word	0x0800eedc

080039c8 <ES_WIFI_ReceiveData>:
  * @param  len : pointer to the length of the data to be received
  * @retval Operation Status.
  */
ES_WIFI_Status_t ES_WIFI_ReceiveData(ES_WIFIObject_t *Obj, uint8_t Socket, uint8_t *pdata, uint16_t Reqlen,
                                     uint16_t *Receivedlen, uint32_t Timeout)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b088      	sub	sp, #32
 80039cc:	af02      	add	r7, sp, #8
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	607a      	str	r2, [r7, #4]
 80039d2:	461a      	mov	r2, r3
 80039d4:	460b      	mov	r3, r1
 80039d6:	72fb      	strb	r3, [r7, #11]
 80039d8:	4613      	mov	r3, r2
 80039da:	813b      	strh	r3, [r7, #8]
  uint32_t wkgTimeOut;

  ES_WIFI_Status_t ret = ES_WIFI_STATUS_ERROR;
 80039dc:	2302      	movs	r3, #2
 80039de:	74fb      	strb	r3, [r7, #19]

  if (Timeout == 0)
 80039e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d102      	bne.n	80039ec <ES_WIFI_ReceiveData+0x24>
  {
    wkgTimeOut = NET_DEFAULT_NOBLOCKING_READ_TIMEOUT;
 80039e6:	2301      	movs	r3, #1
 80039e8:	617b      	str	r3, [r7, #20]
 80039ea:	e001      	b.n	80039f0 <ES_WIFI_ReceiveData+0x28>
  }
  else
  {
    wkgTimeOut = Timeout;
 80039ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ee:	617b      	str	r3, [r7, #20]
  }

  LOCK_WIFI();

  if (Reqlen <= ES_WIFI_PAYLOAD_SIZE)
 80039f0:	893b      	ldrh	r3, [r7, #8]
 80039f2:	f5b3 6f96 	cmp.w	r3, #1200	@ 0x4b0
 80039f6:	f200 808b 	bhi.w	8003b10 <ES_WIFI_ReceiveData+0x148>
  {
    sprintf((char*)Obj->CmdData,"P0=%d\r", Socket);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a00:	7afa      	ldrb	r2, [r7, #11]
 8003a02:	4946      	ldr	r1, [pc, #280]	@ (8003b1c <ES_WIFI_ReceiveData+0x154>)
 8003a04:	4618      	mov	r0, r3
 8003a06:	f007 f8b9 	bl	800ab7c <siprintf>
    ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a16:	461a      	mov	r2, r3
 8003a18:	68f8      	ldr	r0, [r7, #12]
 8003a1a:	f7ff f85f 	bl	8002adc <AT_ExecuteCommand>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	74fb      	strb	r3, [r7, #19]

    if (ret == ES_WIFI_STATUS_OK)
 8003a22:	7cfb      	ldrb	r3, [r7, #19]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d165      	bne.n	8003af4 <ES_WIFI_ReceiveData+0x12c>
    {
      sprintf((char*)Obj->CmdData,"R1=%d\r", Reqlen);
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a2e:	893a      	ldrh	r2, [r7, #8]
 8003a30:	493b      	ldr	r1, [pc, #236]	@ (8003b20 <ES_WIFI_ReceiveData+0x158>)
 8003a32:	4618      	mov	r0, r3
 8003a34:	f007 f8a2 	bl	800ab7c <siprintf>
      ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a44:	461a      	mov	r2, r3
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f7ff f848 	bl	8002adc <AT_ExecuteCommand>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	74fb      	strb	r3, [r7, #19]
      if (ret == ES_WIFI_STATUS_OK)
 8003a50:	7cfb      	ldrb	r3, [r7, #19]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d141      	bne.n	8003ada <ES_WIFI_ReceiveData+0x112>
      {
        sprintf((char*)Obj->CmdData,"R2=%lu\r", wkgTimeOut);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a5c:	697a      	ldr	r2, [r7, #20]
 8003a5e:	4931      	ldr	r1, [pc, #196]	@ (8003b24 <ES_WIFI_ReceiveData+0x15c>)
 8003a60:	4618      	mov	r0, r3
 8003a62:	f007 f88b 	bl	800ab7c <siprintf>
        ret = AT_ExecuteCommand(Obj, Obj->CmdData, Obj->CmdData);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a72:	461a      	mov	r2, r3
 8003a74:	68f8      	ldr	r0, [r7, #12]
 8003a76:	f7ff f831 	bl	8002adc <AT_ExecuteCommand>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	74fb      	strb	r3, [r7, #19]
        if (ret == ES_WIFI_STATUS_OK)
 8003a7e:	7cfb      	ldrb	r3, [r7, #19]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d120      	bne.n	8003ac6 <ES_WIFI_ReceiveData+0xfe>
        {
          sprintf((char*)Obj->CmdData,"R0\r");
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8003a8a:	4927      	ldr	r1, [pc, #156]	@ (8003b28 <ES_WIFI_ReceiveData+0x160>)
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f007 f875 	bl	800ab7c <siprintf>
          ret = AT_RequestReceiveData(Obj, Obj->CmdData, (char *)pdata, Reqlen, Receivedlen);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	f503 7194 	add.w	r1, r3, #296	@ 0x128
 8003a98:	893a      	ldrh	r2, [r7, #8]
 8003a9a:	6a3b      	ldr	r3, [r7, #32]
 8003a9c:	9300      	str	r3, [sp, #0]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	687a      	ldr	r2, [r7, #4]
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f7ff f90a 	bl	8002cbc <AT_RequestReceiveData>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	74fb      	strb	r3, [r7, #19]
          if (ret != ES_WIFI_STATUS_OK)
 8003aac:	7cfb      	ldrb	r3, [r7, #19]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d02e      	beq.n	8003b10 <ES_WIFI_ReceiveData+0x148>
          {
            DEBUG("AT_RequestReceiveData failed\n");
 8003ab2:	f640 12a9 	movw	r2, #2473	@ 0x9a9
 8003ab6:	491d      	ldr	r1, [pc, #116]	@ (8003b2c <ES_WIFI_ReceiveData+0x164>)
 8003ab8:	481d      	ldr	r0, [pc, #116]	@ (8003b30 <ES_WIFI_ReceiveData+0x168>)
 8003aba:	f006 ffb9 	bl	800aa30 <iprintf>
 8003abe:	481d      	ldr	r0, [pc, #116]	@ (8003b34 <ES_WIFI_ReceiveData+0x16c>)
 8003ac0:	f007 f81e 	bl	800ab00 <puts>
 8003ac4:	e024      	b.n	8003b10 <ES_WIFI_ReceiveData+0x148>
          }
        }
        else
        {
         DEBUG("Setting timeout failed\n");
 8003ac6:	f640 12ae 	movw	r2, #2478	@ 0x9ae
 8003aca:	4918      	ldr	r1, [pc, #96]	@ (8003b2c <ES_WIFI_ReceiveData+0x164>)
 8003acc:	4818      	ldr	r0, [pc, #96]	@ (8003b30 <ES_WIFI_ReceiveData+0x168>)
 8003ace:	f006 ffaf 	bl	800aa30 <iprintf>
 8003ad2:	4819      	ldr	r0, [pc, #100]	@ (8003b38 <ES_WIFI_ReceiveData+0x170>)
 8003ad4:	f007 f814 	bl	800ab00 <puts>
 8003ad8:	e01a      	b.n	8003b10 <ES_WIFI_ReceiveData+0x148>
        }
      }
      else
      {
        DEBUG("Setting requested len failed\n");
 8003ada:	f640 12b3 	movw	r2, #2483	@ 0x9b3
 8003ade:	4913      	ldr	r1, [pc, #76]	@ (8003b2c <ES_WIFI_ReceiveData+0x164>)
 8003ae0:	4813      	ldr	r0, [pc, #76]	@ (8003b30 <ES_WIFI_ReceiveData+0x168>)
 8003ae2:	f006 ffa5 	bl	800aa30 <iprintf>
 8003ae6:	4815      	ldr	r0, [pc, #84]	@ (8003b3c <ES_WIFI_ReceiveData+0x174>)
 8003ae8:	f007 f80a 	bl	800ab00 <puts>
        *Receivedlen = 0;
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	2200      	movs	r2, #0
 8003af0:	801a      	strh	r2, [r3, #0]
 8003af2:	e00d      	b.n	8003b10 <ES_WIFI_ReceiveData+0x148>
      }
    }
    else
    {
      DEBUG("Setting socket for read failed\n");
 8003af4:	f640 12b9 	movw	r2, #2489	@ 0x9b9
 8003af8:	490c      	ldr	r1, [pc, #48]	@ (8003b2c <ES_WIFI_ReceiveData+0x164>)
 8003afa:	480d      	ldr	r0, [pc, #52]	@ (8003b30 <ES_WIFI_ReceiveData+0x168>)
 8003afc:	f006 ff98 	bl	800aa30 <iprintf>
 8003b00:	480f      	ldr	r0, [pc, #60]	@ (8003b40 <ES_WIFI_ReceiveData+0x178>)
 8003b02:	f006 fffd 	bl	800ab00 <puts>
      issue15++;
 8003b06:	4b0f      	ldr	r3, [pc, #60]	@ (8003b44 <ES_WIFI_ReceiveData+0x17c>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	4a0d      	ldr	r2, [pc, #52]	@ (8003b44 <ES_WIFI_ReceiveData+0x17c>)
 8003b0e:	6013      	str	r3, [r2, #0]
    }
  }

  UNLOCK_WIFI();

  return ret;
 8003b10:	7cfb      	ldrb	r3, [r7, #19]
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3718      	adds	r7, #24
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	0800ecb8 	.word	0x0800ecb8
 8003b20:	0800ef00 	.word	0x0800ef00
 8003b24:	0800ef08 	.word	0x0800ef08
 8003b28:	0800ef10 	.word	0x0800ef10
 8003b2c:	0800ed48 	.word	0x0800ed48
 8003b30:	0800ed68 	.word	0x0800ed68
 8003b34:	0800ef14 	.word	0x0800ef14
 8003b38:	0800ef34 	.word	0x0800ef34
 8003b3c:	0800ef4c 	.word	0x0800ef4c
 8003b40:	0800ef6c 	.word	0x0800ef6c
 8003b44:	20000a94 	.word	0x20000a94

08003b48 <SPI_WIFI_MspInit>:
  * @brief  Initialize SPI MSP
  * @param  hspi: SPI handle
  * @retval None
  */
void SPI_WIFI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b08c      	sub	sp, #48	@ 0x30
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_Init;

  __HAL_RCC_SPI3_CLK_ENABLE();
 8003b50:	4b57      	ldr	r3, [pc, #348]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b54:	4a56      	ldr	r2, [pc, #344]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b5c:	4b54      	ldr	r3, [pc, #336]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b64:	61bb      	str	r3, [r7, #24]
 8003b66:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b68:	4b51      	ldr	r3, [pc, #324]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b6c:	4a50      	ldr	r2, [pc, #320]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b6e:	f043 0302 	orr.w	r3, r3, #2
 8003b72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b74:	4b4e      	ldr	r3, [pc, #312]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	617b      	str	r3, [r7, #20]
 8003b7e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b80:	4b4b      	ldr	r3, [pc, #300]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b84:	4a4a      	ldr	r2, [pc, #296]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b86:	f043 0304 	orr.w	r3, r3, #4
 8003b8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b8c:	4b48      	ldr	r3, [pc, #288]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b90:	f003 0304 	and.w	r3, r3, #4
 8003b94:	613b      	str	r3, [r7, #16]
 8003b96:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b98:	4b45      	ldr	r3, [pc, #276]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b9c:	4a44      	ldr	r2, [pc, #272]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003b9e:	f043 0310 	orr.w	r3, r3, #16
 8003ba2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ba4:	4b42      	ldr	r3, [pc, #264]	@ (8003cb0 <SPI_WIFI_MspInit+0x168>)
 8003ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba8:	f003 0310 	and.w	r3, r3, #16
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	68fb      	ldr	r3, [r7, #12]

  /* configure Wake up pin */
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13, GPIO_PIN_RESET );
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003bb6:	483f      	ldr	r0, [pc, #252]	@ (8003cb4 <SPI_WIFI_MspInit+0x16c>)
 8003bb8:	f002 f876 	bl	8005ca8 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       = GPIO_PIN_13;
 8003bbc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003bc0:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_Init );
 8003bce:	f107 031c 	add.w	r3, r7, #28
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4837      	ldr	r0, [pc, #220]	@ (8003cb4 <SPI_WIFI_MspInit+0x16c>)
 8003bd6:	f001 fea5 	bl	8005924 <HAL_GPIO_Init>

  /* configure Data ready pin */
  GPIO_Init.Pin       = GPIO_PIN_1;
 8003bda:	2302      	movs	r3, #2
 8003bdc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_IT_RISING;
 8003bde:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003be2:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003be4:	2300      	movs	r3, #0
 8003be6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003be8:	2300      	movs	r3, #0
 8003bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003bec:	f107 031c 	add.w	r3, r7, #28
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	4831      	ldr	r0, [pc, #196]	@ (8003cb8 <SPI_WIFI_MspInit+0x170>)
 8003bf4:	f001 fe96 	bl	8005924 <HAL_GPIO_Init>

  /* configure Reset pin */
  GPIO_Init.Pin       = GPIO_PIN_8;
 8003bf8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003bfc:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c02:	2300      	movs	r3, #0
 8003c04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_LOW;
 8003c06:	2300      	movs	r3, #0
 8003c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = 0;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_Init );
 8003c0e:	f107 031c 	add.w	r3, r7, #28
 8003c12:	4619      	mov	r1, r3
 8003c14:	4828      	ldr	r0, [pc, #160]	@ (8003cb8 <SPI_WIFI_MspInit+0x170>)
 8003c16:	f001 fe85 	bl	8005924 <HAL_GPIO_Init>

  /* configure SPI NSS pin pin */
  HAL_GPIO_WritePin( GPIOE , GPIO_PIN_0, GPIO_PIN_SET );
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	4826      	ldr	r0, [pc, #152]	@ (8003cb8 <SPI_WIFI_MspInit+0x170>)
 8003c20:	f002 f842 	bl	8005ca8 <HAL_GPIO_WritePin>
  GPIO_Init.Pin       =  GPIO_PIN_0;
 8003c24:	2301      	movs	r3, #1
 8003c26:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_OUTPUT_PP;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c30:	2301      	movs	r3, #1
 8003c32:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init( GPIOE, &GPIO_Init );
 8003c34:	f107 031c 	add.w	r3, r7, #28
 8003c38:	4619      	mov	r1, r3
 8003c3a:	481f      	ldr	r0, [pc, #124]	@ (8003cb8 <SPI_WIFI_MspInit+0x170>)
 8003c3c:	f001 fe72 	bl	8005924 <HAL_GPIO_Init>

  /* configure SPI CLK pin */
  GPIO_Init.Pin       =  GPIO_PIN_10;
 8003c40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003c44:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003c46:	2302      	movs	r3, #2
 8003c48:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003c52:	2306      	movs	r3, #6
 8003c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_Init );
 8003c56:	f107 031c 	add.w	r3, r7, #28
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	4817      	ldr	r0, [pc, #92]	@ (8003cbc <SPI_WIFI_MspInit+0x174>)
 8003c5e:	f001 fe61 	bl	8005924 <HAL_GPIO_Init>

  /* configure SPI MOSI pin */
  GPIO_Init.Pin       = GPIO_PIN_12;
 8003c62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c66:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003c68:	2302      	movs	r3, #2
 8003c6a:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_NOPULL;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c70:	2301      	movs	r3, #1
 8003c72:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003c74:	2306      	movs	r3, #6
 8003c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC, &GPIO_Init );
 8003c78:	f107 031c 	add.w	r3, r7, #28
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	480f      	ldr	r0, [pc, #60]	@ (8003cbc <SPI_WIFI_MspInit+0x174>)
 8003c80:	f001 fe50 	bl	8005924 <HAL_GPIO_Init>

  /* configure SPI MISO pin */
  GPIO_Init.Pin       = GPIO_PIN_11;
 8003c84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c88:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	623b      	str	r3, [r7, #32]
  GPIO_Init.Pull      = GPIO_PULLUP;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_MEDIUM;
 8003c92:	2301      	movs	r3, #1
 8003c94:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_Init.Alternate = GPIO_AF6_SPI3;
 8003c96:	2306      	movs	r3, #6
 8003c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init( GPIOC,&GPIO_Init );
 8003c9a:	f107 031c 	add.w	r3, r7, #28
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	4806      	ldr	r0, [pc, #24]	@ (8003cbc <SPI_WIFI_MspInit+0x174>)
 8003ca2:	f001 fe3f 	bl	8005924 <HAL_GPIO_Init>
}
 8003ca6:	bf00      	nop
 8003ca8:	3730      	adds	r7, #48	@ 0x30
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	48000400 	.word	0x48000400
 8003cb8:	48001000 	.word	0x48001000
 8003cbc:	48000800 	.word	0x48000800

08003cc0 <SPI_WIFI_Init>:
  * @brief  Initialize the SPI3
  * @param  None
  * @retval None
  */
int8_t SPI_WIFI_Init(uint16_t mode)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	80fb      	strh	r3, [r7, #6]
  int8_t  rc=0;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	73fb      	strb	r3, [r7, #15]

  if (mode == ES_WIFI_INIT)
 8003cce:	88fb      	ldrh	r3, [r7, #6]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d145      	bne.n	8003d60 <SPI_WIFI_Init+0xa0>
  {
    hspi.Instance               = SPI3;
 8003cd4:	4b27      	ldr	r3, [pc, #156]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003cd6:	4a28      	ldr	r2, [pc, #160]	@ (8003d78 <SPI_WIFI_Init+0xb8>)
 8003cd8:	601a      	str	r2, [r3, #0]
    SPI_WIFI_MspInit(&hspi);
 8003cda:	4826      	ldr	r0, [pc, #152]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003cdc:	f7ff ff34 	bl	8003b48 <SPI_WIFI_MspInit>

    hspi.Init.Mode              = SPI_MODE_MASTER;
 8003ce0:	4b24      	ldr	r3, [pc, #144]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003ce2:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003ce6:	605a      	str	r2, [r3, #4]
    hspi.Init.Direction         = SPI_DIRECTION_2LINES;
 8003ce8:	4b22      	ldr	r3, [pc, #136]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	609a      	str	r2, [r3, #8]
    hspi.Init.DataSize          = SPI_DATASIZE_16BIT;
 8003cee:	4b21      	ldr	r3, [pc, #132]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003cf0:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8003cf4:	60da      	str	r2, [r3, #12]
    hspi.Init.CLKPolarity       = SPI_POLARITY_LOW;
 8003cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	611a      	str	r2, [r3, #16]
    hspi.Init.CLKPhase          = SPI_PHASE_1EDGE;
 8003cfc:	4b1d      	ldr	r3, [pc, #116]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	615a      	str	r2, [r3, #20]
    hspi.Init.NSS               = SPI_NSS_SOFT;
 8003d02:	4b1c      	ldr	r3, [pc, #112]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003d04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d08:	619a      	str	r2, [r3, #24]
    hspi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; /* 80/8= 10MHz (Inventek WIFI module supports up to 20MHz)*/
 8003d0a:	4b1a      	ldr	r3, [pc, #104]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003d0c:	2210      	movs	r2, #16
 8003d0e:	61da      	str	r2, [r3, #28]
    hspi.Init.FirstBit          = SPI_FIRSTBIT_MSB;
 8003d10:	4b18      	ldr	r3, [pc, #96]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003d12:	2200      	movs	r2, #0
 8003d14:	621a      	str	r2, [r3, #32]
    hspi.Init.TIMode            = SPI_TIMODE_DISABLE;
 8003d16:	4b17      	ldr	r3, [pc, #92]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003d18:	2200      	movs	r2, #0
 8003d1a:	625a      	str	r2, [r3, #36]	@ 0x24
    hspi.Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 8003d1c:	4b15      	ldr	r3, [pc, #84]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003d1e:	2200      	movs	r2, #0
 8003d20:	629a      	str	r2, [r3, #40]	@ 0x28
    hspi.Init.CRCPolynomial     = 0;
 8003d22:	4b14      	ldr	r3, [pc, #80]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(HAL_SPI_Init( &hspi ) != HAL_OK)
 8003d28:	4812      	ldr	r0, [pc, #72]	@ (8003d74 <SPI_WIFI_Init+0xb4>)
 8003d2a:	f003 fc1b 	bl	8007564 <HAL_SPI_Init>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d002      	beq.n	8003d3a <SPI_WIFI_Init+0x7a>
    {
      return -1;
 8003d34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d38:	e018      	b.n	8003d6c <SPI_WIFI_Init+0xac>
    }

     /* Enable Interrupt for Data Ready pin , GPIO_PIN1 */
     HAL_NVIC_SetPriority((IRQn_Type)EXTI1_IRQn, SPI_INTERFACE_PRIO, 0x00);
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	2007      	movs	r0, #7
 8003d40:	f001 fae5 	bl	800530e <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)EXTI1_IRQn);
 8003d44:	2007      	movs	r0, #7
 8003d46:	f001 fafe 	bl	8005346 <HAL_NVIC_EnableIRQ>

     /* Enable Interrupt for SPI tx and rx */
     HAL_NVIC_SetPriority((IRQn_Type)SPI3_IRQn, SPI_INTERFACE_PRIO, 0);
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	2033      	movs	r0, #51	@ 0x33
 8003d50:	f001 fadd 	bl	800530e <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ((IRQn_Type)SPI3_IRQn);
 8003d54:	2033      	movs	r0, #51	@ 0x33
 8003d56:	f001 faf6 	bl	8005346 <HAL_NVIC_EnableIRQ>
    SEM_WAIT(cmddata_rdy_rising_sem, 1);
    SEM_WAIT(spi_rx_sem, 1);
    SEM_WAIT(spi_tx_sem, 1);
#endif /* WIFI_USE_CMSIS_OS */
    /* first call used for calibration */
    SPI_WIFI_DelayUs(10);
 8003d5a:	200a      	movs	r0, #10
 8003d5c:	f000 fa08 	bl	8004170 <SPI_WIFI_DelayUs>
  }

  rc = SPI_WIFI_ResetModule();
 8003d60:	f000 f80c 	bl	8003d7c <SPI_WIFI_ResetModule>
 8003d64:	4603      	mov	r3, r0
 8003d66:	73fb      	strb	r3, [r7, #15]

  return rc;
 8003d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	20000a98 	.word	0x20000a98
 8003d78:	40003c00 	.word	0x40003c00

08003d7c <SPI_WIFI_ResetModule>:


int8_t SPI_WIFI_ResetModule(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
  uint32_t tickstart = HAL_GetTick();
 8003d82:	f001 f9b9 	bl	80050f8 <HAL_GetTick>
 8003d86:	60b8      	str	r0, [r7, #8]
  uint8_t Prompt[6];
  uint8_t count = 0;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef  Status;

  WIFI_RESET_MODULE();
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003d92:	4835      	ldr	r0, [pc, #212]	@ (8003e68 <SPI_WIFI_ResetModule+0xec>)
 8003d94:	f001 ff88 	bl	8005ca8 <HAL_GPIO_WritePin>
 8003d98:	200a      	movs	r0, #10
 8003d9a:	f001 f9b9 	bl	8005110 <HAL_Delay>
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003da4:	4830      	ldr	r0, [pc, #192]	@ (8003e68 <SPI_WIFI_ResetModule+0xec>)
 8003da6:	f001 ff7f 	bl	8005ca8 <HAL_GPIO_WritePin>
 8003daa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003dae:	f001 f9af 	bl	8005110 <HAL_Delay>
  WIFI_ENABLE_NSS();
 8003db2:	2200      	movs	r2, #0
 8003db4:	2101      	movs	r1, #1
 8003db6:	482c      	ldr	r0, [pc, #176]	@ (8003e68 <SPI_WIFI_ResetModule+0xec>)
 8003db8:	f001 ff76 	bl	8005ca8 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003dbc:	200f      	movs	r0, #15
 8003dbe:	f000 f9d7 	bl	8004170 <SPI_WIFI_DelayUs>

  while (WIFI_IS_CMDDATA_READY())
 8003dc2:	e02b      	b.n	8003e1c <SPI_WIFI_ResetModule+0xa0>
  {
    if (count > 4)
 8003dc4:	7bfb      	ldrb	r3, [r7, #15]
 8003dc6:	2b04      	cmp	r3, #4
 8003dc8:	d907      	bls.n	8003dda <SPI_WIFI_ResetModule+0x5e>
    {
      WIFI_DISABLE_NSS();
 8003dca:	2201      	movs	r2, #1
 8003dcc:	2101      	movs	r1, #1
 8003dce:	4826      	ldr	r0, [pc, #152]	@ (8003e68 <SPI_WIFI_ResetModule+0xec>)
 8003dd0:	f001 ff6a 	bl	8005ca8 <HAL_GPIO_WritePin>
      return -1;
 8003dd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003dd8:	e042      	b.n	8003e60 <SPI_WIFI_ResetModule+0xe4>
    }
    Status = HAL_SPI_Receive(&hspi , &Prompt[count], 1, 0xFFFF);
 8003dda:	7bfb      	ldrb	r3, [r7, #15]
 8003ddc:	463a      	mov	r2, r7
 8003dde:	18d1      	adds	r1, r2, r3
 8003de0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003de4:	2201      	movs	r2, #1
 8003de6:	4821      	ldr	r0, [pc, #132]	@ (8003e6c <SPI_WIFI_ResetModule+0xf0>)
 8003de8:	f003 fcc4 	bl	8007774 <HAL_SPI_Receive>
 8003dec:	4603      	mov	r3, r0
 8003dee:	71fb      	strb	r3, [r7, #7]
    count += 2;
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	3302      	adds	r3, #2
 8003df4:	73fb      	strb	r3, [r7, #15]
    if (((HAL_GetTick() - tickstart) > 0xFFFF) || (Status != HAL_OK))
 8003df6:	f001 f97f 	bl	80050f8 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e04:	d202      	bcs.n	8003e0c <SPI_WIFI_ResetModule+0x90>
 8003e06:	79fb      	ldrb	r3, [r7, #7]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d007      	beq.n	8003e1c <SPI_WIFI_ResetModule+0xa0>
    {
      WIFI_DISABLE_NSS();
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	2101      	movs	r1, #1
 8003e10:	4815      	ldr	r0, [pc, #84]	@ (8003e68 <SPI_WIFI_ResetModule+0xec>)
 8003e12:	f001 ff49 	bl	8005ca8 <HAL_GPIO_WritePin>
      return -1;
 8003e16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e1a:	e021      	b.n	8003e60 <SPI_WIFI_ResetModule+0xe4>
  while (WIFI_IS_CMDDATA_READY())
 8003e1c:	2102      	movs	r1, #2
 8003e1e:	4812      	ldr	r0, [pc, #72]	@ (8003e68 <SPI_WIFI_ResetModule+0xec>)
 8003e20:	f001 ff2a 	bl	8005c78 <HAL_GPIO_ReadPin>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d0cc      	beq.n	8003dc4 <SPI_WIFI_ResetModule+0x48>
    }
  }

  WIFI_DISABLE_NSS();
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	480e      	ldr	r0, [pc, #56]	@ (8003e68 <SPI_WIFI_ResetModule+0xec>)
 8003e30:	f001 ff3a 	bl	8005ca8 <HAL_GPIO_WritePin>

  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 8003e34:	783b      	ldrb	r3, [r7, #0]
 8003e36:	2b15      	cmp	r3, #21
 8003e38:	d10e      	bne.n	8003e58 <SPI_WIFI_ResetModule+0xdc>
 8003e3a:	787b      	ldrb	r3, [r7, #1]
 8003e3c:	2b15      	cmp	r3, #21
 8003e3e:	d10b      	bne.n	8003e58 <SPI_WIFI_ResetModule+0xdc>
 8003e40:	78bb      	ldrb	r3, [r7, #2]
 8003e42:	2b0d      	cmp	r3, #13
 8003e44:	d108      	bne.n	8003e58 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 8003e46:	78fb      	ldrb	r3, [r7, #3]
  if ((Prompt[0] != 0x15) || (Prompt[1] != 0x15) || (Prompt[2] != '\r') ||
 8003e48:	2b0a      	cmp	r3, #10
 8003e4a:	d105      	bne.n	8003e58 <SPI_WIFI_ResetModule+0xdc>
      (Prompt[3] != '\n') || (Prompt[4] != '>') || (Prompt[5] != ' '))
 8003e4c:	793b      	ldrb	r3, [r7, #4]
 8003e4e:	2b3e      	cmp	r3, #62	@ 0x3e
 8003e50:	d102      	bne.n	8003e58 <SPI_WIFI_ResetModule+0xdc>
 8003e52:	797b      	ldrb	r3, [r7, #5]
 8003e54:	2b20      	cmp	r3, #32
 8003e56:	d002      	beq.n	8003e5e <SPI_WIFI_ResetModule+0xe2>
  {
    return -1;
 8003e58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e5c:	e000      	b.n	8003e60 <SPI_WIFI_ResetModule+0xe4>
  }
  return 0;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3710      	adds	r7, #16
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	48001000 	.word	0x48001000
 8003e6c:	20000a98 	.word	0x20000a98

08003e70 <SPI_WIFI_DeInit>:
  * @brief  DeInitialize the SPI
  * @param  None
  * @retval 0
  */
int8_t SPI_WIFI_DeInit(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  HAL_SPI_DeInit( &hspi );
 8003e74:	4802      	ldr	r0, [pc, #8]	@ (8003e80 <SPI_WIFI_DeInit+0x10>)
 8003e76:	f003 fc41 	bl	80076fc <HAL_SPI_DeInit>
  osMutexDelete(es_wifi_mutex);
  osSemaphoreDelete(spi_tx_sem);
  osSemaphoreDelete(spi_rx_sem);
  osSemaphoreDelete(cmddata_rdy_rising_sem);
#endif /* WIFI_USE_CMSIS_OS */
  return 0;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	20000a98 	.word	0x20000a98

08003e84 <wait_cmddata_rdy_high>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of received data (payload)
  */
static int wait_cmddata_rdy_high(int timeout)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  int tickstart = HAL_GetTick();
 8003e8c:	f001 f934 	bl	80050f8 <HAL_GetTick>
 8003e90:	4603      	mov	r3, r0
 8003e92:	60fb      	str	r3, [r7, #12]
  while (WIFI_IS_CMDDATA_READY() == 0)
 8003e94:	e00a      	b.n	8003eac <wait_cmddata_rdy_high+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003e96:	f001 f92f 	bl	80050f8 <HAL_GetTick>
 8003e9a:	4602      	mov	r2, r0
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	1ad2      	subs	r2, r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d902      	bls.n	8003eac <wait_cmddata_rdy_high+0x28>
    {
      return -1;
 8003ea6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003eaa:	e007      	b.n	8003ebc <wait_cmddata_rdy_high+0x38>
  while (WIFI_IS_CMDDATA_READY() == 0)
 8003eac:	2102      	movs	r1, #2
 8003eae:	4805      	ldr	r0, [pc, #20]	@ (8003ec4 <wait_cmddata_rdy_high+0x40>)
 8003eb0:	f001 fee2 	bl	8005c78 <HAL_GPIO_ReadPin>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d1ed      	bne.n	8003e96 <wait_cmddata_rdy_high+0x12>
    }
  }
  return 0;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	48001000 	.word	0x48001000

08003ec8 <wait_cmddata_rdy_rising_event>:


static int wait_cmddata_rdy_rising_event(int timeout)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(cmddata_rdy_rising_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003ed0:	f001 f912 	bl	80050f8 <HAL_GetTick>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	60fb      	str	r3, [r7, #12]
  while (cmddata_rdy_rising_event == 1)
 8003ed8:	e00a      	b.n	8003ef0 <wait_cmddata_rdy_rising_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003eda:	f001 f90d 	bl	80050f8 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	1ad2      	subs	r2, r2, r3
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d902      	bls.n	8003ef0 <wait_cmddata_rdy_rising_event+0x28>
    {
      return -1;
 8003eea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003eee:	e004      	b.n	8003efa <wait_cmddata_rdy_rising_event+0x32>
  while (cmddata_rdy_rising_event == 1)
 8003ef0:	4b04      	ldr	r3, [pc, #16]	@ (8003f04 <wait_cmddata_rdy_rising_event+0x3c>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d0f0      	beq.n	8003eda <wait_cmddata_rdy_rising_event+0x12>
    }
  }
  return 0;
 8003ef8:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	20000b04 	.word	0x20000b04

08003f08 <wait_spi_rx_event>:


static int wait_spi_rx_event(int timeout)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_rx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003f10:	f001 f8f2 	bl	80050f8 <HAL_GetTick>
 8003f14:	4603      	mov	r3, r0
 8003f16:	60fb      	str	r3, [r7, #12]
  while (spi_rx_event == 1)
 8003f18:	e00a      	b.n	8003f30 <wait_spi_rx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003f1a:	f001 f8ed 	bl	80050f8 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	1ad2      	subs	r2, r2, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d902      	bls.n	8003f30 <wait_spi_rx_event+0x28>
    {
      return -1;
 8003f2a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003f2e:	e004      	b.n	8003f3a <wait_spi_rx_event+0x32>
  while (spi_rx_event == 1)
 8003f30:	4b04      	ldr	r3, [pc, #16]	@ (8003f44 <wait_spi_rx_event+0x3c>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d0f0      	beq.n	8003f1a <wait_spi_rx_event+0x12>
    }
  }
  return 0;
 8003f38:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	20000afc 	.word	0x20000afc

08003f48 <wait_spi_tx_event>:


static int wait_spi_tx_event(int timeout)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
#ifdef SEM_WAIT
   return SEM_WAIT(spi_tx_sem, timeout);
#else
  int tickstart = HAL_GetTick();
 8003f50:	f001 f8d2 	bl	80050f8 <HAL_GetTick>
 8003f54:	4603      	mov	r3, r0
 8003f56:	60fb      	str	r3, [r7, #12]
  while (spi_tx_event == 1)
 8003f58:	e00a      	b.n	8003f70 <wait_spi_tx_event+0x28>
  {
    if((HAL_GetTick() - tickstart ) > timeout)
 8003f5a:	f001 f8cd 	bl	80050f8 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	1ad2      	subs	r2, r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d902      	bls.n	8003f70 <wait_spi_tx_event+0x28>
    {
      return -1;
 8003f6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003f6e:	e004      	b.n	8003f7a <wait_spi_tx_event+0x32>
  while (spi_tx_event == 1)
 8003f70:	4b04      	ldr	r3, [pc, #16]	@ (8003f84 <wait_spi_tx_event+0x3c>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d0f0      	beq.n	8003f5a <wait_spi_tx_event+0x12>
    }
  }
  return 0;
 8003f78:	2300      	movs	r3, #0
#endif /* SEM_WAIT */
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	20000b00 	.word	0x20000b00

08003f88 <SPI_WIFI_ReceiveData>:


int16_t SPI_WIFI_ReceiveData(uint8_t *pData, uint16_t len, uint32_t timeout)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b086      	sub	sp, #24
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	60f8      	str	r0, [r7, #12]
 8003f90:	460b      	mov	r3, r1
 8003f92:	607a      	str	r2, [r7, #4]
 8003f94:	817b      	strh	r3, [r7, #10]
  int16_t length = 0;
 8003f96:	2300      	movs	r3, #0
 8003f98:	82fb      	strh	r3, [r7, #22]
  uint8_t tmp[2];

  WIFI_DISABLE_NSS();
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	2101      	movs	r1, #1
 8003f9e:	4834      	ldr	r0, [pc, #208]	@ (8004070 <SPI_WIFI_ReceiveData+0xe8>)
 8003fa0:	f001 fe82 	bl	8005ca8 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  SPI_WIFI_DelayUs(3);
 8003fa4:	2003      	movs	r0, #3
 8003fa6:	f000 f8e3 	bl	8004170 <SPI_WIFI_DelayUs>

  if (wait_cmddata_rdy_rising_event(timeout) < 0)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff ff8b 	bl	8003ec8 <wait_cmddata_rdy_rising_event>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	da02      	bge.n	8003fbe <SPI_WIFI_ReceiveData+0x36>
  {
      return ES_WIFI_ERROR_WAITING_DRDY_FALLING;
 8003fb8:	f06f 0302 	mvn.w	r3, #2
 8003fbc:	e054      	b.n	8004068 <SPI_WIFI_ReceiveData+0xe0>
  }

  LOCK_SPI();
  WIFI_ENABLE_NSS();
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2101      	movs	r1, #1
 8003fc2:	482b      	ldr	r0, [pc, #172]	@ (8004070 <SPI_WIFI_ReceiveData+0xe8>)
 8003fc4:	f001 fe70 	bl	8005ca8 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 8003fc8:	200f      	movs	r0, #15
 8003fca:	f000 f8d1 	bl	8004170 <SPI_WIFI_DelayUs>
  while (WIFI_IS_CMDDATA_READY())
 8003fce:	e03d      	b.n	800404c <SPI_WIFI_ReceiveData+0xc4>
  {
    if ((length < len) || (!len))
 8003fd0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8003fd4:	897b      	ldrh	r3, [r7, #10]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	db02      	blt.n	8003fe0 <SPI_WIFI_ReceiveData+0x58>
 8003fda:	897b      	ldrh	r3, [r7, #10]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d13c      	bne.n	800405a <SPI_WIFI_ReceiveData+0xd2>
    {
      spi_rx_event = 1;
 8003fe0:	4b24      	ldr	r3, [pc, #144]	@ (8004074 <SPI_WIFI_ReceiveData+0xec>)
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	601a      	str	r2, [r3, #0]
      if (HAL_SPI_Receive_IT(&hspi, tmp, 1) != HAL_OK) {
 8003fe6:	f107 0314 	add.w	r3, r7, #20
 8003fea:	2201      	movs	r2, #1
 8003fec:	4619      	mov	r1, r3
 8003fee:	4822      	ldr	r0, [pc, #136]	@ (8004078 <SPI_WIFI_ReceiveData+0xf0>)
 8003ff0:	f004 f9a0 	bl	8008334 <HAL_SPI_Receive_IT>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d007      	beq.n	800400a <SPI_WIFI_ReceiveData+0x82>
        WIFI_DISABLE_NSS();
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	481c      	ldr	r0, [pc, #112]	@ (8004070 <SPI_WIFI_ReceiveData+0xe8>)
 8004000:	f001 fe52 	bl	8005ca8 <HAL_GPIO_WritePin>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_SPI_FAILED;
 8004004:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004008:	e02e      	b.n	8004068 <SPI_WIFI_ReceiveData+0xe0>
      }

      wait_spi_rx_event(timeout);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4618      	mov	r0, r3
 800400e:	f7ff ff7b 	bl	8003f08 <wait_spi_rx_event>

      pData[0] = tmp[0];
 8004012:	7d3a      	ldrb	r2, [r7, #20]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	701a      	strb	r2, [r3, #0]
      pData[1] = tmp[1];
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	3301      	adds	r3, #1
 800401c:	7d7a      	ldrb	r2, [r7, #21]
 800401e:	701a      	strb	r2, [r3, #0]
      length += 2;
 8004020:	8afb      	ldrh	r3, [r7, #22]
 8004022:	3302      	adds	r3, #2
 8004024:	b29b      	uxth	r3, r3
 8004026:	82fb      	strh	r3, [r7, #22]
      pData  += 2;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	3302      	adds	r3, #2
 800402c:	60fb      	str	r3, [r7, #12]

      if (length >= ES_WIFI_DATA_SIZE) {
 800402e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004032:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8004036:	db09      	blt.n	800404c <SPI_WIFI_ReceiveData+0xc4>
        WIFI_DISABLE_NSS();
 8004038:	2201      	movs	r2, #1
 800403a:	2101      	movs	r1, #1
 800403c:	480c      	ldr	r0, [pc, #48]	@ (8004070 <SPI_WIFI_ReceiveData+0xe8>)
 800403e:	f001 fe33 	bl	8005ca8 <HAL_GPIO_WritePin>
        SPI_WIFI_ResetModule();
 8004042:	f7ff fe9b 	bl	8003d7c <SPI_WIFI_ResetModule>
        UNLOCK_SPI();
        return ES_WIFI_ERROR_STUFFING_FOREVER;
 8004046:	f06f 0303 	mvn.w	r3, #3
 800404a:	e00d      	b.n	8004068 <SPI_WIFI_ReceiveData+0xe0>
  while (WIFI_IS_CMDDATA_READY())
 800404c:	2102      	movs	r1, #2
 800404e:	4808      	ldr	r0, [pc, #32]	@ (8004070 <SPI_WIFI_ReceiveData+0xe8>)
 8004050:	f001 fe12 	bl	8005c78 <HAL_GPIO_ReadPin>
 8004054:	4603      	mov	r3, r0
 8004056:	2b01      	cmp	r3, #1
 8004058:	d0ba      	beq.n	8003fd0 <SPI_WIFI_ReceiveData+0x48>
    else
    {
      break;
    }
  }
  WIFI_DISABLE_NSS();
 800405a:	2201      	movs	r2, #1
 800405c:	2101      	movs	r1, #1
 800405e:	4804      	ldr	r0, [pc, #16]	@ (8004070 <SPI_WIFI_ReceiveData+0xe8>)
 8004060:	f001 fe22 	bl	8005ca8 <HAL_GPIO_WritePin>
  UNLOCK_SPI();
  return length;
 8004064:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
}
 8004068:	4618      	mov	r0, r3
 800406a:	3718      	adds	r7, #24
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	48001000 	.word	0x48001000
 8004074:	20000afc 	.word	0x20000afc
 8004078:	20000a98 	.word	0x20000a98

0800407c <SPI_WIFI_SendData>:
  * @param  len : Data length
  * @param  timeout : send timeout in mS
  * @retval Length of sent data
  */
int16_t SPI_WIFI_SendData(const uint8_t *pdata, uint16_t len, uint32_t timeout)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	460b      	mov	r3, r1
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	817b      	strh	r3, [r7, #10]
  uint8_t Padding[2];

  if (wait_cmddata_rdy_high(timeout) < 0)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4618      	mov	r0, r3
 800408e:	f7ff fef9 	bl	8003e84 <wait_cmddata_rdy_high>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	da02      	bge.n	800409e <SPI_WIFI_SendData+0x22>
  {
    return ES_WIFI_ERROR_SPI_FAILED;
 8004098:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800409c:	e04f      	b.n	800413e <SPI_WIFI_SendData+0xc2>
  }

  /* arm to detect rising event */
  cmddata_rdy_rising_event = 1;
 800409e:	4b2a      	ldr	r3, [pc, #168]	@ (8004148 <SPI_WIFI_SendData+0xcc>)
 80040a0:	2201      	movs	r2, #1
 80040a2:	601a      	str	r2, [r3, #0]
  LOCK_SPI();
  WIFI_ENABLE_NSS();
 80040a4:	2200      	movs	r2, #0
 80040a6:	2101      	movs	r1, #1
 80040a8:	4828      	ldr	r0, [pc, #160]	@ (800414c <SPI_WIFI_SendData+0xd0>)
 80040aa:	f001 fdfd 	bl	8005ca8 <HAL_GPIO_WritePin>
  SPI_WIFI_DelayUs(15);
 80040ae:	200f      	movs	r0, #15
 80040b0:	f000 f85e 	bl	8004170 <SPI_WIFI_DelayUs>
  if (len > 1)
 80040b4:	897b      	ldrh	r3, [r7, #10]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d919      	bls.n	80040ee <SPI_WIFI_SendData+0x72>
  {
    spi_tx_event = 1;
 80040ba:	4b25      	ldr	r3, [pc, #148]	@ (8004150 <SPI_WIFI_SendData+0xd4>)
 80040bc:	2201      	movs	r2, #1
 80040be:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, (uint8_t *)pdata , len / 2) != HAL_OK)
 80040c0:	897b      	ldrh	r3, [r7, #10]
 80040c2:	085b      	lsrs	r3, r3, #1
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	461a      	mov	r2, r3
 80040c8:	68f9      	ldr	r1, [r7, #12]
 80040ca:	4822      	ldr	r0, [pc, #136]	@ (8004154 <SPI_WIFI_SendData+0xd8>)
 80040cc:	f004 f896 	bl	80081fc <HAL_SPI_Transmit_IT>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d007      	beq.n	80040e6 <SPI_WIFI_SendData+0x6a>
    {
      WIFI_DISABLE_NSS();
 80040d6:	2201      	movs	r2, #1
 80040d8:	2101      	movs	r1, #1
 80040da:	481c      	ldr	r0, [pc, #112]	@ (800414c <SPI_WIFI_SendData+0xd0>)
 80040dc:	f001 fde4 	bl	8005ca8 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 80040e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80040e4:	e02b      	b.n	800413e <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff ff2d 	bl	8003f48 <wait_spi_tx_event>
  }

  if (len & 1)
 80040ee:	897b      	ldrh	r3, [r7, #10]
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d020      	beq.n	800413a <SPI_WIFI_SendData+0xbe>
  {
    Padding[0] = pdata[len - 1];
 80040f8:	897b      	ldrh	r3, [r7, #10]
 80040fa:	3b01      	subs	r3, #1
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	4413      	add	r3, r2
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	753b      	strb	r3, [r7, #20]
    Padding[1] = '\n';
 8004104:	230a      	movs	r3, #10
 8004106:	757b      	strb	r3, [r7, #21]

    spi_tx_event=1;
 8004108:	4b11      	ldr	r3, [pc, #68]	@ (8004150 <SPI_WIFI_SendData+0xd4>)
 800410a:	2201      	movs	r2, #1
 800410c:	601a      	str	r2, [r3, #0]
    if (HAL_SPI_Transmit_IT(&hspi, Padding, 1) != HAL_OK)
 800410e:	f107 0314 	add.w	r3, r7, #20
 8004112:	2201      	movs	r2, #1
 8004114:	4619      	mov	r1, r3
 8004116:	480f      	ldr	r0, [pc, #60]	@ (8004154 <SPI_WIFI_SendData+0xd8>)
 8004118:	f004 f870 	bl	80081fc <HAL_SPI_Transmit_IT>
 800411c:	4603      	mov	r3, r0
 800411e:	2b00      	cmp	r3, #0
 8004120:	d007      	beq.n	8004132 <SPI_WIFI_SendData+0xb6>
    {
      WIFI_DISABLE_NSS();
 8004122:	2201      	movs	r2, #1
 8004124:	2101      	movs	r1, #1
 8004126:	4809      	ldr	r0, [pc, #36]	@ (800414c <SPI_WIFI_SendData+0xd0>)
 8004128:	f001 fdbe 	bl	8005ca8 <HAL_GPIO_WritePin>
      UNLOCK_SPI();
      return ES_WIFI_ERROR_SPI_FAILED;
 800412c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004130:	e005      	b.n	800413e <SPI_WIFI_SendData+0xc2>
    }
    wait_spi_tx_event(timeout);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	4618      	mov	r0, r3
 8004136:	f7ff ff07 	bl	8003f48 <wait_spi_tx_event>
  }
  return len;
 800413a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	20000b04 	.word	0x20000b04
 800414c:	48001000 	.word	0x48001000
 8004150:	20000b00 	.word	0x20000b00
 8004154:	20000a98 	.word	0x20000a98

08004158 <SPI_WIFI_Delay>:
  * @brief  Delay
  * @param  Delay in ms
  * @retval None
  */
void SPI_WIFI_Delay(uint32_t Delay)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f000 ffd5 	bl	8005110 <HAL_Delay>
}
 8004166:	bf00      	nop
 8004168:	3708      	adds	r7, #8
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
	...

08004170 <SPI_WIFI_DelayUs>:
   * @brief  Delay
  * @param  Delay in us
  * @retval None
  */
void SPI_WIFI_DelayUs(uint32_t n)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b086      	sub	sp, #24
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  volatile        uint32_t ct = 0;
 8004178:	2300      	movs	r3, #0
 800417a:	60bb      	str	r3, [r7, #8]
  uint32_t        loop_per_us = 0;
 800417c:	2300      	movs	r3, #0
 800417e:	617b      	str	r3, [r7, #20]
  static uint32_t cycle_per_loop = 0;

  /* calibration happen on first call for a duration of 1 ms * nbcycle per loop */
  /* 10 cycle for STM32L4 */
  if (cycle_per_loop == 0)
 8004180:	4b20      	ldr	r3, [pc, #128]	@ (8004204 <SPI_WIFI_DelayUs+0x94>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d122      	bne.n	80041ce <SPI_WIFI_DelayUs+0x5e>
  {
     uint32_t cycle_per_ms = (SystemCoreClock / 1000UL);
 8004188:	4b1f      	ldr	r3, [pc, #124]	@ (8004208 <SPI_WIFI_DelayUs+0x98>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a1f      	ldr	r2, [pc, #124]	@ (800420c <SPI_WIFI_DelayUs+0x9c>)
 800418e:	fba2 2303 	umull	r2, r3, r2, r3
 8004192:	099b      	lsrs	r3, r3, #6
 8004194:	613b      	str	r3, [r7, #16]
     uint32_t t = 0;
 8004196:	2300      	movs	r3, #0
 8004198:	60fb      	str	r3, [r7, #12]
     ct = cycle_per_ms;
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	60bb      	str	r3, [r7, #8]
     t = HAL_GetTick();
 800419e:	f000 ffab 	bl	80050f8 <HAL_GetTick>
 80041a2:	60f8      	str	r0, [r7, #12]
     while(ct) ct--;
 80041a4:	e002      	b.n	80041ac <SPI_WIFI_DelayUs+0x3c>
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	3b01      	subs	r3, #1
 80041aa:	60bb      	str	r3, [r7, #8]
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1f9      	bne.n	80041a6 <SPI_WIFI_DelayUs+0x36>
     cycle_per_loop = HAL_GetTick() - t;
 80041b2:	f000 ffa1 	bl	80050f8 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	4a11      	ldr	r2, [pc, #68]	@ (8004204 <SPI_WIFI_DelayUs+0x94>)
 80041be:	6013      	str	r3, [r2, #0]
     if (cycle_per_loop == 0) cycle_per_loop = 1;
 80041c0:	4b10      	ldr	r3, [pc, #64]	@ (8004204 <SPI_WIFI_DelayUs+0x94>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d102      	bne.n	80041ce <SPI_WIFI_DelayUs+0x5e>
 80041c8:	4b0e      	ldr	r3, [pc, #56]	@ (8004204 <SPI_WIFI_DelayUs+0x94>)
 80041ca:	2201      	movs	r2, #1
 80041cc:	601a      	str	r2, [r3, #0]
  }

  loop_per_us = SystemCoreClock/1000000UL/cycle_per_loop;
 80041ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004208 <SPI_WIFI_DelayUs+0x98>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a0f      	ldr	r2, [pc, #60]	@ (8004210 <SPI_WIFI_DelayUs+0xa0>)
 80041d4:	fba2 2303 	umull	r2, r3, r2, r3
 80041d8:	0c9a      	lsrs	r2, r3, #18
 80041da:	4b0a      	ldr	r3, [pc, #40]	@ (8004204 <SPI_WIFI_DelayUs+0x94>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e2:	617b      	str	r3, [r7, #20]
  ct = n * loop_per_us;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	fb02 f303 	mul.w	r3, r2, r3
 80041ec:	60bb      	str	r3, [r7, #8]
  while(ct) ct--;
 80041ee:	e002      	b.n	80041f6 <SPI_WIFI_DelayUs+0x86>
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	60bb      	str	r3, [r7, #8]
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d1f9      	bne.n	80041f0 <SPI_WIFI_DelayUs+0x80>
  return;
 80041fc:	bf00      	nop
}
 80041fe:	3718      	adds	r7, #24
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}
 8004204:	20000b08 	.word	0x20000b08
 8004208:	20000024 	.word	0x20000024
 800420c:	10624dd3 	.word	0x10624dd3
 8004210:	431bde83 	.word	0x431bde83

08004214 <HAL_SPI_RxCpltCallback>:
  *               the configuration information for the SPI module.
  * @retval None
  */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  if (spi_rx_event)
 800421c:	4b06      	ldr	r3, [pc, #24]	@ (8004238 <HAL_SPI_RxCpltCallback+0x24>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d002      	beq.n	800422a <HAL_SPI_RxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_rx_sem);
    spi_rx_event = 0;
 8004224:	4b04      	ldr	r3, [pc, #16]	@ (8004238 <HAL_SPI_RxCpltCallback+0x24>)
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]
  }
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	20000afc 	.word	0x20000afc

0800423c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the SPI module.
  * @retval None
  */
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  if (spi_tx_event)
 8004244:	4b06      	ldr	r3, [pc, #24]	@ (8004260 <HAL_SPI_TxCpltCallback+0x24>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d002      	beq.n	8004252 <HAL_SPI_TxCpltCallback+0x16>
  {
    SEM_SIGNAL(spi_tx_sem);
    spi_tx_event = 0;
 800424c:	4b04      	ldr	r3, [pc, #16]	@ (8004260 <HAL_SPI_TxCpltCallback+0x24>)
 800424e:	2200      	movs	r2, #0
 8004250:	601a      	str	r2, [r3, #0]
  }
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	20000b00 	.word	0x20000b00

08004264 <SPI_WIFI_ISR>:
  * @brief  Interrupt handler for CMDDATARDY input signal
  * @param  None
  * @retval None
  */
void    SPI_WIFI_ISR(void)
{
 8004264:	b480      	push	{r7}
 8004266:	af00      	add	r7, sp, #0
   if (cmddata_rdy_rising_event == 1)
 8004268:	4b05      	ldr	r3, [pc, #20]	@ (8004280 <SPI_WIFI_ISR+0x1c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2b01      	cmp	r3, #1
 800426e:	d102      	bne.n	8004276 <SPI_WIFI_ISR+0x12>
   {
     SEM_SIGNAL(cmddata_rdy_rising_sem);
     cmddata_rdy_rising_event = 0;
 8004270:	4b03      	ldr	r3, [pc, #12]	@ (8004280 <SPI_WIFI_ISR+0x1c>)
 8004272:	2200      	movs	r2, #0
 8004274:	601a      	str	r2, [r3, #0]
   }
}
 8004276:	bf00      	nop
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr
 8004280:	20000b04 	.word	0x20000b04

08004284 <WIFI_Init>:
  * @brief  Initialize the WIFI core
  * @param  None
  * @retval Operation status
  */
WIFI_Status_t WIFI_Init(void)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af02      	add	r7, sp, #8
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	71fb      	strb	r3, [r7, #7]

  if(ES_WIFI_RegisterBusIO(&EsWifiObj,
 800428e:	4b0d      	ldr	r3, [pc, #52]	@ (80042c4 <WIFI_Init+0x40>)
 8004290:	9301      	str	r3, [sp, #4]
 8004292:	4b0d      	ldr	r3, [pc, #52]	@ (80042c8 <WIFI_Init+0x44>)
 8004294:	9300      	str	r3, [sp, #0]
 8004296:	4b0d      	ldr	r3, [pc, #52]	@ (80042cc <WIFI_Init+0x48>)
 8004298:	4a0d      	ldr	r2, [pc, #52]	@ (80042d0 <WIFI_Init+0x4c>)
 800429a:	490e      	ldr	r1, [pc, #56]	@ (80042d4 <WIFI_Init+0x50>)
 800429c:	480e      	ldr	r0, [pc, #56]	@ (80042d8 <WIFI_Init+0x54>)
 800429e:	f7fe fde3 	bl	8002e68 <ES_WIFI_RegisterBusIO>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d107      	bne.n	80042b8 <WIFI_Init+0x34>
                           SPI_WIFI_DeInit,
                           SPI_WIFI_Delay,
                           SPI_WIFI_SendData,
                           SPI_WIFI_ReceiveData) == ES_WIFI_STATUS_OK)
  {
    if(ES_WIFI_Init(&EsWifiObj) == ES_WIFI_STATUS_OK)
 80042a8:	480b      	ldr	r0, [pc, #44]	@ (80042d8 <WIFI_Init+0x54>)
 80042aa:	f7fe fda9 	bl	8002e00 <ES_WIFI_Init>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d101      	bne.n	80042b8 <WIFI_Init+0x34>
    {
      ret = WIFI_STATUS_OK;
 80042b4:	2300      	movs	r3, #0
 80042b6:	71fb      	strb	r3, [r7, #7]
    }
  }
  return ret;
 80042b8:	79fb      	ldrb	r3, [r7, #7]
}
 80042ba:	4618      	mov	r0, r3
 80042bc:	3708      	adds	r7, #8
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
 80042c2:	bf00      	nop
 80042c4:	08003f89 	.word	0x08003f89
 80042c8:	0800407d 	.word	0x0800407d
 80042cc:	08004159 	.word	0x08004159
 80042d0:	08003e71 	.word	0x08003e71
 80042d4:	08003cc1 	.word	0x08003cc1
 80042d8:	20000b0c 	.word	0x20000b0c

080042dc <WIFI_Connect>:
  * @param  Password : Password string
  * @param  ecn : Encryption type
  * @retval Operation status
  */
WIFI_Status_t WIFI_Connect(const char* SSID, const char* Password, WIFI_Ecn_t ecn)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b086      	sub	sp, #24
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	4613      	mov	r3, r2
 80042e8:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_Connect(&EsWifiObj, SSID, Password, (ES_WIFI_SecurityType_t) ecn) == ES_WIFI_STATUS_OK)
 80042ee:	79fb      	ldrb	r3, [r7, #7]
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	68f9      	ldr	r1, [r7, #12]
 80042f4:	4809      	ldr	r0, [pc, #36]	@ (800431c <WIFI_Connect+0x40>)
 80042f6:	f7fe fdeb 	bl	8002ed0 <ES_WIFI_Connect>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d107      	bne.n	8004310 <WIFI_Connect+0x34>
  {
    if(ES_WIFI_GetNetworkSettings(&EsWifiObj) == ES_WIFI_STATUS_OK)
 8004300:	4806      	ldr	r0, [pc, #24]	@ (800431c <WIFI_Connect+0x40>)
 8004302:	f7fe fe8d 	bl	8003020 <ES_WIFI_GetNetworkSettings>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <WIFI_Connect+0x34>
    {
       ret = WIFI_STATUS_OK;
 800430c:	2300      	movs	r3, #0
 800430e:	75fb      	strb	r3, [r7, #23]
    }
  }
  return ret;
 8004310:	7dfb      	ldrb	r3, [r7, #23]
}
 8004312:	4618      	mov	r0, r3
 8004314:	3718      	adds	r7, #24
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	20000b0c 	.word	0x20000b0c

08004320 <WIFI_GetIP_Address>:
/**
  * @brief  This function retrieves the WiFi interface's IP address.
  * @retval Operation Status.
  */
WIFI_Status_t WIFI_GetIP_Address(uint8_t *ipaddr, uint8_t IpAddrLength)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	70fb      	strb	r3, [r7, #3]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]

  if ((ipaddr != NULL) && (4 <= IpAddrLength))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d010      	beq.n	8004358 <WIFI_GetIP_Address+0x38>
 8004336:	78fb      	ldrb	r3, [r7, #3]
 8004338:	2b03      	cmp	r3, #3
 800433a:	d90d      	bls.n	8004358 <WIFI_GetIP_Address+0x38>
  {
    if (ES_WIFI_IsConnected(&EsWifiObj) == 1)
 800433c:	4809      	ldr	r0, [pc, #36]	@ (8004364 <WIFI_GetIP_Address+0x44>)
 800433e:	f7fe fe3f 	bl	8002fc0 <ES_WIFI_IsConnected>
 8004342:	4603      	mov	r3, r0
 8004344:	2b01      	cmp	r3, #1
 8004346:	d107      	bne.n	8004358 <WIFI_GetIP_Address+0x38>
    {
      memcpy(ipaddr, EsWifiObj.NetSettings.IP_Addr, 4);
 8004348:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <WIFI_GetIP_Address+0x44>)
 800434a:	f8d3 30d5 	ldr.w	r3, [r3, #213]	@ 0xd5
 800434e:	461a      	mov	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	601a      	str	r2, [r3, #0]
      ret = WIFI_STATUS_OK;
 8004354:	2300      	movs	r3, #0
 8004356:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8004358:	7bfb      	ldrb	r3, [r7, #15]
}
 800435a:	4618      	mov	r0, r3
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}
 8004362:	bf00      	nop
 8004364:	20000b0c 	.word	0x20000b0c

08004368 <WIFI_GetHostAddress>:
  * @param  ipaddr : array of the IP address
  * @param  IpAddrLength : The length of the IP address
  * @retval Operation status
  */
WIFI_Status_t WIFI_GetHostAddress(const char *location, uint8_t *ipaddr, uint8_t IpAddrLength)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	4613      	mov	r3, r2
 8004374:	71fb      	strb	r3, [r7, #7]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	75fb      	strb	r3, [r7, #23]

  if ((ipaddr != NULL) && (4 <= IpAddrLength))
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d00d      	beq.n	800439c <WIFI_GetHostAddress+0x34>
 8004380:	79fb      	ldrb	r3, [r7, #7]
 8004382:	2b03      	cmp	r3, #3
 8004384:	d90a      	bls.n	800439c <WIFI_GetHostAddress+0x34>
  {
    if (ES_WIFI_DNS_LookUp(&EsWifiObj, location, ipaddr, IpAddrLength) == ES_WIFI_STATUS_OK)
 8004386:	79fb      	ldrb	r3, [r7, #7]
 8004388:	68ba      	ldr	r2, [r7, #8]
 800438a:	68f9      	ldr	r1, [r7, #12]
 800438c:	4806      	ldr	r0, [pc, #24]	@ (80043a8 <WIFI_GetHostAddress+0x40>)
 800438e:	f7fe fe71 	bl	8003074 <ES_WIFI_DNS_LookUp>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d101      	bne.n	800439c <WIFI_GetHostAddress+0x34>
    {
      return WIFI_STATUS_OK;
 8004398:	2300      	movs	r3, #0
 800439a:	e000      	b.n	800439e <WIFI_GetHostAddress+0x36>
    }
  }
  return ret;
 800439c:	7dfb      	ldrb	r3, [r7, #23]
}
 800439e:	4618      	mov	r0, r3
 80043a0:	3718      	adds	r7, #24
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
 80043a6:	bf00      	nop
 80043a8:	20000b0c 	.word	0x20000b0c

080043ac <WIFI_OpenClientConnection>:
  * @param  local_port : Local port
  * @retval Operation status
  */
WIFI_Status_t WIFI_OpenClientConnection(uint32_t socket, WIFI_Protocol_t type, const char *name,
                                        const uint8_t *ipaddr, uint16_t port, uint16_t local_port)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b08a      	sub	sp, #40	@ 0x28
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	60f8      	str	r0, [r7, #12]
 80043b4:	607a      	str	r2, [r7, #4]
 80043b6:	603b      	str	r3, [r7, #0]
 80043b8:	460b      	mov	r3, r1
 80043ba:	72fb      	strb	r3, [r7, #11]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;

  conn.Number = (uint8_t)socket;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	747b      	strb	r3, [r7, #17]
  conn.RemotePort = port;
 80043c8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80043ca:	827b      	strh	r3, [r7, #18]
  conn.LocalPort = local_port;
 80043cc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80043ce:	82bb      	strh	r3, [r7, #20]
  conn.Type = (type == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 80043d0:	7afb      	ldrb	r3, [r7, #11]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	bf14      	ite	ne
 80043d6:	2301      	movne	r3, #1
 80043d8:	2300      	moveq	r3, #0
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	743b      	strb	r3, [r7, #16]
  conn.RemoteIP[0] = ipaddr[0];
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	75bb      	strb	r3, [r7, #22]
  conn.RemoteIP[1] = ipaddr[1];
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	3301      	adds	r3, #1
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	75fb      	strb	r3, [r7, #23]
  conn.RemoteIP[2] = ipaddr[2];
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	3302      	adds	r3, #2
 80043f0:	781b      	ldrb	r3, [r3, #0]
 80043f2:	763b      	strb	r3, [r7, #24]
  conn.RemoteIP[3] = ipaddr[3];
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	3303      	adds	r3, #3
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	767b      	strb	r3, [r7, #25]

  if(ES_WIFI_StartClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 80043fc:	f107 0310 	add.w	r3, r7, #16
 8004400:	4619      	mov	r1, r3
 8004402:	4807      	ldr	r0, [pc, #28]	@ (8004420 <WIFI_OpenClientConnection+0x74>)
 8004404:	f7fe fe6e 	bl	80030e4 <ES_WIFI_StartClientConnection>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d102      	bne.n	8004414 <WIFI_OpenClientConnection+0x68>
  {
    ret = WIFI_STATUS_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 8004414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004418:	4618      	mov	r0, r3
 800441a:	3728      	adds	r7, #40	@ 0x28
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	20000b0c 	.word	0x20000b0c

08004424 <WIFI_CloseClientConnection>:
  * @brief  Close client connection
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseClientConnection(uint32_t socket)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b088      	sub	sp, #32
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	77fb      	strb	r3, [r7, #31]
  ES_WIFI_Conn_t conn;
  conn.Number = (uint8_t)socket;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	b2db      	uxtb	r3, r3
 8004434:	727b      	strb	r3, [r7, #9]

  if(ES_WIFI_StopClientConnection(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004436:	f107 0308 	add.w	r3, r7, #8
 800443a:	4619      	mov	r1, r3
 800443c:	4806      	ldr	r0, [pc, #24]	@ (8004458 <WIFI_CloseClientConnection+0x34>)
 800443e:	f7fe ff3b 	bl	80032b8 <ES_WIFI_StopClientConnection>
 8004442:	4603      	mov	r3, r0
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <WIFI_CloseClientConnection+0x28>
  {
    ret = WIFI_STATUS_OK;
 8004448:	2300      	movs	r3, #0
 800444a:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 800444c:	7ffb      	ldrb	r3, [r7, #31]
}
 800444e:	4618      	mov	r0, r3
 8004450:	3720      	adds	r7, #32
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}
 8004456:	bf00      	nop
 8004458:	20000b0c 	.word	0x20000b0c

0800445c <WIFI_StartServer>:
  * @param  port : Remote port
  * @retval Operation status
  */
WIFI_Status_t WIFI_StartServer(uint32_t socket, WIFI_Protocol_t protocol, uint16_t backlog ,const char *name,
                               uint16_t port)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b08a      	sub	sp, #40	@ 0x28
 8004460:	af00      	add	r7, sp, #0
 8004462:	60f8      	str	r0, [r7, #12]
 8004464:	607b      	str	r3, [r7, #4]
 8004466:	460b      	mov	r3, r1
 8004468:	72fb      	strb	r3, [r7, #11]
 800446a:	4613      	mov	r3, r2
 800446c:	813b      	strh	r3, [r7, #8]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  ES_WIFI_Conn_t conn;

  conn.Number = (uint8_t)socket;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	b2db      	uxtb	r3, r3
 8004478:	747b      	strb	r3, [r7, #17]
  conn.LocalPort = port;
 800447a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800447c:	82bb      	strh	r3, [r7, #20]
  conn.Type = (protocol == WIFI_TCP_PROTOCOL)? ES_WIFI_TCP_CONNECTION : ES_WIFI_UDP_CONNECTION;
 800447e:	7afb      	ldrb	r3, [r7, #11]
 8004480:	2b00      	cmp	r3, #0
 8004482:	bf14      	ite	ne
 8004484:	2301      	movne	r3, #1
 8004486:	2300      	moveq	r3, #0
 8004488:	b2db      	uxtb	r3, r3
 800448a:	743b      	strb	r3, [r7, #16]
  conn.Backlog = backlog;
 800448c:	893b      	ldrh	r3, [r7, #8]
 800448e:	b2db      	uxtb	r3, r3
 8004490:	f887 3020 	strb.w	r3, [r7, #32]

  if(ES_WIFI_StartServerSingleConn(&EsWifiObj, &conn)== ES_WIFI_STATUS_OK)
 8004494:	f107 0310 	add.w	r3, r7, #16
 8004498:	4619      	mov	r1, r3
 800449a:	4807      	ldr	r0, [pc, #28]	@ (80044b8 <WIFI_StartServer+0x5c>)
 800449c:	f7fe ff46 	bl	800332c <ES_WIFI_StartServerSingleConn>
 80044a0:	4603      	mov	r3, r0
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d102      	bne.n	80044ac <WIFI_StartServer+0x50>
  {
    ret = WIFI_STATUS_OK;
 80044a6:	2300      	movs	r3, #0
 80044a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 80044ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3728      	adds	r7, #40	@ 0x28
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	20000b0c 	.word	0x20000b0c

080044bc <WIFI_WaitServerConnection>:
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_WaitServerConnection(uint32_t socket,uint32_t Timeout,
                                        uint8_t *RemoteIp, uint8_t RemoteIpAddrLength, uint16_t *RemotePort)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b08a      	sub	sp, #40	@ 0x28
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
 80044c8:	70fb      	strb	r3, [r7, #3]
  ES_WIFI_Conn_t conn;
  ES_WIFI_Status_t ret;

  conn.Number = (uint8_t)socket;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	747b      	strb	r3, [r7, #17]

  ret = ES_WIFI_WaitServerConnection(&EsWifiObj,Timeout,&conn);
 80044d0:	f107 0310 	add.w	r3, r7, #16
 80044d4:	461a      	mov	r2, r3
 80044d6:	68b9      	ldr	r1, [r7, #8]
 80044d8:	481c      	ldr	r0, [pc, #112]	@ (800454c <WIFI_WaitServerConnection+0x90>)
 80044da:	f7fe ffd3 	bl	8003484 <ES_WIFI_WaitServerConnection>
 80044de:	4603      	mov	r3, r0
 80044e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ES_WIFI_STATUS_OK == ret)
 80044e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d112      	bne.n	8004512 <WIFI_WaitServerConnection+0x56>
  {
    if (RemotePort)
 80044ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <WIFI_WaitServerConnection+0x3c>
    {
      *RemotePort = conn.RemotePort;
 80044f2:	8a7a      	ldrh	r2, [r7, #18]
 80044f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f6:	801a      	strh	r2, [r3, #0]
    }
    if ((RemoteIp != NULL) && (4 <= RemoteIpAddrLength))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d007      	beq.n	800450e <WIFI_WaitServerConnection+0x52>
 80044fe:	78fb      	ldrb	r3, [r7, #3]
 8004500:	2b03      	cmp	r3, #3
 8004502:	d904      	bls.n	800450e <WIFI_WaitServerConnection+0x52>
    {
      memcpy(RemoteIp, conn.RemoteIP, 4);
 8004504:	f8d7 3016 	ldr.w	r3, [r7, #22]
 8004508:	461a      	mov	r2, r3
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	601a      	str	r2, [r3, #0]
    }
    return  WIFI_STATUS_OK;
 800450e:	2300      	movs	r3, #0
 8004510:	e017      	b.n	8004542 <WIFI_WaitServerConnection+0x86>
  }

  if (ES_WIFI_STATUS_TIMEOUT == ret)
 8004512:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004516:	2b03      	cmp	r3, #3
 8004518:	d112      	bne.n	8004540 <WIFI_WaitServerConnection+0x84>
  {
    if (RemotePort)
 800451a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800451c:	2b00      	cmp	r3, #0
 800451e:	d002      	beq.n	8004526 <WIFI_WaitServerConnection+0x6a>
    {
      *RemotePort = 0;
 8004520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004522:	2200      	movs	r2, #0
 8004524:	801a      	strh	r2, [r3, #0]
    }
    if ((RemoteIp != NULL) && (4 <= RemoteIpAddrLength))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d007      	beq.n	800453c <WIFI_WaitServerConnection+0x80>
 800452c:	78fb      	ldrb	r3, [r7, #3]
 800452e:	2b03      	cmp	r3, #3
 8004530:	d904      	bls.n	800453c <WIFI_WaitServerConnection+0x80>
    {
      memset(RemoteIp, 0, 4);
 8004532:	2204      	movs	r2, #4
 8004534:	2100      	movs	r1, #0
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f006 fc58 	bl	800adec <memset>
    }
    return  WIFI_STATUS_TIMEOUT;
 800453c:	2305      	movs	r3, #5
 800453e:	e000      	b.n	8004542 <WIFI_WaitServerConnection+0x86>
  }

  return WIFI_STATUS_ERROR;
 8004540:	2301      	movs	r3, #1
}
 8004542:	4618      	mov	r0, r3
 8004544:	3728      	adds	r7, #40	@ 0x28
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	20000b0c 	.word	0x20000b0c

08004550 <WIFI_CloseServerConnection>:
  * @brief  Close current connection from a client  to the server
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_CloseServerConnection(uint32_t socket)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	73fb      	strb	r3, [r7, #15]

  if (ES_WIFI_STATUS_OK == ES_WIFI_CloseServerConnection(&EsWifiObj, (uint8_t)socket))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	b2db      	uxtb	r3, r3
 8004560:	4619      	mov	r1, r3
 8004562:	4806      	ldr	r0, [pc, #24]	@ (800457c <WIFI_CloseServerConnection+0x2c>)
 8004564:	f7ff f8b2 	bl	80036cc <ES_WIFI_CloseServerConnection>
 8004568:	4603      	mov	r3, r0
 800456a:	2b00      	cmp	r3, #0
 800456c:	d101      	bne.n	8004572 <WIFI_CloseServerConnection+0x22>
  {
    ret = WIFI_STATUS_OK;
 800456e:	2300      	movs	r3, #0
 8004570:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 8004572:	7bfb      	ldrb	r3, [r7, #15]
}
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	20000b0c 	.word	0x20000b0c

08004580 <WIFI_StopServer>:
  * @brief  Stop a server
  * @param  socket : socket
  * @retval Operation status
  */
WIFI_Status_t WIFI_StopServer(uint32_t socket)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	73fb      	strb	r3, [r7, #15]

  if(ES_WIFI_StopServerSingleConn(&EsWifiObj, (uint8_t)socket)== ES_WIFI_STATUS_OK)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	b2db      	uxtb	r3, r3
 8004590:	4619      	mov	r1, r3
 8004592:	4806      	ldr	r0, [pc, #24]	@ (80045ac <WIFI_StopServer+0x2c>)
 8004594:	f7ff f8fa 	bl	800378c <ES_WIFI_StopServerSingleConn>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d101      	bne.n	80045a2 <WIFI_StopServer+0x22>
  {
    ret = WIFI_STATUS_OK;
 800459e:	2300      	movs	r3, #0
 80045a0:	73fb      	strb	r3, [r7, #15]
  }
  return ret;
 80045a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a4:	4618      	mov	r0, r3
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}
 80045ac:	20000b0c 	.word	0x20000b0c

080045b0 <WIFI_SendData>:
  * @param  Timeout : Socket write timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_SendData(uint32_t socket, const uint8_t *pdata, uint16_t Reqlen, uint16_t *SentDatalen,
                            uint32_t Timeout)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b088      	sub	sp, #32
 80045b4:	af02      	add	r7, sp, #8
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	603b      	str	r3, [r7, #0]
 80045bc:	4613      	mov	r3, r2
 80045be:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	75fb      	strb	r3, [r7, #23]

    if (ES_WIFI_SendData(&EsWifiObj, (uint8_t)socket, pdata, Reqlen, SentDatalen, Timeout) == ES_WIFI_STATUS_OK)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	b2d9      	uxtb	r1, r3
 80045c8:	88fa      	ldrh	r2, [r7, #6]
 80045ca:	6a3b      	ldr	r3, [r7, #32]
 80045cc:	9301      	str	r3, [sp, #4]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	4613      	mov	r3, r2
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	4806      	ldr	r0, [pc, #24]	@ (80045f0 <WIFI_SendData+0x40>)
 80045d8:	f7ff f93a 	bl	8003850 <ES_WIFI_SendData>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d101      	bne.n	80045e6 <WIFI_SendData+0x36>
    {
      ret = WIFI_STATUS_OK;
 80045e2:	2300      	movs	r3, #0
 80045e4:	75fb      	strb	r3, [r7, #23]
    }

  return ret;
 80045e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3718      	adds	r7, #24
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bd80      	pop	{r7, pc}
 80045f0:	20000b0c 	.word	0x20000b0c

080045f4 <WIFI_ReceiveData>:
  * @param  Timeout : Socket read timeout (ms)
  * @retval Operation status
  */
WIFI_Status_t WIFI_ReceiveData(uint32_t socket, uint8_t *pdata, uint16_t Reqlen, uint16_t *RcvDatalen,
                               uint32_t Timeout)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b088      	sub	sp, #32
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	603b      	str	r3, [r7, #0]
 8004600:	4613      	mov	r3, r2
 8004602:	80fb      	strh	r3, [r7, #6]
  WIFI_Status_t ret = WIFI_STATUS_ERROR;
 8004604:	2301      	movs	r3, #1
 8004606:	75fb      	strb	r3, [r7, #23]

  if(ES_WIFI_ReceiveData(&EsWifiObj, socket, pdata, Reqlen, RcvDatalen, Timeout) == ES_WIFI_STATUS_OK)
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	b2d9      	uxtb	r1, r3
 800460c:	88fa      	ldrh	r2, [r7, #6]
 800460e:	6a3b      	ldr	r3, [r7, #32]
 8004610:	9301      	str	r3, [sp, #4]
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	9300      	str	r3, [sp, #0]
 8004616:	4613      	mov	r3, r2
 8004618:	68ba      	ldr	r2, [r7, #8]
 800461a:	4806      	ldr	r0, [pc, #24]	@ (8004634 <WIFI_ReceiveData+0x40>)
 800461c:	f7ff f9d4 	bl	80039c8 <ES_WIFI_ReceiveData>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <WIFI_ReceiveData+0x36>
  {
    ret = WIFI_STATUS_OK;
 8004626:	2300      	movs	r3, #0
 8004628:	75fb      	strb	r3, [r7, #23]
  }
  return ret;
 800462a:	7dfb      	ldrb	r3, [r7, #23]
}
 800462c:	4618      	mov	r0, r3
 800462e:	3718      	adds	r7, #24
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	20000b0c 	.word	0x20000b0c

08004638 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b088      	sub	sp, #32
 800463c:	af00      	add	r7, sp, #0
 800463e:	4603      	mov	r3, r0
 8004640:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 8004642:	79fb      	ldrb	r3, [r7, #7]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d10b      	bne.n	8004660 <BSP_LED_Init+0x28>
 8004648:	4b11      	ldr	r3, [pc, #68]	@ (8004690 <BSP_LED_Init+0x58>)
 800464a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800464c:	4a10      	ldr	r2, [pc, #64]	@ (8004690 <BSP_LED_Init+0x58>)
 800464e:	f043 0302 	orr.w	r3, r3, #2
 8004652:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004654:	4b0e      	ldr	r3, [pc, #56]	@ (8004690 <BSP_LED_Init+0x58>)
 8004656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004658:	f003 0302 	and.w	r3, r3, #2
 800465c:	60bb      	str	r3, [r7, #8]
 800465e:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8004660:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004664:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8004666:	2301      	movs	r3, #1
 8004668:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800466e:	2302      	movs	r3, #2
 8004670:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8004672:	79fb      	ldrb	r3, [r7, #7]
 8004674:	4a07      	ldr	r2, [pc, #28]	@ (8004694 <BSP_LED_Init+0x5c>)
 8004676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800467a:	f107 020c 	add.w	r2, r7, #12
 800467e:	4611      	mov	r1, r2
 8004680:	4618      	mov	r0, r3
 8004682:	f001 f94f 	bl	8005924 <HAL_GPIO_Init>
}
 8004686:	bf00      	nop
 8004688:	3720      	adds	r7, #32
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	40021000 	.word	0x40021000
 8004694:	20000028 	.word	0x20000028

08004698 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
 800469e:	4603      	mov	r3, r0
 80046a0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 80046a2:	79fb      	ldrb	r3, [r7, #7]
 80046a4:	4a06      	ldr	r2, [pc, #24]	@ (80046c0 <BSP_LED_On+0x28>)
 80046a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80046ae:	b291      	uxth	r1, r2
 80046b0:	2201      	movs	r2, #1
 80046b2:	4618      	mov	r0, r3
 80046b4:	f001 faf8 	bl	8005ca8 <HAL_GPIO_WritePin>
}
 80046b8:	bf00      	nop
 80046ba:	3708      	adds	r7, #8
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}
 80046c0:	20000028 	.word	0x20000028

080046c4 <BSP_LED_Off>:
  * @param  Led  LED to be set off
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	4603      	mov	r3, r0
 80046cc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 80046ce:	79fb      	ldrb	r3, [r7, #7]
 80046d0:	4a06      	ldr	r2, [pc, #24]	@ (80046ec <BSP_LED_Off+0x28>)
 80046d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80046da:	b291      	uxth	r1, r2
 80046dc:	2200      	movs	r2, #0
 80046de:	4618      	mov	r0, r3
 80046e0:	f001 fae2 	bl	8005ca8 <HAL_GPIO_WritePin>
}
 80046e4:	bf00      	nop
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	20000028 	.word	0x20000028

080046f0 <BSP_COM_Init>:
  *                @arg  COM1 
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains the
  *                configuration information for the specified USART peripheral.
  */
void BSP_COM_Init(COM_TypeDef COM, UART_HandleTypeDef *huart)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08a      	sub	sp, #40	@ 0x28
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	4603      	mov	r3, r0
 80046f8:	6039      	str	r1, [r7, #0]
 80046fa:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef gpio_init_structure;

  /* Enable GPIO clock */
  DISCOVERY_COMx_TX_GPIO_CLK_ENABLE(COM);
 80046fc:	79fb      	ldrb	r3, [r7, #7]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10b      	bne.n	800471a <BSP_COM_Init+0x2a>
 8004702:	4b2d      	ldr	r3, [pc, #180]	@ (80047b8 <BSP_COM_Init+0xc8>)
 8004704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004706:	4a2c      	ldr	r2, [pc, #176]	@ (80047b8 <BSP_COM_Init+0xc8>)
 8004708:	f043 0302 	orr.w	r3, r3, #2
 800470c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800470e:	4b2a      	ldr	r3, [pc, #168]	@ (80047b8 <BSP_COM_Init+0xc8>)
 8004710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004712:	f003 0302 	and.w	r3, r3, #2
 8004716:	613b      	str	r3, [r7, #16]
 8004718:	693b      	ldr	r3, [r7, #16]
  DISCOVERY_COMx_RX_GPIO_CLK_ENABLE(COM);
 800471a:	79fb      	ldrb	r3, [r7, #7]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d10b      	bne.n	8004738 <BSP_COM_Init+0x48>
 8004720:	4b25      	ldr	r3, [pc, #148]	@ (80047b8 <BSP_COM_Init+0xc8>)
 8004722:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004724:	4a24      	ldr	r2, [pc, #144]	@ (80047b8 <BSP_COM_Init+0xc8>)
 8004726:	f043 0302 	orr.w	r3, r3, #2
 800472a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800472c:	4b22      	ldr	r3, [pc, #136]	@ (80047b8 <BSP_COM_Init+0xc8>)
 800472e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004730:	f003 0302 	and.w	r3, r3, #2
 8004734:	60fb      	str	r3, [r7, #12]
 8004736:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  DISCOVERY_COMx_CLK_ENABLE(COM);
 8004738:	79fb      	ldrb	r3, [r7, #7]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10b      	bne.n	8004756 <BSP_COM_Init+0x66>
 800473e:	4b1e      	ldr	r3, [pc, #120]	@ (80047b8 <BSP_COM_Init+0xc8>)
 8004740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004742:	4a1d      	ldr	r2, [pc, #116]	@ (80047b8 <BSP_COM_Init+0xc8>)
 8004744:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004748:	6613      	str	r3, [r2, #96]	@ 0x60
 800474a:	4b1b      	ldr	r3, [pc, #108]	@ (80047b8 <BSP_COM_Init+0xc8>)
 800474c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800474e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004752:	60bb      	str	r3, [r7, #8]
 8004754:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM_TX_PIN[COM];
 8004756:	2340      	movs	r3, #64	@ 0x40
 8004758:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800475a:	2302      	movs	r3, #2
 800475c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800475e:	2302      	movs	r3, #2
 8004760:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004762:	2300      	movs	r3, #0
 8004764:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM_TX_AF[COM];
 8004766:	2307      	movs	r3, #7
 8004768:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_TX_PORT[COM], &gpio_init_structure);
 800476a:	79fb      	ldrb	r3, [r7, #7]
 800476c:	4a13      	ldr	r2, [pc, #76]	@ (80047bc <BSP_COM_Init+0xcc>)
 800476e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004772:	f107 0214 	add.w	r2, r7, #20
 8004776:	4611      	mov	r1, r2
 8004778:	4618      	mov	r0, r3
 800477a:	f001 f8d3 	bl	8005924 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM_RX_PIN[COM];
 800477e:	2380      	movs	r3, #128	@ 0x80
 8004780:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004782:	2302      	movs	r3, #2
 8004784:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM_RX_AF[COM];
 8004786:	2307      	movs	r3, #7
 8004788:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM_RX_PORT[COM], &gpio_init_structure);
 800478a:	79fb      	ldrb	r3, [r7, #7]
 800478c:	4a0c      	ldr	r2, [pc, #48]	@ (80047c0 <BSP_COM_Init+0xd0>)
 800478e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004792:	f107 0214 	add.w	r2, r7, #20
 8004796:	4611      	mov	r1, r2
 8004798:	4618      	mov	r0, r3
 800479a:	f001 f8c3 	bl	8005924 <HAL_GPIO_Init>

  /* USART configuration */
  huart->Instance = COM_USART[COM];
 800479e:	79fb      	ldrb	r3, [r7, #7]
 80047a0:	4a08      	ldr	r2, [pc, #32]	@ (80047c4 <BSP_COM_Init+0xd4>)
 80047a2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	601a      	str	r2, [r3, #0]
  HAL_UART_Init(huart);
 80047aa:	6838      	ldr	r0, [r7, #0]
 80047ac:	f004 fde9 	bl	8009382 <HAL_UART_Init>
}
 80047b0:	bf00      	nop
 80047b2:	3728      	adds	r7, #40	@ 0x28
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	40021000 	.word	0x40021000
 80047bc:	20000030 	.word	0x20000030
 80047c0:	20000034 	.word	0x20000034
 80047c4:	2000002c 	.word	0x2000002c

080047c8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b08a      	sub	sp, #40	@ 0x28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80047d0:	4b27      	ldr	r3, [pc, #156]	@ (8004870 <I2Cx_MspInit+0xa8>)
 80047d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047d4:	4a26      	ldr	r2, [pc, #152]	@ (8004870 <I2Cx_MspInit+0xa8>)
 80047d6:	f043 0302 	orr.w	r3, r3, #2
 80047da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047dc:	4b24      	ldr	r3, [pc, #144]	@ (8004870 <I2Cx_MspInit+0xa8>)
 80047de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	613b      	str	r3, [r7, #16]
 80047e6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80047e8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80047ec:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80047ee:	2312      	movs	r3, #18
 80047f0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80047f2:	2301      	movs	r3, #1
 80047f4:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047f6:	2303      	movs	r3, #3
 80047f8:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80047fa:	2304      	movs	r3, #4
 80047fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80047fe:	f107 0314 	add.w	r3, r7, #20
 8004802:	4619      	mov	r1, r3
 8004804:	481b      	ldr	r0, [pc, #108]	@ (8004874 <I2Cx_MspInit+0xac>)
 8004806:	f001 f88d 	bl	8005924 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800480a:	f107 0314 	add.w	r3, r7, #20
 800480e:	4619      	mov	r1, r3
 8004810:	4818      	ldr	r0, [pc, #96]	@ (8004874 <I2Cx_MspInit+0xac>)
 8004812:	f001 f887 	bl	8005924 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8004816:	4b16      	ldr	r3, [pc, #88]	@ (8004870 <I2Cx_MspInit+0xa8>)
 8004818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481a:	4a15      	ldr	r2, [pc, #84]	@ (8004870 <I2Cx_MspInit+0xa8>)
 800481c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004820:	6593      	str	r3, [r2, #88]	@ 0x58
 8004822:	4b13      	ldr	r3, [pc, #76]	@ (8004870 <I2Cx_MspInit+0xa8>)
 8004824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800482a:	60fb      	str	r3, [r7, #12]
 800482c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800482e:	4b10      	ldr	r3, [pc, #64]	@ (8004870 <I2Cx_MspInit+0xa8>)
 8004830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004832:	4a0f      	ldr	r2, [pc, #60]	@ (8004870 <I2Cx_MspInit+0xa8>)
 8004834:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004838:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800483a:	4b0d      	ldr	r3, [pc, #52]	@ (8004870 <I2Cx_MspInit+0xa8>)
 800483c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483e:	4a0c      	ldr	r2, [pc, #48]	@ (8004870 <I2Cx_MspInit+0xa8>)
 8004840:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004844:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8004846:	2200      	movs	r2, #0
 8004848:	210f      	movs	r1, #15
 800484a:	2021      	movs	r0, #33	@ 0x21
 800484c:	f000 fd5f 	bl	800530e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8004850:	2021      	movs	r0, #33	@ 0x21
 8004852:	f000 fd78 	bl	8005346 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8004856:	2200      	movs	r2, #0
 8004858:	210f      	movs	r1, #15
 800485a:	2022      	movs	r0, #34	@ 0x22
 800485c:	f000 fd57 	bl	800530e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8004860:	2022      	movs	r0, #34	@ 0x22
 8004862:	f000 fd70 	bl	8005346 <HAL_NVIC_EnableIRQ>
}
 8004866:	bf00      	nop
 8004868:	3728      	adds	r7, #40	@ 0x28
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	40021000 	.word	0x40021000
 8004874:	48000400 	.word	0x48000400

08004878 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b082      	sub	sp, #8
 800487c:	af00      	add	r7, sp, #0
 800487e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	4a12      	ldr	r2, [pc, #72]	@ (80048cc <I2Cx_Init+0x54>)
 8004884:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	4a11      	ldr	r2, [pc, #68]	@ (80048d0 <I2Cx_Init+0x58>)
 800488a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f7ff ff89 	bl	80047c8 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f001 fa26 	bl	8005d08 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80048bc:	2100      	movs	r1, #0
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f001 fff0 	bl	80068a4 <HAL_I2CEx_ConfigAnalogFilter>
}
 80048c4:	bf00      	nop
 80048c6:	3708      	adds	r7, #8
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40005800 	.word	0x40005800
 80048d0:	00702681 	.word	0x00702681

080048d4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b08a      	sub	sp, #40	@ 0x28
 80048d8:	af04      	add	r7, sp, #16
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	4608      	mov	r0, r1
 80048de:	4611      	mov	r1, r2
 80048e0:	461a      	mov	r2, r3
 80048e2:	4603      	mov	r3, r0
 80048e4:	72fb      	strb	r3, [r7, #11]
 80048e6:	460b      	mov	r3, r1
 80048e8:	813b      	strh	r3, [r7, #8]
 80048ea:	4613      	mov	r3, r2
 80048ec:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80048ee:	2300      	movs	r3, #0
 80048f0:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80048f2:	7afb      	ldrb	r3, [r7, #11]
 80048f4:	b299      	uxth	r1, r3
 80048f6:	88f8      	ldrh	r0, [r7, #6]
 80048f8:	893a      	ldrh	r2, [r7, #8]
 80048fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80048fe:	9302      	str	r3, [sp, #8]
 8004900:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004902:	9301      	str	r3, [sp, #4]
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	9300      	str	r3, [sp, #0]
 8004908:	4603      	mov	r3, r0
 800490a:	68f8      	ldr	r0, [r7, #12]
 800490c:	f001 fbee 	bl	80060ec <HAL_I2C_Mem_Read>
 8004910:	4603      	mov	r3, r0
 8004912:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004914:	7dfb      	ldrb	r3, [r7, #23]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d004      	beq.n	8004924 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800491a:	7afb      	ldrb	r3, [r7, #11]
 800491c:	4619      	mov	r1, r3
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 f832 	bl	8004988 <I2Cx_Error>
  }
  return status;
 8004924:	7dfb      	ldrb	r3, [r7, #23]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3718      	adds	r7, #24
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}

0800492e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800492e:	b580      	push	{r7, lr}
 8004930:	b08a      	sub	sp, #40	@ 0x28
 8004932:	af04      	add	r7, sp, #16
 8004934:	60f8      	str	r0, [r7, #12]
 8004936:	4608      	mov	r0, r1
 8004938:	4611      	mov	r1, r2
 800493a:	461a      	mov	r2, r3
 800493c:	4603      	mov	r3, r0
 800493e:	72fb      	strb	r3, [r7, #11]
 8004940:	460b      	mov	r3, r1
 8004942:	813b      	strh	r3, [r7, #8]
 8004944:	4613      	mov	r3, r2
 8004946:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004948:	2300      	movs	r3, #0
 800494a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800494c:	7afb      	ldrb	r3, [r7, #11]
 800494e:	b299      	uxth	r1, r3
 8004950:	88f8      	ldrh	r0, [r7, #6]
 8004952:	893a      	ldrh	r2, [r7, #8]
 8004954:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004958:	9302      	str	r3, [sp, #8]
 800495a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800495c:	9301      	str	r3, [sp, #4]
 800495e:	6a3b      	ldr	r3, [r7, #32]
 8004960:	9300      	str	r3, [sp, #0]
 8004962:	4603      	mov	r3, r0
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f001 faad 	bl	8005ec4 <HAL_I2C_Mem_Write>
 800496a:	4603      	mov	r3, r0
 800496c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800496e:	7dfb      	ldrb	r3, [r7, #23]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d004      	beq.n	800497e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004974:	7afb      	ldrb	r3, [r7, #11]
 8004976:	4619      	mov	r1, r3
 8004978:	68f8      	ldr	r0, [r7, #12]
 800497a:	f000 f805 	bl	8004988 <I2Cx_Error>
  }
  return status;
 800497e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004980:	4618      	mov	r0, r3
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	460b      	mov	r3, r1
 8004992:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f001 fa52 	bl	8005e3e <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f7ff ff6c 	bl	8004878 <I2Cx_Init>
}
 80049a0:	bf00      	nop
 80049a2:	3708      	adds	r7, #8
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80049ac:	4802      	ldr	r0, [pc, #8]	@ (80049b8 <SENSOR_IO_Init+0x10>)
 80049ae:	f7ff ff63 	bl	8004878 <I2Cx_Init>
}
 80049b2:	bf00      	nop
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	2000140c 	.word	0x2000140c

080049bc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af02      	add	r7, sp, #8
 80049c2:	4603      	mov	r3, r0
 80049c4:	71fb      	strb	r3, [r7, #7]
 80049c6:	460b      	mov	r3, r1
 80049c8:	71bb      	strb	r3, [r7, #6]
 80049ca:	4613      	mov	r3, r2
 80049cc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80049ce:	79bb      	ldrb	r3, [r7, #6]
 80049d0:	b29a      	uxth	r2, r3
 80049d2:	79f9      	ldrb	r1, [r7, #7]
 80049d4:	2301      	movs	r3, #1
 80049d6:	9301      	str	r3, [sp, #4]
 80049d8:	1d7b      	adds	r3, r7, #5
 80049da:	9300      	str	r3, [sp, #0]
 80049dc:	2301      	movs	r3, #1
 80049de:	4803      	ldr	r0, [pc, #12]	@ (80049ec <SENSOR_IO_Write+0x30>)
 80049e0:	f7ff ffa5 	bl	800492e <I2Cx_WriteMultiple>
}
 80049e4:	bf00      	nop
 80049e6:	3708      	adds	r7, #8
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	2000140c 	.word	0x2000140c

080049f0 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af02      	add	r7, sp, #8
 80049f6:	4603      	mov	r3, r0
 80049f8:	460a      	mov	r2, r1
 80049fa:	71fb      	strb	r3, [r7, #7]
 80049fc:	4613      	mov	r3, r2
 80049fe:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8004a00:	2300      	movs	r3, #0
 8004a02:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8004a04:	79bb      	ldrb	r3, [r7, #6]
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	79f9      	ldrb	r1, [r7, #7]
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	9301      	str	r3, [sp, #4]
 8004a0e:	f107 030f 	add.w	r3, r7, #15
 8004a12:	9300      	str	r3, [sp, #0]
 8004a14:	2301      	movs	r3, #1
 8004a16:	4804      	ldr	r0, [pc, #16]	@ (8004a28 <SENSOR_IO_Read+0x38>)
 8004a18:	f7ff ff5c 	bl	80048d4 <I2Cx_ReadMultiple>

  return read_value;
 8004a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3710      	adds	r7, #16
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	2000140c 	.word	0x2000140c

08004a2c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af02      	add	r7, sp, #8
 8004a32:	603a      	str	r2, [r7, #0]
 8004a34:	461a      	mov	r2, r3
 8004a36:	4603      	mov	r3, r0
 8004a38:	71fb      	strb	r3, [r7, #7]
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	71bb      	strb	r3, [r7, #6]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8004a42:	79bb      	ldrb	r3, [r7, #6]
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	79f9      	ldrb	r1, [r7, #7]
 8004a48:	88bb      	ldrh	r3, [r7, #4]
 8004a4a:	9301      	str	r3, [sp, #4]
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	2301      	movs	r3, #1
 8004a52:	4804      	ldr	r0, [pc, #16]	@ (8004a64 <SENSOR_IO_ReadMultiple+0x38>)
 8004a54:	f7ff ff3e 	bl	80048d4 <I2Cx_ReadMultiple>
 8004a58:	4603      	mov	r3, r0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3708      	adds	r7, #8
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	2000140c 	.word	0x2000140c

08004a68 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b082      	sub	sp, #8
 8004a6c:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8004a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004aa0 <BSP_HSENSOR_Init+0x38>)
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	20be      	movs	r0, #190	@ 0xbe
 8004a74:	4798      	blx	r3
 8004a76:	4603      	mov	r3, r0
 8004a78:	2bbc      	cmp	r3, #188	@ 0xbc
 8004a7a:	d002      	beq.n	8004a82 <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	607b      	str	r3, [r7, #4]
 8004a80:	e009      	b.n	8004a96 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8004a82:	4b08      	ldr	r3, [pc, #32]	@ (8004aa4 <BSP_HSENSOR_Init+0x3c>)
 8004a84:	4a06      	ldr	r2, [pc, #24]	@ (8004aa0 <BSP_HSENSOR_Init+0x38>)
 8004a86:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8004a88:	4b06      	ldr	r3, [pc, #24]	@ (8004aa4 <BSP_HSENSOR_Init+0x3c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	20be      	movs	r0, #190	@ 0xbe
 8004a90:	4798      	blx	r3
    ret = HSENSOR_OK;
 8004a92:	2300      	movs	r3, #0
 8004a94:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8004a96:	687b      	ldr	r3, [r7, #4]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3708      	adds	r7, #8
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}
 8004aa0:	20000038 	.word	0x20000038
 8004aa4:	200014e8 	.word	0x200014e8

08004aa8 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8004aa8:	b580      	push	{r7, lr}
 8004aaa:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8004aac:	4b04      	ldr	r3, [pc, #16]	@ (8004ac0 <BSP_HSENSOR_ReadHumidity+0x18>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	20be      	movs	r0, #190	@ 0xbe
 8004ab4:	4798      	blx	r3
 8004ab6:	eef0 7a40 	vmov.f32	s15, s0
}
 8004aba:	eeb0 0a67 	vmov.f32	s0, s15
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	200014e8 	.word	0x200014e8

08004ac4 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8004aca:	4b0c      	ldr	r3, [pc, #48]	@ (8004afc <BSP_PSENSOR_Init+0x38>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	20ba      	movs	r0, #186	@ 0xba
 8004ad0:	4798      	blx	r3
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2bb1      	cmp	r3, #177	@ 0xb1
 8004ad6:	d002      	beq.n	8004ade <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	607b      	str	r3, [r7, #4]
 8004adc:	e009      	b.n	8004af2 <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8004ade:	4b08      	ldr	r3, [pc, #32]	@ (8004b00 <BSP_PSENSOR_Init+0x3c>)
 8004ae0:	4a06      	ldr	r2, [pc, #24]	@ (8004afc <BSP_PSENSOR_Init+0x38>)
 8004ae2:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8004ae4:	4b06      	ldr	r3, [pc, #24]	@ (8004b00 <BSP_PSENSOR_Init+0x3c>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	20ba      	movs	r0, #186	@ 0xba
 8004aec:	4798      	blx	r3
    ret = PSENSOR_OK;
 8004aee:	2300      	movs	r3, #0
 8004af0:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8004af2:	687b      	ldr	r3, [r7, #4]
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3708      	adds	r7, #8
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	20000054 	.word	0x20000054
 8004b00:	200014ec 	.word	0x200014ec

08004b04 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 8004b04:	b580      	push	{r7, lr}
 8004b06:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 8004b08:	4b04      	ldr	r3, [pc, #16]	@ (8004b1c <BSP_PSENSOR_ReadPressure+0x18>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	20ba      	movs	r0, #186	@ 0xba
 8004b10:	4798      	blx	r3
 8004b12:	eef0 7a40 	vmov.f32	s15, s0
}
 8004b16:	eeb0 0a67 	vmov.f32	s0, s15
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	200014ec 	.word	0x200014ec

08004b20 <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8004b2a:	4b09      	ldr	r3, [pc, #36]	@ (8004b50 <BSP_TSENSOR_Init+0x30>)
 8004b2c:	4a09      	ldr	r2, [pc, #36]	@ (8004b54 <BSP_TSENSOR_Init+0x34>)
 8004b2e:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 8004b30:	f7ff ff3a 	bl	80049a8 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8004b34:	4b06      	ldr	r3, [pc, #24]	@ (8004b50 <BSP_TSENSOR_Init+0x30>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	20be      	movs	r0, #190	@ 0xbe
 8004b3e:	4798      	blx	r3

  ret = TSENSOR_OK;
 8004b40:	2300      	movs	r3, #0
 8004b42:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8004b44:	79fb      	ldrb	r3, [r7, #7]
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3708      	adds	r7, #8
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	200014f0 	.word	0x200014f0
 8004b54:	20000044 	.word	0x20000044

08004b58 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 8004b5c:	4b04      	ldr	r3, [pc, #16]	@ (8004b70 <BSP_TSENSOR_ReadTemp+0x18>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	20be      	movs	r0, #190	@ 0xbe
 8004b64:	4798      	blx	r3
 8004b66:	eef0 7a40 	vmov.f32	s15, s0
}
 8004b6a:	eeb0 0a67 	vmov.f32	s0, s15
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	200014f0 	.word	0x200014f0

08004b74 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b084      	sub	sp, #16
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8004b7e:	88fb      	ldrh	r3, [r7, #6]
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2120      	movs	r1, #32
 8004b84:	4618      	mov	r0, r3
 8004b86:	f7ff ff33 	bl	80049f0 <SENSOR_IO_Read>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8004b8e:	7bfb      	ldrb	r3, [r7, #15]
 8004b90:	f023 0304 	bic.w	r3, r3, #4
 8004b94:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8004b96:	7bfb      	ldrb	r3, [r7, #15]
 8004b98:	f043 0304 	orr.w	r3, r3, #4
 8004b9c:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8004b9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ba0:	f023 0303 	bic.w	r3, r3, #3
 8004ba4:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8004ba6:	7bfb      	ldrb	r3, [r7, #15]
 8004ba8:	f043 0301 	orr.w	r3, r3, #1
 8004bac:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8004bae:	7bfb      	ldrb	r3, [r7, #15]
 8004bb0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004bb4:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8004bb6:	88fb      	ldrh	r3, [r7, #6]
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	7bfa      	ldrb	r2, [r7, #15]
 8004bbc:	2120      	movs	r1, #32
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff fefc 	bl	80049bc <SENSOR_IO_Write>
}
 8004bc4:	bf00      	nop
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8004bda:	f7ff fee5 	bl	80049a8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8004bde:	88fb      	ldrh	r3, [r7, #6]
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	210f      	movs	r1, #15
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7ff ff03 	bl	80049f0 <SENSOR_IO_Read>
 8004bea:	4603      	mov	r3, r0
 8004bec:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8004bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}

08004bf8 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b088      	sub	sp, #32
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	4603      	mov	r3, r0
 8004c00:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8004c02:	88fb      	ldrh	r3, [r7, #6]
 8004c04:	b2d8      	uxtb	r0, r3
 8004c06:	f107 020c 	add.w	r2, r7, #12
 8004c0a:	2302      	movs	r3, #2
 8004c0c:	21b0      	movs	r1, #176	@ 0xb0
 8004c0e:	f7ff ff0d 	bl	8004a2c <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8004c12:	7b3b      	ldrb	r3, [r7, #12]
 8004c14:	085b      	lsrs	r3, r3, #1
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8004c1a:	7b7b      	ldrb	r3, [r7, #13]
 8004c1c:	085b      	lsrs	r3, r3, #1
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8004c22:	88fb      	ldrh	r3, [r7, #6]
 8004c24:	b2d8      	uxtb	r0, r3
 8004c26:	f107 020c 	add.w	r2, r7, #12
 8004c2a:	2302      	movs	r3, #2
 8004c2c:	21b6      	movs	r1, #182	@ 0xb6
 8004c2e:	f7ff fefd 	bl	8004a2c <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8004c32:	7b7b      	ldrb	r3, [r7, #13]
 8004c34:	b21b      	sxth	r3, r3
 8004c36:	021b      	lsls	r3, r3, #8
 8004c38:	b21a      	sxth	r2, r3
 8004c3a:	7b3b      	ldrb	r3, [r7, #12]
 8004c3c:	b21b      	sxth	r3, r3
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8004c42:	88fb      	ldrh	r3, [r7, #6]
 8004c44:	b2d8      	uxtb	r0, r3
 8004c46:	f107 020c 	add.w	r2, r7, #12
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	21ba      	movs	r1, #186	@ 0xba
 8004c4e:	f7ff feed 	bl	8004a2c <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8004c52:	7b7b      	ldrb	r3, [r7, #13]
 8004c54:	b21b      	sxth	r3, r3
 8004c56:	021b      	lsls	r3, r3, #8
 8004c58:	b21a      	sxth	r2, r3
 8004c5a:	7b3b      	ldrb	r3, [r7, #12]
 8004c5c:	b21b      	sxth	r3, r3
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8004c62:	88fb      	ldrh	r3, [r7, #6]
 8004c64:	b2d8      	uxtb	r0, r3
 8004c66:	f107 020c 	add.w	r2, r7, #12
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	21a8      	movs	r1, #168	@ 0xa8
 8004c6e:	f7ff fedd 	bl	8004a2c <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8004c72:	7b7b      	ldrb	r3, [r7, #13]
 8004c74:	b21b      	sxth	r3, r3
 8004c76:	021b      	lsls	r3, r3, #8
 8004c78:	b21a      	sxth	r2, r3
 8004c7a:	7b3b      	ldrb	r3, [r7, #12]
 8004c7c:	b21b      	sxth	r3, r3
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8004c82:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8004c86:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	ee07 3a90 	vmov	s15, r3
 8004c90:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c94:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8004c98:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	ee07 3a90 	vmov	s15, r3
 8004ca2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ca6:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004caa:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004cae:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	ee07 3a90 	vmov	s15, r3
 8004cb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cbc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004cc0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004cc4:	ee07 3a90 	vmov	s15, r3
 8004cc8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cd0:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8004cd4:	edd7 7a04 	vldr	s15, [r7, #16]
 8004cd8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004cdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004ce0:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8004ce4:	edd7 7a04 	vldr	s15, [r7, #16]
 8004ce8:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8004d2c <HTS221_H_ReadHumidity+0x134>
 8004cec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf4:	dd01      	ble.n	8004cfa <HTS221_H_ReadHumidity+0x102>
 8004cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8004d30 <HTS221_H_ReadHumidity+0x138>)
 8004cf8:	e00a      	b.n	8004d10 <HTS221_H_ReadHumidity+0x118>
        : tmp_f;
 8004cfa:	edd7 7a04 	vldr	s15, [r7, #16]
 8004cfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d06:	d502      	bpl.n	8004d0e <HTS221_H_ReadHumidity+0x116>
 8004d08:	f04f 0300 	mov.w	r3, #0
 8004d0c:	e000      	b.n	8004d10 <HTS221_H_ReadHumidity+0x118>
 8004d0e:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8004d10:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8004d12:	edd7 7a04 	vldr	s15, [r7, #16]
 8004d16:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004d1a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004d1e:	eef0 7a66 	vmov.f32	s15, s13
}
 8004d22:	eeb0 0a67 	vmov.f32	s0, s15
 8004d26:	3720      	adds	r7, #32
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	447a0000 	.word	0x447a0000
 8004d30:	447a0000 	.word	0x447a0000

08004d34 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b084      	sub	sp, #16
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	6039      	str	r1, [r7, #0]
 8004d3e:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8004d40:	88fb      	ldrh	r3, [r7, #6]
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	2120      	movs	r1, #32
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7ff fe52 	bl	80049f0 <SENSOR_IO_Read>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8004d50:	7bfb      	ldrb	r3, [r7, #15]
 8004d52:	f023 0304 	bic.w	r3, r3, #4
 8004d56:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8004d58:	7bfb      	ldrb	r3, [r7, #15]
 8004d5a:	f043 0304 	orr.w	r3, r3, #4
 8004d5e:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8004d60:	7bfb      	ldrb	r3, [r7, #15]
 8004d62:	f023 0303 	bic.w	r3, r3, #3
 8004d66:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8004d68:	7bfb      	ldrb	r3, [r7, #15]
 8004d6a:	f043 0301 	orr.w	r3, r3, #1
 8004d6e:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8004d70:	7bfb      	ldrb	r3, [r7, #15]
 8004d72:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004d76:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8004d78:	88fb      	ldrh	r3, [r7, #6]
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	7bfa      	ldrb	r2, [r7, #15]
 8004d7e:	2120      	movs	r1, #32
 8004d80:	4618      	mov	r0, r3
 8004d82:	f7ff fe1b 	bl	80049bc <SENSOR_IO_Write>
}
 8004d86:	bf00      	nop
 8004d88:	3710      	adds	r7, #16
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	bd80      	pop	{r7, pc}

08004d8e <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8004d8e:	b580      	push	{r7, lr}
 8004d90:	b088      	sub	sp, #32
 8004d92:	af00      	add	r7, sp, #0
 8004d94:	4603      	mov	r3, r0
 8004d96:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8004d98:	88fb      	ldrh	r3, [r7, #6]
 8004d9a:	b2d8      	uxtb	r0, r3
 8004d9c:	f107 0208 	add.w	r2, r7, #8
 8004da0:	2302      	movs	r3, #2
 8004da2:	21b2      	movs	r1, #178	@ 0xb2
 8004da4:	f7ff fe42 	bl	8004a2c <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8004da8:	88fb      	ldrh	r3, [r7, #6]
 8004daa:	b2db      	uxtb	r3, r3
 8004dac:	2135      	movs	r1, #53	@ 0x35
 8004dae:	4618      	mov	r0, r3
 8004db0:	f7ff fe1e 	bl	80049f0 <SENSOR_IO_Read>
 8004db4:	4603      	mov	r3, r0
 8004db6:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8004db8:	7ffb      	ldrb	r3, [r7, #31]
 8004dba:	b21b      	sxth	r3, r3
 8004dbc:	021b      	lsls	r3, r3, #8
 8004dbe:	b21b      	sxth	r3, r3
 8004dc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dc4:	b21a      	sxth	r2, r3
 8004dc6:	7a3b      	ldrb	r3, [r7, #8]
 8004dc8:	b21b      	sxth	r3, r3
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8004dce:	7ffb      	ldrb	r3, [r7, #31]
 8004dd0:	b21b      	sxth	r3, r3
 8004dd2:	019b      	lsls	r3, r3, #6
 8004dd4:	b21b      	sxth	r3, r3
 8004dd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dda:	b21a      	sxth	r2, r3
 8004ddc:	7a7b      	ldrb	r3, [r7, #9]
 8004dde:	b21b      	sxth	r3, r3
 8004de0:	4313      	orrs	r3, r2
 8004de2:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8004de4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004de8:	10db      	asrs	r3, r3, #3
 8004dea:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 8004dec:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004df0:	10db      	asrs	r3, r3, #3
 8004df2:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8004df4:	88fb      	ldrh	r3, [r7, #6]
 8004df6:	b2d8      	uxtb	r0, r3
 8004df8:	f107 0208 	add.w	r2, r7, #8
 8004dfc:	2304      	movs	r3, #4
 8004dfe:	21bc      	movs	r1, #188	@ 0xbc
 8004e00:	f7ff fe14 	bl	8004a2c <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8004e04:	7a7b      	ldrb	r3, [r7, #9]
 8004e06:	b21b      	sxth	r3, r3
 8004e08:	021b      	lsls	r3, r3, #8
 8004e0a:	b21a      	sxth	r2, r3
 8004e0c:	7a3b      	ldrb	r3, [r7, #8]
 8004e0e:	b21b      	sxth	r3, r3
 8004e10:	4313      	orrs	r3, r2
 8004e12:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8004e14:	7afb      	ldrb	r3, [r7, #11]
 8004e16:	b21b      	sxth	r3, r3
 8004e18:	021b      	lsls	r3, r3, #8
 8004e1a:	b21a      	sxth	r2, r3
 8004e1c:	7abb      	ldrb	r3, [r7, #10]
 8004e1e:	b21b      	sxth	r3, r3
 8004e20:	4313      	orrs	r3, r2
 8004e22:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8004e24:	88fb      	ldrh	r3, [r7, #6]
 8004e26:	b2d8      	uxtb	r0, r3
 8004e28:	f107 0208 	add.w	r2, r7, #8
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	21aa      	movs	r1, #170	@ 0xaa
 8004e30:	f7ff fdfc 	bl	8004a2c <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8004e34:	7a7b      	ldrb	r3, [r7, #9]
 8004e36:	b21b      	sxth	r3, r3
 8004e38:	021b      	lsls	r3, r3, #8
 8004e3a:	b21a      	sxth	r2, r3
 8004e3c:	7a3b      	ldrb	r3, [r7, #8]
 8004e3e:	b21b      	sxth	r3, r3
 8004e40:	4313      	orrs	r3, r2
 8004e42:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8004e44:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004e48:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	ee07 3a90 	vmov	s15, r3
 8004e52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004e56:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8004e5a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	ee07 3a90 	vmov	s15, r3
 8004e64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e68:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004e6c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004e70:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004e74:	1ad3      	subs	r3, r2, r3
 8004e76:	ee07 3a90 	vmov	s15, r3
 8004e7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e82:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004e86:	ee07 3a90 	vmov	s15, r3
 8004e8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e92:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	ee07 3a90 	vmov	s15, r3
}
 8004e9c:	eeb0 0a67 	vmov.f32	s0, s15
 8004ea0:	3720      	adds	r7, #32
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}

08004ea6 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8004ea6:	b580      	push	{r7, lr}
 8004ea8:	b082      	sub	sp, #8
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	4603      	mov	r3, r0
 8004eae:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8004eb0:	88fb      	ldrh	r3, [r7, #6]
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 f878 	bl	8004fa8 <LPS22HB_Init>
}
 8004eb8:	bf00      	nop
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8004ece:	f7ff fd6b 	bl	80049a8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8004ed2:	88fb      	ldrh	r3, [r7, #6]
 8004ed4:	b2db      	uxtb	r3, r3
 8004ed6:	210f      	movs	r1, #15
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f7ff fd89 	bl	80049f0 <SENSOR_IO_Read>
 8004ede:	4603      	mov	r3, r0
 8004ee0:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8004ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8004eec:	b590      	push	{r4, r7, lr}
 8004eee:	b087      	sub	sp, #28
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 8004efa:	2300      	movs	r3, #0
 8004efc:	74fb      	strb	r3, [r7, #19]
 8004efe:	e013      	b.n	8004f28 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8004f00:	88fb      	ldrh	r3, [r7, #6]
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	7cfb      	ldrb	r3, [r7, #19]
 8004f06:	3328      	adds	r3, #40	@ 0x28
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	7cfc      	ldrb	r4, [r7, #19]
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	4610      	mov	r0, r2
 8004f10:	f7ff fd6e 	bl	80049f0 <SENSOR_IO_Read>
 8004f14:	4603      	mov	r3, r0
 8004f16:	461a      	mov	r2, r3
 8004f18:	f104 0318 	add.w	r3, r4, #24
 8004f1c:	443b      	add	r3, r7
 8004f1e:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8004f22:	7cfb      	ldrb	r3, [r7, #19]
 8004f24:	3301      	adds	r3, #1
 8004f26:	74fb      	strb	r3, [r7, #19]
 8004f28:	7cfb      	ldrb	r3, [r7, #19]
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d9e8      	bls.n	8004f00 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8004f2e:	2300      	movs	r3, #0
 8004f30:	74fb      	strb	r3, [r7, #19]
 8004f32:	e00f      	b.n	8004f54 <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8004f34:	7cfb      	ldrb	r3, [r7, #19]
 8004f36:	3318      	adds	r3, #24
 8004f38:	443b      	add	r3, r7
 8004f3a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	7cfb      	ldrb	r3, [r7, #19]
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	fa02 f303 	lsl.w	r3, r2, r3
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8004f4e:	7cfb      	ldrb	r3, [r7, #19]
 8004f50:	3301      	adds	r3, #1
 8004f52:	74fb      	strb	r3, [r7, #19]
 8004f54:	7cfb      	ldrb	r3, [r7, #19]
 8004f56:	2b02      	cmp	r3, #2
 8004f58:	d9ec      	bls.n	8004f34 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d003      	beq.n	8004f6c <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004f6a:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2264      	movs	r2, #100	@ 0x64
 8004f74:	fb02 f303 	mul.w	r3, r2, r3
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	da01      	bge.n	8004f80 <LPS22HB_P_ReadPressure+0x94>
 8004f7c:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8004f80:	131b      	asrs	r3, r3, #12
 8004f82:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	ee07 3a90 	vmov	s15, r3
 8004f8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f8e:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8004fa4 <LPS22HB_P_ReadPressure+0xb8>
 8004f92:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004f96:	eef0 7a66 	vmov.f32	s15, s13
}
 8004f9a:	eeb0 0a67 	vmov.f32	s0, s15
 8004f9e:	371c      	adds	r7, #28
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd90      	pop	{r4, r7, pc}
 8004fa4:	42c80000 	.word	0x42c80000

08004fa8 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b084      	sub	sp, #16
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	4603      	mov	r3, r0
 8004fb0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8004fb2:	88fb      	ldrh	r3, [r7, #6]
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	211a      	movs	r1, #26
 8004fb8:	4618      	mov	r0, r3
 8004fba:	f7ff fd19 	bl	80049f0 <SENSOR_IO_Read>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 8004fc2:	7bfb      	ldrb	r3, [r7, #15]
 8004fc4:	f023 0301 	bic.w	r3, r3, #1
 8004fc8:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8004fca:	7bfb      	ldrb	r3, [r7, #15]
 8004fcc:	f043 0301 	orr.w	r3, r3, #1
 8004fd0:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8004fd2:	88fb      	ldrh	r3, [r7, #6]
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	7bfa      	ldrb	r2, [r7, #15]
 8004fd8:	211a      	movs	r1, #26
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f7ff fcee 	bl	80049bc <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8004fe0:	88fb      	ldrh	r3, [r7, #6]
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	2110      	movs	r1, #16
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	f7ff fd02 	bl	80049f0 <SENSOR_IO_Read>
 8004fec:	4603      	mov	r3, r0
 8004fee:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
 8004ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ff6:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8004ff8:	7bfb      	ldrb	r3, [r7, #15]
 8004ffa:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8004ffe:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8005000:	7bfb      	ldrb	r3, [r7, #15]
 8005002:	f023 0302 	bic.w	r3, r3, #2
 8005006:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8005008:	7bfb      	ldrb	r3, [r7, #15]
 800500a:	f043 0302 	orr.w	r3, r3, #2
 800500e:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8005010:	88fb      	ldrh	r3, [r7, #6]
 8005012:	b2db      	uxtb	r3, r3
 8005014:	7bfa      	ldrb	r2, [r7, #15]
 8005016:	2110      	movs	r1, #16
 8005018:	4618      	mov	r0, r3
 800501a:	f7ff fccf 	bl	80049bc <SENSOR_IO_Write>
}  
 800501e:	bf00      	nop
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005026:	b580      	push	{r7, lr}
 8005028:	b082      	sub	sp, #8
 800502a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800502c:	2300      	movs	r3, #0
 800502e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005030:	2003      	movs	r0, #3
 8005032:	f000 f961 	bl	80052f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005036:	200f      	movs	r0, #15
 8005038:	f000 f80e 	bl	8005058 <HAL_InitTick>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d002      	beq.n	8005048 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	71fb      	strb	r3, [r7, #7]
 8005046:	e001      	b.n	800504c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005048:	f001 fc77 	bl	800693a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800504c:	79fb      	ldrb	r3, [r7, #7]
}
 800504e:	4618      	mov	r0, r3
 8005050:	3708      	adds	r7, #8
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
	...

08005058 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005060:	2300      	movs	r3, #0
 8005062:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005064:	4b17      	ldr	r3, [pc, #92]	@ (80050c4 <HAL_InitTick+0x6c>)
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d023      	beq.n	80050b4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800506c:	4b16      	ldr	r3, [pc, #88]	@ (80050c8 <HAL_InitTick+0x70>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	4b14      	ldr	r3, [pc, #80]	@ (80050c4 <HAL_InitTick+0x6c>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	4619      	mov	r1, r3
 8005076:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800507a:	fbb3 f3f1 	udiv	r3, r3, r1
 800507e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005082:	4618      	mov	r0, r3
 8005084:	f000 f96d 	bl	8005362 <HAL_SYSTICK_Config>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10f      	bne.n	80050ae <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2b0f      	cmp	r3, #15
 8005092:	d809      	bhi.n	80050a8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005094:	2200      	movs	r2, #0
 8005096:	6879      	ldr	r1, [r7, #4]
 8005098:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800509c:	f000 f937 	bl	800530e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80050a0:	4a0a      	ldr	r2, [pc, #40]	@ (80050cc <HAL_InitTick+0x74>)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6013      	str	r3, [r2, #0]
 80050a6:	e007      	b.n	80050b8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	73fb      	strb	r3, [r7, #15]
 80050ac:	e004      	b.n	80050b8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	73fb      	strb	r3, [r7, #15]
 80050b2:	e001      	b.n	80050b8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80050b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	20000064 	.word	0x20000064
 80050c8:	20000024 	.word	0x20000024
 80050cc:	20000060 	.word	0x20000060

080050d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80050d0:	b480      	push	{r7}
 80050d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80050d4:	4b06      	ldr	r3, [pc, #24]	@ (80050f0 <HAL_IncTick+0x20>)
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	461a      	mov	r2, r3
 80050da:	4b06      	ldr	r3, [pc, #24]	@ (80050f4 <HAL_IncTick+0x24>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4413      	add	r3, r2
 80050e0:	4a04      	ldr	r2, [pc, #16]	@ (80050f4 <HAL_IncTick+0x24>)
 80050e2:	6013      	str	r3, [r2, #0]
}
 80050e4:	bf00      	nop
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr
 80050ee:	bf00      	nop
 80050f0:	20000064 	.word	0x20000064
 80050f4:	200014f4 	.word	0x200014f4

080050f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80050f8:	b480      	push	{r7}
 80050fa:	af00      	add	r7, sp, #0
  return uwTick;
 80050fc:	4b03      	ldr	r3, [pc, #12]	@ (800510c <HAL_GetTick+0x14>)
 80050fe:	681b      	ldr	r3, [r3, #0]
}
 8005100:	4618      	mov	r0, r3
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr
 800510a:	bf00      	nop
 800510c:	200014f4 	.word	0x200014f4

08005110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b084      	sub	sp, #16
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005118:	f7ff ffee 	bl	80050f8 <HAL_GetTick>
 800511c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005128:	d005      	beq.n	8005136 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800512a:	4b0a      	ldr	r3, [pc, #40]	@ (8005154 <HAL_Delay+0x44>)
 800512c:	781b      	ldrb	r3, [r3, #0]
 800512e:	461a      	mov	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	4413      	add	r3, r2
 8005134:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005136:	bf00      	nop
 8005138:	f7ff ffde 	bl	80050f8 <HAL_GetTick>
 800513c:	4602      	mov	r2, r0
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	429a      	cmp	r2, r3
 8005146:	d8f7      	bhi.n	8005138 <HAL_Delay+0x28>
  {
  }
}
 8005148:	bf00      	nop
 800514a:	bf00      	nop
 800514c:	3710      	adds	r7, #16
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	20000064 	.word	0x20000064

08005158 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f003 0307 	and.w	r3, r3, #7
 8005166:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005168:	4b0c      	ldr	r3, [pc, #48]	@ (800519c <__NVIC_SetPriorityGrouping+0x44>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800516e:	68ba      	ldr	r2, [r7, #8]
 8005170:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005174:	4013      	ands	r3, r2
 8005176:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005180:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005184:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005188:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800518a:	4a04      	ldr	r2, [pc, #16]	@ (800519c <__NVIC_SetPriorityGrouping+0x44>)
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	60d3      	str	r3, [r2, #12]
}
 8005190:	bf00      	nop
 8005192:	3714      	adds	r7, #20
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr
 800519c:	e000ed00 	.word	0xe000ed00

080051a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80051a0:	b480      	push	{r7}
 80051a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80051a4:	4b04      	ldr	r3, [pc, #16]	@ (80051b8 <__NVIC_GetPriorityGrouping+0x18>)
 80051a6:	68db      	ldr	r3, [r3, #12]
 80051a8:	0a1b      	lsrs	r3, r3, #8
 80051aa:	f003 0307 	and.w	r3, r3, #7
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr
 80051b8:	e000ed00 	.word	0xe000ed00

080051bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051bc:	b480      	push	{r7}
 80051be:	b083      	sub	sp, #12
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	4603      	mov	r3, r0
 80051c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	db0b      	blt.n	80051e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051ce:	79fb      	ldrb	r3, [r7, #7]
 80051d0:	f003 021f 	and.w	r2, r3, #31
 80051d4:	4907      	ldr	r1, [pc, #28]	@ (80051f4 <__NVIC_EnableIRQ+0x38>)
 80051d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051da:	095b      	lsrs	r3, r3, #5
 80051dc:	2001      	movs	r0, #1
 80051de:	fa00 f202 	lsl.w	r2, r0, r2
 80051e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr
 80051f2:	bf00      	nop
 80051f4:	e000e100 	.word	0xe000e100

080051f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051f8:	b480      	push	{r7}
 80051fa:	b083      	sub	sp, #12
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	4603      	mov	r3, r0
 8005200:	6039      	str	r1, [r7, #0]
 8005202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005208:	2b00      	cmp	r3, #0
 800520a:	db0a      	blt.n	8005222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	b2da      	uxtb	r2, r3
 8005210:	490c      	ldr	r1, [pc, #48]	@ (8005244 <__NVIC_SetPriority+0x4c>)
 8005212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005216:	0112      	lsls	r2, r2, #4
 8005218:	b2d2      	uxtb	r2, r2
 800521a:	440b      	add	r3, r1
 800521c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005220:	e00a      	b.n	8005238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	b2da      	uxtb	r2, r3
 8005226:	4908      	ldr	r1, [pc, #32]	@ (8005248 <__NVIC_SetPriority+0x50>)
 8005228:	79fb      	ldrb	r3, [r7, #7]
 800522a:	f003 030f 	and.w	r3, r3, #15
 800522e:	3b04      	subs	r3, #4
 8005230:	0112      	lsls	r2, r2, #4
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	440b      	add	r3, r1
 8005236:	761a      	strb	r2, [r3, #24]
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr
 8005244:	e000e100 	.word	0xe000e100
 8005248:	e000ed00 	.word	0xe000ed00

0800524c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800524c:	b480      	push	{r7}
 800524e:	b089      	sub	sp, #36	@ 0x24
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f003 0307 	and.w	r3, r3, #7
 800525e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	f1c3 0307 	rsb	r3, r3, #7
 8005266:	2b04      	cmp	r3, #4
 8005268:	bf28      	it	cs
 800526a:	2304      	movcs	r3, #4
 800526c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	3304      	adds	r3, #4
 8005272:	2b06      	cmp	r3, #6
 8005274:	d902      	bls.n	800527c <NVIC_EncodePriority+0x30>
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	3b03      	subs	r3, #3
 800527a:	e000      	b.n	800527e <NVIC_EncodePriority+0x32>
 800527c:	2300      	movs	r3, #0
 800527e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005280:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005284:	69bb      	ldr	r3, [r7, #24]
 8005286:	fa02 f303 	lsl.w	r3, r2, r3
 800528a:	43da      	mvns	r2, r3
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	401a      	ands	r2, r3
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005294:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	fa01 f303 	lsl.w	r3, r1, r3
 800529e:	43d9      	mvns	r1, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80052a4:	4313      	orrs	r3, r2
         );
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3724      	adds	r7, #36	@ 0x24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
	...

080052b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b082      	sub	sp, #8
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	3b01      	subs	r3, #1
 80052c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052c4:	d301      	bcc.n	80052ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052c6:	2301      	movs	r3, #1
 80052c8:	e00f      	b.n	80052ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052ca:	4a0a      	ldr	r2, [pc, #40]	@ (80052f4 <SysTick_Config+0x40>)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052d2:	210f      	movs	r1, #15
 80052d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80052d8:	f7ff ff8e 	bl	80051f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052dc:	4b05      	ldr	r3, [pc, #20]	@ (80052f4 <SysTick_Config+0x40>)
 80052de:	2200      	movs	r2, #0
 80052e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052e2:	4b04      	ldr	r3, [pc, #16]	@ (80052f4 <SysTick_Config+0x40>)
 80052e4:	2207      	movs	r2, #7
 80052e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052e8:	2300      	movs	r3, #0
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	3708      	adds	r7, #8
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bd80      	pop	{r7, pc}
 80052f2:	bf00      	nop
 80052f4:	e000e010 	.word	0xe000e010

080052f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7ff ff29 	bl	8005158 <__NVIC_SetPriorityGrouping>
}
 8005306:	bf00      	nop
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}

0800530e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800530e:	b580      	push	{r7, lr}
 8005310:	b086      	sub	sp, #24
 8005312:	af00      	add	r7, sp, #0
 8005314:	4603      	mov	r3, r0
 8005316:	60b9      	str	r1, [r7, #8]
 8005318:	607a      	str	r2, [r7, #4]
 800531a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800531c:	2300      	movs	r3, #0
 800531e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005320:	f7ff ff3e 	bl	80051a0 <__NVIC_GetPriorityGrouping>
 8005324:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	68b9      	ldr	r1, [r7, #8]
 800532a:	6978      	ldr	r0, [r7, #20]
 800532c:	f7ff ff8e 	bl	800524c <NVIC_EncodePriority>
 8005330:	4602      	mov	r2, r0
 8005332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005336:	4611      	mov	r1, r2
 8005338:	4618      	mov	r0, r3
 800533a:	f7ff ff5d 	bl	80051f8 <__NVIC_SetPriority>
}
 800533e:	bf00      	nop
 8005340:	3718      	adds	r7, #24
 8005342:	46bd      	mov	sp, r7
 8005344:	bd80      	pop	{r7, pc}

08005346 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005346:	b580      	push	{r7, lr}
 8005348:	b082      	sub	sp, #8
 800534a:	af00      	add	r7, sp, #0
 800534c:	4603      	mov	r3, r0
 800534e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005350:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005354:	4618      	mov	r0, r3
 8005356:	f7ff ff31 	bl	80051bc <__NVIC_EnableIRQ>
}
 800535a:	bf00      	nop
 800535c:	3708      	adds	r7, #8
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}

08005362 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005362:	b580      	push	{r7, lr}
 8005364:	b082      	sub	sp, #8
 8005366:	af00      	add	r7, sp, #0
 8005368:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f7ff ffa2 	bl	80052b4 <SysTick_Config>
 8005370:	4603      	mov	r3, r0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3708      	adds	r7, #8
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800537a:	b580      	push	{r7, lr}
 800537c:	b084      	sub	sp, #16
 800537e:	af00      	add	r7, sp, #0
 8005380:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005382:	2300      	movs	r3, #0
 8005384:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800538c:	b2db      	uxtb	r3, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d005      	beq.n	800539e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2204      	movs	r2, #4
 8005396:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	73fb      	strb	r3, [r7, #15]
 800539c:	e029      	b.n	80053f2 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 020e 	bic.w	r2, r2, #14
 80053ac:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f022 0201 	bic.w	r2, r2, #1
 80053bc:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053c2:	f003 021c 	and.w	r2, r3, #28
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ca:	2101      	movs	r1, #1
 80053cc:	fa01 f202 	lsl.w	r2, r1, r2
 80053d0:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d003      	beq.n	80053f2 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	4798      	blx	r3
    }
  }
  return status;
 80053f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 800540a:	2300      	movs	r3, #0
 800540c:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800540e:	4b2f      	ldr	r3, [pc, #188]	@ (80054cc <HAL_FLASH_Program+0xd0>)
 8005410:	781b      	ldrb	r3, [r3, #0]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d101      	bne.n	800541a <HAL_FLASH_Program+0x1e>
 8005416:	2302      	movs	r3, #2
 8005418:	e053      	b.n	80054c2 <HAL_FLASH_Program+0xc6>
 800541a:	4b2c      	ldr	r3, [pc, #176]	@ (80054cc <HAL_FLASH_Program+0xd0>)
 800541c:	2201      	movs	r2, #1
 800541e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005420:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005424:	f000 f888 	bl	8005538 <FLASH_WaitForLastOperation>
 8005428:	4603      	mov	r3, r0
 800542a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800542c:	7dfb      	ldrb	r3, [r7, #23]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d143      	bne.n	80054ba <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005432:	4b26      	ldr	r3, [pc, #152]	@ (80054cc <HAL_FLASH_Program+0xd0>)
 8005434:	2200      	movs	r2, #0
 8005436:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005438:	4b25      	ldr	r3, [pc, #148]	@ (80054d0 <HAL_FLASH_Program+0xd4>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005440:	2b00      	cmp	r3, #0
 8005442:	d009      	beq.n	8005458 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005444:	4b22      	ldr	r3, [pc, #136]	@ (80054d0 <HAL_FLASH_Program+0xd4>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a21      	ldr	r2, [pc, #132]	@ (80054d0 <HAL_FLASH_Program+0xd4>)
 800544a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800544e:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8005450:	4b1e      	ldr	r3, [pc, #120]	@ (80054cc <HAL_FLASH_Program+0xd0>)
 8005452:	2202      	movs	r2, #2
 8005454:	771a      	strb	r2, [r3, #28]
 8005456:	e002      	b.n	800545e <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005458:	4b1c      	ldr	r3, [pc, #112]	@ (80054cc <HAL_FLASH_Program+0xd0>)
 800545a:	2200      	movs	r2, #0
 800545c:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d107      	bne.n	8005474 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8005464:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005468:	68b8      	ldr	r0, [r7, #8]
 800546a:	f000 f8bb 	bl	80055e4 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800546e:	2301      	movs	r3, #1
 8005470:	613b      	str	r3, [r7, #16]
 8005472:	e010      	b.n	8005496 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2b01      	cmp	r3, #1
 8005478:	d002      	beq.n	8005480 <HAL_FLASH_Program+0x84>
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2b02      	cmp	r3, #2
 800547e:	d10a      	bne.n	8005496 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	4619      	mov	r1, r3
 8005484:	68b8      	ldr	r0, [r7, #8]
 8005486:	f000 f8d3 	bl	8005630 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b02      	cmp	r3, #2
 800548e:	d102      	bne.n	8005496 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8005490:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8005494:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005496:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800549a:	f000 f84d 	bl	8005538 <FLASH_WaitForLastOperation>
 800549e:	4603      	mov	r3, r0
 80054a0:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d006      	beq.n	80054b6 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80054a8:	4b09      	ldr	r3, [pc, #36]	@ (80054d0 <HAL_FLASH_Program+0xd4>)
 80054aa:	695a      	ldr	r2, [r3, #20]
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	43db      	mvns	r3, r3
 80054b0:	4907      	ldr	r1, [pc, #28]	@ (80054d0 <HAL_FLASH_Program+0xd4>)
 80054b2:	4013      	ands	r3, r2
 80054b4:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80054b6:	f000 f9eb 	bl	8005890 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80054ba:	4b04      	ldr	r3, [pc, #16]	@ (80054cc <HAL_FLASH_Program+0xd0>)
 80054bc:	2200      	movs	r2, #0
 80054be:	701a      	strb	r2, [r3, #0]

  return status;
 80054c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3718      	adds	r7, #24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	20000068 	.word	0x20000068
 80054d0:	40022000 	.word	0x40022000

080054d4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80054de:	4b0b      	ldr	r3, [pc, #44]	@ (800550c <HAL_FLASH_Unlock+0x38>)
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	da0b      	bge.n	80054fe <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80054e6:	4b09      	ldr	r3, [pc, #36]	@ (800550c <HAL_FLASH_Unlock+0x38>)
 80054e8:	4a09      	ldr	r2, [pc, #36]	@ (8005510 <HAL_FLASH_Unlock+0x3c>)
 80054ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80054ec:	4b07      	ldr	r3, [pc, #28]	@ (800550c <HAL_FLASH_Unlock+0x38>)
 80054ee:	4a09      	ldr	r2, [pc, #36]	@ (8005514 <HAL_FLASH_Unlock+0x40>)
 80054f0:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80054f2:	4b06      	ldr	r3, [pc, #24]	@ (800550c <HAL_FLASH_Unlock+0x38>)
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	da01      	bge.n	80054fe <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80054fe:	79fb      	ldrb	r3, [r7, #7]
}
 8005500:	4618      	mov	r0, r3
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr
 800550c:	40022000 	.word	0x40022000
 8005510:	45670123 	.word	0x45670123
 8005514:	cdef89ab 	.word	0xcdef89ab

08005518 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005518:	b480      	push	{r7}
 800551a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800551c:	4b05      	ldr	r3, [pc, #20]	@ (8005534 <HAL_FLASH_Lock+0x1c>)
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	4a04      	ldr	r2, [pc, #16]	@ (8005534 <HAL_FLASH_Lock+0x1c>)
 8005522:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005526:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8005528:	2300      	movs	r3, #0
}
 800552a:	4618      	mov	r0, r3
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	40022000 	.word	0x40022000

08005538 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8005540:	f7ff fdda 	bl	80050f8 <HAL_GetTick>
 8005544:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005546:	e00d      	b.n	8005564 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800554e:	d009      	beq.n	8005564 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8005550:	f7ff fdd2 	bl	80050f8 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	429a      	cmp	r2, r3
 800555e:	d801      	bhi.n	8005564 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8005560:	2303      	movs	r3, #3
 8005562:	e036      	b.n	80055d2 <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8005564:	4b1d      	ldr	r3, [pc, #116]	@ (80055dc <FLASH_WaitForLastOperation+0xa4>)
 8005566:	691b      	ldr	r3, [r3, #16]
 8005568:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800556c:	2b00      	cmp	r3, #0
 800556e:	d1eb      	bne.n	8005548 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8005570:	4b1a      	ldr	r3, [pc, #104]	@ (80055dc <FLASH_WaitForLastOperation+0xa4>)
 8005572:	691a      	ldr	r2, [r3, #16]
 8005574:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8005578:	4013      	ands	r3, r2
 800557a:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 800557c:	68bb      	ldr	r3, [r7, #8]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d01d      	beq.n	80055be <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8005582:	4b17      	ldr	r3, [pc, #92]	@ (80055e0 <FLASH_WaitForLastOperation+0xa8>)
 8005584:	685a      	ldr	r2, [r3, #4]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	4313      	orrs	r3, r2
 800558a:	4a15      	ldr	r2, [pc, #84]	@ (80055e0 <FLASH_WaitForLastOperation+0xa8>)
 800558c:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005594:	d307      	bcc.n	80055a6 <FLASH_WaitForLastOperation+0x6e>
 8005596:	4b11      	ldr	r3, [pc, #68]	@ (80055dc <FLASH_WaitForLastOperation+0xa4>)
 8005598:	699a      	ldr	r2, [r3, #24]
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80055a0:	490e      	ldr	r1, [pc, #56]	@ (80055dc <FLASH_WaitForLastOperation+0xa4>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	618b      	str	r3, [r1, #24]
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d004      	beq.n	80055ba <FLASH_WaitForLastOperation+0x82>
 80055b0:	4a0a      	ldr	r2, [pc, #40]	@ (80055dc <FLASH_WaitForLastOperation+0xa4>)
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80055b8:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e009      	b.n	80055d2 <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80055be:	4b07      	ldr	r3, [pc, #28]	@ (80055dc <FLASH_WaitForLastOperation+0xa4>)
 80055c0:	691b      	ldr	r3, [r3, #16]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d002      	beq.n	80055d0 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80055ca:	4b04      	ldr	r3, [pc, #16]	@ (80055dc <FLASH_WaitForLastOperation+0xa4>)
 80055cc:	2201      	movs	r2, #1
 80055ce:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	40022000 	.word	0x40022000
 80055e0:	20000068 	.word	0x20000068

080055e4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b085      	sub	sp, #20
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	60f8      	str	r0, [r7, #12]
 80055ec:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80055f0:	4b0e      	ldr	r3, [pc, #56]	@ (800562c <FLASH_Program_DoubleWord+0x48>)
 80055f2:	695b      	ldr	r3, [r3, #20]
 80055f4:	4a0d      	ldr	r2, [pc, #52]	@ (800562c <FLASH_Program_DoubleWord+0x48>)
 80055f6:	f043 0301 	orr.w	r3, r3, #1
 80055fa:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	683a      	ldr	r2, [r7, #0]
 8005600:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8005602:	f3bf 8f6f 	isb	sy
}
 8005606:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8005608:	e9d7 0100 	ldrd	r0, r1, [r7]
 800560c:	f04f 0200 	mov.w	r2, #0
 8005610:	f04f 0300 	mov.w	r3, #0
 8005614:	000a      	movs	r2, r1
 8005616:	2300      	movs	r3, #0
 8005618:	68f9      	ldr	r1, [r7, #12]
 800561a:	3104      	adds	r1, #4
 800561c:	4613      	mov	r3, r2
 800561e:	600b      	str	r3, [r1, #0]
}
 8005620:	bf00      	nop
 8005622:	3714      	adds	r7, #20
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr
 800562c:	40022000 	.word	0x40022000

08005630 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8005630:	b480      	push	{r7}
 8005632:	b089      	sub	sp, #36	@ 0x24
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
 8005638:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800563a:	2340      	movs	r3, #64	@ 0x40
 800563c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8005646:	4b14      	ldr	r3, [pc, #80]	@ (8005698 <FLASH_Program_Fast+0x68>)
 8005648:	695b      	ldr	r3, [r3, #20]
 800564a:	4a13      	ldr	r2, [pc, #76]	@ (8005698 <FLASH_Program_Fast+0x68>)
 800564c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005650:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005652:	f3ef 8310 	mrs	r3, PRIMASK
 8005656:	60fb      	str	r3, [r7, #12]
  return(result);
 8005658:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800565a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800565c:	b672      	cpsid	i
}
 800565e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8005668:	69bb      	ldr	r3, [r7, #24]
 800566a:	3304      	adds	r3, #4
 800566c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	3304      	adds	r3, #4
 8005672:	617b      	str	r3, [r7, #20]
    row_index--;
 8005674:	7ffb      	ldrb	r3, [r7, #31]
 8005676:	3b01      	subs	r3, #1
 8005678:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 800567a:	7ffb      	ldrb	r3, [r7, #31]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1ef      	bne.n	8005660 <FLASH_Program_Fast+0x30>
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	f383 8810 	msr	PRIMASK, r3
}
 800568a:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 800568c:	bf00      	nop
 800568e:	3724      	adds	r7, #36	@ 0x24
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	40022000 	.word	0x40022000

0800569c <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80056a6:	4b49      	ldr	r3, [pc, #292]	@ (80057cc <HAL_FLASHEx_Erase+0x130>)
 80056a8:	781b      	ldrb	r3, [r3, #0]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d101      	bne.n	80056b2 <HAL_FLASHEx_Erase+0x16>
 80056ae:	2302      	movs	r3, #2
 80056b0:	e087      	b.n	80057c2 <HAL_FLASHEx_Erase+0x126>
 80056b2:	4b46      	ldr	r3, [pc, #280]	@ (80057cc <HAL_FLASHEx_Erase+0x130>)
 80056b4:	2201      	movs	r2, #1
 80056b6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80056b8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80056bc:	f7ff ff3c 	bl	8005538 <FLASH_WaitForLastOperation>
 80056c0:	4603      	mov	r3, r0
 80056c2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80056c4:	7bfb      	ldrb	r3, [r7, #15]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d177      	bne.n	80057ba <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80056ca:	4b40      	ldr	r3, [pc, #256]	@ (80057cc <HAL_FLASHEx_Erase+0x130>)
 80056cc:	2200      	movs	r2, #0
 80056ce:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80056d0:	4b3f      	ldr	r3, [pc, #252]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d013      	beq.n	8005704 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80056dc:	4b3c      	ldr	r3, [pc, #240]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d009      	beq.n	80056fc <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80056e8:	4b39      	ldr	r3, [pc, #228]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a38      	ldr	r2, [pc, #224]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 80056ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056f2:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80056f4:	4b35      	ldr	r3, [pc, #212]	@ (80057cc <HAL_FLASHEx_Erase+0x130>)
 80056f6:	2203      	movs	r2, #3
 80056f8:	771a      	strb	r2, [r3, #28]
 80056fa:	e016      	b.n	800572a <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80056fc:	4b33      	ldr	r3, [pc, #204]	@ (80057cc <HAL_FLASHEx_Erase+0x130>)
 80056fe:	2201      	movs	r2, #1
 8005700:	771a      	strb	r2, [r3, #28]
 8005702:	e012      	b.n	800572a <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8005704:	4b32      	ldr	r3, [pc, #200]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800570c:	2b00      	cmp	r3, #0
 800570e:	d009      	beq.n	8005724 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8005710:	4b2f      	ldr	r3, [pc, #188]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a2e      	ldr	r2, [pc, #184]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 8005716:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800571a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800571c:	4b2b      	ldr	r3, [pc, #172]	@ (80057cc <HAL_FLASHEx_Erase+0x130>)
 800571e:	2202      	movs	r2, #2
 8005720:	771a      	strb	r2, [r3, #28]
 8005722:	e002      	b.n	800572a <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005724:	4b29      	ldr	r3, [pc, #164]	@ (80057cc <HAL_FLASHEx_Erase+0x130>)
 8005726:	2200      	movs	r2, #0
 8005728:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b01      	cmp	r3, #1
 8005730:	d113      	bne.n	800575a <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	4618      	mov	r0, r3
 8005738:	f000 f84c 	bl	80057d4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800573c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8005740:	f7ff fefa 	bl	8005538 <FLASH_WaitForLastOperation>
 8005744:	4603      	mov	r3, r0
 8005746:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8005748:	4b21      	ldr	r3, [pc, #132]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 800574a:	695b      	ldr	r3, [r3, #20]
 800574c:	4a20      	ldr	r2, [pc, #128]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 800574e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005752:	f023 0304 	bic.w	r3, r3, #4
 8005756:	6153      	str	r3, [r2, #20]
 8005758:	e02d      	b.n	80057b6 <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005760:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	60bb      	str	r3, [r7, #8]
 8005768:	e01d      	b.n	80057a6 <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	4619      	mov	r1, r3
 8005770:	68b8      	ldr	r0, [r7, #8]
 8005772:	f000 f857 	bl	8005824 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005776:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800577a:	f7ff fedd 	bl	8005538 <FLASH_WaitForLastOperation>
 800577e:	4603      	mov	r3, r0
 8005780:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8005782:	4b13      	ldr	r3, [pc, #76]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 8005784:	695b      	ldr	r3, [r3, #20]
 8005786:	4a12      	ldr	r2, [pc, #72]	@ (80057d0 <HAL_FLASHEx_Erase+0x134>)
 8005788:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800578c:	f023 0302 	bic.w	r3, r3, #2
 8005790:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8005792:	7bfb      	ldrb	r3, [r7, #15]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d003      	beq.n	80057a0 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	68ba      	ldr	r2, [r7, #8]
 800579c:	601a      	str	r2, [r3, #0]
          break;
 800579e:	e00a      	b.n	80057b6 <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	3301      	adds	r3, #1
 80057a4:	60bb      	str	r3, [r7, #8]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	4413      	add	r3, r2
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d3d9      	bcc.n	800576a <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80057b6:	f000 f86b 	bl	8005890 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80057ba:	4b04      	ldr	r3, [pc, #16]	@ (80057cc <HAL_FLASHEx_Erase+0x130>)
 80057bc:	2200      	movs	r2, #0
 80057be:	701a      	strb	r2, [r3, #0]

  return status;
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	20000068 	.word	0x20000068
 80057d0:	40022000 	.word	0x40022000

080057d4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d005      	beq.n	80057f2 <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80057e6:	4b0e      	ldr	r3, [pc, #56]	@ (8005820 <FLASH_MassErase+0x4c>)
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	4a0d      	ldr	r2, [pc, #52]	@ (8005820 <FLASH_MassErase+0x4c>)
 80057ec:	f043 0304 	orr.w	r3, r3, #4
 80057f0:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f003 0302 	and.w	r3, r3, #2
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d005      	beq.n	8005808 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80057fc:	4b08      	ldr	r3, [pc, #32]	@ (8005820 <FLASH_MassErase+0x4c>)
 80057fe:	695b      	ldr	r3, [r3, #20]
 8005800:	4a07      	ldr	r2, [pc, #28]	@ (8005820 <FLASH_MassErase+0x4c>)
 8005802:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005806:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005808:	4b05      	ldr	r3, [pc, #20]	@ (8005820 <FLASH_MassErase+0x4c>)
 800580a:	695b      	ldr	r3, [r3, #20]
 800580c:	4a04      	ldr	r2, [pc, #16]	@ (8005820 <FLASH_MassErase+0x4c>)
 800580e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005812:	6153      	str	r3, [r2, #20]
}
 8005814:	bf00      	nop
 8005816:	370c      	adds	r7, #12
 8005818:	46bd      	mov	sp, r7
 800581a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581e:	4770      	bx	lr
 8005820:	40022000 	.word	0x40022000

08005824 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	2b00      	cmp	r3, #0
 8005836:	d006      	beq.n	8005846 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8005838:	4b14      	ldr	r3, [pc, #80]	@ (800588c <FLASH_PageErase+0x68>)
 800583a:	695b      	ldr	r3, [r3, #20]
 800583c:	4a13      	ldr	r2, [pc, #76]	@ (800588c <FLASH_PageErase+0x68>)
 800583e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005842:	6153      	str	r3, [r2, #20]
 8005844:	e005      	b.n	8005852 <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8005846:	4b11      	ldr	r3, [pc, #68]	@ (800588c <FLASH_PageErase+0x68>)
 8005848:	695b      	ldr	r3, [r3, #20]
 800584a:	4a10      	ldr	r2, [pc, #64]	@ (800588c <FLASH_PageErase+0x68>)
 800584c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005850:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8005852:	4b0e      	ldr	r3, [pc, #56]	@ (800588c <FLASH_PageErase+0x68>)
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	00db      	lsls	r3, r3, #3
 800585e:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8005862:	490a      	ldr	r1, [pc, #40]	@ (800588c <FLASH_PageErase+0x68>)
 8005864:	4313      	orrs	r3, r2
 8005866:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8005868:	4b08      	ldr	r3, [pc, #32]	@ (800588c <FLASH_PageErase+0x68>)
 800586a:	695b      	ldr	r3, [r3, #20]
 800586c:	4a07      	ldr	r2, [pc, #28]	@ (800588c <FLASH_PageErase+0x68>)
 800586e:	f043 0302 	orr.w	r3, r3, #2
 8005872:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8005874:	4b05      	ldr	r3, [pc, #20]	@ (800588c <FLASH_PageErase+0x68>)
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	4a04      	ldr	r2, [pc, #16]	@ (800588c <FLASH_PageErase+0x68>)
 800587a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800587e:	6153      	str	r3, [r2, #20]
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	40022000 	.word	0x40022000

08005890 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8005896:	4b21      	ldr	r3, [pc, #132]	@ (800591c <FLASH_FlushCaches+0x8c>)
 8005898:	7f1b      	ldrb	r3, [r3, #28]
 800589a:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 800589c:	79fb      	ldrb	r3, [r7, #7]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d002      	beq.n	80058a8 <FLASH_FlushCaches+0x18>
 80058a2:	79fb      	ldrb	r3, [r7, #7]
 80058a4:	2b03      	cmp	r3, #3
 80058a6:	d117      	bne.n	80058d8 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80058a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a1c      	ldr	r2, [pc, #112]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058ae:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058b2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80058b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a19      	ldr	r2, [pc, #100]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058ba:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80058be:	6013      	str	r3, [r2, #0]
 80058c0:	4b17      	ldr	r3, [pc, #92]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a16      	ldr	r2, [pc, #88]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80058ca:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80058cc:	4b14      	ldr	r3, [pc, #80]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a13      	ldr	r2, [pc, #76]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80058d6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 80058d8:	79fb      	ldrb	r3, [r7, #7]
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d002      	beq.n	80058e4 <FLASH_FlushCaches+0x54>
 80058de:	79fb      	ldrb	r3, [r7, #7]
 80058e0:	2b03      	cmp	r3, #3
 80058e2:	d111      	bne.n	8005908 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80058e4:	4b0e      	ldr	r3, [pc, #56]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a0d      	ldr	r2, [pc, #52]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058ea:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80058ee:	6013      	str	r3, [r2, #0]
 80058f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a0a      	ldr	r2, [pc, #40]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80058fa:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80058fc:	4b08      	ldr	r3, [pc, #32]	@ (8005920 <FLASH_FlushCaches+0x90>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a07      	ldr	r2, [pc, #28]	@ (8005920 <FLASH_FlushCaches+0x90>)
 8005902:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005906:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8005908:	4b04      	ldr	r3, [pc, #16]	@ (800591c <FLASH_FlushCaches+0x8c>)
 800590a:	2200      	movs	r2, #0
 800590c:	771a      	strb	r2, [r3, #28]
}
 800590e:	bf00      	nop
 8005910:	370c      	adds	r7, #12
 8005912:	46bd      	mov	sp, r7
 8005914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005918:	4770      	bx	lr
 800591a:	bf00      	nop
 800591c:	20000068 	.word	0x20000068
 8005920:	40022000 	.word	0x40022000

08005924 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005924:	b480      	push	{r7}
 8005926:	b087      	sub	sp, #28
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005932:	e17f      	b.n	8005c34 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	2101      	movs	r1, #1
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	fa01 f303 	lsl.w	r3, r1, r3
 8005940:	4013      	ands	r3, r2
 8005942:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2b00      	cmp	r3, #0
 8005948:	f000 8171 	beq.w	8005c2e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f003 0303 	and.w	r3, r3, #3
 8005954:	2b01      	cmp	r3, #1
 8005956:	d005      	beq.n	8005964 <HAL_GPIO_Init+0x40>
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f003 0303 	and.w	r3, r3, #3
 8005960:	2b02      	cmp	r3, #2
 8005962:	d130      	bne.n	80059c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	005b      	lsls	r3, r3, #1
 800596e:	2203      	movs	r2, #3
 8005970:	fa02 f303 	lsl.w	r3, r2, r3
 8005974:	43db      	mvns	r3, r3
 8005976:	693a      	ldr	r2, [r7, #16]
 8005978:	4013      	ands	r3, r2
 800597a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	68da      	ldr	r2, [r3, #12]
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	fa02 f303 	lsl.w	r3, r2, r3
 8005988:	693a      	ldr	r2, [r7, #16]
 800598a:	4313      	orrs	r3, r2
 800598c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	693a      	ldr	r2, [r7, #16]
 8005992:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800599a:	2201      	movs	r2, #1
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	fa02 f303 	lsl.w	r3, r2, r3
 80059a2:	43db      	mvns	r3, r3
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	4013      	ands	r3, r2
 80059a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	091b      	lsrs	r3, r3, #4
 80059b0:	f003 0201 	and.w	r2, r3, #1
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ba:	693a      	ldr	r2, [r7, #16]
 80059bc:	4313      	orrs	r3, r2
 80059be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	f003 0303 	and.w	r3, r3, #3
 80059ce:	2b03      	cmp	r3, #3
 80059d0:	d118      	bne.n	8005a04 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80059d8:	2201      	movs	r2, #1
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	fa02 f303 	lsl.w	r3, r2, r3
 80059e0:	43db      	mvns	r3, r3
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	4013      	ands	r3, r2
 80059e6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	08db      	lsrs	r3, r3, #3
 80059ee:	f003 0201 	and.w	r2, r3, #1
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	fa02 f303 	lsl.w	r3, r2, r3
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	693a      	ldr	r2, [r7, #16]
 8005a02:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	f003 0303 	and.w	r3, r3, #3
 8005a0c:	2b03      	cmp	r3, #3
 8005a0e:	d017      	beq.n	8005a40 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	005b      	lsls	r3, r3, #1
 8005a1a:	2203      	movs	r2, #3
 8005a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a20:	43db      	mvns	r3, r3
 8005a22:	693a      	ldr	r2, [r7, #16]
 8005a24:	4013      	ands	r3, r2
 8005a26:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	689a      	ldr	r2, [r3, #8]
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	005b      	lsls	r3, r3, #1
 8005a30:	fa02 f303 	lsl.w	r3, r2, r3
 8005a34:	693a      	ldr	r2, [r7, #16]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	693a      	ldr	r2, [r7, #16]
 8005a3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	f003 0303 	and.w	r3, r3, #3
 8005a48:	2b02      	cmp	r3, #2
 8005a4a:	d123      	bne.n	8005a94 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	08da      	lsrs	r2, r3, #3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	3208      	adds	r2, #8
 8005a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a58:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	f003 0307 	and.w	r3, r3, #7
 8005a60:	009b      	lsls	r3, r3, #2
 8005a62:	220f      	movs	r2, #15
 8005a64:	fa02 f303 	lsl.w	r3, r2, r3
 8005a68:	43db      	mvns	r3, r3
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	691a      	ldr	r2, [r3, #16]
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f003 0307 	and.w	r3, r3, #7
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	08da      	lsrs	r2, r3, #3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	3208      	adds	r2, #8
 8005a8e:	6939      	ldr	r1, [r7, #16]
 8005a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005a9a:	697b      	ldr	r3, [r7, #20]
 8005a9c:	005b      	lsls	r3, r3, #1
 8005a9e:	2203      	movs	r2, #3
 8005aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8005aa4:	43db      	mvns	r3, r3
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f003 0203 	and.w	r2, r3, #3
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	005b      	lsls	r3, r3, #1
 8005ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 80ac 	beq.w	8005c2e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ad6:	4b5f      	ldr	r3, [pc, #380]	@ (8005c54 <HAL_GPIO_Init+0x330>)
 8005ad8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ada:	4a5e      	ldr	r2, [pc, #376]	@ (8005c54 <HAL_GPIO_Init+0x330>)
 8005adc:	f043 0301 	orr.w	r3, r3, #1
 8005ae0:	6613      	str	r3, [r2, #96]	@ 0x60
 8005ae2:	4b5c      	ldr	r3, [pc, #368]	@ (8005c54 <HAL_GPIO_Init+0x330>)
 8005ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	60bb      	str	r3, [r7, #8]
 8005aec:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005aee:	4a5a      	ldr	r2, [pc, #360]	@ (8005c58 <HAL_GPIO_Init+0x334>)
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	089b      	lsrs	r3, r3, #2
 8005af4:	3302      	adds	r3, #2
 8005af6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005afa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	f003 0303 	and.w	r3, r3, #3
 8005b02:	009b      	lsls	r3, r3, #2
 8005b04:	220f      	movs	r2, #15
 8005b06:	fa02 f303 	lsl.w	r3, r2, r3
 8005b0a:	43db      	mvns	r3, r3
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	4013      	ands	r3, r2
 8005b10:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005b18:	d025      	beq.n	8005b66 <HAL_GPIO_Init+0x242>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a4f      	ldr	r2, [pc, #316]	@ (8005c5c <HAL_GPIO_Init+0x338>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d01f      	beq.n	8005b62 <HAL_GPIO_Init+0x23e>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a4e      	ldr	r2, [pc, #312]	@ (8005c60 <HAL_GPIO_Init+0x33c>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d019      	beq.n	8005b5e <HAL_GPIO_Init+0x23a>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a4d      	ldr	r2, [pc, #308]	@ (8005c64 <HAL_GPIO_Init+0x340>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d013      	beq.n	8005b5a <HAL_GPIO_Init+0x236>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a4c      	ldr	r2, [pc, #304]	@ (8005c68 <HAL_GPIO_Init+0x344>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d00d      	beq.n	8005b56 <HAL_GPIO_Init+0x232>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a4b      	ldr	r2, [pc, #300]	@ (8005c6c <HAL_GPIO_Init+0x348>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d007      	beq.n	8005b52 <HAL_GPIO_Init+0x22e>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	4a4a      	ldr	r2, [pc, #296]	@ (8005c70 <HAL_GPIO_Init+0x34c>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d101      	bne.n	8005b4e <HAL_GPIO_Init+0x22a>
 8005b4a:	2306      	movs	r3, #6
 8005b4c:	e00c      	b.n	8005b68 <HAL_GPIO_Init+0x244>
 8005b4e:	2307      	movs	r3, #7
 8005b50:	e00a      	b.n	8005b68 <HAL_GPIO_Init+0x244>
 8005b52:	2305      	movs	r3, #5
 8005b54:	e008      	b.n	8005b68 <HAL_GPIO_Init+0x244>
 8005b56:	2304      	movs	r3, #4
 8005b58:	e006      	b.n	8005b68 <HAL_GPIO_Init+0x244>
 8005b5a:	2303      	movs	r3, #3
 8005b5c:	e004      	b.n	8005b68 <HAL_GPIO_Init+0x244>
 8005b5e:	2302      	movs	r3, #2
 8005b60:	e002      	b.n	8005b68 <HAL_GPIO_Init+0x244>
 8005b62:	2301      	movs	r3, #1
 8005b64:	e000      	b.n	8005b68 <HAL_GPIO_Init+0x244>
 8005b66:	2300      	movs	r3, #0
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	f002 0203 	and.w	r2, r2, #3
 8005b6e:	0092      	lsls	r2, r2, #2
 8005b70:	4093      	lsls	r3, r2
 8005b72:	693a      	ldr	r2, [r7, #16]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005b78:	4937      	ldr	r1, [pc, #220]	@ (8005c58 <HAL_GPIO_Init+0x334>)
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	089b      	lsrs	r3, r3, #2
 8005b7e:	3302      	adds	r3, #2
 8005b80:	693a      	ldr	r2, [r7, #16]
 8005b82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005b86:	4b3b      	ldr	r3, [pc, #236]	@ (8005c74 <HAL_GPIO_Init+0x350>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	43db      	mvns	r3, r3
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	4013      	ands	r3, r2
 8005b94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d003      	beq.n	8005baa <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005ba2:	693a      	ldr	r2, [r7, #16]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005baa:	4a32      	ldr	r2, [pc, #200]	@ (8005c74 <HAL_GPIO_Init+0x350>)
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005bb0:	4b30      	ldr	r3, [pc, #192]	@ (8005c74 <HAL_GPIO_Init+0x350>)
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	43db      	mvns	r3, r3
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	685b      	ldr	r3, [r3, #4]
 8005bc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d003      	beq.n	8005bd4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005bcc:	693a      	ldr	r2, [r7, #16]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005bd4:	4a27      	ldr	r2, [pc, #156]	@ (8005c74 <HAL_GPIO_Init+0x350>)
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005bda:	4b26      	ldr	r3, [pc, #152]	@ (8005c74 <HAL_GPIO_Init+0x350>)
 8005bdc:	685b      	ldr	r3, [r3, #4]
 8005bde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	43db      	mvns	r3, r3
 8005be4:	693a      	ldr	r2, [r7, #16]
 8005be6:	4013      	ands	r3, r2
 8005be8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005bfe:	4a1d      	ldr	r2, [pc, #116]	@ (8005c74 <HAL_GPIO_Init+0x350>)
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005c04:	4b1b      	ldr	r3, [pc, #108]	@ (8005c74 <HAL_GPIO_Init+0x350>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	43db      	mvns	r3, r3
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	4013      	ands	r3, r2
 8005c12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d003      	beq.n	8005c28 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005c20:	693a      	ldr	r2, [r7, #16]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005c28:	4a12      	ldr	r2, [pc, #72]	@ (8005c74 <HAL_GPIO_Init+0x350>)
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	3301      	adds	r3, #1
 8005c32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f47f ae78 	bne.w	8005934 <HAL_GPIO_Init+0x10>
  }
}
 8005c44:	bf00      	nop
 8005c46:	bf00      	nop
 8005c48:	371c      	adds	r7, #28
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40021000 	.word	0x40021000
 8005c58:	40010000 	.word	0x40010000
 8005c5c:	48000400 	.word	0x48000400
 8005c60:	48000800 	.word	0x48000800
 8005c64:	48000c00 	.word	0x48000c00
 8005c68:	48001000 	.word	0x48001000
 8005c6c:	48001400 	.word	0x48001400
 8005c70:	48001800 	.word	0x48001800
 8005c74:	40010400 	.word	0x40010400

08005c78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b085      	sub	sp, #20
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	460b      	mov	r3, r1
 8005c82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691a      	ldr	r2, [r3, #16]
 8005c88:	887b      	ldrh	r3, [r7, #2]
 8005c8a:	4013      	ands	r3, r2
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d002      	beq.n	8005c96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c90:	2301      	movs	r3, #1
 8005c92:	73fb      	strb	r3, [r7, #15]
 8005c94:	e001      	b.n	8005c9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c96:	2300      	movs	r3, #0
 8005c98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3714      	adds	r7, #20
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	807b      	strh	r3, [r7, #2]
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005cb8:	787b      	ldrb	r3, [r7, #1]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d003      	beq.n	8005cc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005cbe:	887a      	ldrh	r2, [r7, #2]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005cc4:	e002      	b.n	8005ccc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005cc6:	887a      	ldrh	r2, [r7, #2]
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	4603      	mov	r3, r0
 8005ce0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005ce2:	4b08      	ldr	r3, [pc, #32]	@ (8005d04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005ce4:	695a      	ldr	r2, [r3, #20]
 8005ce6:	88fb      	ldrh	r3, [r7, #6]
 8005ce8:	4013      	ands	r3, r2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d006      	beq.n	8005cfc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005cee:	4a05      	ldr	r2, [pc, #20]	@ (8005d04 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005cf0:	88fb      	ldrh	r3, [r7, #6]
 8005cf2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005cf4:	88fb      	ldrh	r3, [r7, #6]
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7fc fbf6 	bl	80024e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005cfc:	bf00      	nop
 8005cfe:	3708      	adds	r7, #8
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	40010400 	.word	0x40010400

08005d08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d101      	bne.n	8005d1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005d16:	2301      	movs	r3, #1
 8005d18:	e08d      	b.n	8005e36 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d106      	bne.n	8005d34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f8b4 	bl	8005e9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2224      	movs	r2, #36	@ 0x24
 8005d38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f022 0201 	bic.w	r2, r2, #1
 8005d4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685a      	ldr	r2, [r3, #4]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005d58:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	689a      	ldr	r2, [r3, #8]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005d68:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d107      	bne.n	8005d82 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005d7e:	609a      	str	r2, [r3, #8]
 8005d80:	e006      	b.n	8005d90 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689a      	ldr	r2, [r3, #8]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005d8e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	68db      	ldr	r3, [r3, #12]
 8005d94:	2b02      	cmp	r3, #2
 8005d96:	d108      	bne.n	8005daa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	685a      	ldr	r2, [r3, #4]
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005da6:	605a      	str	r2, [r3, #4]
 8005da8:	e007      	b.n	8005dba <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685a      	ldr	r2, [r3, #4]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005db8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6812      	ldr	r2, [r2, #0]
 8005dc4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005dc8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dcc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	68da      	ldr	r2, [r3, #12]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ddc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	691a      	ldr	r2, [r3, #16]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	699b      	ldr	r3, [r3, #24]
 8005dee:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	430a      	orrs	r2, r1
 8005df6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	69d9      	ldr	r1, [r3, #28]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a1a      	ldr	r2, [r3, #32]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f042 0201 	orr.w	r2, r2, #1
 8005e16:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2220      	movs	r2, #32
 8005e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005e34:	2300      	movs	r3, #0
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3708      	adds	r7, #8
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b082      	sub	sp, #8
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d101      	bne.n	8005e50 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e021      	b.n	8005e94 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2224      	movs	r2, #36	@ 0x24
 8005e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f022 0201 	bic.w	r2, r2, #1
 8005e66:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f000 f821 	bl	8005eb0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3708      	adds	r7, #8
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b083      	sub	sp, #12
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005eb8:	bf00      	nop
 8005eba:	370c      	adds	r7, #12
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec2:	4770      	bx	lr

08005ec4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b088      	sub	sp, #32
 8005ec8:	af02      	add	r7, sp, #8
 8005eca:	60f8      	str	r0, [r7, #12]
 8005ecc:	4608      	mov	r0, r1
 8005ece:	4611      	mov	r1, r2
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	817b      	strh	r3, [r7, #10]
 8005ed6:	460b      	mov	r3, r1
 8005ed8:	813b      	strh	r3, [r7, #8]
 8005eda:	4613      	mov	r3, r2
 8005edc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	2b20      	cmp	r3, #32
 8005ee8:	f040 80f9 	bne.w	80060de <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eec:	6a3b      	ldr	r3, [r7, #32]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d002      	beq.n	8005ef8 <HAL_I2C_Mem_Write+0x34>
 8005ef2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d105      	bne.n	8005f04 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005efe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	e0ed      	b.n	80060e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d101      	bne.n	8005f12 <HAL_I2C_Mem_Write+0x4e>
 8005f0e:	2302      	movs	r3, #2
 8005f10:	e0e6      	b.n	80060e0 <HAL_I2C_Mem_Write+0x21c>
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005f1a:	f7ff f8ed 	bl	80050f8 <HAL_GetTick>
 8005f1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	9300      	str	r3, [sp, #0]
 8005f24:	2319      	movs	r3, #25
 8005f26:	2201      	movs	r2, #1
 8005f28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f000 fac3 	bl	80064b8 <I2C_WaitOnFlagUntilTimeout>
 8005f32:	4603      	mov	r3, r0
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d001      	beq.n	8005f3c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	e0d1      	b.n	80060e0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2221      	movs	r2, #33	@ 0x21
 8005f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	2240      	movs	r2, #64	@ 0x40
 8005f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6a3a      	ldr	r2, [r7, #32]
 8005f56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005f5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f64:	88f8      	ldrh	r0, [r7, #6]
 8005f66:	893a      	ldrh	r2, [r7, #8]
 8005f68:	8979      	ldrh	r1, [r7, #10]
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	9301      	str	r3, [sp, #4]
 8005f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	4603      	mov	r3, r0
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 f9d3 	bl	8006320 <I2C_RequestMemoryWrite>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d005      	beq.n	8005f8c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2200      	movs	r2, #0
 8005f84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e0a9      	b.n	80060e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	2bff      	cmp	r3, #255	@ 0xff
 8005f94:	d90e      	bls.n	8005fb4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	22ff      	movs	r2, #255	@ 0xff
 8005f9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fa0:	b2da      	uxtb	r2, r3
 8005fa2:	8979      	ldrh	r1, [r7, #10]
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	9300      	str	r3, [sp, #0]
 8005fa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005fac:	68f8      	ldr	r0, [r7, #12]
 8005fae:	f000 fc47 	bl	8006840 <I2C_TransferConfig>
 8005fb2:	e00f      	b.n	8005fd4 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fb8:	b29a      	uxth	r2, r3
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fc2:	b2da      	uxtb	r2, r3
 8005fc4:	8979      	ldrh	r1, [r7, #10]
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f000 fc36 	bl	8006840 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005fd8:	68f8      	ldr	r0, [r7, #12]
 8005fda:	f000 fac6 	bl	800656a <I2C_WaitOnTXISFlagUntilTimeout>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d001      	beq.n	8005fe8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e07b      	b.n	80060e0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fec:	781a      	ldrb	r2, [r3, #0]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff8:	1c5a      	adds	r2, r3, #1
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006002:	b29b      	uxth	r3, r3
 8006004:	3b01      	subs	r3, #1
 8006006:	b29a      	uxth	r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006010:	3b01      	subs	r3, #1
 8006012:	b29a      	uxth	r2, r3
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800601c:	b29b      	uxth	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	d034      	beq.n	800608c <HAL_I2C_Mem_Write+0x1c8>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006026:	2b00      	cmp	r3, #0
 8006028:	d130      	bne.n	800608c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	9300      	str	r3, [sp, #0]
 800602e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006030:	2200      	movs	r2, #0
 8006032:	2180      	movs	r1, #128	@ 0x80
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 fa3f 	bl	80064b8 <I2C_WaitOnFlagUntilTimeout>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e04d      	b.n	80060e0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006048:	b29b      	uxth	r3, r3
 800604a:	2bff      	cmp	r3, #255	@ 0xff
 800604c:	d90e      	bls.n	800606c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	22ff      	movs	r2, #255	@ 0xff
 8006052:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006058:	b2da      	uxtb	r2, r3
 800605a:	8979      	ldrh	r1, [r7, #10]
 800605c:	2300      	movs	r3, #0
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006064:	68f8      	ldr	r0, [r7, #12]
 8006066:	f000 fbeb 	bl	8006840 <I2C_TransferConfig>
 800606a:	e00f      	b.n	800608c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006070:	b29a      	uxth	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800607a:	b2da      	uxtb	r2, r3
 800607c:	8979      	ldrh	r1, [r7, #10]
 800607e:	2300      	movs	r3, #0
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 fbda 	bl	8006840 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006090:	b29b      	uxth	r3, r3
 8006092:	2b00      	cmp	r3, #0
 8006094:	d19e      	bne.n	8005fd4 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f000 faac 	bl	80065f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80060a0:	4603      	mov	r3, r0
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e01a      	b.n	80060e0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2220      	movs	r2, #32
 80060b0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	6859      	ldr	r1, [r3, #4]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	4b0a      	ldr	r3, [pc, #40]	@ (80060e8 <HAL_I2C_Mem_Write+0x224>)
 80060be:	400b      	ands	r3, r1
 80060c0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2220      	movs	r2, #32
 80060c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80060da:	2300      	movs	r3, #0
 80060dc:	e000      	b.n	80060e0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80060de:	2302      	movs	r3, #2
  }
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3718      	adds	r7, #24
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}
 80060e8:	fe00e800 	.word	0xfe00e800

080060ec <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b088      	sub	sp, #32
 80060f0:	af02      	add	r7, sp, #8
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	4608      	mov	r0, r1
 80060f6:	4611      	mov	r1, r2
 80060f8:	461a      	mov	r2, r3
 80060fa:	4603      	mov	r3, r0
 80060fc:	817b      	strh	r3, [r7, #10]
 80060fe:	460b      	mov	r3, r1
 8006100:	813b      	strh	r3, [r7, #8]
 8006102:	4613      	mov	r3, r2
 8006104:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b20      	cmp	r3, #32
 8006110:	f040 80fd 	bne.w	800630e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006114:	6a3b      	ldr	r3, [r7, #32]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d002      	beq.n	8006120 <HAL_I2C_Mem_Read+0x34>
 800611a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800611c:	2b00      	cmp	r3, #0
 800611e:	d105      	bne.n	800612c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006126:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e0f1      	b.n	8006310 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006132:	2b01      	cmp	r3, #1
 8006134:	d101      	bne.n	800613a <HAL_I2C_Mem_Read+0x4e>
 8006136:	2302      	movs	r3, #2
 8006138:	e0ea      	b.n	8006310 <HAL_I2C_Mem_Read+0x224>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006142:	f7fe ffd9 	bl	80050f8 <HAL_GetTick>
 8006146:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	9300      	str	r3, [sp, #0]
 800614c:	2319      	movs	r3, #25
 800614e:	2201      	movs	r2, #1
 8006150:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006154:	68f8      	ldr	r0, [r7, #12]
 8006156:	f000 f9af 	bl	80064b8 <I2C_WaitOnFlagUntilTimeout>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d001      	beq.n	8006164 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	e0d5      	b.n	8006310 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2222      	movs	r2, #34	@ 0x22
 8006168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2240      	movs	r2, #64	@ 0x40
 8006170:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	2200      	movs	r2, #0
 8006178:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	6a3a      	ldr	r2, [r7, #32]
 800617e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006184:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800618c:	88f8      	ldrh	r0, [r7, #6]
 800618e:	893a      	ldrh	r2, [r7, #8]
 8006190:	8979      	ldrh	r1, [r7, #10]
 8006192:	697b      	ldr	r3, [r7, #20]
 8006194:	9301      	str	r3, [sp, #4]
 8006196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	4603      	mov	r3, r0
 800619c:	68f8      	ldr	r0, [r7, #12]
 800619e:	f000 f913 	bl	80063c8 <I2C_RequestMemoryRead>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d005      	beq.n	80061b4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2200      	movs	r2, #0
 80061ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e0ad      	b.n	8006310 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061b8:	b29b      	uxth	r3, r3
 80061ba:	2bff      	cmp	r3, #255	@ 0xff
 80061bc:	d90e      	bls.n	80061dc <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2201      	movs	r2, #1
 80061c2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061c8:	b2da      	uxtb	r2, r3
 80061ca:	8979      	ldrh	r1, [r7, #10]
 80061cc:	4b52      	ldr	r3, [pc, #328]	@ (8006318 <HAL_I2C_Mem_Read+0x22c>)
 80061ce:	9300      	str	r3, [sp, #0]
 80061d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 fb33 	bl	8006840 <I2C_TransferConfig>
 80061da:	e00f      	b.n	80061fc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061e0:	b29a      	uxth	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80061ea:	b2da      	uxtb	r2, r3
 80061ec:	8979      	ldrh	r1, [r7, #10]
 80061ee:	4b4a      	ldr	r3, [pc, #296]	@ (8006318 <HAL_I2C_Mem_Read+0x22c>)
 80061f0:	9300      	str	r3, [sp, #0]
 80061f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80061f6:	68f8      	ldr	r0, [r7, #12]
 80061f8:	f000 fb22 	bl	8006840 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006202:	2200      	movs	r2, #0
 8006204:	2104      	movs	r1, #4
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f000 f956 	bl	80064b8 <I2C_WaitOnFlagUntilTimeout>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d001      	beq.n	8006216 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e07c      	b.n	8006310 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006220:	b2d2      	uxtb	r2, r2
 8006222:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006228:	1c5a      	adds	r2, r3, #1
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006232:	3b01      	subs	r3, #1
 8006234:	b29a      	uxth	r2, r3
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800623e:	b29b      	uxth	r3, r3
 8006240:	3b01      	subs	r3, #1
 8006242:	b29a      	uxth	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b00      	cmp	r3, #0
 8006250:	d034      	beq.n	80062bc <HAL_I2C_Mem_Read+0x1d0>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006256:	2b00      	cmp	r3, #0
 8006258:	d130      	bne.n	80062bc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	9300      	str	r3, [sp, #0]
 800625e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006260:	2200      	movs	r2, #0
 8006262:	2180      	movs	r1, #128	@ 0x80
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f000 f927 	bl	80064b8 <I2C_WaitOnFlagUntilTimeout>
 800626a:	4603      	mov	r3, r0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d001      	beq.n	8006274 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	e04d      	b.n	8006310 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006278:	b29b      	uxth	r3, r3
 800627a:	2bff      	cmp	r3, #255	@ 0xff
 800627c:	d90e      	bls.n	800629c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2201      	movs	r2, #1
 8006282:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006288:	b2da      	uxtb	r2, r3
 800628a:	8979      	ldrh	r1, [r7, #10]
 800628c:	2300      	movs	r3, #0
 800628e:	9300      	str	r3, [sp, #0]
 8006290:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f000 fad3 	bl	8006840 <I2C_TransferConfig>
 800629a:	e00f      	b.n	80062bc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80062aa:	b2da      	uxtb	r2, r3
 80062ac:	8979      	ldrh	r1, [r7, #10]
 80062ae:	2300      	movs	r3, #0
 80062b0:	9300      	str	r3, [sp, #0]
 80062b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 fac2 	bl	8006840 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d19a      	bne.n	80061fc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062c6:	697a      	ldr	r2, [r7, #20]
 80062c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f000 f994 	bl	80065f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e01a      	b.n	8006310 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	2220      	movs	r2, #32
 80062e0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	6859      	ldr	r1, [r3, #4]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	4b0b      	ldr	r3, [pc, #44]	@ (800631c <HAL_I2C_Mem_Read+0x230>)
 80062ee:	400b      	ands	r3, r1
 80062f0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2220      	movs	r2, #32
 80062f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	e000      	b.n	8006310 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800630e:	2302      	movs	r3, #2
  }
}
 8006310:	4618      	mov	r0, r3
 8006312:	3718      	adds	r7, #24
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	80002400 	.word	0x80002400
 800631c:	fe00e800 	.word	0xfe00e800

08006320 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b086      	sub	sp, #24
 8006324:	af02      	add	r7, sp, #8
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	4608      	mov	r0, r1
 800632a:	4611      	mov	r1, r2
 800632c:	461a      	mov	r2, r3
 800632e:	4603      	mov	r3, r0
 8006330:	817b      	strh	r3, [r7, #10]
 8006332:	460b      	mov	r3, r1
 8006334:	813b      	strh	r3, [r7, #8]
 8006336:	4613      	mov	r3, r2
 8006338:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800633a:	88fb      	ldrh	r3, [r7, #6]
 800633c:	b2da      	uxtb	r2, r3
 800633e:	8979      	ldrh	r1, [r7, #10]
 8006340:	4b20      	ldr	r3, [pc, #128]	@ (80063c4 <I2C_RequestMemoryWrite+0xa4>)
 8006342:	9300      	str	r3, [sp, #0]
 8006344:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006348:	68f8      	ldr	r0, [r7, #12]
 800634a:	f000 fa79 	bl	8006840 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800634e:	69fa      	ldr	r2, [r7, #28]
 8006350:	69b9      	ldr	r1, [r7, #24]
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 f909 	bl	800656a <I2C_WaitOnTXISFlagUntilTimeout>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e02c      	b.n	80063bc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006362:	88fb      	ldrh	r3, [r7, #6]
 8006364:	2b01      	cmp	r3, #1
 8006366:	d105      	bne.n	8006374 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006368:	893b      	ldrh	r3, [r7, #8]
 800636a:	b2da      	uxtb	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	629a      	str	r2, [r3, #40]	@ 0x28
 8006372:	e015      	b.n	80063a0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006374:	893b      	ldrh	r3, [r7, #8]
 8006376:	0a1b      	lsrs	r3, r3, #8
 8006378:	b29b      	uxth	r3, r3
 800637a:	b2da      	uxtb	r2, r3
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006382:	69fa      	ldr	r2, [r7, #28]
 8006384:	69b9      	ldr	r1, [r7, #24]
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f000 f8ef 	bl	800656a <I2C_WaitOnTXISFlagUntilTimeout>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d001      	beq.n	8006396 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e012      	b.n	80063bc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006396:	893b      	ldrh	r3, [r7, #8]
 8006398:	b2da      	uxtb	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	2200      	movs	r2, #0
 80063a8:	2180      	movs	r1, #128	@ 0x80
 80063aa:	68f8      	ldr	r0, [r7, #12]
 80063ac:	f000 f884 	bl	80064b8 <I2C_WaitOnFlagUntilTimeout>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d001      	beq.n	80063ba <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80063b6:	2301      	movs	r3, #1
 80063b8:	e000      	b.n	80063bc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80063ba:	2300      	movs	r3, #0
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3710      	adds	r7, #16
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	80002000 	.word	0x80002000

080063c8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af02      	add	r7, sp, #8
 80063ce:	60f8      	str	r0, [r7, #12]
 80063d0:	4608      	mov	r0, r1
 80063d2:	4611      	mov	r1, r2
 80063d4:	461a      	mov	r2, r3
 80063d6:	4603      	mov	r3, r0
 80063d8:	817b      	strh	r3, [r7, #10]
 80063da:	460b      	mov	r3, r1
 80063dc:	813b      	strh	r3, [r7, #8]
 80063de:	4613      	mov	r3, r2
 80063e0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80063e2:	88fb      	ldrh	r3, [r7, #6]
 80063e4:	b2da      	uxtb	r2, r3
 80063e6:	8979      	ldrh	r1, [r7, #10]
 80063e8:	4b20      	ldr	r3, [pc, #128]	@ (800646c <I2C_RequestMemoryRead+0xa4>)
 80063ea:	9300      	str	r3, [sp, #0]
 80063ec:	2300      	movs	r3, #0
 80063ee:	68f8      	ldr	r0, [r7, #12]
 80063f0:	f000 fa26 	bl	8006840 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063f4:	69fa      	ldr	r2, [r7, #28]
 80063f6:	69b9      	ldr	r1, [r7, #24]
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f000 f8b6 	bl	800656a <I2C_WaitOnTXISFlagUntilTimeout>
 80063fe:	4603      	mov	r3, r0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d001      	beq.n	8006408 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e02c      	b.n	8006462 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006408:	88fb      	ldrh	r3, [r7, #6]
 800640a:	2b01      	cmp	r3, #1
 800640c:	d105      	bne.n	800641a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800640e:	893b      	ldrh	r3, [r7, #8]
 8006410:	b2da      	uxtb	r2, r3
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	629a      	str	r2, [r3, #40]	@ 0x28
 8006418:	e015      	b.n	8006446 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800641a:	893b      	ldrh	r3, [r7, #8]
 800641c:	0a1b      	lsrs	r3, r3, #8
 800641e:	b29b      	uxth	r3, r3
 8006420:	b2da      	uxtb	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006428:	69fa      	ldr	r2, [r7, #28]
 800642a:	69b9      	ldr	r1, [r7, #24]
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 f89c 	bl	800656a <I2C_WaitOnTXISFlagUntilTimeout>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d001      	beq.n	800643c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8006438:	2301      	movs	r3, #1
 800643a:	e012      	b.n	8006462 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800643c:	893b      	ldrh	r3, [r7, #8]
 800643e:	b2da      	uxtb	r2, r3
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	9300      	str	r3, [sp, #0]
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	2200      	movs	r2, #0
 800644e:	2140      	movs	r1, #64	@ 0x40
 8006450:	68f8      	ldr	r0, [r7, #12]
 8006452:	f000 f831 	bl	80064b8 <I2C_WaitOnFlagUntilTimeout>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d001      	beq.n	8006460 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e000      	b.n	8006462 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8006460:	2300      	movs	r3, #0
}
 8006462:	4618      	mov	r0, r3
 8006464:	3710      	adds	r7, #16
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}
 800646a:	bf00      	nop
 800646c:	80002000 	.word	0x80002000

08006470 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006470:	b480      	push	{r7}
 8006472:	b083      	sub	sp, #12
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	699b      	ldr	r3, [r3, #24]
 800647e:	f003 0302 	and.w	r3, r3, #2
 8006482:	2b02      	cmp	r3, #2
 8006484:	d103      	bne.n	800648e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	2200      	movs	r2, #0
 800648c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	699b      	ldr	r3, [r3, #24]
 8006494:	f003 0301 	and.w	r3, r3, #1
 8006498:	2b01      	cmp	r3, #1
 800649a:	d007      	beq.n	80064ac <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	699a      	ldr	r2, [r3, #24]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f042 0201 	orr.w	r2, r2, #1
 80064aa:	619a      	str	r2, [r3, #24]
  }
}
 80064ac:	bf00      	nop
 80064ae:	370c      	adds	r7, #12
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr

080064b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	603b      	str	r3, [r7, #0]
 80064c4:	4613      	mov	r3, r2
 80064c6:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064c8:	e03b      	b.n	8006542 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	6839      	ldr	r1, [r7, #0]
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f000 f8d6 	bl	8006680 <I2C_IsErrorOccurred>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80064da:	2301      	movs	r3, #1
 80064dc:	e041      	b.n	8006562 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064e4:	d02d      	beq.n	8006542 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064e6:	f7fe fe07 	bl	80050f8 <HAL_GetTick>
 80064ea:	4602      	mov	r2, r0
 80064ec:	69bb      	ldr	r3, [r7, #24]
 80064ee:	1ad3      	subs	r3, r2, r3
 80064f0:	683a      	ldr	r2, [r7, #0]
 80064f2:	429a      	cmp	r2, r3
 80064f4:	d302      	bcc.n	80064fc <I2C_WaitOnFlagUntilTimeout+0x44>
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d122      	bne.n	8006542 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	699a      	ldr	r2, [r3, #24]
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	4013      	ands	r3, r2
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	429a      	cmp	r2, r3
 800650a:	bf0c      	ite	eq
 800650c:	2301      	moveq	r3, #1
 800650e:	2300      	movne	r3, #0
 8006510:	b2db      	uxtb	r3, r3
 8006512:	461a      	mov	r2, r3
 8006514:	79fb      	ldrb	r3, [r7, #7]
 8006516:	429a      	cmp	r2, r3
 8006518:	d113      	bne.n	8006542 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800651e:	f043 0220 	orr.w	r2, r3, #32
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2220      	movs	r2, #32
 800652a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	e00f      	b.n	8006562 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	699a      	ldr	r2, [r3, #24]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	4013      	ands	r3, r2
 800654c:	68ba      	ldr	r2, [r7, #8]
 800654e:	429a      	cmp	r2, r3
 8006550:	bf0c      	ite	eq
 8006552:	2301      	moveq	r3, #1
 8006554:	2300      	movne	r3, #0
 8006556:	b2db      	uxtb	r3, r3
 8006558:	461a      	mov	r2, r3
 800655a:	79fb      	ldrb	r3, [r7, #7]
 800655c:	429a      	cmp	r2, r3
 800655e:	d0b4      	beq.n	80064ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	3710      	adds	r7, #16
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}

0800656a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800656a:	b580      	push	{r7, lr}
 800656c:	b084      	sub	sp, #16
 800656e:	af00      	add	r7, sp, #0
 8006570:	60f8      	str	r0, [r7, #12]
 8006572:	60b9      	str	r1, [r7, #8]
 8006574:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006576:	e033      	b.n	80065e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	68b9      	ldr	r1, [r7, #8]
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f000 f87f 	bl	8006680 <I2C_IsErrorOccurred>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d001      	beq.n	800658c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e031      	b.n	80065f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006592:	d025      	beq.n	80065e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006594:	f7fe fdb0 	bl	80050f8 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	68ba      	ldr	r2, [r7, #8]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d302      	bcc.n	80065aa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d11a      	bne.n	80065e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	699b      	ldr	r3, [r3, #24]
 80065b0:	f003 0302 	and.w	r3, r3, #2
 80065b4:	2b02      	cmp	r3, #2
 80065b6:	d013      	beq.n	80065e0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065bc:	f043 0220 	orr.w	r2, r3, #32
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2200      	movs	r2, #0
 80065d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80065dc:	2301      	movs	r3, #1
 80065de:	e007      	b.n	80065f0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	f003 0302 	and.w	r3, r3, #2
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d1c4      	bne.n	8006578 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80065ee:	2300      	movs	r3, #0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3710      	adds	r7, #16
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006604:	e02f      	b.n	8006666 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006606:	687a      	ldr	r2, [r7, #4]
 8006608:	68b9      	ldr	r1, [r7, #8]
 800660a:	68f8      	ldr	r0, [r7, #12]
 800660c:	f000 f838 	bl	8006680 <I2C_IsErrorOccurred>
 8006610:	4603      	mov	r3, r0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	e02d      	b.n	8006676 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800661a:	f7fe fd6d 	bl	80050f8 <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	68ba      	ldr	r2, [r7, #8]
 8006626:	429a      	cmp	r2, r3
 8006628:	d302      	bcc.n	8006630 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d11a      	bne.n	8006666 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	699b      	ldr	r3, [r3, #24]
 8006636:	f003 0320 	and.w	r3, r3, #32
 800663a:	2b20      	cmp	r3, #32
 800663c:	d013      	beq.n	8006666 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006642:	f043 0220 	orr.w	r2, r3, #32
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	2220      	movs	r2, #32
 800664e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e007      	b.n	8006676 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	f003 0320 	and.w	r3, r3, #32
 8006670:	2b20      	cmp	r3, #32
 8006672:	d1c8      	bne.n	8006606 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3710      	adds	r7, #16
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
	...

08006680 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b08a      	sub	sp, #40	@ 0x28
 8006684:	af00      	add	r7, sp, #0
 8006686:	60f8      	str	r0, [r7, #12]
 8006688:	60b9      	str	r1, [r7, #8]
 800668a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800668c:	2300      	movs	r3, #0
 800668e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	699b      	ldr	r3, [r3, #24]
 8006698:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800669a:	2300      	movs	r3, #0
 800669c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	f003 0310 	and.w	r3, r3, #16
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d068      	beq.n	800677e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2210      	movs	r2, #16
 80066b2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80066b4:	e049      	b.n	800674a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066bc:	d045      	beq.n	800674a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80066be:	f7fe fd1b 	bl	80050f8 <HAL_GetTick>
 80066c2:	4602      	mov	r2, r0
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	1ad3      	subs	r3, r2, r3
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d302      	bcc.n	80066d4 <I2C_IsErrorOccurred+0x54>
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d13a      	bne.n	800674a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066de:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80066e6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80066f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066f6:	d121      	bne.n	800673c <I2C_IsErrorOccurred+0xbc>
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066fe:	d01d      	beq.n	800673c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006700:	7cfb      	ldrb	r3, [r7, #19]
 8006702:	2b20      	cmp	r3, #32
 8006704:	d01a      	beq.n	800673c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	685a      	ldr	r2, [r3, #4]
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006714:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006716:	f7fe fcef 	bl	80050f8 <HAL_GetTick>
 800671a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800671c:	e00e      	b.n	800673c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800671e:	f7fe fceb 	bl	80050f8 <HAL_GetTick>
 8006722:	4602      	mov	r2, r0
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	1ad3      	subs	r3, r2, r3
 8006728:	2b19      	cmp	r3, #25
 800672a:	d907      	bls.n	800673c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800672c:	6a3b      	ldr	r3, [r7, #32]
 800672e:	f043 0320 	orr.w	r3, r3, #32
 8006732:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800673a:	e006      	b.n	800674a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	f003 0320 	and.w	r3, r3, #32
 8006746:	2b20      	cmp	r3, #32
 8006748:	d1e9      	bne.n	800671e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	699b      	ldr	r3, [r3, #24]
 8006750:	f003 0320 	and.w	r3, r3, #32
 8006754:	2b20      	cmp	r3, #32
 8006756:	d003      	beq.n	8006760 <I2C_IsErrorOccurred+0xe0>
 8006758:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800675c:	2b00      	cmp	r3, #0
 800675e:	d0aa      	beq.n	80066b6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006760:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006764:	2b00      	cmp	r3, #0
 8006766:	d103      	bne.n	8006770 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2220      	movs	r2, #32
 800676e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006770:	6a3b      	ldr	r3, [r7, #32]
 8006772:	f043 0304 	orr.w	r3, r3, #4
 8006776:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006778:	2301      	movs	r3, #1
 800677a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00b      	beq.n	80067a8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	f043 0301 	orr.w	r3, r3, #1
 8006796:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80067a0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00b      	beq.n	80067ca <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80067b2:	6a3b      	ldr	r3, [r7, #32]
 80067b4:	f043 0308 	orr.w	r3, r3, #8
 80067b8:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80067c2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00b      	beq.n	80067ec <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80067d4:	6a3b      	ldr	r3, [r7, #32]
 80067d6:	f043 0302 	orr.w	r3, r3, #2
 80067da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80067e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80067e6:	2301      	movs	r3, #1
 80067e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80067ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d01c      	beq.n	800682e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80067f4:	68f8      	ldr	r0, [r7, #12]
 80067f6:	f7ff fe3b 	bl	8006470 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	6859      	ldr	r1, [r3, #4]
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	4b0d      	ldr	r3, [pc, #52]	@ (800683c <I2C_IsErrorOccurred+0x1bc>)
 8006806:	400b      	ands	r3, r1
 8006808:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	431a      	orrs	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	2220      	movs	r2, #32
 800681a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800682e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006832:	4618      	mov	r0, r3
 8006834:	3728      	adds	r7, #40	@ 0x28
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	fe00e800 	.word	0xfe00e800

08006840 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006840:	b480      	push	{r7}
 8006842:	b087      	sub	sp, #28
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	607b      	str	r3, [r7, #4]
 800684a:	460b      	mov	r3, r1
 800684c:	817b      	strh	r3, [r7, #10]
 800684e:	4613      	mov	r3, r2
 8006850:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006852:	897b      	ldrh	r3, [r7, #10]
 8006854:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006858:	7a7b      	ldrb	r3, [r7, #9]
 800685a:	041b      	lsls	r3, r3, #16
 800685c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006860:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006866:	6a3b      	ldr	r3, [r7, #32]
 8006868:	4313      	orrs	r3, r2
 800686a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800686e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	685a      	ldr	r2, [r3, #4]
 8006876:	6a3b      	ldr	r3, [r7, #32]
 8006878:	0d5b      	lsrs	r3, r3, #21
 800687a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800687e:	4b08      	ldr	r3, [pc, #32]	@ (80068a0 <I2C_TransferConfig+0x60>)
 8006880:	430b      	orrs	r3, r1
 8006882:	43db      	mvns	r3, r3
 8006884:	ea02 0103 	and.w	r1, r2, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	697a      	ldr	r2, [r7, #20]
 800688e:	430a      	orrs	r2, r1
 8006890:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006892:	bf00      	nop
 8006894:	371c      	adds	r7, #28
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
 800689e:	bf00      	nop
 80068a0:	03ff63ff 	.word	0x03ff63ff

080068a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
 80068ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b20      	cmp	r3, #32
 80068b8:	d138      	bne.n	800692c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d101      	bne.n	80068c8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80068c4:	2302      	movs	r3, #2
 80068c6:	e032      	b.n	800692e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2224      	movs	r2, #36	@ 0x24
 80068d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f022 0201 	bic.w	r2, r2, #1
 80068e6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80068f6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	6819      	ldr	r1, [r3, #0]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	683a      	ldr	r2, [r7, #0]
 8006904:	430a      	orrs	r2, r1
 8006906:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f042 0201 	orr.w	r2, r2, #1
 8006916:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2220      	movs	r2, #32
 800691c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006928:	2300      	movs	r3, #0
 800692a:	e000      	b.n	800692e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800692c:	2302      	movs	r3, #2
  }
}
 800692e:	4618      	mov	r0, r3
 8006930:	370c      	adds	r7, #12
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr

0800693a <HAL_MspInit>:
  * @brief  Initialize the Global MSP.
  * @param  None
  * @retval None
  */
void HAL_MspInit(void)
{
 800693a:	b480      	push	{r7}
 800693c:	af00      	add	r7, sp, #0
  /* NOTE : This function is generated automatically by STM32CubeMX and eventually
            modified by the user
   */
}
 800693e:	bf00      	nop
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006948:	b480      	push	{r7}
 800694a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800694c:	4b04      	ldr	r3, [pc, #16]	@ (8006960 <HAL_PWREx_GetVoltageRange+0x18>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8006954:	4618      	mov	r0, r3
 8006956:	46bd      	mov	sp, r7
 8006958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695c:	4770      	bx	lr
 800695e:	bf00      	nop
 8006960:	40007000 	.word	0x40007000

08006964 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b088      	sub	sp, #32
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d101      	bne.n	8006976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e3ca      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006976:	4b97      	ldr	r3, [pc, #604]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	f003 030c 	and.w	r3, r3, #12
 800697e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006980:	4b94      	ldr	r3, [pc, #592]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	f003 0303 	and.w	r3, r3, #3
 8006988:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 0310 	and.w	r3, r3, #16
 8006992:	2b00      	cmp	r3, #0
 8006994:	f000 80e4 	beq.w	8006b60 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006998:	69bb      	ldr	r3, [r7, #24]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d007      	beq.n	80069ae <HAL_RCC_OscConfig+0x4a>
 800699e:	69bb      	ldr	r3, [r7, #24]
 80069a0:	2b0c      	cmp	r3, #12
 80069a2:	f040 808b 	bne.w	8006abc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	2b01      	cmp	r3, #1
 80069aa:	f040 8087 	bne.w	8006abc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80069ae:	4b89      	ldr	r3, [pc, #548]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0302 	and.w	r3, r3, #2
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d005      	beq.n	80069c6 <HAL_RCC_OscConfig+0x62>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d101      	bne.n	80069c6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80069c2:	2301      	movs	r3, #1
 80069c4:	e3a2      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a1a      	ldr	r2, [r3, #32]
 80069ca:	4b82      	ldr	r3, [pc, #520]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f003 0308 	and.w	r3, r3, #8
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d004      	beq.n	80069e0 <HAL_RCC_OscConfig+0x7c>
 80069d6:	4b7f      	ldr	r3, [pc, #508]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069de:	e005      	b.n	80069ec <HAL_RCC_OscConfig+0x88>
 80069e0:	4b7c      	ldr	r3, [pc, #496]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 80069e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069e6:	091b      	lsrs	r3, r3, #4
 80069e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d223      	bcs.n	8006a38 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a1b      	ldr	r3, [r3, #32]
 80069f4:	4618      	mov	r0, r3
 80069f6:	f000 fd55 	bl	80074a4 <RCC_SetFlashLatencyFromMSIRange>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d001      	beq.n	8006a04 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006a00:	2301      	movs	r3, #1
 8006a02:	e383      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a04:	4b73      	ldr	r3, [pc, #460]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a72      	ldr	r2, [pc, #456]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a0a:	f043 0308 	orr.w	r3, r3, #8
 8006a0e:	6013      	str	r3, [r2, #0]
 8006a10:	4b70      	ldr	r3, [pc, #448]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6a1b      	ldr	r3, [r3, #32]
 8006a1c:	496d      	ldr	r1, [pc, #436]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a22:	4b6c      	ldr	r3, [pc, #432]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	69db      	ldr	r3, [r3, #28]
 8006a2e:	021b      	lsls	r3, r3, #8
 8006a30:	4968      	ldr	r1, [pc, #416]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a32:	4313      	orrs	r3, r2
 8006a34:	604b      	str	r3, [r1, #4]
 8006a36:	e025      	b.n	8006a84 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a38:	4b66      	ldr	r3, [pc, #408]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a65      	ldr	r2, [pc, #404]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a3e:	f043 0308 	orr.w	r3, r3, #8
 8006a42:	6013      	str	r3, [r2, #0]
 8006a44:	4b63      	ldr	r3, [pc, #396]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6a1b      	ldr	r3, [r3, #32]
 8006a50:	4960      	ldr	r1, [pc, #384]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006a56:	4b5f      	ldr	r3, [pc, #380]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	69db      	ldr	r3, [r3, #28]
 8006a62:	021b      	lsls	r3, r3, #8
 8006a64:	495b      	ldr	r1, [pc, #364]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a6a:	69bb      	ldr	r3, [r7, #24]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d109      	bne.n	8006a84 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6a1b      	ldr	r3, [r3, #32]
 8006a74:	4618      	mov	r0, r3
 8006a76:	f000 fd15 	bl	80074a4 <RCC_SetFlashLatencyFromMSIRange>
 8006a7a:	4603      	mov	r3, r0
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d001      	beq.n	8006a84 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006a80:	2301      	movs	r3, #1
 8006a82:	e343      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006a84:	f000 fc4a 	bl	800731c <HAL_RCC_GetSysClockFreq>
 8006a88:	4602      	mov	r2, r0
 8006a8a:	4b52      	ldr	r3, [pc, #328]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	091b      	lsrs	r3, r3, #4
 8006a90:	f003 030f 	and.w	r3, r3, #15
 8006a94:	4950      	ldr	r1, [pc, #320]	@ (8006bd8 <HAL_RCC_OscConfig+0x274>)
 8006a96:	5ccb      	ldrb	r3, [r1, r3]
 8006a98:	f003 031f 	and.w	r3, r3, #31
 8006a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8006aa0:	4a4e      	ldr	r2, [pc, #312]	@ (8006bdc <HAL_RCC_OscConfig+0x278>)
 8006aa2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006aa4:	4b4e      	ldr	r3, [pc, #312]	@ (8006be0 <HAL_RCC_OscConfig+0x27c>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7fe fad5 	bl	8005058 <HAL_InitTick>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006ab2:	7bfb      	ldrb	r3, [r7, #15]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d052      	beq.n	8006b5e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006ab8:	7bfb      	ldrb	r3, [r7, #15]
 8006aba:	e327      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d032      	beq.n	8006b2a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006ac4:	4b43      	ldr	r3, [pc, #268]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a42      	ldr	r2, [pc, #264]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006aca:	f043 0301 	orr.w	r3, r3, #1
 8006ace:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006ad0:	f7fe fb12 	bl	80050f8 <HAL_GetTick>
 8006ad4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006ad6:	e008      	b.n	8006aea <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006ad8:	f7fe fb0e 	bl	80050f8 <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d901      	bls.n	8006aea <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	e310      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006aea:	4b3a      	ldr	r3, [pc, #232]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0302 	and.w	r3, r3, #2
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d0f0      	beq.n	8006ad8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006af6:	4b37      	ldr	r3, [pc, #220]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a36      	ldr	r2, [pc, #216]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006afc:	f043 0308 	orr.w	r3, r3, #8
 8006b00:	6013      	str	r3, [r2, #0]
 8006b02:	4b34      	ldr	r3, [pc, #208]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a1b      	ldr	r3, [r3, #32]
 8006b0e:	4931      	ldr	r1, [pc, #196]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006b10:	4313      	orrs	r3, r2
 8006b12:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006b14:	4b2f      	ldr	r3, [pc, #188]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	69db      	ldr	r3, [r3, #28]
 8006b20:	021b      	lsls	r3, r3, #8
 8006b22:	492c      	ldr	r1, [pc, #176]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006b24:	4313      	orrs	r3, r2
 8006b26:	604b      	str	r3, [r1, #4]
 8006b28:	e01a      	b.n	8006b60 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006b2a:	4b2a      	ldr	r3, [pc, #168]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a29      	ldr	r2, [pc, #164]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006b30:	f023 0301 	bic.w	r3, r3, #1
 8006b34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006b36:	f7fe fadf 	bl	80050f8 <HAL_GetTick>
 8006b3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006b3c:	e008      	b.n	8006b50 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006b3e:	f7fe fadb 	bl	80050f8 <HAL_GetTick>
 8006b42:	4602      	mov	r2, r0
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d901      	bls.n	8006b50 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e2dd      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006b50:	4b20      	ldr	r3, [pc, #128]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0302 	and.w	r3, r3, #2
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d1f0      	bne.n	8006b3e <HAL_RCC_OscConfig+0x1da>
 8006b5c:	e000      	b.n	8006b60 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006b5e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 0301 	and.w	r3, r3, #1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d074      	beq.n	8006c56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006b6c:	69bb      	ldr	r3, [r7, #24]
 8006b6e:	2b08      	cmp	r3, #8
 8006b70:	d005      	beq.n	8006b7e <HAL_RCC_OscConfig+0x21a>
 8006b72:	69bb      	ldr	r3, [r7, #24]
 8006b74:	2b0c      	cmp	r3, #12
 8006b76:	d10e      	bne.n	8006b96 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	2b03      	cmp	r3, #3
 8006b7c:	d10b      	bne.n	8006b96 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b7e:	4b15      	ldr	r3, [pc, #84]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d064      	beq.n	8006c54 <HAL_RCC_OscConfig+0x2f0>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d160      	bne.n	8006c54 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e2ba      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b9e:	d106      	bne.n	8006bae <HAL_RCC_OscConfig+0x24a>
 8006ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a0b      	ldr	r2, [pc, #44]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006ba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006baa:	6013      	str	r3, [r2, #0]
 8006bac:	e026      	b.n	8006bfc <HAL_RCC_OscConfig+0x298>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006bb6:	d115      	bne.n	8006be4 <HAL_RCC_OscConfig+0x280>
 8006bb8:	4b06      	ldr	r3, [pc, #24]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4a05      	ldr	r2, [pc, #20]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006bbe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006bc2:	6013      	str	r3, [r2, #0]
 8006bc4:	4b03      	ldr	r3, [pc, #12]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a02      	ldr	r2, [pc, #8]	@ (8006bd4 <HAL_RCC_OscConfig+0x270>)
 8006bca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006bce:	6013      	str	r3, [r2, #0]
 8006bd0:	e014      	b.n	8006bfc <HAL_RCC_OscConfig+0x298>
 8006bd2:	bf00      	nop
 8006bd4:	40021000 	.word	0x40021000
 8006bd8:	0800ffac 	.word	0x0800ffac
 8006bdc:	20000024 	.word	0x20000024
 8006be0:	20000060 	.word	0x20000060
 8006be4:	4ba0      	ldr	r3, [pc, #640]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a9f      	ldr	r2, [pc, #636]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006bea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bee:	6013      	str	r3, [r2, #0]
 8006bf0:	4b9d      	ldr	r3, [pc, #628]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a9c      	ldr	r2, [pc, #624]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006bf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d013      	beq.n	8006c2c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c04:	f7fe fa78 	bl	80050f8 <HAL_GetTick>
 8006c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c0a:	e008      	b.n	8006c1e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c0c:	f7fe fa74 	bl	80050f8 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	2b64      	cmp	r3, #100	@ 0x64
 8006c18:	d901      	bls.n	8006c1e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e276      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c1e:	4b92      	ldr	r3, [pc, #584]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d0f0      	beq.n	8006c0c <HAL_RCC_OscConfig+0x2a8>
 8006c2a:	e014      	b.n	8006c56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c2c:	f7fe fa64 	bl	80050f8 <HAL_GetTick>
 8006c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c32:	e008      	b.n	8006c46 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006c34:	f7fe fa60 	bl	80050f8 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	2b64      	cmp	r3, #100	@ 0x64
 8006c40:	d901      	bls.n	8006c46 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e262      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c46:	4b88      	ldr	r3, [pc, #544]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d1f0      	bne.n	8006c34 <HAL_RCC_OscConfig+0x2d0>
 8006c52:	e000      	b.n	8006c56 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0302 	and.w	r3, r3, #2
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d060      	beq.n	8006d24 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006c62:	69bb      	ldr	r3, [r7, #24]
 8006c64:	2b04      	cmp	r3, #4
 8006c66:	d005      	beq.n	8006c74 <HAL_RCC_OscConfig+0x310>
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	2b0c      	cmp	r3, #12
 8006c6c:	d119      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d116      	bne.n	8006ca2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c74:	4b7c      	ldr	r3, [pc, #496]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d005      	beq.n	8006c8c <HAL_RCC_OscConfig+0x328>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d101      	bne.n	8006c8c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e23f      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c8c:	4b76      	ldr	r3, [pc, #472]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	061b      	lsls	r3, r3, #24
 8006c9a:	4973      	ldr	r1, [pc, #460]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ca0:	e040      	b.n	8006d24 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	68db      	ldr	r3, [r3, #12]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d023      	beq.n	8006cf2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006caa:	4b6f      	ldr	r3, [pc, #444]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a6e      	ldr	r2, [pc, #440]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006cb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006cb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cb6:	f7fe fa1f 	bl	80050f8 <HAL_GetTick>
 8006cba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006cbc:	e008      	b.n	8006cd0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006cbe:	f7fe fa1b 	bl	80050f8 <HAL_GetTick>
 8006cc2:	4602      	mov	r2, r0
 8006cc4:	693b      	ldr	r3, [r7, #16]
 8006cc6:	1ad3      	subs	r3, r2, r3
 8006cc8:	2b02      	cmp	r3, #2
 8006cca:	d901      	bls.n	8006cd0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e21d      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006cd0:	4b65      	ldr	r3, [pc, #404]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d0f0      	beq.n	8006cbe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cdc:	4b62      	ldr	r3, [pc, #392]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	691b      	ldr	r3, [r3, #16]
 8006ce8:	061b      	lsls	r3, r3, #24
 8006cea:	495f      	ldr	r1, [pc, #380]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006cec:	4313      	orrs	r3, r2
 8006cee:	604b      	str	r3, [r1, #4]
 8006cf0:	e018      	b.n	8006d24 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006cf2:	4b5d      	ldr	r3, [pc, #372]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a5c      	ldr	r2, [pc, #368]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006cf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006cfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cfe:	f7fe f9fb 	bl	80050f8 <HAL_GetTick>
 8006d02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d04:	e008      	b.n	8006d18 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006d06:	f7fe f9f7 	bl	80050f8 <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d901      	bls.n	8006d18 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e1f9      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006d18:	4b53      	ldr	r3, [pc, #332]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1f0      	bne.n	8006d06 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0308 	and.w	r3, r3, #8
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d03c      	beq.n	8006daa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	695b      	ldr	r3, [r3, #20]
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01c      	beq.n	8006d72 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006d38:	4b4b      	ldr	r3, [pc, #300]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006d3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d3e:	4a4a      	ldr	r2, [pc, #296]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006d40:	f043 0301 	orr.w	r3, r3, #1
 8006d44:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d48:	f7fe f9d6 	bl	80050f8 <HAL_GetTick>
 8006d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006d4e:	e008      	b.n	8006d62 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d50:	f7fe f9d2 	bl	80050f8 <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d901      	bls.n	8006d62 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006d5e:	2303      	movs	r3, #3
 8006d60:	e1d4      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006d62:	4b41      	ldr	r3, [pc, #260]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006d64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d68:	f003 0302 	and.w	r3, r3, #2
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d0ef      	beq.n	8006d50 <HAL_RCC_OscConfig+0x3ec>
 8006d70:	e01b      	b.n	8006daa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d72:	4b3d      	ldr	r3, [pc, #244]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d78:	4a3b      	ldr	r2, [pc, #236]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006d7a:	f023 0301 	bic.w	r3, r3, #1
 8006d7e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d82:	f7fe f9b9 	bl	80050f8 <HAL_GetTick>
 8006d86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d88:	e008      	b.n	8006d9c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d8a:	f7fe f9b5 	bl	80050f8 <HAL_GetTick>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d901      	bls.n	8006d9c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	e1b7      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d9c:	4b32      	ldr	r3, [pc, #200]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006da2:	f003 0302 	and.w	r3, r3, #2
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d1ef      	bne.n	8006d8a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f003 0304 	and.w	r3, r3, #4
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f000 80a6 	beq.w	8006f04 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006db8:	2300      	movs	r3, #0
 8006dba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006dbc:	4b2a      	ldr	r3, [pc, #168]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d10d      	bne.n	8006de4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006dc8:	4b27      	ldr	r3, [pc, #156]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dcc:	4a26      	ldr	r2, [pc, #152]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006dce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006dd4:	4b24      	ldr	r3, [pc, #144]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ddc:	60bb      	str	r3, [r7, #8]
 8006dde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006de0:	2301      	movs	r3, #1
 8006de2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006de4:	4b21      	ldr	r3, [pc, #132]	@ (8006e6c <HAL_RCC_OscConfig+0x508>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d118      	bne.n	8006e22 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006df0:	4b1e      	ldr	r3, [pc, #120]	@ (8006e6c <HAL_RCC_OscConfig+0x508>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a1d      	ldr	r2, [pc, #116]	@ (8006e6c <HAL_RCC_OscConfig+0x508>)
 8006df6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006dfa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006dfc:	f7fe f97c 	bl	80050f8 <HAL_GetTick>
 8006e00:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e02:	e008      	b.n	8006e16 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e04:	f7fe f978 	bl	80050f8 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d901      	bls.n	8006e16 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006e12:	2303      	movs	r3, #3
 8006e14:	e17a      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006e16:	4b15      	ldr	r3, [pc, #84]	@ (8006e6c <HAL_RCC_OscConfig+0x508>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d0f0      	beq.n	8006e04 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d108      	bne.n	8006e3c <HAL_RCC_OscConfig+0x4d8>
 8006e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006e2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e30:	4a0d      	ldr	r2, [pc, #52]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006e32:	f043 0301 	orr.w	r3, r3, #1
 8006e36:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e3a:	e029      	b.n	8006e90 <HAL_RCC_OscConfig+0x52c>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	2b05      	cmp	r3, #5
 8006e42:	d115      	bne.n	8006e70 <HAL_RCC_OscConfig+0x50c>
 8006e44:	4b08      	ldr	r3, [pc, #32]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006e46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e4a:	4a07      	ldr	r2, [pc, #28]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006e4c:	f043 0304 	orr.w	r3, r3, #4
 8006e50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e54:	4b04      	ldr	r3, [pc, #16]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006e56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e5a:	4a03      	ldr	r2, [pc, #12]	@ (8006e68 <HAL_RCC_OscConfig+0x504>)
 8006e5c:	f043 0301 	orr.w	r3, r3, #1
 8006e60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e64:	e014      	b.n	8006e90 <HAL_RCC_OscConfig+0x52c>
 8006e66:	bf00      	nop
 8006e68:	40021000 	.word	0x40021000
 8006e6c:	40007000 	.word	0x40007000
 8006e70:	4b9c      	ldr	r3, [pc, #624]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e76:	4a9b      	ldr	r2, [pc, #620]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006e78:	f023 0301 	bic.w	r3, r3, #1
 8006e7c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006e80:	4b98      	ldr	r3, [pc, #608]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e86:	4a97      	ldr	r2, [pc, #604]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006e88:	f023 0304 	bic.w	r3, r3, #4
 8006e8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d016      	beq.n	8006ec6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e98:	f7fe f92e 	bl	80050f8 <HAL_GetTick>
 8006e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e9e:	e00a      	b.n	8006eb6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ea0:	f7fe f92a 	bl	80050f8 <HAL_GetTick>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	693b      	ldr	r3, [r7, #16]
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d901      	bls.n	8006eb6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006eb2:	2303      	movs	r3, #3
 8006eb4:	e12a      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006eb6:	4b8b      	ldr	r3, [pc, #556]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006eb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ebc:	f003 0302 	and.w	r3, r3, #2
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d0ed      	beq.n	8006ea0 <HAL_RCC_OscConfig+0x53c>
 8006ec4:	e015      	b.n	8006ef2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ec6:	f7fe f917 	bl	80050f8 <HAL_GetTick>
 8006eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ecc:	e00a      	b.n	8006ee4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ece:	f7fe f913 	bl	80050f8 <HAL_GetTick>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d901      	bls.n	8006ee4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006ee0:	2303      	movs	r3, #3
 8006ee2:	e113      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006ee4:	4b7f      	ldr	r3, [pc, #508]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eea:	f003 0302 	and.w	r3, r3, #2
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1ed      	bne.n	8006ece <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006ef2:	7ffb      	ldrb	r3, [r7, #31]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d105      	bne.n	8006f04 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ef8:	4b7a      	ldr	r3, [pc, #488]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006efa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006efc:	4a79      	ldr	r2, [pc, #484]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006efe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f02:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	f000 80fe 	beq.w	800710a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	f040 80d0 	bne.w	80070b8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006f18:	4b72      	ldr	r3, [pc, #456]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	f003 0203 	and.w	r2, r3, #3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d130      	bne.n	8006f8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f36:	3b01      	subs	r3, #1
 8006f38:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d127      	bne.n	8006f8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f48:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f4a:	429a      	cmp	r2, r3
 8006f4c:	d11f      	bne.n	8006f8e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006f58:	2a07      	cmp	r2, #7
 8006f5a:	bf14      	ite	ne
 8006f5c:	2201      	movne	r2, #1
 8006f5e:	2200      	moveq	r2, #0
 8006f60:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d113      	bne.n	8006f8e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f70:	085b      	lsrs	r3, r3, #1
 8006f72:	3b01      	subs	r3, #1
 8006f74:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d109      	bne.n	8006f8e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f84:	085b      	lsrs	r3, r3, #1
 8006f86:	3b01      	subs	r3, #1
 8006f88:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d06e      	beq.n	800706c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006f8e:	69bb      	ldr	r3, [r7, #24]
 8006f90:	2b0c      	cmp	r3, #12
 8006f92:	d069      	beq.n	8007068 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006f94:	4b53      	ldr	r3, [pc, #332]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d105      	bne.n	8006fac <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006fa0:	4b50      	ldr	r3, [pc, #320]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d001      	beq.n	8006fb0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e0ad      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006fb0:	4b4c      	ldr	r3, [pc, #304]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	4a4b      	ldr	r2, [pc, #300]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006fb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006fba:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006fbc:	f7fe f89c 	bl	80050f8 <HAL_GetTick>
 8006fc0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fc2:	e008      	b.n	8006fd6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fc4:	f7fe f898 	bl	80050f8 <HAL_GetTick>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d901      	bls.n	8006fd6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e09a      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fd6:	4b43      	ldr	r3, [pc, #268]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d1f0      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006fe2:	4b40      	ldr	r3, [pc, #256]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8006fe4:	68da      	ldr	r2, [r3, #12]
 8006fe6:	4b40      	ldr	r3, [pc, #256]	@ (80070e8 <HAL_RCC_OscConfig+0x784>)
 8006fe8:	4013      	ands	r3, r2
 8006fea:	687a      	ldr	r2, [r7, #4]
 8006fec:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006ff2:	3a01      	subs	r2, #1
 8006ff4:	0112      	lsls	r2, r2, #4
 8006ff6:	4311      	orrs	r1, r2
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006ffc:	0212      	lsls	r2, r2, #8
 8006ffe:	4311      	orrs	r1, r2
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007004:	0852      	lsrs	r2, r2, #1
 8007006:	3a01      	subs	r2, #1
 8007008:	0552      	lsls	r2, r2, #21
 800700a:	4311      	orrs	r1, r2
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8007010:	0852      	lsrs	r2, r2, #1
 8007012:	3a01      	subs	r2, #1
 8007014:	0652      	lsls	r2, r2, #25
 8007016:	4311      	orrs	r1, r2
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800701c:	0912      	lsrs	r2, r2, #4
 800701e:	0452      	lsls	r2, r2, #17
 8007020:	430a      	orrs	r2, r1
 8007022:	4930      	ldr	r1, [pc, #192]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8007024:	4313      	orrs	r3, r2
 8007026:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007028:	4b2e      	ldr	r3, [pc, #184]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a2d      	ldr	r2, [pc, #180]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 800702e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007032:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007034:	4b2b      	ldr	r3, [pc, #172]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	4a2a      	ldr	r2, [pc, #168]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 800703a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800703e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007040:	f7fe f85a 	bl	80050f8 <HAL_GetTick>
 8007044:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007046:	e008      	b.n	800705a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007048:	f7fe f856 	bl	80050f8 <HAL_GetTick>
 800704c:	4602      	mov	r2, r0
 800704e:	693b      	ldr	r3, [r7, #16]
 8007050:	1ad3      	subs	r3, r2, r3
 8007052:	2b02      	cmp	r3, #2
 8007054:	d901      	bls.n	800705a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8007056:	2303      	movs	r3, #3
 8007058:	e058      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800705a:	4b22      	ldr	r3, [pc, #136]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0f0      	beq.n	8007048 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007066:	e050      	b.n	800710a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007068:	2301      	movs	r3, #1
 800706a:	e04f      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800706c:	4b1d      	ldr	r3, [pc, #116]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d148      	bne.n	800710a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007078:	4b1a      	ldr	r3, [pc, #104]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	4a19      	ldr	r2, [pc, #100]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 800707e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007082:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007084:	4b17      	ldr	r3, [pc, #92]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	4a16      	ldr	r2, [pc, #88]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 800708a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800708e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007090:	f7fe f832 	bl	80050f8 <HAL_GetTick>
 8007094:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007096:	e008      	b.n	80070aa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007098:	f7fe f82e 	bl	80050f8 <HAL_GetTick>
 800709c:	4602      	mov	r2, r0
 800709e:	693b      	ldr	r3, [r7, #16]
 80070a0:	1ad3      	subs	r3, r2, r3
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d901      	bls.n	80070aa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e030      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070aa:	4b0e      	ldr	r3, [pc, #56]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d0f0      	beq.n	8007098 <HAL_RCC_OscConfig+0x734>
 80070b6:	e028      	b.n	800710a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80070b8:	69bb      	ldr	r3, [r7, #24]
 80070ba:	2b0c      	cmp	r3, #12
 80070bc:	d023      	beq.n	8007106 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070be:	4b09      	ldr	r3, [pc, #36]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a08      	ldr	r2, [pc, #32]	@ (80070e4 <HAL_RCC_OscConfig+0x780>)
 80070c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80070c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070ca:	f7fe f815 	bl	80050f8 <HAL_GetTick>
 80070ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070d0:	e00c      	b.n	80070ec <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070d2:	f7fe f811 	bl	80050f8 <HAL_GetTick>
 80070d6:	4602      	mov	r2, r0
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	1ad3      	subs	r3, r2, r3
 80070dc:	2b02      	cmp	r3, #2
 80070de:	d905      	bls.n	80070ec <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80070e0:	2303      	movs	r3, #3
 80070e2:	e013      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
 80070e4:	40021000 	.word	0x40021000
 80070e8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070ec:	4b09      	ldr	r3, [pc, #36]	@ (8007114 <HAL_RCC_OscConfig+0x7b0>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1ec      	bne.n	80070d2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80070f8:	4b06      	ldr	r3, [pc, #24]	@ (8007114 <HAL_RCC_OscConfig+0x7b0>)
 80070fa:	68da      	ldr	r2, [r3, #12]
 80070fc:	4905      	ldr	r1, [pc, #20]	@ (8007114 <HAL_RCC_OscConfig+0x7b0>)
 80070fe:	4b06      	ldr	r3, [pc, #24]	@ (8007118 <HAL_RCC_OscConfig+0x7b4>)
 8007100:	4013      	ands	r3, r2
 8007102:	60cb      	str	r3, [r1, #12]
 8007104:	e001      	b.n	800710a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e000      	b.n	800710c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3720      	adds	r7, #32
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}
 8007114:	40021000 	.word	0x40021000
 8007118:	feeefffc 	.word	0xfeeefffc

0800711c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800711c:	b580      	push	{r7, lr}
 800711e:	b084      	sub	sp, #16
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d101      	bne.n	8007130 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800712c:	2301      	movs	r3, #1
 800712e:	e0e7      	b.n	8007300 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007130:	4b75      	ldr	r3, [pc, #468]	@ (8007308 <HAL_RCC_ClockConfig+0x1ec>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 0307 	and.w	r3, r3, #7
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	429a      	cmp	r2, r3
 800713c:	d910      	bls.n	8007160 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800713e:	4b72      	ldr	r3, [pc, #456]	@ (8007308 <HAL_RCC_ClockConfig+0x1ec>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	f023 0207 	bic.w	r2, r3, #7
 8007146:	4970      	ldr	r1, [pc, #448]	@ (8007308 <HAL_RCC_ClockConfig+0x1ec>)
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	4313      	orrs	r3, r2
 800714c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800714e:	4b6e      	ldr	r3, [pc, #440]	@ (8007308 <HAL_RCC_ClockConfig+0x1ec>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	f003 0307 	and.w	r3, r3, #7
 8007156:	683a      	ldr	r2, [r7, #0]
 8007158:	429a      	cmp	r2, r3
 800715a:	d001      	beq.n	8007160 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800715c:	2301      	movs	r3, #1
 800715e:	e0cf      	b.n	8007300 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	f003 0302 	and.w	r3, r3, #2
 8007168:	2b00      	cmp	r3, #0
 800716a:	d010      	beq.n	800718e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689a      	ldr	r2, [r3, #8]
 8007170:	4b66      	ldr	r3, [pc, #408]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 8007172:	689b      	ldr	r3, [r3, #8]
 8007174:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007178:	429a      	cmp	r2, r3
 800717a:	d908      	bls.n	800718e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800717c:	4b63      	ldr	r3, [pc, #396]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	689b      	ldr	r3, [r3, #8]
 8007188:	4960      	ldr	r1, [pc, #384]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 800718a:	4313      	orrs	r3, r2
 800718c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f003 0301 	and.w	r3, r3, #1
 8007196:	2b00      	cmp	r3, #0
 8007198:	d04c      	beq.n	8007234 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	2b03      	cmp	r3, #3
 80071a0:	d107      	bne.n	80071b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071a2:	4b5a      	ldr	r3, [pc, #360]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d121      	bne.n	80071f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e0a6      	b.n	8007300 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d107      	bne.n	80071ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80071ba:	4b54      	ldr	r3, [pc, #336]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d115      	bne.n	80071f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e09a      	b.n	8007300 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d107      	bne.n	80071e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80071d2:	4b4e      	ldr	r3, [pc, #312]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f003 0302 	and.w	r3, r3, #2
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d109      	bne.n	80071f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e08e      	b.n	8007300 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80071e2:	4b4a      	ldr	r3, [pc, #296]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d101      	bne.n	80071f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e086      	b.n	8007300 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80071f2:	4b46      	ldr	r3, [pc, #280]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	f023 0203 	bic.w	r2, r3, #3
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	4943      	ldr	r1, [pc, #268]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 8007200:	4313      	orrs	r3, r2
 8007202:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007204:	f7fd ff78 	bl	80050f8 <HAL_GetTick>
 8007208:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800720a:	e00a      	b.n	8007222 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800720c:	f7fd ff74 	bl	80050f8 <HAL_GetTick>
 8007210:	4602      	mov	r2, r0
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	1ad3      	subs	r3, r2, r3
 8007216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800721a:	4293      	cmp	r3, r2
 800721c:	d901      	bls.n	8007222 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800721e:	2303      	movs	r3, #3
 8007220:	e06e      	b.n	8007300 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007222:	4b3a      	ldr	r3, [pc, #232]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	f003 020c 	and.w	r2, r3, #12
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	429a      	cmp	r2, r3
 8007232:	d1eb      	bne.n	800720c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0302 	and.w	r3, r3, #2
 800723c:	2b00      	cmp	r3, #0
 800723e:	d010      	beq.n	8007262 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	689a      	ldr	r2, [r3, #8]
 8007244:	4b31      	ldr	r3, [pc, #196]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800724c:	429a      	cmp	r2, r3
 800724e:	d208      	bcs.n	8007262 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007250:	4b2e      	ldr	r3, [pc, #184]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	492b      	ldr	r1, [pc, #172]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 800725e:	4313      	orrs	r3, r2
 8007260:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007262:	4b29      	ldr	r3, [pc, #164]	@ (8007308 <HAL_RCC_ClockConfig+0x1ec>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0307 	and.w	r3, r3, #7
 800726a:	683a      	ldr	r2, [r7, #0]
 800726c:	429a      	cmp	r2, r3
 800726e:	d210      	bcs.n	8007292 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007270:	4b25      	ldr	r3, [pc, #148]	@ (8007308 <HAL_RCC_ClockConfig+0x1ec>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f023 0207 	bic.w	r2, r3, #7
 8007278:	4923      	ldr	r1, [pc, #140]	@ (8007308 <HAL_RCC_ClockConfig+0x1ec>)
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	4313      	orrs	r3, r2
 800727e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007280:	4b21      	ldr	r3, [pc, #132]	@ (8007308 <HAL_RCC_ClockConfig+0x1ec>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0307 	and.w	r3, r3, #7
 8007288:	683a      	ldr	r2, [r7, #0]
 800728a:	429a      	cmp	r2, r3
 800728c:	d001      	beq.n	8007292 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e036      	b.n	8007300 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0304 	and.w	r3, r3, #4
 800729a:	2b00      	cmp	r3, #0
 800729c:	d008      	beq.n	80072b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800729e:	4b1b      	ldr	r3, [pc, #108]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80072a0:	689b      	ldr	r3, [r3, #8]
 80072a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	4918      	ldr	r1, [pc, #96]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f003 0308 	and.w	r3, r3, #8
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d009      	beq.n	80072d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80072bc:	4b13      	ldr	r3, [pc, #76]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80072be:	689b      	ldr	r3, [r3, #8]
 80072c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	00db      	lsls	r3, r3, #3
 80072ca:	4910      	ldr	r1, [pc, #64]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80072cc:	4313      	orrs	r3, r2
 80072ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80072d0:	f000 f824 	bl	800731c <HAL_RCC_GetSysClockFreq>
 80072d4:	4602      	mov	r2, r0
 80072d6:	4b0d      	ldr	r3, [pc, #52]	@ (800730c <HAL_RCC_ClockConfig+0x1f0>)
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	091b      	lsrs	r3, r3, #4
 80072dc:	f003 030f 	and.w	r3, r3, #15
 80072e0:	490b      	ldr	r1, [pc, #44]	@ (8007310 <HAL_RCC_ClockConfig+0x1f4>)
 80072e2:	5ccb      	ldrb	r3, [r1, r3]
 80072e4:	f003 031f 	and.w	r3, r3, #31
 80072e8:	fa22 f303 	lsr.w	r3, r2, r3
 80072ec:	4a09      	ldr	r2, [pc, #36]	@ (8007314 <HAL_RCC_ClockConfig+0x1f8>)
 80072ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80072f0:	4b09      	ldr	r3, [pc, #36]	@ (8007318 <HAL_RCC_ClockConfig+0x1fc>)
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4618      	mov	r0, r3
 80072f6:	f7fd feaf 	bl	8005058 <HAL_InitTick>
 80072fa:	4603      	mov	r3, r0
 80072fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80072fe:	7afb      	ldrb	r3, [r7, #11]
}
 8007300:	4618      	mov	r0, r3
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	40022000 	.word	0x40022000
 800730c:	40021000 	.word	0x40021000
 8007310:	0800ffac 	.word	0x0800ffac
 8007314:	20000024 	.word	0x20000024
 8007318:	20000060 	.word	0x20000060

0800731c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800731c:	b480      	push	{r7}
 800731e:	b089      	sub	sp, #36	@ 0x24
 8007320:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007322:	2300      	movs	r3, #0
 8007324:	61fb      	str	r3, [r7, #28]
 8007326:	2300      	movs	r3, #0
 8007328:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800732a:	4b3e      	ldr	r3, [pc, #248]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	f003 030c 	and.w	r3, r3, #12
 8007332:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007334:	4b3b      	ldr	r3, [pc, #236]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	f003 0303 	and.w	r3, r3, #3
 800733c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d005      	beq.n	8007350 <HAL_RCC_GetSysClockFreq+0x34>
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2b0c      	cmp	r3, #12
 8007348:	d121      	bne.n	800738e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2b01      	cmp	r3, #1
 800734e:	d11e      	bne.n	800738e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007350:	4b34      	ldr	r3, [pc, #208]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f003 0308 	and.w	r3, r3, #8
 8007358:	2b00      	cmp	r3, #0
 800735a:	d107      	bne.n	800736c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800735c:	4b31      	ldr	r3, [pc, #196]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 800735e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007362:	0a1b      	lsrs	r3, r3, #8
 8007364:	f003 030f 	and.w	r3, r3, #15
 8007368:	61fb      	str	r3, [r7, #28]
 800736a:	e005      	b.n	8007378 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800736c:	4b2d      	ldr	r3, [pc, #180]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	091b      	lsrs	r3, r3, #4
 8007372:	f003 030f 	and.w	r3, r3, #15
 8007376:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007378:	4a2b      	ldr	r2, [pc, #172]	@ (8007428 <HAL_RCC_GetSysClockFreq+0x10c>)
 800737a:	69fb      	ldr	r3, [r7, #28]
 800737c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007380:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10d      	bne.n	80073a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800738c:	e00a      	b.n	80073a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	2b04      	cmp	r3, #4
 8007392:	d102      	bne.n	800739a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007394:	4b25      	ldr	r3, [pc, #148]	@ (800742c <HAL_RCC_GetSysClockFreq+0x110>)
 8007396:	61bb      	str	r3, [r7, #24]
 8007398:	e004      	b.n	80073a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	2b08      	cmp	r3, #8
 800739e:	d101      	bne.n	80073a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80073a0:	4b23      	ldr	r3, [pc, #140]	@ (8007430 <HAL_RCC_GetSysClockFreq+0x114>)
 80073a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80073a4:	693b      	ldr	r3, [r7, #16]
 80073a6:	2b0c      	cmp	r3, #12
 80073a8:	d134      	bne.n	8007414 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80073aa:	4b1e      	ldr	r3, [pc, #120]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	f003 0303 	and.w	r3, r3, #3
 80073b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	d003      	beq.n	80073c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	2b03      	cmp	r3, #3
 80073be:	d003      	beq.n	80073c8 <HAL_RCC_GetSysClockFreq+0xac>
 80073c0:	e005      	b.n	80073ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80073c2:	4b1a      	ldr	r3, [pc, #104]	@ (800742c <HAL_RCC_GetSysClockFreq+0x110>)
 80073c4:	617b      	str	r3, [r7, #20]
      break;
 80073c6:	e005      	b.n	80073d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80073c8:	4b19      	ldr	r3, [pc, #100]	@ (8007430 <HAL_RCC_GetSysClockFreq+0x114>)
 80073ca:	617b      	str	r3, [r7, #20]
      break;
 80073cc:	e002      	b.n	80073d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	617b      	str	r3, [r7, #20]
      break;
 80073d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80073d4:	4b13      	ldr	r3, [pc, #76]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	091b      	lsrs	r3, r3, #4
 80073da:	f003 0307 	and.w	r3, r3, #7
 80073de:	3301      	adds	r3, #1
 80073e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80073e2:	4b10      	ldr	r3, [pc, #64]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	0a1b      	lsrs	r3, r3, #8
 80073e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073ec:	697a      	ldr	r2, [r7, #20]
 80073ee:	fb03 f202 	mul.w	r2, r3, r2
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80073f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80073fa:	4b0a      	ldr	r3, [pc, #40]	@ (8007424 <HAL_RCC_GetSysClockFreq+0x108>)
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	0e5b      	lsrs	r3, r3, #25
 8007400:	f003 0303 	and.w	r3, r3, #3
 8007404:	3301      	adds	r3, #1
 8007406:	005b      	lsls	r3, r3, #1
 8007408:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007412:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007414:	69bb      	ldr	r3, [r7, #24]
}
 8007416:	4618      	mov	r0, r3
 8007418:	3724      	adds	r7, #36	@ 0x24
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
 8007422:	bf00      	nop
 8007424:	40021000 	.word	0x40021000
 8007428:	0800ffc4 	.word	0x0800ffc4
 800742c:	00f42400 	.word	0x00f42400
 8007430:	007a1200 	.word	0x007a1200

08007434 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007434:	b480      	push	{r7}
 8007436:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007438:	4b03      	ldr	r3, [pc, #12]	@ (8007448 <HAL_RCC_GetHCLKFreq+0x14>)
 800743a:	681b      	ldr	r3, [r3, #0]
}
 800743c:	4618      	mov	r0, r3
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	20000024 	.word	0x20000024

0800744c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007450:	f7ff fff0 	bl	8007434 <HAL_RCC_GetHCLKFreq>
 8007454:	4602      	mov	r2, r0
 8007456:	4b06      	ldr	r3, [pc, #24]	@ (8007470 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	0a1b      	lsrs	r3, r3, #8
 800745c:	f003 0307 	and.w	r3, r3, #7
 8007460:	4904      	ldr	r1, [pc, #16]	@ (8007474 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007462:	5ccb      	ldrb	r3, [r1, r3]
 8007464:	f003 031f 	and.w	r3, r3, #31
 8007468:	fa22 f303 	lsr.w	r3, r2, r3
}
 800746c:	4618      	mov	r0, r3
 800746e:	bd80      	pop	{r7, pc}
 8007470:	40021000 	.word	0x40021000
 8007474:	0800ffbc 	.word	0x0800ffbc

08007478 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800747c:	f7ff ffda 	bl	8007434 <HAL_RCC_GetHCLKFreq>
 8007480:	4602      	mov	r2, r0
 8007482:	4b06      	ldr	r3, [pc, #24]	@ (800749c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007484:	689b      	ldr	r3, [r3, #8]
 8007486:	0adb      	lsrs	r3, r3, #11
 8007488:	f003 0307 	and.w	r3, r3, #7
 800748c:	4904      	ldr	r1, [pc, #16]	@ (80074a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800748e:	5ccb      	ldrb	r3, [r1, r3]
 8007490:	f003 031f 	and.w	r3, r3, #31
 8007494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007498:	4618      	mov	r0, r3
 800749a:	bd80      	pop	{r7, pc}
 800749c:	40021000 	.word	0x40021000
 80074a0:	0800ffbc 	.word	0x0800ffbc

080074a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b086      	sub	sp, #24
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80074ac:	2300      	movs	r3, #0
 80074ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80074b0:	4b2a      	ldr	r3, [pc, #168]	@ (800755c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80074b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d003      	beq.n	80074c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80074bc:	f7ff fa44 	bl	8006948 <HAL_PWREx_GetVoltageRange>
 80074c0:	6178      	str	r0, [r7, #20]
 80074c2:	e014      	b.n	80074ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80074c4:	4b25      	ldr	r3, [pc, #148]	@ (800755c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80074c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074c8:	4a24      	ldr	r2, [pc, #144]	@ (800755c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80074ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80074d0:	4b22      	ldr	r3, [pc, #136]	@ (800755c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80074d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074d8:	60fb      	str	r3, [r7, #12]
 80074da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80074dc:	f7ff fa34 	bl	8006948 <HAL_PWREx_GetVoltageRange>
 80074e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80074e2:	4b1e      	ldr	r3, [pc, #120]	@ (800755c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80074e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074e6:	4a1d      	ldr	r2, [pc, #116]	@ (800755c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80074e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074f4:	d10b      	bne.n	800750e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b80      	cmp	r3, #128	@ 0x80
 80074fa:	d919      	bls.n	8007530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2ba0      	cmp	r3, #160	@ 0xa0
 8007500:	d902      	bls.n	8007508 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007502:	2302      	movs	r3, #2
 8007504:	613b      	str	r3, [r7, #16]
 8007506:	e013      	b.n	8007530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007508:	2301      	movs	r3, #1
 800750a:	613b      	str	r3, [r7, #16]
 800750c:	e010      	b.n	8007530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2b80      	cmp	r3, #128	@ 0x80
 8007512:	d902      	bls.n	800751a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007514:	2303      	movs	r3, #3
 8007516:	613b      	str	r3, [r7, #16]
 8007518:	e00a      	b.n	8007530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	2b80      	cmp	r3, #128	@ 0x80
 800751e:	d102      	bne.n	8007526 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007520:	2302      	movs	r3, #2
 8007522:	613b      	str	r3, [r7, #16]
 8007524:	e004      	b.n	8007530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2b70      	cmp	r3, #112	@ 0x70
 800752a:	d101      	bne.n	8007530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800752c:	2301      	movs	r3, #1
 800752e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007530:	4b0b      	ldr	r3, [pc, #44]	@ (8007560 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f023 0207 	bic.w	r2, r3, #7
 8007538:	4909      	ldr	r1, [pc, #36]	@ (8007560 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	4313      	orrs	r3, r2
 800753e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007540:	4b07      	ldr	r3, [pc, #28]	@ (8007560 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f003 0307 	and.w	r3, r3, #7
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	429a      	cmp	r2, r3
 800754c:	d001      	beq.n	8007552 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e000      	b.n	8007554 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007552:	2300      	movs	r3, #0
}
 8007554:	4618      	mov	r0, r3
 8007556:	3718      	adds	r7, #24
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}
 800755c:	40021000 	.word	0x40021000
 8007560:	40022000 	.word	0x40022000

08007564 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d101      	bne.n	8007576 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007572:	2301      	movs	r3, #1
 8007574:	e0be      	b.n	80076f4 <HAL_SPI_Init+0x190>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800757a:	2b00      	cmp	r3, #0
 800757c:	d108      	bne.n	8007590 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007586:	d009      	beq.n	800759c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	61da      	str	r2, [r3, #28]
 800758e:	e005      	b.n	800759c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80075a2:	b2db      	uxtb	r3, r3
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d106      	bne.n	80075b6 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f000 f8cb 	bl	800774c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2202      	movs	r2, #2
 80075ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80075cc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80075d6:	d902      	bls.n	80075de <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80075d8:	2300      	movs	r3, #0
 80075da:	60fb      	str	r3, [r7, #12]
 80075dc:	e002      	b.n	80075e4 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80075de:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80075e2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	68db      	ldr	r3, [r3, #12]
 80075e8:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80075ec:	d007      	beq.n	80075fe <HAL_SPI_Init+0x9a>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	68db      	ldr	r3, [r3, #12]
 80075f2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80075f6:	d002      	beq.n	80075fe <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800760e:	431a      	orrs	r2, r3
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	691b      	ldr	r3, [r3, #16]
 8007614:	f003 0302 	and.w	r3, r3, #2
 8007618:	431a      	orrs	r2, r3
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	f003 0301 	and.w	r3, r3, #1
 8007622:	431a      	orrs	r2, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800762c:	431a      	orrs	r2, r3
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	69db      	ldr	r3, [r3, #28]
 8007632:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007636:	431a      	orrs	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a1b      	ldr	r3, [r3, #32]
 800763c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007640:	ea42 0103 	orr.w	r1, r2, r3
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007648:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	430a      	orrs	r2, r1
 8007652:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800765c:	d11b      	bne.n	8007696 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007662:	2b00      	cmp	r3, #0
 8007664:	d10b      	bne.n	800767e <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800766e:	d903      	bls.n	8007678 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	2202      	movs	r2, #2
 8007674:	631a      	str	r2, [r3, #48]	@ 0x30
 8007676:	e002      	b.n	800767e <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2201      	movs	r2, #1
 800767c:	631a      	str	r2, [r3, #48]	@ 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007682:	2b02      	cmp	r3, #2
 8007684:	d107      	bne.n	8007696 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007694:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	699b      	ldr	r3, [r3, #24]
 800769a:	0c1b      	lsrs	r3, r3, #16
 800769c:	f003 0204 	and.w	r2, r3, #4
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076a4:	f003 0310 	and.w	r3, r3, #16
 80076a8:	431a      	orrs	r2, r3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076ae:	f003 0308 	and.w	r3, r3, #8
 80076b2:	431a      	orrs	r2, r3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80076bc:	ea42 0103 	orr.w	r1, r2, r3
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	430a      	orrs	r2, r1
 80076cc:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076d6:	d105      	bne.n	80076e4 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	b292      	uxth	r2, r2
 80076e2:	611a      	str	r2, [r3, #16]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2201      	movs	r2, #1
 80076ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80076f2:	2300      	movs	r3, #0
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b082      	sub	sp, #8
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d101      	bne.n	800770e <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800770a:	2301      	movs	r3, #1
 800770c:	e01a      	b.n	8007744 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2202      	movs	r2, #2
 8007712:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007724:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f81a 	bl	8007760 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2200      	movs	r2, #0
 8007736:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8007742:	2300      	movs	r3, #0
}
 8007744:	4618      	mov	r0, r3
 8007746:	3708      	adds	r7, #8
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}

0800774c <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007754:	bf00      	nop
 8007756:	370c      	adds	r7, #12
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr

08007760 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8007760:	b480      	push	{r7}
 8007762:	b083      	sub	sp, #12
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr

08007774 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b08a      	sub	sp, #40	@ 0x28
 8007778:	af02      	add	r7, sp, #8
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	603b      	str	r3, [r7, #0]
 8007780:	4613      	mov	r3, r2
 8007782:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	617b      	str	r3, [r7, #20]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007788:	2300      	movs	r3, #0
 800778a:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007792:	b2db      	uxtb	r3, r3
 8007794:	2b01      	cmp	r3, #1
 8007796:	d001      	beq.n	800779c <HAL_SPI_Receive+0x28>
  {
    return HAL_BUSY;
 8007798:	2302      	movs	r3, #2
 800779a:	e1e0      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077a4:	d112      	bne.n	80077cc <HAL_SPI_Receive+0x58>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	689b      	ldr	r3, [r3, #8]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10e      	bne.n	80077cc <HAL_SPI_Receive+0x58>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2204      	movs	r2, #4
 80077b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80077b6:	88fa      	ldrh	r2, [r7, #6]
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	4613      	mov	r3, r2
 80077be:	68ba      	ldr	r2, [r7, #8]
 80077c0:	68b9      	ldr	r1, [r7, #8]
 80077c2:	68f8      	ldr	r0, [r7, #12]
 80077c4:	f000 f9cf 	bl	8007b66 <HAL_SPI_TransmitReceive>
 80077c8:	4603      	mov	r3, r0
 80077ca:	e1c8      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077cc:	f7fd fc94 	bl	80050f8 <HAL_GetTick>
 80077d0:	61f8      	str	r0, [r7, #28]

  if ((pData == NULL) || (Size == 0U))
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d002      	beq.n	80077de <HAL_SPI_Receive+0x6a>
 80077d8:	88fb      	ldrh	r3, [r7, #6]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d101      	bne.n	80077e2 <HAL_SPI_Receive+0x6e>
  {
    return HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e1bd      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	d101      	bne.n	80077f0 <HAL_SPI_Receive+0x7c>
 80077ec:	2302      	movs	r3, #2
 80077ee:	e1b6      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	2201      	movs	r2, #1
 80077f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2204      	movs	r2, #4
 80077fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2200      	movs	r2, #0
 8007804:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	68ba      	ldr	r2, [r7, #8]
 800780a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	88fa      	ldrh	r2, [r7, #6]
 8007810:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	88fa      	ldrh	r2, [r7, #6]
 8007818:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	2200      	movs	r2, #0
 8007820:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2200      	movs	r2, #0
 8007826:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	2200      	movs	r2, #0
 800782c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	2200      	movs	r2, #0
 8007832:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	2200      	movs	r2, #0
 8007838:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800783e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007842:	d118      	bne.n	8007876 <HAL_SPI_Receive+0x102>
  {
    SPI_RESET_CRC(hspi);
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	681a      	ldr	r2, [r3, #0]
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007852:	601a      	str	r2, [r3, #0]
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007862:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800786a:	b29b      	uxth	r3, r3
 800786c:	3b01      	subs	r3, #1
 800786e:	b29a      	uxth	r2, r3
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800787e:	d908      	bls.n	8007892 <HAL_SPI_Receive+0x11e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800788e:	605a      	str	r2, [r3, #4]
 8007890:	e007      	b.n	80078a2 <HAL_SPI_Receive+0x12e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	685a      	ldr	r2, [r3, #4]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80078a0:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078aa:	d10f      	bne.n	80078cc <HAL_SPI_Receive+0x158>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80078ca:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078d6:	2b40      	cmp	r3, #64	@ 0x40
 80078d8:	d007      	beq.n	80078ea <HAL_SPI_Receive+0x176>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80078e8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	68db      	ldr	r3, [r3, #12]
 80078ee:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80078f2:	d875      	bhi.n	80079e0 <HAL_SPI_Receive+0x26c>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80078f4:	e037      	b.n	8007966 <HAL_SPI_Receive+0x1f2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	f003 0301 	and.w	r3, r3, #1
 8007900:	2b01      	cmp	r3, #1
 8007902:	d117      	bne.n	8007934 <HAL_SPI_Receive+0x1c0>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f103 020c 	add.w	r2, r3, #12
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007910:	7812      	ldrb	r2, [r2, #0]
 8007912:	b2d2      	uxtb	r2, r2
 8007914:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800791a:	1c5a      	adds	r2, r3, #1
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007926:	b29b      	uxth	r3, r3
 8007928:	3b01      	subs	r3, #1
 800792a:	b29a      	uxth	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007932:	e018      	b.n	8007966 <HAL_SPI_Receive+0x1f2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007934:	f7fd fbe0 	bl	80050f8 <HAL_GetTick>
 8007938:	4602      	mov	r2, r0
 800793a:	69fb      	ldr	r3, [r7, #28]
 800793c:	1ad3      	subs	r3, r2, r3
 800793e:	683a      	ldr	r2, [r7, #0]
 8007940:	429a      	cmp	r2, r3
 8007942:	d803      	bhi.n	800794c <HAL_SPI_Receive+0x1d8>
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800794a:	d102      	bne.n	8007952 <HAL_SPI_Receive+0x1de>
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d109      	bne.n	8007966 <HAL_SPI_Receive+0x1f2>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	2201      	movs	r2, #1
 8007956:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007962:	2303      	movs	r3, #3
 8007964:	e0fb      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800796c:	b29b      	uxth	r3, r3
 800796e:	2b00      	cmp	r3, #0
 8007970:	d1c1      	bne.n	80078f6 <HAL_SPI_Receive+0x182>
 8007972:	e03b      	b.n	80079ec <HAL_SPI_Receive+0x278>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	f003 0301 	and.w	r3, r3, #1
 800797e:	2b01      	cmp	r3, #1
 8007980:	d115      	bne.n	80079ae <HAL_SPI_Receive+0x23a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	68da      	ldr	r2, [r3, #12]
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798c:	b292      	uxth	r2, r2
 800798e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007994:	1c9a      	adds	r2, r3, #2
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079a0:	b29b      	uxth	r3, r3
 80079a2:	3b01      	subs	r3, #1
 80079a4:	b29a      	uxth	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80079ac:	e018      	b.n	80079e0 <HAL_SPI_Receive+0x26c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80079ae:	f7fd fba3 	bl	80050f8 <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	69fb      	ldr	r3, [r7, #28]
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d803      	bhi.n	80079c6 <HAL_SPI_Receive+0x252>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80079c4:	d102      	bne.n	80079cc <HAL_SPI_Receive+0x258>
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d109      	bne.n	80079e0 <HAL_SPI_Receive+0x26c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2201      	movs	r2, #1
 80079d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80079dc:	2303      	movs	r3, #3
 80079de:	e0be      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
    while (hspi->RxXferCount > 0U)
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1c3      	bne.n	8007974 <HAL_SPI_Receive+0x200>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079f4:	f040 8087 	bne.w	8007b06 <HAL_SPI_Receive+0x392>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007a06:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007a08:	69fb      	ldr	r3, [r7, #28]
 8007a0a:	9300      	str	r3, [sp, #0]
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	2201      	movs	r2, #1
 8007a10:	2101      	movs	r1, #1
 8007a12:	68f8      	ldr	r0, [r7, #12]
 8007a14:	f001 fa18 	bl	8008e48 <SPI_WaitFlagStateUntilTimeout>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d005      	beq.n	8007a2a <HAL_SPI_Receive+0x2b6>
    {
      /* the latest data has not been received */
      __HAL_UNLOCK(hspi);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8007a26:	2303      	movs	r3, #3
 8007a28:	e099      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007a32:	d907      	bls.n	8007a44 <HAL_SPI_Receive+0x2d0>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	68da      	ldr	r2, [r3, #12]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a3e:	b292      	uxth	r2, r2
 8007a40:	801a      	strh	r2, [r3, #0]
 8007a42:	e008      	b.n	8007a56 <HAL_SPI_Receive+0x2e2>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f103 020c 	add.w	r2, r3, #12
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a50:	7812      	ldrb	r2, [r2, #0]
 8007a52:	b2d2      	uxtb	r2, r2
 8007a54:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007a56:	69fb      	ldr	r3, [r7, #28]
 8007a58:	9300      	str	r3, [sp, #0]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	2101      	movs	r1, #1
 8007a60:	68f8      	ldr	r0, [r7, #12]
 8007a62:	f001 f9f1 	bl	8008e48 <SPI_WaitFlagStateUntilTimeout>
 8007a66:	4603      	mov	r3, r0
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d00f      	beq.n	8007a8c <HAL_SPI_Receive+0x318>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a70:	f043 0202 	orr.w	r2, r3, #2
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 8007a88:	2303      	movs	r3, #3
 8007a8a:	e068      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
    }

    /* Read CRC to Flush DR and RXNE flag */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007a94:	d105      	bne.n	8007aa2 <HAL_SPI_Receive+0x32e>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	68db      	ldr	r3, [r3, #12]
 8007a9c:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	e031      	b.n	8007b06 <HAL_SPI_Receive+0x392>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	330c      	adds	r3, #12
 8007aa8:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	781b      	ldrb	r3, [r3, #0]
 8007aae:	b2db      	uxtb	r3, r3
 8007ab0:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007ab2:	7cfb      	ldrb	r3, [r7, #19]

      if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	68db      	ldr	r3, [r3, #12]
 8007ab8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007abc:	d123      	bne.n	8007b06 <HAL_SPI_Receive+0x392>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ac2:	2b02      	cmp	r3, #2
 8007ac4:	d11f      	bne.n	8007b06 <HAL_SPI_Receive+0x392>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007ac6:	69fb      	ldr	r3, [r7, #28]
 8007ac8:	9300      	str	r3, [sp, #0]
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	2201      	movs	r2, #1
 8007ace:	2101      	movs	r1, #1
 8007ad0:	68f8      	ldr	r0, [r7, #12]
 8007ad2:	f001 f9b9 	bl	8008e48 <SPI_WaitFlagStateUntilTimeout>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00f      	beq.n	8007afc <HAL_SPI_Receive+0x388>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ae0:	f043 0202 	orr.w	r2, r3, #2
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2201      	movs	r2, #1
 8007aec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007af8:	2303      	movs	r3, #3
 8007afa:	e030      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	781b      	ldrb	r3, [r3, #0]
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8007b04:	7cfb      	ldrb	r3, [r7, #19]
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007b06:	69fa      	ldr	r2, [r7, #28]
 8007b08:	6839      	ldr	r1, [r7, #0]
 8007b0a:	68f8      	ldr	r0, [r7, #12]
 8007b0c:	f001 faba 	bl	8009084 <SPI_EndRxTransaction>
 8007b10:	4603      	mov	r3, r0
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d002      	beq.n	8007b1c <HAL_SPI_Receive+0x3a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2220      	movs	r2, #32
 8007b1a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	f003 0310 	and.w	r3, r3, #16
 8007b26:	2b10      	cmp	r3, #16
 8007b28:	d10a      	bne.n	8007b40 <HAL_SPI_Receive+0x3cc>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b2e:	f043 0202 	orr.w	r2, r3, #2
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007b3e:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d001      	beq.n	8007b5c <HAL_SPI_Receive+0x3e8>
  {
    return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e000      	b.n	8007b5e <HAL_SPI_Receive+0x3ea>
  }
  else
  {
    return HAL_OK;
 8007b5c:	2300      	movs	r3, #0
  }
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3720      	adds	r7, #32
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b66:	b580      	push	{r7, lr}
 8007b68:	b090      	sub	sp, #64	@ 0x40
 8007b6a:	af02      	add	r7, sp, #8
 8007b6c:	60f8      	str	r0, [r7, #12]
 8007b6e:	60b9      	str	r1, [r7, #8]
 8007b70:	607a      	str	r2, [r7, #4]
 8007b72:	807b      	strh	r3, [r7, #2]
  uint16_t             initial_RxXferCount;
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
 8007b74:	2300      	movs	r3, #0
 8007b76:	617b      	str	r3, [r7, #20]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	74fb      	strb	r3, [r7, #19]
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b80:	f7fd faba 	bl	80050f8 <HAL_GetTick>
 8007b84:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007b8c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  tmp_mode            = hspi->Init.Mode;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	62bb      	str	r3, [r7, #40]	@ 0x28
  initial_TxXferCount = Size;
 8007b96:	887b      	ldrh	r3, [r7, #2]
 8007b98:	84fb      	strh	r3, [r7, #38]	@ 0x26
  initial_RxXferCount = Size;
 8007b9a:	887b      	ldrh	r3, [r7, #2]
 8007b9c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	623b      	str	r3, [r7, #32]
  spi_cr2             = READ_REG(hspi->Instance->CR2);
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	61fb      	str	r3, [r7, #28]
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007bae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007bb2:	2b01      	cmp	r3, #1
 8007bb4:	d00d      	beq.n	8007bd2 <HAL_SPI_TransmitReceive+0x6c>
 8007bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007bbc:	d107      	bne.n	8007bce <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	689b      	ldr	r3, [r3, #8]
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d103      	bne.n	8007bce <HAL_SPI_TransmitReceive+0x68>
 8007bc6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007bca:	2b04      	cmp	r3, #4
 8007bcc:	d001      	beq.n	8007bd2 <HAL_SPI_TransmitReceive+0x6c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007bce:	2302      	movs	r3, #2
 8007bd0:	e30f      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d005      	beq.n	8007be4 <HAL_SPI_TransmitReceive+0x7e>
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d002      	beq.n	8007be4 <HAL_SPI_TransmitReceive+0x7e>
 8007bde:	887b      	ldrh	r3, [r7, #2]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d101      	bne.n	8007be8 <HAL_SPI_TransmitReceive+0x82>
  {
    return HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	e304      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d101      	bne.n	8007bf6 <HAL_SPI_TransmitReceive+0x90>
 8007bf2:	2302      	movs	r3, #2
 8007bf4:	e2fd      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	2b04      	cmp	r3, #4
 8007c08:	d003      	beq.n	8007c12 <HAL_SPI_TransmitReceive+0xac>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	2205      	movs	r2, #5
 8007c0e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	687a      	ldr	r2, [r7, #4]
 8007c1c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	887a      	ldrh	r2, [r7, #2]
 8007c22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	887a      	ldrh	r2, [r7, #2]
 8007c2a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	68ba      	ldr	r2, [r7, #8]
 8007c32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	887a      	ldrh	r2, [r7, #2]
 8007c38:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	887a      	ldrh	r2, [r7, #2]
 8007c3e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	2200      	movs	r2, #0
 8007c44:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	651a      	str	r2, [r3, #80]	@ 0x50

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c50:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c54:	d10f      	bne.n	8007c76 <HAL_SPI_TransmitReceive+0x110>
  {
    SPI_RESET_CRC(hspi);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	681a      	ldr	r2, [r3, #0]
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c64:	601a      	str	r2, [r3, #0]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	681a      	ldr	r2, [r3, #0]
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c74:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	68db      	ldr	r3, [r3, #12]
 8007c7a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c7e:	d802      	bhi.n	8007c86 <HAL_SPI_TransmitReceive+0x120>
 8007c80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d908      	bls.n	8007c98 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	685a      	ldr	r2, [r3, #4]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c94:	605a      	str	r2, [r3, #4]
 8007c96:	e007      	b.n	8007ca8 <HAL_SPI_TransmitReceive+0x142>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007ca6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cb2:	2b40      	cmp	r3, #64	@ 0x40
 8007cb4:	d007      	beq.n	8007cc6 <HAL_SPI_TransmitReceive+0x160>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007cc4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	68db      	ldr	r3, [r3, #12]
 8007cca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007cce:	f240 80d0 	bls.w	8007e72 <HAL_SPI_TransmitReceive+0x30c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d003      	beq.n	8007ce2 <HAL_SPI_TransmitReceive+0x17c>
 8007cda:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	f040 80ba 	bne.w	8007e56 <HAL_SPI_TransmitReceive+0x2f0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce6:	881a      	ldrh	r2, [r3, #0]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf2:	1c9a      	adds	r2, r3, #2
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	3b01      	subs	r3, #1
 8007d00:	b29a      	uxth	r2, r3
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
      /* Enable CRC Transmission */
      if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d0a:	b29b      	uxth	r3, r3
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	f040 80a2 	bne.w	8007e56 <HAL_SPI_TransmitReceive+0x2f0>
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d1a:	f040 809c 	bne.w	8007e56 <HAL_SPI_TransmitReceive+0x2f0>
      {
        /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
        if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
 8007d20:	f003 0304 	and.w	r3, r3, #4
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d10c      	bne.n	8007d42 <HAL_SPI_TransmitReceive+0x1dc>
 8007d28:	69fb      	ldr	r3, [r7, #28]
 8007d2a:	f003 0308 	and.w	r3, r3, #8
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d007      	beq.n	8007d42 <HAL_SPI_TransmitReceive+0x1dc>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	681a      	ldr	r2, [r3, #0]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d40:	601a      	str	r2, [r3, #0]
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	681a      	ldr	r2, [r3, #0]
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d50:	601a      	str	r2, [r3, #0]
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d52:	e080      	b.n	8007e56 <HAL_SPI_TransmitReceive+0x2f0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	689b      	ldr	r3, [r3, #8]
 8007d5a:	f003 0302 	and.w	r3, r3, #2
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	d13f      	bne.n	8007de2 <HAL_SPI_TransmitReceive+0x27c>
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d03a      	beq.n	8007de2 <HAL_SPI_TransmitReceive+0x27c>
 8007d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d6e:	2b01      	cmp	r3, #1
 8007d70:	d137      	bne.n	8007de2 <HAL_SPI_TransmitReceive+0x27c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d76:	881a      	ldrh	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d82:	1c9a      	adds	r2, r3, #2
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d96:	2300      	movs	r3, #0
 8007d98:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d9e:	b29b      	uxth	r3, r3
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d11e      	bne.n	8007de2 <HAL_SPI_TransmitReceive+0x27c>
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007dac:	d119      	bne.n	8007de2 <HAL_SPI_TransmitReceive+0x27c>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8007dae:	6a3b      	ldr	r3, [r7, #32]
 8007db0:	f003 0304 	and.w	r3, r3, #4
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d10c      	bne.n	8007dd2 <HAL_SPI_TransmitReceive+0x26c>
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	f003 0308 	and.w	r3, r3, #8
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d007      	beq.n	8007dd2 <HAL_SPI_TransmitReceive+0x26c>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	681a      	ldr	r2, [r3, #0]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007dd0:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681a      	ldr	r2, [r3, #0]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007de0:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	f003 0301 	and.w	r3, r3, #1
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d11c      	bne.n	8007e2a <HAL_SPI_TransmitReceive+0x2c4>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d016      	beq.n	8007e2a <HAL_SPI_TransmitReceive+0x2c4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68da      	ldr	r2, [r3, #12]
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e06:	b292      	uxth	r2, r2
 8007e08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e0e:	1c9a      	adds	r2, r3, #2
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e1a:	b29b      	uxth	r3, r3
 8007e1c:	3b01      	subs	r3, #1
 8007e1e:	b29a      	uxth	r2, r3
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007e26:	2301      	movs	r3, #1
 8007e28:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007e2a:	f7fd f965 	bl	80050f8 <HAL_GetTick>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d80d      	bhi.n	8007e56 <HAL_SPI_TransmitReceive+0x2f0>
 8007e3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e40:	d009      	beq.n	8007e56 <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2201      	movs	r2, #1
 8007e46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007e52:	2303      	movs	r3, #3
 8007e54:	e1cd      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	f47f af79 	bne.w	8007d54 <HAL_SPI_TransmitReceive+0x1ee>
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	f47f af72 	bne.w	8007d54 <HAL_SPI_TransmitReceive+0x1ee>
 8007e70:	e12f      	b.n	80080d2 <HAL_SPI_TransmitReceive+0x56c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d003      	beq.n	8007e82 <HAL_SPI_TransmitReceive+0x31c>
 8007e7a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	f040 811b 	bne.w	80080b8 <HAL_SPI_TransmitReceive+0x552>
    {
      if (hspi->TxXferCount > 1U)
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d912      	bls.n	8007eb2 <HAL_SPI_TransmitReceive+0x34c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e90:	881a      	ldrh	r2, [r3, #0]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e9c:	1c9a      	adds	r2, r3, #2
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	3b02      	subs	r3, #2
 8007eaa:	b29a      	uxth	r2, r3
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007eb0:	e102      	b.n	80080b8 <HAL_SPI_TransmitReceive+0x552>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	330c      	adds	r3, #12
 8007ebc:	7812      	ldrb	r2, [r2, #0]
 8007ebe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ec4:	1c5a      	adds	r2, r3, #1
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ece:	b29b      	uxth	r3, r3
 8007ed0:	3b01      	subs	r3, #1
 8007ed2:	b29a      	uxth	r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	87da      	strh	r2, [r3, #62]	@ 0x3e

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	f040 80ea 	bne.w	80080b8 <HAL_SPI_TransmitReceive+0x552>
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ee8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007eec:	f040 80e4 	bne.w	80080b8 <HAL_SPI_TransmitReceive+0x552>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8007ef0:	6a3b      	ldr	r3, [r7, #32]
 8007ef2:	f003 0304 	and.w	r3, r3, #4
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d10c      	bne.n	8007f14 <HAL_SPI_TransmitReceive+0x3ae>
 8007efa:	69fb      	ldr	r3, [r7, #28]
 8007efc:	f003 0308 	and.w	r3, r3, #8
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d007      	beq.n	8007f14 <HAL_SPI_TransmitReceive+0x3ae>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f12:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007f22:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f24:	e0c8      	b.n	80080b8 <HAL_SPI_TransmitReceive+0x552>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	f003 0302 	and.w	r3, r3, #2
 8007f30:	2b02      	cmp	r3, #2
 8007f32:	d158      	bne.n	8007fe6 <HAL_SPI_TransmitReceive+0x480>
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d053      	beq.n	8007fe6 <HAL_SPI_TransmitReceive+0x480>
 8007f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d150      	bne.n	8007fe6 <HAL_SPI_TransmitReceive+0x480>
      {
        if (hspi->TxXferCount > 1U)
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f48:	b29b      	uxth	r3, r3
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d912      	bls.n	8007f74 <HAL_SPI_TransmitReceive+0x40e>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f52:	881a      	ldrh	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5e:	1c9a      	adds	r2, r3, #2
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	3b02      	subs	r3, #2
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f72:	e012      	b.n	8007f9a <HAL_SPI_TransmitReceive+0x434>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	330c      	adds	r3, #12
 8007f7e:	7812      	ldrb	r2, [r2, #0]
 8007f80:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f86:	1c5a      	adds	r2, r3, #1
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	3b01      	subs	r3, #1
 8007f94:	b29a      	uxth	r2, r3
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	637b      	str	r3, [r7, #52]	@ 0x34

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fa2:	b29b      	uxth	r3, r3
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d11e      	bne.n	8007fe6 <HAL_SPI_TransmitReceive+0x480>
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fb0:	d119      	bne.n	8007fe6 <HAL_SPI_TransmitReceive+0x480>
        {
          /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */
          if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP))
 8007fb2:	6a3b      	ldr	r3, [r7, #32]
 8007fb4:	f003 0304 	and.w	r3, r3, #4
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d10c      	bne.n	8007fd6 <HAL_SPI_TransmitReceive+0x470>
 8007fbc:	69fb      	ldr	r3, [r7, #28]
 8007fbe:	f003 0308 	and.w	r3, r3, #8
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d007      	beq.n	8007fd6 <HAL_SPI_TransmitReceive+0x470>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007fd4:	601a      	str	r2, [r3, #0]
          }
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007fe4:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	689b      	ldr	r3, [r3, #8]
 8007fec:	f003 0301 	and.w	r3, r3, #1
 8007ff0:	2b01      	cmp	r3, #1
 8007ff2:	d148      	bne.n	8008086 <HAL_SPI_TransmitReceive+0x520>
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ffa:	b29b      	uxth	r3, r3
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d042      	beq.n	8008086 <HAL_SPI_TransmitReceive+0x520>
      {
        if (hspi->RxXferCount > 1U)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008006:	b29b      	uxth	r3, r3
 8008008:	2b01      	cmp	r3, #1
 800800a:	d923      	bls.n	8008054 <HAL_SPI_TransmitReceive+0x4ee>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	68da      	ldr	r2, [r3, #12]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008016:	b292      	uxth	r2, r2
 8008018:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800801e:	1c9a      	adds	r2, r3, #2
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800802a:	b29b      	uxth	r3, r3
 800802c:	3b02      	subs	r3, #2
 800802e:	b29a      	uxth	r2, r3
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800803c:	b29b      	uxth	r3, r3
 800803e:	2b01      	cmp	r3, #1
 8008040:	d81f      	bhi.n	8008082 <HAL_SPI_TransmitReceive+0x51c>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	685a      	ldr	r2, [r3, #4]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008050:	605a      	str	r2, [r3, #4]
 8008052:	e016      	b.n	8008082 <HAL_SPI_TransmitReceive+0x51c>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f103 020c 	add.w	r2, r3, #12
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008060:	7812      	ldrb	r2, [r2, #0]
 8008062:	b2d2      	uxtb	r2, r2
 8008064:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800806a:	1c5a      	adds	r2, r3, #1
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008076:	b29b      	uxth	r3, r3
 8008078:	3b01      	subs	r3, #1
 800807a:	b29a      	uxth	r2, r3
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008082:	2301      	movs	r3, #1
 8008084:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008086:	f7fd f837 	bl	80050f8 <HAL_GetTick>
 800808a:	4602      	mov	r2, r0
 800808c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800808e:	1ad3      	subs	r3, r2, r3
 8008090:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008092:	429a      	cmp	r2, r3
 8008094:	d803      	bhi.n	800809e <HAL_SPI_TransmitReceive+0x538>
 8008096:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008098:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800809c:	d102      	bne.n	80080a4 <HAL_SPI_TransmitReceive+0x53e>
 800809e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d109      	bne.n	80080b8 <HAL_SPI_TransmitReceive+0x552>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80080b4:	2303      	movs	r3, #3
 80080b6:	e09c      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080bc:	b29b      	uxth	r3, r3
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f47f af31 	bne.w	8007f26 <HAL_SPI_TransmitReceive+0x3c0>
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f47f af2a 	bne.w	8007f26 <HAL_SPI_TransmitReceive+0x3c0>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080da:	d152      	bne.n	8008182 <HAL_SPI_TransmitReceive+0x61c>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80080dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080de:	9300      	str	r3, [sp, #0]
 80080e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080e2:	2201      	movs	r2, #1
 80080e4:	2101      	movs	r1, #1
 80080e6:	68f8      	ldr	r0, [r7, #12]
 80080e8:	f000 feae 	bl	8008e48 <SPI_WaitFlagStateUntilTimeout>
 80080ec:	4603      	mov	r3, r0
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d00f      	beq.n	8008112 <HAL_SPI_TransmitReceive+0x5ac>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080f6:	f043 0202 	orr.w	r2, r3, #2
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	661a      	str	r2, [r3, #96]	@ 0x60
      hspi->State = HAL_SPI_STATE_READY;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	2201      	movs	r2, #1
 8008102:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      __HAL_UNLOCK(hspi);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      return HAL_TIMEOUT;
 800810e:	2303      	movs	r3, #3
 8008110:	e06f      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
    }
    /* Read CRC */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	68db      	ldr	r3, [r3, #12]
 8008116:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800811a:	d105      	bne.n	8008128 <HAL_SPI_TransmitReceive+0x5c2>
    {
      /* Read 16bit CRC */
      tmpreg = READ_REG(hspi->Instance->DR);
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8008124:	697b      	ldr	r3, [r7, #20]
 8008126:	e02c      	b.n	8008182 <HAL_SPI_TransmitReceive+0x61c>
    }
    else
    {
      /* Initialize the 8bit temporary pointer */
      ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	330c      	adds	r3, #12
 800812e:	61bb      	str	r3, [r7, #24]
      /* Read 8bit CRC */
      tmpreg8 = *ptmpreg8;
 8008130:	69bb      	ldr	r3, [r7, #24]
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	b2db      	uxtb	r3, r3
 8008136:	74fb      	strb	r3, [r7, #19]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008138:	7cfb      	ldrb	r3, [r7, #19]

      if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800813e:	2b02      	cmp	r3, #2
 8008140:	d11f      	bne.n	8008182 <HAL_SPI_TransmitReceive+0x61c>
      {
        if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8008142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008144:	9300      	str	r3, [sp, #0]
 8008146:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008148:	2201      	movs	r2, #1
 800814a:	2101      	movs	r1, #1
 800814c:	68f8      	ldr	r0, [r7, #12]
 800814e:	f000 fe7b 	bl	8008e48 <SPI_WaitFlagStateUntilTimeout>
 8008152:	4603      	mov	r3, r0
 8008154:	2b00      	cmp	r3, #0
 8008156:	d00f      	beq.n	8008178 <HAL_SPI_TransmitReceive+0x612>
        {
          /* Error on the CRC reception */
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800815c:	f043 0202 	orr.w	r2, r3, #2
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	661a      	str	r2, [r3, #96]	@ 0x60
          hspi->State = HAL_SPI_STATE_READY;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	2200      	movs	r2, #0
 8008170:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8008174:	2303      	movs	r3, #3
 8008176:	e03c      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
        }
        /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */
        tmpreg8 = *ptmpreg8;
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	781b      	ldrb	r3, [r3, #0]
 800817c:	b2db      	uxtb	r3, r3
 800817e:	74fb      	strb	r3, [r7, #19]
        /* To avoid GCC warning */
        UNUSED(tmpreg8);
 8008180:	7cfb      	ldrb	r3, [r7, #19]
      }
    }
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	f003 0310 	and.w	r3, r3, #16
 800818c:	2b10      	cmp	r3, #16
 800818e:	d110      	bne.n	80081b2 <HAL_SPI_TransmitReceive+0x64c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008194:	f043 0202 	orr.w	r2, r3, #2
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80081a4:	609a      	str	r2, [r3, #8]
    __HAL_UNLOCK(hspi);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e01f      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80081b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081b6:	68f8      	ldr	r0, [r7, #12]
 80081b8:	f000 ffbc 	bl	8009134 <SPI_EndRxTxTransaction>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d008      	beq.n	80081d4 <HAL_SPI_TransmitReceive+0x66e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	2220      	movs	r2, #32
 80081c6:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80081d0:	2301      	movs	r3, #1
 80081d2:	e00e      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d001      	beq.n	80081f0 <HAL_SPI_TransmitReceive+0x68a>
  {
    return HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	e000      	b.n	80081f2 <HAL_SPI_TransmitReceive+0x68c>
  }
  else
  {
    return HAL_OK;
 80081f0:	2300      	movs	r3, #0
  }
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3738      	adds	r7, #56	@ 0x38
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}
	...

080081fc <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	60f8      	str	r0, [r7, #12]
 8008204:	60b9      	str	r1, [r7, #8]
 8008206:	4613      	mov	r3, r2
 8008208:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));


  if ((pData == NULL) || (Size == 0U))
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d002      	beq.n	8008216 <HAL_SPI_Transmit_IT+0x1a>
 8008210:	88fb      	ldrh	r3, [r7, #6]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d101      	bne.n	800821a <HAL_SPI_Transmit_IT+0x1e>
  {
    return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e082      	b.n	8008320 <HAL_SPI_Transmit_IT+0x124>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008220:	b2db      	uxtb	r3, r3
 8008222:	2b01      	cmp	r3, #1
 8008224:	d001      	beq.n	800822a <HAL_SPI_Transmit_IT+0x2e>
  {
    return HAL_BUSY;
 8008226:	2302      	movs	r3, #2
 8008228:	e07a      	b.n	8008320 <HAL_SPI_Transmit_IT+0x124>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008230:	2b01      	cmp	r3, #1
 8008232:	d101      	bne.n	8008238 <HAL_SPI_Transmit_IT+0x3c>
 8008234:	2302      	movs	r3, #2
 8008236:	e073      	b.n	8008320 <HAL_SPI_Transmit_IT+0x124>
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2201      	movs	r2, #1
 800823c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2203      	movs	r2, #3
 8008244:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2200      	movs	r2, #0
 800824c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	68ba      	ldr	r2, [r7, #8]
 8008252:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	88fa      	ldrh	r2, [r7, #6]
 8008258:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	88fa      	ldrh	r2, [r7, #6]
 800825e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2200      	movs	r2, #0
 8008264:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2200      	movs	r2, #0
 800826a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxISR       = NULL;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2200      	movs	r2, #0
 800827a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	68db      	ldr	r3, [r3, #12]
 8008280:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008284:	d903      	bls.n	800828e <HAL_SPI_Transmit_IT+0x92>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	4a28      	ldr	r2, [pc, #160]	@ (800832c <HAL_SPI_Transmit_IT+0x130>)
 800828a:	651a      	str	r2, [r3, #80]	@ 0x50
 800828c:	e002      	b.n	8008294 <HAL_SPI_Transmit_IT+0x98>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	4a27      	ldr	r2, [pc, #156]	@ (8008330 <HAL_SPI_Transmit_IT+0x134>)
 8008292:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800829c:	d10f      	bne.n	80082be <HAL_SPI_Transmit_IT+0xc2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80082bc:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082c6:	d10f      	bne.n	80082e8 <HAL_SPI_Transmit_IT+0xec>
  {
    SPI_RESET_CRC(hspi);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80082d6:	601a      	str	r2, [r3, #0]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80082e6:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082f2:	2b40      	cmp	r3, #64	@ 0x40
 80082f4:	d007      	beq.n	8008306 <HAL_SPI_Transmit_IT+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008304:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2200      	movs	r2, #0
 800830a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	685a      	ldr	r2, [r3, #4]
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f042 02a0 	orr.w	r2, r2, #160	@ 0xa0
 800831c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800831e:	2300      	movs	r3, #0
}
 8008320:	4618      	mov	r0, r3
 8008322:	3714      	adds	r7, #20
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	08008de9 	.word	0x08008de9
 8008330:	08008d89 	.word	0x08008d89

08008334 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	4613      	mov	r3, r2
 8008340:	80fb      	strh	r3, [r7, #6]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008348:	b2db      	uxtb	r3, r3
 800834a:	2b01      	cmp	r3, #1
 800834c:	d001      	beq.n	8008352 <HAL_SPI_Receive_IT+0x1e>
  {
    return HAL_BUSY;
 800834e:	2302      	movs	r3, #2
 8008350:	e0ba      	b.n	80084c8 <HAL_SPI_Receive_IT+0x194>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d110      	bne.n	800837c <HAL_SPI_Receive_IT+0x48>
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008362:	d10b      	bne.n	800837c <HAL_SPI_Receive_IT+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2204      	movs	r2, #4
 8008368:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800836c:	88fb      	ldrh	r3, [r7, #6]
 800836e:	68ba      	ldr	r2, [r7, #8]
 8008370:	68b9      	ldr	r1, [r7, #8]
 8008372:	68f8      	ldr	r0, [r7, #12]
 8008374:	f000 f8b0 	bl	80084d8 <HAL_SPI_TransmitReceive_IT>
 8008378:	4603      	mov	r3, r0
 800837a:	e0a5      	b.n	80084c8 <HAL_SPI_Receive_IT+0x194>
  }


  if ((pData == NULL) || (Size == 0U))
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d002      	beq.n	8008388 <HAL_SPI_Receive_IT+0x54>
 8008382:	88fb      	ldrh	r3, [r7, #6]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d101      	bne.n	800838c <HAL_SPI_Receive_IT+0x58>
  {
    return HAL_ERROR;
 8008388:	2301      	movs	r3, #1
 800838a:	e09d      	b.n	80084c8 <HAL_SPI_Receive_IT+0x194>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008392:	2b01      	cmp	r3, #1
 8008394:	d101      	bne.n	800839a <HAL_SPI_Receive_IT+0x66>
 8008396:	2302      	movs	r3, #2
 8008398:	e096      	b.n	80084c8 <HAL_SPI_Receive_IT+0x194>
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2201      	movs	r2, #1
 800839e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2204      	movs	r2, #4
 80083a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2200      	movs	r2, #0
 80083ae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	68ba      	ldr	r2, [r7, #8]
 80083b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	88fa      	ldrh	r2, [r7, #6]
 80083ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	88fa      	ldrh	r2, [r7, #6]
 80083c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2200      	movs	r2, #0
 80083ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80083e6:	d90b      	bls.n	8008400 <HAL_SPI_Receive_IT+0xcc>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	685a      	ldr	r2, [r3, #4]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80083f6:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	4a35      	ldr	r2, [pc, #212]	@ (80084d0 <HAL_SPI_Receive_IT+0x19c>)
 80083fc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80083fe:	e00a      	b.n	8008416 <HAL_SPI_Receive_IT+0xe2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	685a      	ldr	r2, [r3, #4]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800840e:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	4a30      	ldr	r2, [pc, #192]	@ (80084d4 <HAL_SPI_Receive_IT+0x1a0>)
 8008414:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	689b      	ldr	r3, [r3, #8]
 800841a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800841e:	d10f      	bne.n	8008440 <HAL_SPI_Receive_IT+0x10c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	681a      	ldr	r2, [r3, #0]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800842e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800843e:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008444:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008448:	d11f      	bne.n	800848a <HAL_SPI_Receive_IT+0x156>
  {
    hspi->CRCSize = 1U;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2201      	movs	r2, #1
 800844e:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	68db      	ldr	r3, [r3, #12]
 8008454:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008458:	d806      	bhi.n	8008468 <HAL_SPI_Receive_IT+0x134>
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800845e:	2b02      	cmp	r3, #2
 8008460:	d102      	bne.n	8008468 <HAL_SPI_Receive_IT+0x134>
    {
      hspi->CRCSize = 2U;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2202      	movs	r2, #2
 8008466:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008476:	601a      	str	r2, [r3, #0]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681a      	ldr	r2, [r3, #0]
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008486:	601a      	str	r2, [r3, #0]
 8008488:	e002      	b.n	8008490 <HAL_SPI_Receive_IT+0x15c>
  }
  else
  {
    hspi->CRCSize = 0U;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2200      	movs	r2, #0
 800848e:	649a      	str	r2, [r3, #72]	@ 0x48
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800849a:	2b40      	cmp	r3, #64	@ 0x40
 800849c:	d007      	beq.n	80084ae <HAL_SPI_Receive_IT+0x17a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	681a      	ldr	r2, [r3, #0]
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80084ac:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	2200      	movs	r2, #0
 80084b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	685a      	ldr	r2, [r3, #4]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 80084c4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80084c6:	2300      	movs	r3, #0
}
 80084c8:	4618      	mov	r0, r3
 80084ca:	3710      	adds	r7, #16
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bd80      	pop	{r7, pc}
 80084d0:	08008d01 	.word	0x08008d01
 80084d4:	08008c41 	.word	0x08008c41

080084d8 <HAL_SPI_TransmitReceive_IT>:
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                             uint16_t Size)
{
 80084d8:	b480      	push	{r7}
 80084da:	b087      	sub	sp, #28
 80084dc:	af00      	add	r7, sp, #0
 80084de:	60f8      	str	r0, [r7, #12]
 80084e0:	60b9      	str	r1, [r7, #8]
 80084e2:	607a      	str	r2, [r7, #4]
 80084e4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80084ec:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80084f4:	7dfb      	ldrb	r3, [r7, #23]
 80084f6:	2b01      	cmp	r3, #1
 80084f8:	d00c      	beq.n	8008514 <HAL_SPI_TransmitReceive_IT+0x3c>
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008500:	d106      	bne.n	8008510 <HAL_SPI_TransmitReceive_IT+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	689b      	ldr	r3, [r3, #8]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d102      	bne.n	8008510 <HAL_SPI_TransmitReceive_IT+0x38>
 800850a:	7dfb      	ldrb	r3, [r7, #23]
 800850c:	2b04      	cmp	r3, #4
 800850e:	d001      	beq.n	8008514 <HAL_SPI_TransmitReceive_IT+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008510:	2302      	movs	r3, #2
 8008512:	e0a5      	b.n	8008660 <HAL_SPI_TransmitReceive_IT+0x188>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d005      	beq.n	8008526 <HAL_SPI_TransmitReceive_IT+0x4e>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d002      	beq.n	8008526 <HAL_SPI_TransmitReceive_IT+0x4e>
 8008520:	887b      	ldrh	r3, [r7, #2]
 8008522:	2b00      	cmp	r3, #0
 8008524:	d101      	bne.n	800852a <HAL_SPI_TransmitReceive_IT+0x52>
  {
    return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e09a      	b.n	8008660 <HAL_SPI_TransmitReceive_IT+0x188>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008530:	2b01      	cmp	r3, #1
 8008532:	d101      	bne.n	8008538 <HAL_SPI_TransmitReceive_IT+0x60>
 8008534:	2302      	movs	r3, #2
 8008536:	e093      	b.n	8008660 <HAL_SPI_TransmitReceive_IT+0x188>
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2201      	movs	r2, #1
 800853c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008546:	b2db      	uxtb	r3, r3
 8008548:	2b04      	cmp	r3, #4
 800854a:	d003      	beq.n	8008554 <HAL_SPI_TransmitReceive_IT+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2205      	movs	r2, #5
 8008550:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	68ba      	ldr	r2, [r7, #8]
 800855e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	887a      	ldrh	r2, [r7, #2]
 8008564:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	887a      	ldrh	r2, [r7, #2]
 800856a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	887a      	ldrh	r2, [r7, #2]
 8008576:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	887a      	ldrh	r2, [r7, #2]
 800857e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800858a:	d906      	bls.n	800859a <HAL_SPI_TransmitReceive_IT+0xc2>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	4a37      	ldr	r2, [pc, #220]	@ (800866c <HAL_SPI_TransmitReceive_IT+0x194>)
 8008590:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	4a36      	ldr	r2, [pc, #216]	@ (8008670 <HAL_SPI_TransmitReceive_IT+0x198>)
 8008596:	651a      	str	r2, [r3, #80]	@ 0x50
 8008598:	e005      	b.n	80085a6 <HAL_SPI_TransmitReceive_IT+0xce>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	4a35      	ldr	r2, [pc, #212]	@ (8008674 <HAL_SPI_TransmitReceive_IT+0x19c>)
 800859e:	64da      	str	r2, [r3, #76]	@ 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	4a35      	ldr	r2, [pc, #212]	@ (8008678 <HAL_SPI_TransmitReceive_IT+0x1a0>)
 80085a4:	651a      	str	r2, [r3, #80]	@ 0x50
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085ae:	d11f      	bne.n	80085f0 <HAL_SPI_TransmitReceive_IT+0x118>
  {
    hspi->CRCSize = 1U;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	2201      	movs	r2, #1
 80085b4:	649a      	str	r2, [r3, #72]	@ 0x48
    if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT))
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	68db      	ldr	r3, [r3, #12]
 80085ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80085be:	d806      	bhi.n	80085ce <HAL_SPI_TransmitReceive_IT+0xf6>
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085c4:	2b02      	cmp	r3, #2
 80085c6:	d102      	bne.n	80085ce <HAL_SPI_TransmitReceive_IT+0xf6>
    {
      hspi->CRCSize = 2U;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2202      	movs	r2, #2
 80085cc:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    SPI_RESET_CRC(hspi);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	681a      	ldr	r2, [r3, #0]
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80085dc:	601a      	str	r2, [r3, #0]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80085ec:	601a      	str	r2, [r3, #0]
 80085ee:	e002      	b.n	80085f6 <HAL_SPI_TransmitReceive_IT+0x11e>
  }
  else
  {
    hspi->CRCSize = 0U;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2200      	movs	r2, #0
 80085f4:	649a      	str	r2, [r3, #72]	@ 0x48
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	68db      	ldr	r3, [r3, #12]
 80085fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80085fe:	d802      	bhi.n	8008606 <HAL_SPI_TransmitReceive_IT+0x12e>
 8008600:	887b      	ldrh	r3, [r7, #2]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d908      	bls.n	8008618 <HAL_SPI_TransmitReceive_IT+0x140>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	685a      	ldr	r2, [r3, #4]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008614:	605a      	str	r2, [r3, #4]
 8008616:	e007      	b.n	8008628 <HAL_SPI_TransmitReceive_IT+0x150>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	685a      	ldr	r2, [r3, #4]
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008626:	605a      	str	r2, [r3, #4]
  }


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008632:	2b40      	cmp	r3, #64	@ 0x40
 8008634:	d007      	beq.n	8008646 <HAL_SPI_TransmitReceive_IT+0x16e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008644:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	685a      	ldr	r2, [r3, #4]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f042 02e0 	orr.w	r2, r2, #224	@ 0xe0
 800865c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800865e:	2300      	movs	r3, #0
}
 8008660:	4618      	mov	r0, r3
 8008662:	371c      	adds	r7, #28
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	08008ac9 	.word	0x08008ac9
 8008670:	08008b79 	.word	0x08008b79
 8008674:	080088d1 	.word	0x080088d1
 8008678:	08008a0d 	.word	0x08008a0d

0800867c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b088      	sub	sp, #32
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	689b      	ldr	r3, [r3, #8]
 8008692:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008694:	69bb      	ldr	r3, [r7, #24]
 8008696:	099b      	lsrs	r3, r3, #6
 8008698:	f003 0301 	and.w	r3, r3, #1
 800869c:	2b00      	cmp	r3, #0
 800869e:	d10f      	bne.n	80086c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80086a0:	69bb      	ldr	r3, [r7, #24]
 80086a2:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d00a      	beq.n	80086c0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	099b      	lsrs	r3, r3, #6
 80086ae:	f003 0301 	and.w	r3, r3, #1
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d004      	beq.n	80086c0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	4798      	blx	r3
    return;
 80086be:	e0d7      	b.n	8008870 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80086c0:	69bb      	ldr	r3, [r7, #24]
 80086c2:	085b      	lsrs	r3, r3, #1
 80086c4:	f003 0301 	and.w	r3, r3, #1
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d00a      	beq.n	80086e2 <HAL_SPI_IRQHandler+0x66>
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	09db      	lsrs	r3, r3, #7
 80086d0:	f003 0301 	and.w	r3, r3, #1
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d004      	beq.n	80086e2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	4798      	blx	r3
    return;
 80086e0:	e0c6      	b.n	8008870 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80086e2:	69bb      	ldr	r3, [r7, #24]
 80086e4:	095b      	lsrs	r3, r3, #5
 80086e6:	f003 0301 	and.w	r3, r3, #1
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d10c      	bne.n	8008708 <HAL_SPI_IRQHandler+0x8c>
 80086ee:	69bb      	ldr	r3, [r7, #24]
 80086f0:	099b      	lsrs	r3, r3, #6
 80086f2:	f003 0301 	and.w	r3, r3, #1
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d106      	bne.n	8008708 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	0a1b      	lsrs	r3, r3, #8
 80086fe:	f003 0301 	and.w	r3, r3, #1
 8008702:	2b00      	cmp	r3, #0
 8008704:	f000 80b4 	beq.w	8008870 <HAL_SPI_IRQHandler+0x1f4>
 8008708:	69fb      	ldr	r3, [r7, #28]
 800870a:	095b      	lsrs	r3, r3, #5
 800870c:	f003 0301 	and.w	r3, r3, #1
 8008710:	2b00      	cmp	r3, #0
 8008712:	f000 80ad 	beq.w	8008870 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	099b      	lsrs	r3, r3, #6
 800871a:	f003 0301 	and.w	r3, r3, #1
 800871e:	2b00      	cmp	r3, #0
 8008720:	d023      	beq.n	800876a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b03      	cmp	r3, #3
 800872c:	d011      	beq.n	8008752 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008732:	f043 0204 	orr.w	r2, r3, #4
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800873a:	2300      	movs	r3, #0
 800873c:	617b      	str	r3, [r7, #20]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	617b      	str	r3, [r7, #20]
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	689b      	ldr	r3, [r3, #8]
 800874c:	617b      	str	r3, [r7, #20]
 800874e:	697b      	ldr	r3, [r7, #20]
 8008750:	e00b      	b.n	800876a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008752:	2300      	movs	r3, #0
 8008754:	613b      	str	r3, [r7, #16]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	613b      	str	r3, [r7, #16]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	613b      	str	r3, [r7, #16]
 8008766:	693b      	ldr	r3, [r7, #16]
        return;
 8008768:	e082      	b.n	8008870 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	095b      	lsrs	r3, r3, #5
 800876e:	f003 0301 	and.w	r3, r3, #1
 8008772:	2b00      	cmp	r3, #0
 8008774:	d014      	beq.n	80087a0 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800877a:	f043 0201 	orr.w	r2, r3, #1
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008782:	2300      	movs	r3, #0
 8008784:	60fb      	str	r3, [r7, #12]
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	60fb      	str	r3, [r7, #12]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800879c:	601a      	str	r2, [r3, #0]
 800879e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80087a0:	69bb      	ldr	r3, [r7, #24]
 80087a2:	0a1b      	lsrs	r3, r3, #8
 80087a4:	f003 0301 	and.w	r3, r3, #1
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d00c      	beq.n	80087c6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087b0:	f043 0208 	orr.w	r2, r3, #8
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80087b8:	2300      	movs	r3, #0
 80087ba:	60bb      	str	r3, [r7, #8]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	60bb      	str	r3, [r7, #8]
 80087c4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d04f      	beq.n	800886e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	685a      	ldr	r2, [r3, #4]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80087dc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80087e6:	69fb      	ldr	r3, [r7, #28]
 80087e8:	f003 0302 	and.w	r3, r3, #2
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d104      	bne.n	80087fa <HAL_SPI_IRQHandler+0x17e>
 80087f0:	69fb      	ldr	r3, [r7, #28]
 80087f2:	f003 0301 	and.w	r3, r3, #1
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d034      	beq.n	8008864 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	685a      	ldr	r2, [r3, #4]
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f022 0203 	bic.w	r2, r2, #3
 8008808:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800880e:	2b00      	cmp	r3, #0
 8008810:	d011      	beq.n	8008836 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008816:	4a18      	ldr	r2, [pc, #96]	@ (8008878 <HAL_SPI_IRQHandler+0x1fc>)
 8008818:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800881e:	4618      	mov	r0, r3
 8008820:	f7fc fdab 	bl	800537a <HAL_DMA_Abort_IT>
 8008824:	4603      	mov	r3, r0
 8008826:	2b00      	cmp	r3, #0
 8008828:	d005      	beq.n	8008836 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800882e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800883a:	2b00      	cmp	r3, #0
 800883c:	d016      	beq.n	800886c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008842:	4a0d      	ldr	r2, [pc, #52]	@ (8008878 <HAL_SPI_IRQHandler+0x1fc>)
 8008844:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800884a:	4618      	mov	r0, r3
 800884c:	f7fc fd95 	bl	800537a <HAL_DMA_Abort_IT>
 8008850:	4603      	mov	r3, r0
 8008852:	2b00      	cmp	r3, #0
 8008854:	d00a      	beq.n	800886c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800885a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8008862:	e003      	b.n	800886c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 f813 	bl	8008890 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800886a:	e000      	b.n	800886e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800886c:	bf00      	nop
    return;
 800886e:	bf00      	nop
  }
}
 8008870:	3720      	adds	r7, #32
 8008872:	46bd      	mov	sp, r7
 8008874:	bd80      	pop	{r7, pc}
 8008876:	bf00      	nop
 8008878:	080088a5 	.word	0x080088a5

0800887c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800887c:	b480      	push	{r7}
 800887e:	b083      	sub	sp, #12
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008884:	bf00      	nop
 8008886:	370c      	adds	r7, #12
 8008888:	46bd      	mov	sp, r7
 800888a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888e:	4770      	bx	lr

08008890 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008890:	b480      	push	{r7}
 8008892:	b083      	sub	sp, #12
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008898:	bf00      	nop
 800889a:	370c      	adds	r7, #12
 800889c:	46bd      	mov	sp, r7
 800889e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a2:	4770      	bx	lr

080088a4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2200      	movs	r2, #0
 80088b6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	2200      	movs	r2, #0
 80088be:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80088c0:	68f8      	ldr	r0, [r7, #12]
 80088c2:	f7ff ffe5 	bl	8008890 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80088c6:	bf00      	nop
 80088c8:	3710      	adds	r7, #16
 80088ca:	46bd      	mov	sp, r7
 80088cc:	bd80      	pop	{r7, pc}
	...

080088d0 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b082      	sub	sp, #8
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80088de:	b29b      	uxth	r3, r3
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d923      	bls.n	800892c <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	68da      	ldr	r2, [r3, #12]
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ee:	b292      	uxth	r2, r2
 80088f0:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088f6:	1c9a      	adds	r2, r3, #2
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount -= 2U;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008902:	b29b      	uxth	r3, r3
 8008904:	3b02      	subs	r3, #2
 8008906:	b29a      	uxth	r2, r3
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    if (hspi->RxXferCount == 1U)
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008914:	b29b      	uxth	r3, r3
 8008916:	2b01      	cmp	r3, #1
 8008918:	d11f      	bne.n	800895a <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	685a      	ldr	r2, [r3, #4]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008928:	605a      	str	r2, [r3, #4]
 800892a:	e016      	b.n	800895a <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f103 020c 	add.w	r2, r3, #12
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008938:	7812      	ldrb	r2, [r2, #0]
 800893a:	b2d2      	uxtb	r2, r2
 800893c:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008942:	1c5a      	adds	r2, r3, #1
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->RxXferCount--;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800894e:	b29b      	uxth	r3, r3
 8008950:	3b01      	subs	r3, #1
 8008952:	b29a      	uxth	r2, r3
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008960:	b29b      	uxth	r3, r3
 8008962:	2b00      	cmp	r3, #0
 8008964:	d120      	bne.n	80089a8 <SPI_2linesRxISR_8BIT+0xd8>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800896a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800896e:	d10b      	bne.n	8008988 <SPI_2linesRxISR_8BIT+0xb8>
    {
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	685a      	ldr	r2, [r3, #4]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800897e:	605a      	str	r2, [r3, #4]
      hspi->RxISR =  SPI_2linesRxISR_8BITCRC;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	4a0b      	ldr	r2, [pc, #44]	@ (80089b0 <SPI_2linesRxISR_8BIT+0xe0>)
 8008984:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8008986:	e00f      	b.n	80089a8 <SPI_2linesRxISR_8BIT+0xd8>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	685a      	ldr	r2, [r3, #4]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008996:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800899c:	b29b      	uxth	r3, r3
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d102      	bne.n	80089a8 <SPI_2linesRxISR_8BIT+0xd8>
    {
      SPI_CloseRxTx_ISR(hspi);
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f000 fc0c 	bl	80091c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 80089a8:	3708      	adds	r7, #8
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	080089b5 	.word	0x080089b5

080089b4 <SPI_2linesRxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80089bc:	2300      	movs	r3, #0
 80089be:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	330c      	adds	r3, #12
 80089c6:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	781b      	ldrb	r3, [r3, #0]
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 80089d0:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089d6:	1e5a      	subs	r2, r3, #1
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Check end of the reception */
  if (hspi->CRCSize == 0U)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d10f      	bne.n	8008a04 <SPI_2linesRxISR_8BITCRC+0x50>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	685a      	ldr	r2, [r3, #4]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80089f2:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d102      	bne.n	8008a04 <SPI_2linesRxISR_8BITCRC+0x50>
    {
      SPI_CloseRxTx_ISR(hspi);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 fbde 	bl	80091c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008a04:	bf00      	nop
 8008a06:	3710      	adds	r7, #16
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}

08008a0c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b082      	sub	sp, #8
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d912      	bls.n	8008a44 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a22:	881a      	ldrh	r2, [r3, #0]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a2e:	1c9a      	adds	r2, r3, #2
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount -= 2U;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	3b02      	subs	r3, #2
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008a42:	e012      	b.n	8008a6a <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	330c      	adds	r3, #12
 8008a4e:	7812      	ldrb	r2, [r2, #0]
 8008a50:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a56:	1c5a      	adds	r2, r3, #1
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	639a      	str	r2, [r3, #56]	@ 0x38
    hspi->TxXferCount--;
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a60:	b29b      	uxth	r3, r3
 8008a62:	3b01      	subs	r3, #1
 8008a64:	b29a      	uxth	r2, r3
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	87da      	strh	r2, [r3, #62]	@ 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a6e:	b29b      	uxth	r3, r3
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d126      	bne.n	8008ac2 <SPI_2linesTxISR_8BIT+0xb6>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008a7c:	d110      	bne.n	8008aa0 <SPI_2linesTxISR_8BIT+0x94>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	681a      	ldr	r2, [r3, #0]
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008a8c:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	685a      	ldr	r2, [r3, #4]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008a9c:	605a      	str	r2, [r3, #4]
      return;
 8008a9e:	e010      	b.n	8008ac2 <SPI_2linesTxISR_8BIT+0xb6>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	685a      	ldr	r2, [r3, #4]
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008aae:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d102      	bne.n	8008ac2 <SPI_2linesTxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008abc:	6878      	ldr	r0, [r7, #4]
 8008abe:	f000 fb7f 	bl	80091c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008ac2:	3708      	adds	r7, #8
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}

08008ac8 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008ac8:	b580      	push	{r7, lr}
 8008aca:	b082      	sub	sp, #8
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	68da      	ldr	r2, [r3, #12]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ada:	b292      	uxth	r2, r2
 8008adc:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ae2:	1c9a      	adds	r2, r3, #2
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008aee:	b29b      	uxth	r3, r3
 8008af0:	3b01      	subs	r3, #1
 8008af2:	b29a      	uxth	r2, r3
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  if (hspi->RxXferCount == 0U)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d118      	bne.n	8008b38 <SPI_2linesRxISR_16BIT+0x70>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008b0e:	d103      	bne.n	8008b18 <SPI_2linesRxISR_16BIT+0x50>
    {
      hspi->RxISR =  SPI_2linesRxISR_16BITCRC;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4a0b      	ldr	r2, [pc, #44]	@ (8008b40 <SPI_2linesRxISR_16BIT+0x78>)
 8008b14:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8008b16:	e00f      	b.n	8008b38 <SPI_2linesRxISR_16BIT+0x70>
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	685a      	ldr	r2, [r3, #4]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b26:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d102      	bne.n	8008b38 <SPI_2linesRxISR_16BIT+0x70>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 fb44 	bl	80091c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008b38:	3708      	adds	r7, #8
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	08008b45 	.word	0x08008b45

08008b44 <SPI_2linesRxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	68db      	ldr	r3, [r3, #12]
 8008b56:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8008b58:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	685a      	ldr	r2, [r3, #4]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b68:	605a      	str	r2, [r3, #4]

  SPI_CloseRxTx_ISR(hspi);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 fb28 	bl	80091c0 <SPI_CloseRxTx_ISR>
}
 8008b70:	bf00      	nop
 8008b72:	3710      	adds	r7, #16
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}

08008b78 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b082      	sub	sp, #8
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b84:	881a      	ldrh	r2, [r3, #0]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b90:	1c9a      	adds	r2, r3, #2
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b9a:	b29b      	uxth	r3, r3
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	b29a      	uxth	r2, r3
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d126      	bne.n	8008bfc <SPI_2linesTxISR_16BIT+0x84>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008bb6:	d110      	bne.n	8008bda <SPI_2linesTxISR_16BIT+0x62>
    {
      /* Set CRC Next Bit to send CRC */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	681a      	ldr	r2, [r3, #0]
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008bc6:	601a      	str	r2, [r3, #0]
      /* Disable TXE interrupt */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	685a      	ldr	r2, [r3, #4]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008bd6:	605a      	str	r2, [r3, #4]
      return;
 8008bd8:	e010      	b.n	8008bfc <SPI_2linesTxISR_16BIT+0x84>
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	685a      	ldr	r2, [r3, #4]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008be8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d102      	bne.n	8008bfc <SPI_2linesTxISR_16BIT+0x84>
    {
      SPI_CloseRxTx_ISR(hspi);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 fae2 	bl	80091c0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8008bfc:	3708      	adds	r7, #8
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	bd80      	pop	{r7, pc}

08008c02 <SPI_RxISR_8BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8008c02:	b580      	push	{r7, lr}
 8008c04:	b084      	sub	sp, #16
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	72fb      	strb	r3, [r7, #11]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	330c      	adds	r3, #12
 8008c14:	60fb      	str	r3, [r7, #12]
  /* Read 8bit CRC to flush Data Register */
  tmpreg8 = *ptmpreg8;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	b2db      	uxtb	r3, r3
 8008c1c:	72fb      	strb	r3, [r7, #11]
  /* To avoid GCC warning */
  UNUSED(tmpreg8);
 8008c1e:	7afb      	ldrb	r3, [r7, #11]

  hspi->CRCSize--;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c24:	1e5a      	subs	r2, r3, #1
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	649a      	str	r2, [r3, #72]	@ 0x48

  if (hspi->CRCSize == 0U)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d102      	bne.n	8008c38 <SPI_RxISR_8BITCRC+0x36>
  {
    SPI_CloseRx_ISR(hspi);
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 fb20 	bl	8009278 <SPI_CloseRx_ISR>
  }
}
 8008c38:	bf00      	nop
 8008c3a:	3710      	adds	r7, #16
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f103 020c 	add.w	r2, r3, #12
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c54:	7812      	ldrb	r2, [r2, #0]
 8008c56:	b2d2      	uxtb	r2, r2
 8008c58:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c5e:	1c5a      	adds	r2, r3, #1
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	b29a      	uxth	r2, r3
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d10c      	bne.n	8008c9c <SPI_RxISR_8BIT+0x5c>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c8a:	d107      	bne.n	8008c9c <SPI_RxISR_8BIT+0x5c>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008c9a:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d10b      	bne.n	8008cc0 <SPI_RxISR_8BIT+0x80>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008cb0:	d103      	bne.n	8008cba <SPI_RxISR_8BIT+0x7a>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	4a04      	ldr	r2, [pc, #16]	@ (8008cc8 <SPI_RxISR_8BIT+0x88>)
 8008cb6:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8008cb8:	e002      	b.n	8008cc0 <SPI_RxISR_8BIT+0x80>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 fadc 	bl	8009278 <SPI_CloseRx_ISR>
  }
}
 8008cc0:	3708      	adds	r7, #8
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	08008c03 	.word	0x08008c03

08008ccc <SPI_RxISR_16BITCRC>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi)
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b084      	sub	sp, #16
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0U;
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	60fb      	str	r3, [r7, #12]

  /* Read 16bit CRC to flush Data Register */
  tmpreg = READ_REG(hspi->Instance->DR);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	68db      	ldr	r3, [r3, #12]
 8008cde:	60fb      	str	r3, [r7, #12]
  /* To avoid GCC warning */
  UNUSED(tmpreg);
 8008ce0:	68fb      	ldr	r3, [r7, #12]

  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	685a      	ldr	r2, [r3, #4]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8008cf0:	605a      	str	r2, [r3, #4]

  SPI_CloseRx_ISR(hspi);
 8008cf2:	6878      	ldr	r0, [r7, #4]
 8008cf4:	f000 fac0 	bl	8009278 <SPI_CloseRx_ISR>
}
 8008cf8:	bf00      	nop
 8008cfa:	3710      	adds	r7, #16
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	68da      	ldr	r2, [r3, #12]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d12:	b292      	uxth	r2, r2
 8008d14:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1a:	1c9a      	adds	r2, r3, #2
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount--;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d26:	b29b      	uxth	r3, r3
 8008d28:	3b01      	subs	r3, #1
 8008d2a:	b29a      	uxth	r2, r3
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d10c      	bne.n	8008d58 <SPI_RxISR_16BIT+0x58>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d46:	d107      	bne.n	8008d58 <SPI_RxISR_16BIT+0x58>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008d56:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d10b      	bne.n	8008d7c <SPI_RxISR_16BIT+0x7c>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d68:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d6c:	d103      	bne.n	8008d76 <SPI_RxISR_16BIT+0x76>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	4a04      	ldr	r2, [pc, #16]	@ (8008d84 <SPI_RxISR_16BIT+0x84>)
 8008d72:	64da      	str	r2, [r3, #76]	@ 0x4c
      return;
 8008d74:	e002      	b.n	8008d7c <SPI_RxISR_16BIT+0x7c>
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 fa7e 	bl	8009278 <SPI_CloseRx_ISR>
  }
}
 8008d7c:	3708      	adds	r7, #8
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
 8008d82:	bf00      	nop
 8008d84:	08008ccd 	.word	0x08008ccd

08008d88 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008d88:	b580      	push	{r7, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	330c      	adds	r3, #12
 8008d9a:	7812      	ldrb	r2, [r2, #0]
 8008d9c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008da2:	1c5a      	adds	r2, r3, #1
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	3b01      	subs	r3, #1
 8008db0:	b29a      	uxth	r2, r3
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d10f      	bne.n	8008de0 <SPI_TxISR_8BIT+0x58>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dc8:	d107      	bne.n	8008dda <SPI_TxISR_8BIT+0x52>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008dd8:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 fa92 	bl	8009304 <SPI_CloseTx_ISR>
  }
}
 8008de0:	bf00      	nop
 8008de2:	3708      	adds	r7, #8
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008df4:	881a      	ldrh	r2, [r3, #0]
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e00:	1c9a      	adds	r2, r3, #2
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount--;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	3b01      	subs	r3, #1
 8008e0e:	b29a      	uxth	r2, r3
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	87da      	strh	r2, [r3, #62]	@ 0x3e

  if (hspi->TxXferCount == 0U)
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e18:	b29b      	uxth	r3, r3
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d10f      	bne.n	8008e3e <SPI_TxISR_16BIT+0x56>
  {
#if (USE_SPI_CRC != 0U)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e26:	d107      	bne.n	8008e38 <SPI_TxISR_16BIT+0x50>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008e36:	601a      	str	r2, [r3, #0]
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f000 fa63 	bl	8009304 <SPI_CloseTx_ISR>
  }
}
 8008e3e:	bf00      	nop
 8008e40:	3708      	adds	r7, #8
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}
	...

08008e48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b088      	sub	sp, #32
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	60f8      	str	r0, [r7, #12]
 8008e50:	60b9      	str	r1, [r7, #8]
 8008e52:	603b      	str	r3, [r7, #0]
 8008e54:	4613      	mov	r3, r2
 8008e56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008e58:	f7fc f94e 	bl	80050f8 <HAL_GetTick>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e60:	1a9b      	subs	r3, r3, r2
 8008e62:	683a      	ldr	r2, [r7, #0]
 8008e64:	4413      	add	r3, r2
 8008e66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008e68:	f7fc f946 	bl	80050f8 <HAL_GetTick>
 8008e6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008e6e:	4b39      	ldr	r3, [pc, #228]	@ (8008f54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	015b      	lsls	r3, r3, #5
 8008e74:	0d1b      	lsrs	r3, r3, #20
 8008e76:	69fa      	ldr	r2, [r7, #28]
 8008e78:	fb02 f303 	mul.w	r3, r2, r3
 8008e7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008e7e:	e054      	b.n	8008f2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e86:	d050      	beq.n	8008f2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008e88:	f7fc f936 	bl	80050f8 <HAL_GetTick>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	69bb      	ldr	r3, [r7, #24]
 8008e90:	1ad3      	subs	r3, r2, r3
 8008e92:	69fa      	ldr	r2, [r7, #28]
 8008e94:	429a      	cmp	r2, r3
 8008e96:	d902      	bls.n	8008e9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008e98:	69fb      	ldr	r3, [r7, #28]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d13d      	bne.n	8008f1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	685a      	ldr	r2, [r3, #4]
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008eac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008eb6:	d111      	bne.n	8008edc <SPI_WaitFlagStateUntilTimeout+0x94>
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	689b      	ldr	r3, [r3, #8]
 8008ebc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ec0:	d004      	beq.n	8008ecc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	689b      	ldr	r3, [r3, #8]
 8008ec6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008eca:	d107      	bne.n	8008edc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008eda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ee0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ee4:	d10f      	bne.n	8008f06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	681a      	ldr	r2, [r3, #0]
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008ef4:	601a      	str	r2, [r3, #0]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	681a      	ldr	r2, [r3, #0]
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2201      	movs	r2, #1
 8008f0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2200      	movs	r2, #0
 8008f12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008f16:	2303      	movs	r3, #3
 8008f18:	e017      	b.n	8008f4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d101      	bne.n	8008f24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008f20:	2300      	movs	r3, #0
 8008f22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	3b01      	subs	r3, #1
 8008f28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	689a      	ldr	r2, [r3, #8]
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	4013      	ands	r3, r2
 8008f34:	68ba      	ldr	r2, [r7, #8]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	bf0c      	ite	eq
 8008f3a:	2301      	moveq	r3, #1
 8008f3c:	2300      	movne	r3, #0
 8008f3e:	b2db      	uxtb	r3, r3
 8008f40:	461a      	mov	r2, r3
 8008f42:	79fb      	ldrb	r3, [r7, #7]
 8008f44:	429a      	cmp	r2, r3
 8008f46:	d19b      	bne.n	8008e80 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008f48:	2300      	movs	r3, #0
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3720      	adds	r7, #32
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
 8008f52:	bf00      	nop
 8008f54:	20000024 	.word	0x20000024

08008f58 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b08a      	sub	sp, #40	@ 0x28
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	607a      	str	r2, [r7, #4]
 8008f64:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008f66:	2300      	movs	r3, #0
 8008f68:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008f6a:	f7fc f8c5 	bl	80050f8 <HAL_GetTick>
 8008f6e:	4602      	mov	r2, r0
 8008f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f72:	1a9b      	subs	r3, r3, r2
 8008f74:	683a      	ldr	r2, [r7, #0]
 8008f76:	4413      	add	r3, r2
 8008f78:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008f7a:	f7fc f8bd 	bl	80050f8 <HAL_GetTick>
 8008f7e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	330c      	adds	r3, #12
 8008f86:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008f88:	4b3d      	ldr	r3, [pc, #244]	@ (8009080 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008f8a:	681a      	ldr	r2, [r3, #0]
 8008f8c:	4613      	mov	r3, r2
 8008f8e:	009b      	lsls	r3, r3, #2
 8008f90:	4413      	add	r3, r2
 8008f92:	00da      	lsls	r2, r3, #3
 8008f94:	1ad3      	subs	r3, r2, r3
 8008f96:	0d1b      	lsrs	r3, r3, #20
 8008f98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f9a:	fb02 f303 	mul.w	r3, r2, r3
 8008f9e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008fa0:	e060      	b.n	8009064 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008fa8:	d107      	bne.n	8008fba <SPI_WaitFifoStateUntilTimeout+0x62>
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d104      	bne.n	8008fba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	781b      	ldrb	r3, [r3, #0]
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008fb8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008fc0:	d050      	beq.n	8009064 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008fc2:	f7fc f899 	bl	80050f8 <HAL_GetTick>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	6a3b      	ldr	r3, [r7, #32]
 8008fca:	1ad3      	subs	r3, r2, r3
 8008fcc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fce:	429a      	cmp	r2, r3
 8008fd0:	d902      	bls.n	8008fd8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d13d      	bne.n	8009054 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	685a      	ldr	r2, [r3, #4]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008fe6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ff0:	d111      	bne.n	8009016 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ffa:	d004      	beq.n	8009006 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	689b      	ldr	r3, [r3, #8]
 8009000:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009004:	d107      	bne.n	8009016 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	681a      	ldr	r2, [r3, #0]
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009014:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800901a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800901e:	d10f      	bne.n	8009040 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681a      	ldr	r2, [r3, #0]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800902e:	601a      	str	r2, [r3, #0]
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	681a      	ldr	r2, [r3, #0]
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800903e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2201      	movs	r2, #1
 8009044:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2200      	movs	r2, #0
 800904c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009050:	2303      	movs	r3, #3
 8009052:	e010      	b.n	8009076 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009054:	69bb      	ldr	r3, [r7, #24]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d101      	bne.n	800905e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800905a:	2300      	movs	r3, #0
 800905c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800905e:	69bb      	ldr	r3, [r7, #24]
 8009060:	3b01      	subs	r3, #1
 8009062:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	689a      	ldr	r2, [r3, #8]
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	4013      	ands	r3, r2
 800906e:	687a      	ldr	r2, [r7, #4]
 8009070:	429a      	cmp	r2, r3
 8009072:	d196      	bne.n	8008fa2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009074:	2300      	movs	r3, #0
}
 8009076:	4618      	mov	r0, r3
 8009078:	3728      	adds	r7, #40	@ 0x28
 800907a:	46bd      	mov	sp, r7
 800907c:	bd80      	pop	{r7, pc}
 800907e:	bf00      	nop
 8009080:	20000024 	.word	0x20000024

08009084 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	b086      	sub	sp, #24
 8009088:	af02      	add	r7, sp, #8
 800908a:	60f8      	str	r0, [r7, #12]
 800908c:	60b9      	str	r1, [r7, #8]
 800908e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009098:	d111      	bne.n	80090be <SPI_EndRxTransaction+0x3a>
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	689b      	ldr	r3, [r3, #8]
 800909e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090a2:	d004      	beq.n	80090ae <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80090ac:	d107      	bne.n	80090be <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80090bc:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	9300      	str	r3, [sp, #0]
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	2200      	movs	r2, #0
 80090c6:	2180      	movs	r1, #128	@ 0x80
 80090c8:	68f8      	ldr	r0, [r7, #12]
 80090ca:	f7ff febd 	bl	8008e48 <SPI_WaitFlagStateUntilTimeout>
 80090ce:	4603      	mov	r3, r0
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d007      	beq.n	80090e4 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80090d8:	f043 0220 	orr.w	r2, r3, #32
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80090e0:	2303      	movs	r3, #3
 80090e2:	e023      	b.n	800912c <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090e4:	68fb      	ldr	r3, [r7, #12]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090ec:	d11d      	bne.n	800912a <SPI_EndRxTransaction+0xa6>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	689b      	ldr	r3, [r3, #8]
 80090f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090f6:	d004      	beq.n	8009102 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009100:	d113      	bne.n	800912a <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	9300      	str	r3, [sp, #0]
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	2200      	movs	r2, #0
 800910a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f7ff ff22 	bl	8008f58 <SPI_WaitFifoStateUntilTimeout>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d007      	beq.n	800912a <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800911e:	f043 0220 	orr.w	r2, r3, #32
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8009126:	2303      	movs	r3, #3
 8009128:	e000      	b.n	800912c <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800912a:	2300      	movs	r3, #0
}
 800912c:	4618      	mov	r0, r3
 800912e:	3710      	adds	r7, #16
 8009130:	46bd      	mov	sp, r7
 8009132:	bd80      	pop	{r7, pc}

08009134 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af02      	add	r7, sp, #8
 800913a:	60f8      	str	r0, [r7, #12]
 800913c:	60b9      	str	r1, [r7, #8]
 800913e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	2200      	movs	r2, #0
 8009148:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800914c:	68f8      	ldr	r0, [r7, #12]
 800914e:	f7ff ff03 	bl	8008f58 <SPI_WaitFifoStateUntilTimeout>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d007      	beq.n	8009168 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800915c:	f043 0220 	orr.w	r2, r3, #32
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009164:	2303      	movs	r3, #3
 8009166:	e027      	b.n	80091b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	9300      	str	r3, [sp, #0]
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	2200      	movs	r2, #0
 8009170:	2180      	movs	r1, #128	@ 0x80
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	f7ff fe68 	bl	8008e48 <SPI_WaitFlagStateUntilTimeout>
 8009178:	4603      	mov	r3, r0
 800917a:	2b00      	cmp	r3, #0
 800917c:	d007      	beq.n	800918e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009182:	f043 0220 	orr.w	r2, r3, #32
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800918a:	2303      	movs	r3, #3
 800918c:	e014      	b.n	80091b8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	9300      	str	r3, [sp, #0]
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	2200      	movs	r2, #0
 8009196:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f7ff fedc 	bl	8008f58 <SPI_WaitFifoStateUntilTimeout>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d007      	beq.n	80091b6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091aa:	f043 0220 	orr.w	r2, r3, #32
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80091b2:	2303      	movs	r3, #3
 80091b4:	e000      	b.n	80091b8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80091b6:	2300      	movs	r3, #0
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	3710      	adds	r7, #16
 80091bc:	46bd      	mov	sp, r7
 80091be:	bd80      	pop	{r7, pc}

080091c0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b084      	sub	sp, #16
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80091c8:	f7fb ff96 	bl	80050f8 <HAL_GetTick>
 80091cc:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	685a      	ldr	r2, [r3, #4]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f022 0220 	bic.w	r2, r2, #32
 80091dc:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80091de:	68fa      	ldr	r2, [r7, #12]
 80091e0:	2164      	movs	r1, #100	@ 0x64
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f7ff ffa6 	bl	8009134 <SPI_EndRxTxTransaction>
 80091e8:	4603      	mov	r3, r0
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d005      	beq.n	80091fa <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80091f2:	f043 0220 	orr.w	r2, r3, #32
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	689b      	ldr	r3, [r3, #8]
 8009200:	f003 0310 	and.w	r3, r3, #16
 8009204:	2b10      	cmp	r3, #16
 8009206:	d112      	bne.n	800922e <SPI_CloseRxTx_ISR+0x6e>
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2201      	movs	r2, #1
 800920c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009214:	f043 0202 	orr.w	r2, r3, #2
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8009224:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f7ff fb32 	bl	8008890 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800922c:	e020      	b.n	8009270 <SPI_CloseRxTx_ISR+0xb0>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009232:	2b00      	cmp	r3, #0
 8009234:	d115      	bne.n	8009262 <SPI_CloseRxTx_ISR+0xa2>
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b04      	cmp	r3, #4
 8009240:	d107      	bne.n	8009252 <SPI_CloseRxTx_ISR+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2201      	movs	r2, #1
 8009246:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_RxCpltCallback(hspi);
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f7fa ffe2 	bl	8004214 <HAL_SPI_RxCpltCallback>
}
 8009250:	e00e      	b.n	8009270 <SPI_CloseRxTx_ISR+0xb0>
        hspi->State = HAL_SPI_STATE_READY;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2201      	movs	r2, #1
 8009256:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f7ff fb0e 	bl	800887c <HAL_SPI_TxRxCpltCallback>
}
 8009260:	e006      	b.n	8009270 <SPI_CloseRxTx_ISR+0xb0>
      hspi->State = HAL_SPI_STATE_READY;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2201      	movs	r2, #1
 8009266:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f7ff fb10 	bl	8008890 <HAL_SPI_ErrorCallback>
}
 8009270:	bf00      	nop
 8009272:	3710      	adds	r7, #16
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b082      	sub	sp, #8
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	685a      	ldr	r2, [r3, #4]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800928e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8009290:	f7fb ff32 	bl	80050f8 <HAL_GetTick>
 8009294:	4603      	mov	r3, r0
 8009296:	461a      	mov	r2, r3
 8009298:	2164      	movs	r1, #100	@ 0x64
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7ff fef2 	bl	8009084 <SPI_EndRxTransaction>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d005      	beq.n	80092b2 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092aa:	f043 0220 	orr.w	r2, r3, #32
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	661a      	str	r2, [r3, #96]	@ 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	2201      	movs	r2, #1
 80092b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	f003 0310 	and.w	r3, r3, #16
 80092c4:	2b10      	cmp	r3, #16
 80092c6:	d10e      	bne.n	80092e6 <SPI_CloseRx_ISR+0x6e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092cc:	f043 0202 	orr.w	r2, r3, #2
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80092dc:	609a      	str	r2, [r3, #8]
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f7ff fad6 	bl	8008890 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 80092e4:	e00a      	b.n	80092fc <SPI_CloseRx_ISR+0x84>
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d103      	bne.n	80092f6 <SPI_CloseRx_ISR+0x7e>
      HAL_SPI_RxCpltCallback(hspi);
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f7fa ff90 	bl	8004214 <HAL_SPI_RxCpltCallback>
}
 80092f4:	e002      	b.n	80092fc <SPI_CloseRx_ISR+0x84>
      HAL_SPI_ErrorCallback(hspi);
 80092f6:	6878      	ldr	r0, [r7, #4]
 80092f8:	f7ff faca 	bl	8008890 <HAL_SPI_ErrorCallback>
}
 80092fc:	bf00      	nop
 80092fe:	3708      	adds	r7, #8
 8009300:	46bd      	mov	sp, r7
 8009302:	bd80      	pop	{r7, pc}

08009304 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800930c:	f7fb fef4 	bl	80050f8 <HAL_GetTick>
 8009310:	60f8      	str	r0, [r7, #12]

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	685a      	ldr	r2, [r3, #4]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8009320:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009322:	68fa      	ldr	r2, [r7, #12]
 8009324:	2164      	movs	r1, #100	@ 0x64
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f7ff ff04 	bl	8009134 <SPI_EndRxTxTransaction>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	d005      	beq.n	800933e <SPI_CloseTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009336:	f043 0220 	orr.w	r2, r3, #32
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d10a      	bne.n	800935c <SPI_CloseTx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009346:	2300      	movs	r3, #0
 8009348:	60bb      	str	r3, [r7, #8]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	60bb      	str	r3, [r7, #8]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	60bb      	str	r3, [r7, #8]
 800935a:	68bb      	ldr	r3, [r7, #8]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2201      	movs	r2, #1
 8009360:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009368:	2b00      	cmp	r3, #0
 800936a:	d003      	beq.n	8009374 <SPI_CloseTx_ISR+0x70>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800936c:	6878      	ldr	r0, [r7, #4]
 800936e:	f7ff fa8f 	bl	8008890 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8009372:	e002      	b.n	800937a <SPI_CloseTx_ISR+0x76>
    HAL_SPI_TxCpltCallback(hspi);
 8009374:	6878      	ldr	r0, [r7, #4]
 8009376:	f7fa ff61 	bl	800423c <HAL_SPI_TxCpltCallback>
}
 800937a:	bf00      	nop
 800937c:	3710      	adds	r7, #16
 800937e:	46bd      	mov	sp, r7
 8009380:	bd80      	pop	{r7, pc}

08009382 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009382:	b580      	push	{r7, lr}
 8009384:	b082      	sub	sp, #8
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d101      	bne.n	8009394 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009390:	2301      	movs	r3, #1
 8009392:	e040      	b.n	8009416 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009398:	2b00      	cmp	r3, #0
 800939a:	d106      	bne.n	80093aa <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80093a4:	6878      	ldr	r0, [r7, #4]
 80093a6:	f000 f83a 	bl	800941e <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2224      	movs	r2, #36	@ 0x24
 80093ae:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681a      	ldr	r2, [r3, #0]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f022 0201 	bic.w	r2, r2, #1
 80093be:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d002      	beq.n	80093ce <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80093c8:	6878      	ldr	r0, [r7, #4]
 80093ca:	f000 fb73 	bl	8009ab4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f000 f8b8 	bl	8009544 <UART_SetConfig>
 80093d4:	4603      	mov	r3, r0
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d101      	bne.n	80093de <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80093da:	2301      	movs	r3, #1
 80093dc:	e01b      	b.n	8009416 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	685a      	ldr	r2, [r3, #4]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80093ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	689a      	ldr	r2, [r3, #8]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093fc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	681a      	ldr	r2, [r3, #0]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	f042 0201 	orr.w	r2, r2, #1
 800940c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	f000 fbf2 	bl	8009bf8 <UART_CheckIdleState>
 8009414:	4603      	mov	r3, r0
}
 8009416:	4618      	mov	r0, r3
 8009418:	3708      	adds	r7, #8
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}

0800941e <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800941e:	b480      	push	{r7}
 8009420:	b083      	sub	sp, #12
 8009422:	af00      	add	r7, sp, #0
 8009424:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009426:	bf00      	nop
 8009428:	370c      	adds	r7, #12
 800942a:	46bd      	mov	sp, r7
 800942c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009430:	4770      	bx	lr

08009432 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009432:	b580      	push	{r7, lr}
 8009434:	b08a      	sub	sp, #40	@ 0x28
 8009436:	af02      	add	r7, sp, #8
 8009438:	60f8      	str	r0, [r7, #12]
 800943a:	60b9      	str	r1, [r7, #8]
 800943c:	603b      	str	r3, [r7, #0]
 800943e:	4613      	mov	r3, r2
 8009440:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009446:	2b20      	cmp	r3, #32
 8009448:	d177      	bne.n	800953a <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800944a:	68bb      	ldr	r3, [r7, #8]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d002      	beq.n	8009456 <HAL_UART_Transmit+0x24>
 8009450:	88fb      	ldrh	r3, [r7, #6]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d101      	bne.n	800945a <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	e070      	b.n	800953c <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2200      	movs	r2, #0
 800945e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2221      	movs	r2, #33	@ 0x21
 8009466:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009468:	f7fb fe46 	bl	80050f8 <HAL_GetTick>
 800946c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	88fa      	ldrh	r2, [r7, #6]
 8009472:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	88fa      	ldrh	r2, [r7, #6]
 800947a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	689b      	ldr	r3, [r3, #8]
 8009482:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009486:	d108      	bne.n	800949a <HAL_UART_Transmit+0x68>
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	691b      	ldr	r3, [r3, #16]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d104      	bne.n	800949a <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009490:	2300      	movs	r3, #0
 8009492:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	61bb      	str	r3, [r7, #24]
 8009498:	e003      	b.n	80094a2 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800949e:	2300      	movs	r3, #0
 80094a0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80094a2:	e02f      	b.n	8009504 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	9300      	str	r3, [sp, #0]
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	2200      	movs	r2, #0
 80094ac:	2180      	movs	r1, #128	@ 0x80
 80094ae:	68f8      	ldr	r0, [r7, #12]
 80094b0:	f000 fc4a 	bl	8009d48 <UART_WaitOnFlagUntilTimeout>
 80094b4:	4603      	mov	r3, r0
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d004      	beq.n	80094c4 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	2220      	movs	r2, #32
 80094be:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80094c0:	2303      	movs	r3, #3
 80094c2:	e03b      	b.n	800953c <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80094c4:	69fb      	ldr	r3, [r7, #28]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d10b      	bne.n	80094e2 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80094ca:	69bb      	ldr	r3, [r7, #24]
 80094cc:	881a      	ldrh	r2, [r3, #0]
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094d6:	b292      	uxth	r2, r2
 80094d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80094da:	69bb      	ldr	r3, [r7, #24]
 80094dc:	3302      	adds	r3, #2
 80094de:	61bb      	str	r3, [r7, #24]
 80094e0:	e007      	b.n	80094f2 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80094e2:	69fb      	ldr	r3, [r7, #28]
 80094e4:	781a      	ldrb	r2, [r3, #0]
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80094ec:	69fb      	ldr	r3, [r7, #28]
 80094ee:	3301      	adds	r3, #1
 80094f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80094f8:	b29b      	uxth	r3, r3
 80094fa:	3b01      	subs	r3, #1
 80094fc:	b29a      	uxth	r2, r3
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800950a:	b29b      	uxth	r3, r3
 800950c:	2b00      	cmp	r3, #0
 800950e:	d1c9      	bne.n	80094a4 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	9300      	str	r3, [sp, #0]
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	2200      	movs	r2, #0
 8009518:	2140      	movs	r1, #64	@ 0x40
 800951a:	68f8      	ldr	r0, [r7, #12]
 800951c:	f000 fc14 	bl	8009d48 <UART_WaitOnFlagUntilTimeout>
 8009520:	4603      	mov	r3, r0
 8009522:	2b00      	cmp	r3, #0
 8009524:	d004      	beq.n	8009530 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2220      	movs	r2, #32
 800952a:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800952c:	2303      	movs	r3, #3
 800952e:	e005      	b.n	800953c <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2220      	movs	r2, #32
 8009534:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8009536:	2300      	movs	r3, #0
 8009538:	e000      	b.n	800953c <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800953a:	2302      	movs	r3, #2
  }
}
 800953c:	4618      	mov	r0, r3
 800953e:	3720      	adds	r7, #32
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009544:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009548:	b08a      	sub	sp, #40	@ 0x28
 800954a:	af00      	add	r7, sp, #0
 800954c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800954e:	2300      	movs	r3, #0
 8009550:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	689a      	ldr	r2, [r3, #8]
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	691b      	ldr	r3, [r3, #16]
 800955c:	431a      	orrs	r2, r3
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	695b      	ldr	r3, [r3, #20]
 8009562:	431a      	orrs	r2, r3
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	69db      	ldr	r3, [r3, #28]
 8009568:	4313      	orrs	r3, r2
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	681a      	ldr	r2, [r3, #0]
 8009572:	4ba4      	ldr	r3, [pc, #656]	@ (8009804 <UART_SetConfig+0x2c0>)
 8009574:	4013      	ands	r3, r2
 8009576:	68fa      	ldr	r2, [r7, #12]
 8009578:	6812      	ldr	r2, [r2, #0]
 800957a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800957c:	430b      	orrs	r3, r1
 800957e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	68da      	ldr	r2, [r3, #12]
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	430a      	orrs	r2, r1
 8009594:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	699b      	ldr	r3, [r3, #24]
 800959a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a99      	ldr	r2, [pc, #612]	@ (8009808 <UART_SetConfig+0x2c4>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d004      	beq.n	80095b0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	6a1b      	ldr	r3, [r3, #32]
 80095aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095ac:	4313      	orrs	r3, r2
 80095ae:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	689b      	ldr	r3, [r3, #8]
 80095b6:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80095c0:	430a      	orrs	r2, r1
 80095c2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a90      	ldr	r2, [pc, #576]	@ (800980c <UART_SetConfig+0x2c8>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d126      	bne.n	800961c <UART_SetConfig+0xd8>
 80095ce:	4b90      	ldr	r3, [pc, #576]	@ (8009810 <UART_SetConfig+0x2cc>)
 80095d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095d4:	f003 0303 	and.w	r3, r3, #3
 80095d8:	2b03      	cmp	r3, #3
 80095da:	d81b      	bhi.n	8009614 <UART_SetConfig+0xd0>
 80095dc:	a201      	add	r2, pc, #4	@ (adr r2, 80095e4 <UART_SetConfig+0xa0>)
 80095de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e2:	bf00      	nop
 80095e4:	080095f5 	.word	0x080095f5
 80095e8:	08009605 	.word	0x08009605
 80095ec:	080095fd 	.word	0x080095fd
 80095f0:	0800960d 	.word	0x0800960d
 80095f4:	2301      	movs	r3, #1
 80095f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095fa:	e116      	b.n	800982a <UART_SetConfig+0x2e6>
 80095fc:	2302      	movs	r3, #2
 80095fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009602:	e112      	b.n	800982a <UART_SetConfig+0x2e6>
 8009604:	2304      	movs	r3, #4
 8009606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800960a:	e10e      	b.n	800982a <UART_SetConfig+0x2e6>
 800960c:	2308      	movs	r3, #8
 800960e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009612:	e10a      	b.n	800982a <UART_SetConfig+0x2e6>
 8009614:	2310      	movs	r3, #16
 8009616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800961a:	e106      	b.n	800982a <UART_SetConfig+0x2e6>
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a7c      	ldr	r2, [pc, #496]	@ (8009814 <UART_SetConfig+0x2d0>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d138      	bne.n	8009698 <UART_SetConfig+0x154>
 8009626:	4b7a      	ldr	r3, [pc, #488]	@ (8009810 <UART_SetConfig+0x2cc>)
 8009628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800962c:	f003 030c 	and.w	r3, r3, #12
 8009630:	2b0c      	cmp	r3, #12
 8009632:	d82d      	bhi.n	8009690 <UART_SetConfig+0x14c>
 8009634:	a201      	add	r2, pc, #4	@ (adr r2, 800963c <UART_SetConfig+0xf8>)
 8009636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800963a:	bf00      	nop
 800963c:	08009671 	.word	0x08009671
 8009640:	08009691 	.word	0x08009691
 8009644:	08009691 	.word	0x08009691
 8009648:	08009691 	.word	0x08009691
 800964c:	08009681 	.word	0x08009681
 8009650:	08009691 	.word	0x08009691
 8009654:	08009691 	.word	0x08009691
 8009658:	08009691 	.word	0x08009691
 800965c:	08009679 	.word	0x08009679
 8009660:	08009691 	.word	0x08009691
 8009664:	08009691 	.word	0x08009691
 8009668:	08009691 	.word	0x08009691
 800966c:	08009689 	.word	0x08009689
 8009670:	2300      	movs	r3, #0
 8009672:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009676:	e0d8      	b.n	800982a <UART_SetConfig+0x2e6>
 8009678:	2302      	movs	r3, #2
 800967a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800967e:	e0d4      	b.n	800982a <UART_SetConfig+0x2e6>
 8009680:	2304      	movs	r3, #4
 8009682:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009686:	e0d0      	b.n	800982a <UART_SetConfig+0x2e6>
 8009688:	2308      	movs	r3, #8
 800968a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800968e:	e0cc      	b.n	800982a <UART_SetConfig+0x2e6>
 8009690:	2310      	movs	r3, #16
 8009692:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009696:	e0c8      	b.n	800982a <UART_SetConfig+0x2e6>
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a5e      	ldr	r2, [pc, #376]	@ (8009818 <UART_SetConfig+0x2d4>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d125      	bne.n	80096ee <UART_SetConfig+0x1aa>
 80096a2:	4b5b      	ldr	r3, [pc, #364]	@ (8009810 <UART_SetConfig+0x2cc>)
 80096a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096a8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80096ac:	2b30      	cmp	r3, #48	@ 0x30
 80096ae:	d016      	beq.n	80096de <UART_SetConfig+0x19a>
 80096b0:	2b30      	cmp	r3, #48	@ 0x30
 80096b2:	d818      	bhi.n	80096e6 <UART_SetConfig+0x1a2>
 80096b4:	2b20      	cmp	r3, #32
 80096b6:	d00a      	beq.n	80096ce <UART_SetConfig+0x18a>
 80096b8:	2b20      	cmp	r3, #32
 80096ba:	d814      	bhi.n	80096e6 <UART_SetConfig+0x1a2>
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d002      	beq.n	80096c6 <UART_SetConfig+0x182>
 80096c0:	2b10      	cmp	r3, #16
 80096c2:	d008      	beq.n	80096d6 <UART_SetConfig+0x192>
 80096c4:	e00f      	b.n	80096e6 <UART_SetConfig+0x1a2>
 80096c6:	2300      	movs	r3, #0
 80096c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096cc:	e0ad      	b.n	800982a <UART_SetConfig+0x2e6>
 80096ce:	2302      	movs	r3, #2
 80096d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096d4:	e0a9      	b.n	800982a <UART_SetConfig+0x2e6>
 80096d6:	2304      	movs	r3, #4
 80096d8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096dc:	e0a5      	b.n	800982a <UART_SetConfig+0x2e6>
 80096de:	2308      	movs	r3, #8
 80096e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096e4:	e0a1      	b.n	800982a <UART_SetConfig+0x2e6>
 80096e6:	2310      	movs	r3, #16
 80096e8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80096ec:	e09d      	b.n	800982a <UART_SetConfig+0x2e6>
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a4a      	ldr	r2, [pc, #296]	@ (800981c <UART_SetConfig+0x2d8>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d125      	bne.n	8009744 <UART_SetConfig+0x200>
 80096f8:	4b45      	ldr	r3, [pc, #276]	@ (8009810 <UART_SetConfig+0x2cc>)
 80096fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096fe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009702:	2bc0      	cmp	r3, #192	@ 0xc0
 8009704:	d016      	beq.n	8009734 <UART_SetConfig+0x1f0>
 8009706:	2bc0      	cmp	r3, #192	@ 0xc0
 8009708:	d818      	bhi.n	800973c <UART_SetConfig+0x1f8>
 800970a:	2b80      	cmp	r3, #128	@ 0x80
 800970c:	d00a      	beq.n	8009724 <UART_SetConfig+0x1e0>
 800970e:	2b80      	cmp	r3, #128	@ 0x80
 8009710:	d814      	bhi.n	800973c <UART_SetConfig+0x1f8>
 8009712:	2b00      	cmp	r3, #0
 8009714:	d002      	beq.n	800971c <UART_SetConfig+0x1d8>
 8009716:	2b40      	cmp	r3, #64	@ 0x40
 8009718:	d008      	beq.n	800972c <UART_SetConfig+0x1e8>
 800971a:	e00f      	b.n	800973c <UART_SetConfig+0x1f8>
 800971c:	2300      	movs	r3, #0
 800971e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009722:	e082      	b.n	800982a <UART_SetConfig+0x2e6>
 8009724:	2302      	movs	r3, #2
 8009726:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800972a:	e07e      	b.n	800982a <UART_SetConfig+0x2e6>
 800972c:	2304      	movs	r3, #4
 800972e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009732:	e07a      	b.n	800982a <UART_SetConfig+0x2e6>
 8009734:	2308      	movs	r3, #8
 8009736:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800973a:	e076      	b.n	800982a <UART_SetConfig+0x2e6>
 800973c:	2310      	movs	r3, #16
 800973e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009742:	e072      	b.n	800982a <UART_SetConfig+0x2e6>
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4a35      	ldr	r2, [pc, #212]	@ (8009820 <UART_SetConfig+0x2dc>)
 800974a:	4293      	cmp	r3, r2
 800974c:	d12a      	bne.n	80097a4 <UART_SetConfig+0x260>
 800974e:	4b30      	ldr	r3, [pc, #192]	@ (8009810 <UART_SetConfig+0x2cc>)
 8009750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009754:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009758:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800975c:	d01a      	beq.n	8009794 <UART_SetConfig+0x250>
 800975e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009762:	d81b      	bhi.n	800979c <UART_SetConfig+0x258>
 8009764:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009768:	d00c      	beq.n	8009784 <UART_SetConfig+0x240>
 800976a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800976e:	d815      	bhi.n	800979c <UART_SetConfig+0x258>
 8009770:	2b00      	cmp	r3, #0
 8009772:	d003      	beq.n	800977c <UART_SetConfig+0x238>
 8009774:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009778:	d008      	beq.n	800978c <UART_SetConfig+0x248>
 800977a:	e00f      	b.n	800979c <UART_SetConfig+0x258>
 800977c:	2300      	movs	r3, #0
 800977e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009782:	e052      	b.n	800982a <UART_SetConfig+0x2e6>
 8009784:	2302      	movs	r3, #2
 8009786:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800978a:	e04e      	b.n	800982a <UART_SetConfig+0x2e6>
 800978c:	2304      	movs	r3, #4
 800978e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009792:	e04a      	b.n	800982a <UART_SetConfig+0x2e6>
 8009794:	2308      	movs	r3, #8
 8009796:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800979a:	e046      	b.n	800982a <UART_SetConfig+0x2e6>
 800979c:	2310      	movs	r3, #16
 800979e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80097a2:	e042      	b.n	800982a <UART_SetConfig+0x2e6>
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a17      	ldr	r2, [pc, #92]	@ (8009808 <UART_SetConfig+0x2c4>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d13a      	bne.n	8009824 <UART_SetConfig+0x2e0>
 80097ae:	4b18      	ldr	r3, [pc, #96]	@ (8009810 <UART_SetConfig+0x2cc>)
 80097b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097b4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80097b8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80097bc:	d01a      	beq.n	80097f4 <UART_SetConfig+0x2b0>
 80097be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80097c2:	d81b      	bhi.n	80097fc <UART_SetConfig+0x2b8>
 80097c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097c8:	d00c      	beq.n	80097e4 <UART_SetConfig+0x2a0>
 80097ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097ce:	d815      	bhi.n	80097fc <UART_SetConfig+0x2b8>
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d003      	beq.n	80097dc <UART_SetConfig+0x298>
 80097d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097d8:	d008      	beq.n	80097ec <UART_SetConfig+0x2a8>
 80097da:	e00f      	b.n	80097fc <UART_SetConfig+0x2b8>
 80097dc:	2300      	movs	r3, #0
 80097de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80097e2:	e022      	b.n	800982a <UART_SetConfig+0x2e6>
 80097e4:	2302      	movs	r3, #2
 80097e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80097ea:	e01e      	b.n	800982a <UART_SetConfig+0x2e6>
 80097ec:	2304      	movs	r3, #4
 80097ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80097f2:	e01a      	b.n	800982a <UART_SetConfig+0x2e6>
 80097f4:	2308      	movs	r3, #8
 80097f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80097fa:	e016      	b.n	800982a <UART_SetConfig+0x2e6>
 80097fc:	2310      	movs	r3, #16
 80097fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009802:	e012      	b.n	800982a <UART_SetConfig+0x2e6>
 8009804:	efff69f3 	.word	0xefff69f3
 8009808:	40008000 	.word	0x40008000
 800980c:	40013800 	.word	0x40013800
 8009810:	40021000 	.word	0x40021000
 8009814:	40004400 	.word	0x40004400
 8009818:	40004800 	.word	0x40004800
 800981c:	40004c00 	.word	0x40004c00
 8009820:	40005000 	.word	0x40005000
 8009824:	2310      	movs	r3, #16
 8009826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a9f      	ldr	r2, [pc, #636]	@ (8009aac <UART_SetConfig+0x568>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d17a      	bne.n	800992a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009834:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009838:	2b08      	cmp	r3, #8
 800983a:	d824      	bhi.n	8009886 <UART_SetConfig+0x342>
 800983c:	a201      	add	r2, pc, #4	@ (adr r2, 8009844 <UART_SetConfig+0x300>)
 800983e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009842:	bf00      	nop
 8009844:	08009869 	.word	0x08009869
 8009848:	08009887 	.word	0x08009887
 800984c:	08009871 	.word	0x08009871
 8009850:	08009887 	.word	0x08009887
 8009854:	08009877 	.word	0x08009877
 8009858:	08009887 	.word	0x08009887
 800985c:	08009887 	.word	0x08009887
 8009860:	08009887 	.word	0x08009887
 8009864:	0800987f 	.word	0x0800987f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009868:	f7fd fdf0 	bl	800744c <HAL_RCC_GetPCLK1Freq>
 800986c:	61f8      	str	r0, [r7, #28]
        break;
 800986e:	e010      	b.n	8009892 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009870:	4b8f      	ldr	r3, [pc, #572]	@ (8009ab0 <UART_SetConfig+0x56c>)
 8009872:	61fb      	str	r3, [r7, #28]
        break;
 8009874:	e00d      	b.n	8009892 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009876:	f7fd fd51 	bl	800731c <HAL_RCC_GetSysClockFreq>
 800987a:	61f8      	str	r0, [r7, #28]
        break;
 800987c:	e009      	b.n	8009892 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800987e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009882:	61fb      	str	r3, [r7, #28]
        break;
 8009884:	e005      	b.n	8009892 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009886:	2300      	movs	r3, #0
 8009888:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800988a:	2301      	movs	r3, #1
 800988c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009890:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009892:	69fb      	ldr	r3, [r7, #28]
 8009894:	2b00      	cmp	r3, #0
 8009896:	f000 80fb 	beq.w	8009a90 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	685a      	ldr	r2, [r3, #4]
 800989e:	4613      	mov	r3, r2
 80098a0:	005b      	lsls	r3, r3, #1
 80098a2:	4413      	add	r3, r2
 80098a4:	69fa      	ldr	r2, [r7, #28]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d305      	bcc.n	80098b6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80098b0:	69fa      	ldr	r2, [r7, #28]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d903      	bls.n	80098be <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80098bc:	e0e8      	b.n	8009a90 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80098be:	69fb      	ldr	r3, [r7, #28]
 80098c0:	2200      	movs	r2, #0
 80098c2:	461c      	mov	r4, r3
 80098c4:	4615      	mov	r5, r2
 80098c6:	f04f 0200 	mov.w	r2, #0
 80098ca:	f04f 0300 	mov.w	r3, #0
 80098ce:	022b      	lsls	r3, r5, #8
 80098d0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80098d4:	0222      	lsls	r2, r4, #8
 80098d6:	68f9      	ldr	r1, [r7, #12]
 80098d8:	6849      	ldr	r1, [r1, #4]
 80098da:	0849      	lsrs	r1, r1, #1
 80098dc:	2000      	movs	r0, #0
 80098de:	4688      	mov	r8, r1
 80098e0:	4681      	mov	r9, r0
 80098e2:	eb12 0a08 	adds.w	sl, r2, r8
 80098e6:	eb43 0b09 	adc.w	fp, r3, r9
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	2200      	movs	r2, #0
 80098f0:	603b      	str	r3, [r7, #0]
 80098f2:	607a      	str	r2, [r7, #4]
 80098f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098f8:	4650      	mov	r0, sl
 80098fa:	4659      	mov	r1, fp
 80098fc:	f7f7 f954 	bl	8000ba8 <__aeabi_uldivmod>
 8009900:	4602      	mov	r2, r0
 8009902:	460b      	mov	r3, r1
 8009904:	4613      	mov	r3, r2
 8009906:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009908:	69bb      	ldr	r3, [r7, #24]
 800990a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800990e:	d308      	bcc.n	8009922 <UART_SetConfig+0x3de>
 8009910:	69bb      	ldr	r3, [r7, #24]
 8009912:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009916:	d204      	bcs.n	8009922 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	69ba      	ldr	r2, [r7, #24]
 800991e:	60da      	str	r2, [r3, #12]
 8009920:	e0b6      	b.n	8009a90 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8009922:	2301      	movs	r3, #1
 8009924:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009928:	e0b2      	b.n	8009a90 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	69db      	ldr	r3, [r3, #28]
 800992e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009932:	d15e      	bne.n	80099f2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8009934:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009938:	2b08      	cmp	r3, #8
 800993a:	d828      	bhi.n	800998e <UART_SetConfig+0x44a>
 800993c:	a201      	add	r2, pc, #4	@ (adr r2, 8009944 <UART_SetConfig+0x400>)
 800993e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009942:	bf00      	nop
 8009944:	08009969 	.word	0x08009969
 8009948:	08009971 	.word	0x08009971
 800994c:	08009979 	.word	0x08009979
 8009950:	0800998f 	.word	0x0800998f
 8009954:	0800997f 	.word	0x0800997f
 8009958:	0800998f 	.word	0x0800998f
 800995c:	0800998f 	.word	0x0800998f
 8009960:	0800998f 	.word	0x0800998f
 8009964:	08009987 	.word	0x08009987
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009968:	f7fd fd70 	bl	800744c <HAL_RCC_GetPCLK1Freq>
 800996c:	61f8      	str	r0, [r7, #28]
        break;
 800996e:	e014      	b.n	800999a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009970:	f7fd fd82 	bl	8007478 <HAL_RCC_GetPCLK2Freq>
 8009974:	61f8      	str	r0, [r7, #28]
        break;
 8009976:	e010      	b.n	800999a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009978:	4b4d      	ldr	r3, [pc, #308]	@ (8009ab0 <UART_SetConfig+0x56c>)
 800997a:	61fb      	str	r3, [r7, #28]
        break;
 800997c:	e00d      	b.n	800999a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800997e:	f7fd fccd 	bl	800731c <HAL_RCC_GetSysClockFreq>
 8009982:	61f8      	str	r0, [r7, #28]
        break;
 8009984:	e009      	b.n	800999a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009986:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800998a:	61fb      	str	r3, [r7, #28]
        break;
 800998c:	e005      	b.n	800999a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800998e:	2300      	movs	r3, #0
 8009990:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009992:	2301      	movs	r3, #1
 8009994:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009998:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800999a:	69fb      	ldr	r3, [r7, #28]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d077      	beq.n	8009a90 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80099a0:	69fb      	ldr	r3, [r7, #28]
 80099a2:	005a      	lsls	r2, r3, #1
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	085b      	lsrs	r3, r3, #1
 80099aa:	441a      	add	r2, r3
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80099b4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80099b6:	69bb      	ldr	r3, [r7, #24]
 80099b8:	2b0f      	cmp	r3, #15
 80099ba:	d916      	bls.n	80099ea <UART_SetConfig+0x4a6>
 80099bc:	69bb      	ldr	r3, [r7, #24]
 80099be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80099c2:	d212      	bcs.n	80099ea <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80099c4:	69bb      	ldr	r3, [r7, #24]
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	f023 030f 	bic.w	r3, r3, #15
 80099cc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80099ce:	69bb      	ldr	r3, [r7, #24]
 80099d0:	085b      	lsrs	r3, r3, #1
 80099d2:	b29b      	uxth	r3, r3
 80099d4:	f003 0307 	and.w	r3, r3, #7
 80099d8:	b29a      	uxth	r2, r3
 80099da:	8afb      	ldrh	r3, [r7, #22]
 80099dc:	4313      	orrs	r3, r2
 80099de:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	8afa      	ldrh	r2, [r7, #22]
 80099e6:	60da      	str	r2, [r3, #12]
 80099e8:	e052      	b.n	8009a90 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80099ea:	2301      	movs	r3, #1
 80099ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80099f0:	e04e      	b.n	8009a90 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80099f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80099f6:	2b08      	cmp	r3, #8
 80099f8:	d827      	bhi.n	8009a4a <UART_SetConfig+0x506>
 80099fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009a00 <UART_SetConfig+0x4bc>)
 80099fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a00:	08009a25 	.word	0x08009a25
 8009a04:	08009a2d 	.word	0x08009a2d
 8009a08:	08009a35 	.word	0x08009a35
 8009a0c:	08009a4b 	.word	0x08009a4b
 8009a10:	08009a3b 	.word	0x08009a3b
 8009a14:	08009a4b 	.word	0x08009a4b
 8009a18:	08009a4b 	.word	0x08009a4b
 8009a1c:	08009a4b 	.word	0x08009a4b
 8009a20:	08009a43 	.word	0x08009a43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a24:	f7fd fd12 	bl	800744c <HAL_RCC_GetPCLK1Freq>
 8009a28:	61f8      	str	r0, [r7, #28]
        break;
 8009a2a:	e014      	b.n	8009a56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a2c:	f7fd fd24 	bl	8007478 <HAL_RCC_GetPCLK2Freq>
 8009a30:	61f8      	str	r0, [r7, #28]
        break;
 8009a32:	e010      	b.n	8009a56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a34:	4b1e      	ldr	r3, [pc, #120]	@ (8009ab0 <UART_SetConfig+0x56c>)
 8009a36:	61fb      	str	r3, [r7, #28]
        break;
 8009a38:	e00d      	b.n	8009a56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009a3a:	f7fd fc6f 	bl	800731c <HAL_RCC_GetSysClockFreq>
 8009a3e:	61f8      	str	r0, [r7, #28]
        break;
 8009a40:	e009      	b.n	8009a56 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009a42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009a46:	61fb      	str	r3, [r7, #28]
        break;
 8009a48:	e005      	b.n	8009a56 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009a4e:	2301      	movs	r3, #1
 8009a50:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009a54:	bf00      	nop
    }

    if (pclk != 0U)
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d019      	beq.n	8009a90 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	085a      	lsrs	r2, r3, #1
 8009a62:	69fb      	ldr	r3, [r7, #28]
 8009a64:	441a      	add	r2, r3
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a6e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	2b0f      	cmp	r3, #15
 8009a74:	d909      	bls.n	8009a8a <UART_SetConfig+0x546>
 8009a76:	69bb      	ldr	r3, [r7, #24]
 8009a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a7c:	d205      	bcs.n	8009a8a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009a7e:	69bb      	ldr	r3, [r7, #24]
 8009a80:	b29a      	uxth	r2, r3
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	60da      	str	r2, [r3, #12]
 8009a88:	e002      	b.n	8009a90 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009a8a:	2301      	movs	r3, #1
 8009a8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2200      	movs	r2, #0
 8009a94:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009a9c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3728      	adds	r7, #40	@ 0x28
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009aaa:	bf00      	nop
 8009aac:	40008000 	.word	0x40008000
 8009ab0:	00f42400 	.word	0x00f42400

08009ab4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac0:	f003 0308 	and.w	r3, r3, #8
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00a      	beq.n	8009ade <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	430a      	orrs	r2, r1
 8009adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d00a      	beq.n	8009b00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	685b      	ldr	r3, [r3, #4]
 8009af0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	430a      	orrs	r2, r1
 8009afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b04:	f003 0302 	and.w	r3, r3, #2
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d00a      	beq.n	8009b22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	430a      	orrs	r2, r1
 8009b20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b26:	f003 0304 	and.w	r3, r3, #4
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00a      	beq.n	8009b44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	685b      	ldr	r3, [r3, #4]
 8009b34:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	430a      	orrs	r2, r1
 8009b42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b48:	f003 0310 	and.w	r3, r3, #16
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d00a      	beq.n	8009b66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	430a      	orrs	r2, r1
 8009b64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b6a:	f003 0320 	and.w	r3, r3, #32
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d00a      	beq.n	8009b88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	689b      	ldr	r3, [r3, #8]
 8009b78:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	430a      	orrs	r2, r1
 8009b86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d01a      	beq.n	8009bca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	430a      	orrs	r2, r1
 8009ba8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009bb2:	d10a      	bne.n	8009bca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	685b      	ldr	r3, [r3, #4]
 8009bba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	430a      	orrs	r2, r1
 8009bc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d00a      	beq.n	8009bec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	685b      	ldr	r3, [r3, #4]
 8009bdc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	430a      	orrs	r2, r1
 8009bea:	605a      	str	r2, [r3, #4]
  }
}
 8009bec:	bf00      	nop
 8009bee:	370c      	adds	r7, #12
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b098      	sub	sp, #96	@ 0x60
 8009bfc:	af02      	add	r7, sp, #8
 8009bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009c08:	f7fb fa76 	bl	80050f8 <HAL_GetTick>
 8009c0c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f003 0308 	and.w	r3, r3, #8
 8009c18:	2b08      	cmp	r3, #8
 8009c1a:	d12e      	bne.n	8009c7a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c1c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c20:	9300      	str	r3, [sp, #0]
 8009c22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c24:	2200      	movs	r2, #0
 8009c26:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 f88c 	bl	8009d48 <UART_WaitOnFlagUntilTimeout>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d021      	beq.n	8009c7a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c3e:	e853 3f00 	ldrex	r3, [r3]
 8009c42:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009c4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	461a      	mov	r2, r3
 8009c52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c54:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c56:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c58:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c5a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c5c:	e841 2300 	strex	r3, r2, [r1]
 8009c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d1e6      	bne.n	8009c36 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2220      	movs	r2, #32
 8009c6c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	2200      	movs	r2, #0
 8009c72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009c76:	2303      	movs	r3, #3
 8009c78:	e062      	b.n	8009d40 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	f003 0304 	and.w	r3, r3, #4
 8009c84:	2b04      	cmp	r3, #4
 8009c86:	d149      	bne.n	8009d1c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009c88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009c8c:	9300      	str	r3, [sp, #0]
 8009c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009c90:	2200      	movs	r2, #0
 8009c92:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 f856 	bl	8009d48 <UART_WaitOnFlagUntilTimeout>
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d03c      	beq.n	8009d1c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009caa:	e853 3f00 	ldrex	r3, [r3]
 8009cae:	623b      	str	r3, [r7, #32]
   return(result);
 8009cb0:	6a3b      	ldr	r3, [r7, #32]
 8009cb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009cc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8009cc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009cc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009cc8:	e841 2300 	strex	r3, r2, [r1]
 8009ccc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009cce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d1e6      	bne.n	8009ca2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	3308      	adds	r3, #8
 8009cda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cdc:	693b      	ldr	r3, [r7, #16]
 8009cde:	e853 3f00 	ldrex	r3, [r3]
 8009ce2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f023 0301 	bic.w	r3, r3, #1
 8009cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	3308      	adds	r3, #8
 8009cf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009cf4:	61fa      	str	r2, [r7, #28]
 8009cf6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf8:	69b9      	ldr	r1, [r7, #24]
 8009cfa:	69fa      	ldr	r2, [r7, #28]
 8009cfc:	e841 2300 	strex	r3, r2, [r1]
 8009d00:	617b      	str	r3, [r7, #20]
   return(result);
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d1e5      	bne.n	8009cd4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2220      	movs	r2, #32
 8009d0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	2200      	movs	r2, #0
 8009d14:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d18:	2303      	movs	r3, #3
 8009d1a:	e011      	b.n	8009d40 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2220      	movs	r2, #32
 8009d20:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2220      	movs	r2, #32
 8009d26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2200      	movs	r2, #0
 8009d34:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2200      	movs	r2, #0
 8009d3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3758      	adds	r7, #88	@ 0x58
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b084      	sub	sp, #16
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	60f8      	str	r0, [r7, #12]
 8009d50:	60b9      	str	r1, [r7, #8]
 8009d52:	603b      	str	r3, [r7, #0]
 8009d54:	4613      	mov	r3, r2
 8009d56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d58:	e04f      	b.n	8009dfa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d5a:	69bb      	ldr	r3, [r7, #24]
 8009d5c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d60:	d04b      	beq.n	8009dfa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d62:	f7fb f9c9 	bl	80050f8 <HAL_GetTick>
 8009d66:	4602      	mov	r2, r0
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	1ad3      	subs	r3, r2, r3
 8009d6c:	69ba      	ldr	r2, [r7, #24]
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d302      	bcc.n	8009d78 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d72:	69bb      	ldr	r3, [r7, #24]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d101      	bne.n	8009d7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009d78:	2303      	movs	r3, #3
 8009d7a:	e04e      	b.n	8009e1a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f003 0304 	and.w	r3, r3, #4
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d037      	beq.n	8009dfa <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	2b80      	cmp	r3, #128	@ 0x80
 8009d8e:	d034      	beq.n	8009dfa <UART_WaitOnFlagUntilTimeout+0xb2>
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	2b40      	cmp	r3, #64	@ 0x40
 8009d94:	d031      	beq.n	8009dfa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	69db      	ldr	r3, [r3, #28]
 8009d9c:	f003 0308 	and.w	r3, r3, #8
 8009da0:	2b08      	cmp	r3, #8
 8009da2:	d110      	bne.n	8009dc6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	2208      	movs	r2, #8
 8009daa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009dac:	68f8      	ldr	r0, [r7, #12]
 8009dae:	f000 f838 	bl	8009e22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	2208      	movs	r2, #8
 8009db6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	e029      	b.n	8009e1a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	69db      	ldr	r3, [r3, #28]
 8009dcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009dd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009dd4:	d111      	bne.n	8009dfa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009dde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009de0:	68f8      	ldr	r0, [r7, #12]
 8009de2:	f000 f81e 	bl	8009e22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	2220      	movs	r2, #32
 8009dea:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2200      	movs	r2, #0
 8009df2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009df6:	2303      	movs	r3, #3
 8009df8:	e00f      	b.n	8009e1a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	69da      	ldr	r2, [r3, #28]
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	4013      	ands	r3, r2
 8009e04:	68ba      	ldr	r2, [r7, #8]
 8009e06:	429a      	cmp	r2, r3
 8009e08:	bf0c      	ite	eq
 8009e0a:	2301      	moveq	r3, #1
 8009e0c:	2300      	movne	r3, #0
 8009e0e:	b2db      	uxtb	r3, r3
 8009e10:	461a      	mov	r2, r3
 8009e12:	79fb      	ldrb	r3, [r7, #7]
 8009e14:	429a      	cmp	r2, r3
 8009e16:	d0a0      	beq.n	8009d5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009e18:	2300      	movs	r3, #0
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b095      	sub	sp, #84	@ 0x54
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e32:	e853 3f00 	ldrex	r3, [r3]
 8009e36:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	461a      	mov	r2, r3
 8009e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e48:	643b      	str	r3, [r7, #64]	@ 0x40
 8009e4a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e4c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e50:	e841 2300 	strex	r3, r2, [r1]
 8009e54:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d1e6      	bne.n	8009e2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	3308      	adds	r3, #8
 8009e62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e64:	6a3b      	ldr	r3, [r7, #32]
 8009e66:	e853 3f00 	ldrex	r3, [r3]
 8009e6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e6c:	69fb      	ldr	r3, [r7, #28]
 8009e6e:	f023 0301 	bic.w	r3, r3, #1
 8009e72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	3308      	adds	r3, #8
 8009e7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e84:	e841 2300 	strex	r3, r2, [r1]
 8009e88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d1e5      	bne.n	8009e5c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d118      	bne.n	8009eca <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	e853 3f00 	ldrex	r3, [r3]
 8009ea4:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ea6:	68bb      	ldr	r3, [r7, #8]
 8009ea8:	f023 0310 	bic.w	r3, r3, #16
 8009eac:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	461a      	mov	r2, r3
 8009eb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009eb6:	61bb      	str	r3, [r7, #24]
 8009eb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eba:	6979      	ldr	r1, [r7, #20]
 8009ebc:	69ba      	ldr	r2, [r7, #24]
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	613b      	str	r3, [r7, #16]
   return(result);
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e6      	bne.n	8009e98 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2220      	movs	r2, #32
 8009ece:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2200      	movs	r2, #0
 8009edc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009ede:	bf00      	nop
 8009ee0:	3754      	adds	r7, #84	@ 0x54
 8009ee2:	46bd      	mov	sp, r7
 8009ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee8:	4770      	bx	lr

08009eea <atoi>:
 8009eea:	220a      	movs	r2, #10
 8009eec:	2100      	movs	r1, #0
 8009eee:	f000 b87d 	b.w	8009fec <strtol>
	...

08009ef4 <_strtol_l.isra.0>:
 8009ef4:	2b24      	cmp	r3, #36	@ 0x24
 8009ef6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009efa:	4686      	mov	lr, r0
 8009efc:	4690      	mov	r8, r2
 8009efe:	d801      	bhi.n	8009f04 <_strtol_l.isra.0+0x10>
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d106      	bne.n	8009f12 <_strtol_l.isra.0+0x1e>
 8009f04:	f001 f868 	bl	800afd8 <__errno>
 8009f08:	2316      	movs	r3, #22
 8009f0a:	6003      	str	r3, [r0, #0]
 8009f0c:	2000      	movs	r0, #0
 8009f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f12:	4834      	ldr	r0, [pc, #208]	@ (8009fe4 <_strtol_l.isra.0+0xf0>)
 8009f14:	460d      	mov	r5, r1
 8009f16:	462a      	mov	r2, r5
 8009f18:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f1c:	5d06      	ldrb	r6, [r0, r4]
 8009f1e:	f016 0608 	ands.w	r6, r6, #8
 8009f22:	d1f8      	bne.n	8009f16 <_strtol_l.isra.0+0x22>
 8009f24:	2c2d      	cmp	r4, #45	@ 0x2d
 8009f26:	d110      	bne.n	8009f4a <_strtol_l.isra.0+0x56>
 8009f28:	782c      	ldrb	r4, [r5, #0]
 8009f2a:	2601      	movs	r6, #1
 8009f2c:	1c95      	adds	r5, r2, #2
 8009f2e:	f033 0210 	bics.w	r2, r3, #16
 8009f32:	d115      	bne.n	8009f60 <_strtol_l.isra.0+0x6c>
 8009f34:	2c30      	cmp	r4, #48	@ 0x30
 8009f36:	d10d      	bne.n	8009f54 <_strtol_l.isra.0+0x60>
 8009f38:	782a      	ldrb	r2, [r5, #0]
 8009f3a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009f3e:	2a58      	cmp	r2, #88	@ 0x58
 8009f40:	d108      	bne.n	8009f54 <_strtol_l.isra.0+0x60>
 8009f42:	786c      	ldrb	r4, [r5, #1]
 8009f44:	3502      	adds	r5, #2
 8009f46:	2310      	movs	r3, #16
 8009f48:	e00a      	b.n	8009f60 <_strtol_l.isra.0+0x6c>
 8009f4a:	2c2b      	cmp	r4, #43	@ 0x2b
 8009f4c:	bf04      	itt	eq
 8009f4e:	782c      	ldrbeq	r4, [r5, #0]
 8009f50:	1c95      	addeq	r5, r2, #2
 8009f52:	e7ec      	b.n	8009f2e <_strtol_l.isra.0+0x3a>
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d1f6      	bne.n	8009f46 <_strtol_l.isra.0+0x52>
 8009f58:	2c30      	cmp	r4, #48	@ 0x30
 8009f5a:	bf14      	ite	ne
 8009f5c:	230a      	movne	r3, #10
 8009f5e:	2308      	moveq	r3, #8
 8009f60:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009f64:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8009f68:	2200      	movs	r2, #0
 8009f6a:	fbbc f9f3 	udiv	r9, ip, r3
 8009f6e:	4610      	mov	r0, r2
 8009f70:	fb03 ca19 	mls	sl, r3, r9, ip
 8009f74:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009f78:	2f09      	cmp	r7, #9
 8009f7a:	d80f      	bhi.n	8009f9c <_strtol_l.isra.0+0xa8>
 8009f7c:	463c      	mov	r4, r7
 8009f7e:	42a3      	cmp	r3, r4
 8009f80:	dd1b      	ble.n	8009fba <_strtol_l.isra.0+0xc6>
 8009f82:	1c57      	adds	r7, r2, #1
 8009f84:	d007      	beq.n	8009f96 <_strtol_l.isra.0+0xa2>
 8009f86:	4581      	cmp	r9, r0
 8009f88:	d314      	bcc.n	8009fb4 <_strtol_l.isra.0+0xc0>
 8009f8a:	d101      	bne.n	8009f90 <_strtol_l.isra.0+0x9c>
 8009f8c:	45a2      	cmp	sl, r4
 8009f8e:	db11      	blt.n	8009fb4 <_strtol_l.isra.0+0xc0>
 8009f90:	fb00 4003 	mla	r0, r0, r3, r4
 8009f94:	2201      	movs	r2, #1
 8009f96:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f9a:	e7eb      	b.n	8009f74 <_strtol_l.isra.0+0x80>
 8009f9c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009fa0:	2f19      	cmp	r7, #25
 8009fa2:	d801      	bhi.n	8009fa8 <_strtol_l.isra.0+0xb4>
 8009fa4:	3c37      	subs	r4, #55	@ 0x37
 8009fa6:	e7ea      	b.n	8009f7e <_strtol_l.isra.0+0x8a>
 8009fa8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009fac:	2f19      	cmp	r7, #25
 8009fae:	d804      	bhi.n	8009fba <_strtol_l.isra.0+0xc6>
 8009fb0:	3c57      	subs	r4, #87	@ 0x57
 8009fb2:	e7e4      	b.n	8009f7e <_strtol_l.isra.0+0x8a>
 8009fb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009fb8:	e7ed      	b.n	8009f96 <_strtol_l.isra.0+0xa2>
 8009fba:	1c53      	adds	r3, r2, #1
 8009fbc:	d108      	bne.n	8009fd0 <_strtol_l.isra.0+0xdc>
 8009fbe:	2322      	movs	r3, #34	@ 0x22
 8009fc0:	f8ce 3000 	str.w	r3, [lr]
 8009fc4:	4660      	mov	r0, ip
 8009fc6:	f1b8 0f00 	cmp.w	r8, #0
 8009fca:	d0a0      	beq.n	8009f0e <_strtol_l.isra.0+0x1a>
 8009fcc:	1e69      	subs	r1, r5, #1
 8009fce:	e006      	b.n	8009fde <_strtol_l.isra.0+0xea>
 8009fd0:	b106      	cbz	r6, 8009fd4 <_strtol_l.isra.0+0xe0>
 8009fd2:	4240      	negs	r0, r0
 8009fd4:	f1b8 0f00 	cmp.w	r8, #0
 8009fd8:	d099      	beq.n	8009f0e <_strtol_l.isra.0+0x1a>
 8009fda:	2a00      	cmp	r2, #0
 8009fdc:	d1f6      	bne.n	8009fcc <_strtol_l.isra.0+0xd8>
 8009fde:	f8c8 1000 	str.w	r1, [r8]
 8009fe2:	e794      	b.n	8009f0e <_strtol_l.isra.0+0x1a>
 8009fe4:	0800fff5 	.word	0x0800fff5

08009fe8 <_strtol_r>:
 8009fe8:	f7ff bf84 	b.w	8009ef4 <_strtol_l.isra.0>

08009fec <strtol>:
 8009fec:	4613      	mov	r3, r2
 8009fee:	460a      	mov	r2, r1
 8009ff0:	4601      	mov	r1, r0
 8009ff2:	4802      	ldr	r0, [pc, #8]	@ (8009ffc <strtol+0x10>)
 8009ff4:	6800      	ldr	r0, [r0, #0]
 8009ff6:	f7ff bf7d 	b.w	8009ef4 <_strtol_l.isra.0>
 8009ffa:	bf00      	nop
 8009ffc:	20000094 	.word	0x20000094

0800a000 <__cvt>:
 800a000:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a004:	ec57 6b10 	vmov	r6, r7, d0
 800a008:	2f00      	cmp	r7, #0
 800a00a:	460c      	mov	r4, r1
 800a00c:	4619      	mov	r1, r3
 800a00e:	463b      	mov	r3, r7
 800a010:	bfbb      	ittet	lt
 800a012:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a016:	461f      	movlt	r7, r3
 800a018:	2300      	movge	r3, #0
 800a01a:	232d      	movlt	r3, #45	@ 0x2d
 800a01c:	700b      	strb	r3, [r1, #0]
 800a01e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a020:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a024:	4691      	mov	r9, r2
 800a026:	f023 0820 	bic.w	r8, r3, #32
 800a02a:	bfbc      	itt	lt
 800a02c:	4632      	movlt	r2, r6
 800a02e:	4616      	movlt	r6, r2
 800a030:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a034:	d005      	beq.n	800a042 <__cvt+0x42>
 800a036:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a03a:	d100      	bne.n	800a03e <__cvt+0x3e>
 800a03c:	3401      	adds	r4, #1
 800a03e:	2102      	movs	r1, #2
 800a040:	e000      	b.n	800a044 <__cvt+0x44>
 800a042:	2103      	movs	r1, #3
 800a044:	ab03      	add	r3, sp, #12
 800a046:	9301      	str	r3, [sp, #4]
 800a048:	ab02      	add	r3, sp, #8
 800a04a:	9300      	str	r3, [sp, #0]
 800a04c:	ec47 6b10 	vmov	d0, r6, r7
 800a050:	4653      	mov	r3, sl
 800a052:	4622      	mov	r2, r4
 800a054:	f001 f8a4 	bl	800b1a0 <_dtoa_r>
 800a058:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a05c:	4605      	mov	r5, r0
 800a05e:	d119      	bne.n	800a094 <__cvt+0x94>
 800a060:	f019 0f01 	tst.w	r9, #1
 800a064:	d00e      	beq.n	800a084 <__cvt+0x84>
 800a066:	eb00 0904 	add.w	r9, r0, r4
 800a06a:	2200      	movs	r2, #0
 800a06c:	2300      	movs	r3, #0
 800a06e:	4630      	mov	r0, r6
 800a070:	4639      	mov	r1, r7
 800a072:	f7f6 fd29 	bl	8000ac8 <__aeabi_dcmpeq>
 800a076:	b108      	cbz	r0, 800a07c <__cvt+0x7c>
 800a078:	f8cd 900c 	str.w	r9, [sp, #12]
 800a07c:	2230      	movs	r2, #48	@ 0x30
 800a07e:	9b03      	ldr	r3, [sp, #12]
 800a080:	454b      	cmp	r3, r9
 800a082:	d31e      	bcc.n	800a0c2 <__cvt+0xc2>
 800a084:	9b03      	ldr	r3, [sp, #12]
 800a086:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a088:	1b5b      	subs	r3, r3, r5
 800a08a:	4628      	mov	r0, r5
 800a08c:	6013      	str	r3, [r2, #0]
 800a08e:	b004      	add	sp, #16
 800a090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a094:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a098:	eb00 0904 	add.w	r9, r0, r4
 800a09c:	d1e5      	bne.n	800a06a <__cvt+0x6a>
 800a09e:	7803      	ldrb	r3, [r0, #0]
 800a0a0:	2b30      	cmp	r3, #48	@ 0x30
 800a0a2:	d10a      	bne.n	800a0ba <__cvt+0xba>
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	2300      	movs	r3, #0
 800a0a8:	4630      	mov	r0, r6
 800a0aa:	4639      	mov	r1, r7
 800a0ac:	f7f6 fd0c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0b0:	b918      	cbnz	r0, 800a0ba <__cvt+0xba>
 800a0b2:	f1c4 0401 	rsb	r4, r4, #1
 800a0b6:	f8ca 4000 	str.w	r4, [sl]
 800a0ba:	f8da 3000 	ldr.w	r3, [sl]
 800a0be:	4499      	add	r9, r3
 800a0c0:	e7d3      	b.n	800a06a <__cvt+0x6a>
 800a0c2:	1c59      	adds	r1, r3, #1
 800a0c4:	9103      	str	r1, [sp, #12]
 800a0c6:	701a      	strb	r2, [r3, #0]
 800a0c8:	e7d9      	b.n	800a07e <__cvt+0x7e>

0800a0ca <__exponent>:
 800a0ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0cc:	2900      	cmp	r1, #0
 800a0ce:	bfba      	itte	lt
 800a0d0:	4249      	neglt	r1, r1
 800a0d2:	232d      	movlt	r3, #45	@ 0x2d
 800a0d4:	232b      	movge	r3, #43	@ 0x2b
 800a0d6:	2909      	cmp	r1, #9
 800a0d8:	7002      	strb	r2, [r0, #0]
 800a0da:	7043      	strb	r3, [r0, #1]
 800a0dc:	dd29      	ble.n	800a132 <__exponent+0x68>
 800a0de:	f10d 0307 	add.w	r3, sp, #7
 800a0e2:	461d      	mov	r5, r3
 800a0e4:	270a      	movs	r7, #10
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	fbb1 f6f7 	udiv	r6, r1, r7
 800a0ec:	fb07 1416 	mls	r4, r7, r6, r1
 800a0f0:	3430      	adds	r4, #48	@ 0x30
 800a0f2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a0f6:	460c      	mov	r4, r1
 800a0f8:	2c63      	cmp	r4, #99	@ 0x63
 800a0fa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800a0fe:	4631      	mov	r1, r6
 800a100:	dcf1      	bgt.n	800a0e6 <__exponent+0x1c>
 800a102:	3130      	adds	r1, #48	@ 0x30
 800a104:	1e94      	subs	r4, r2, #2
 800a106:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a10a:	1c41      	adds	r1, r0, #1
 800a10c:	4623      	mov	r3, r4
 800a10e:	42ab      	cmp	r3, r5
 800a110:	d30a      	bcc.n	800a128 <__exponent+0x5e>
 800a112:	f10d 0309 	add.w	r3, sp, #9
 800a116:	1a9b      	subs	r3, r3, r2
 800a118:	42ac      	cmp	r4, r5
 800a11a:	bf88      	it	hi
 800a11c:	2300      	movhi	r3, #0
 800a11e:	3302      	adds	r3, #2
 800a120:	4403      	add	r3, r0
 800a122:	1a18      	subs	r0, r3, r0
 800a124:	b003      	add	sp, #12
 800a126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a128:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a12c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a130:	e7ed      	b.n	800a10e <__exponent+0x44>
 800a132:	2330      	movs	r3, #48	@ 0x30
 800a134:	3130      	adds	r1, #48	@ 0x30
 800a136:	7083      	strb	r3, [r0, #2]
 800a138:	70c1      	strb	r1, [r0, #3]
 800a13a:	1d03      	adds	r3, r0, #4
 800a13c:	e7f1      	b.n	800a122 <__exponent+0x58>
	...

0800a140 <_printf_float>:
 800a140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a144:	b08d      	sub	sp, #52	@ 0x34
 800a146:	460c      	mov	r4, r1
 800a148:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a14c:	4616      	mov	r6, r2
 800a14e:	461f      	mov	r7, r3
 800a150:	4605      	mov	r5, r0
 800a152:	f000 fef7 	bl	800af44 <_localeconv_r>
 800a156:	6803      	ldr	r3, [r0, #0]
 800a158:	9304      	str	r3, [sp, #16]
 800a15a:	4618      	mov	r0, r3
 800a15c:	f7f6 f888 	bl	8000270 <strlen>
 800a160:	2300      	movs	r3, #0
 800a162:	930a      	str	r3, [sp, #40]	@ 0x28
 800a164:	f8d8 3000 	ldr.w	r3, [r8]
 800a168:	9005      	str	r0, [sp, #20]
 800a16a:	3307      	adds	r3, #7
 800a16c:	f023 0307 	bic.w	r3, r3, #7
 800a170:	f103 0208 	add.w	r2, r3, #8
 800a174:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a178:	f8d4 b000 	ldr.w	fp, [r4]
 800a17c:	f8c8 2000 	str.w	r2, [r8]
 800a180:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a184:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a188:	9307      	str	r3, [sp, #28]
 800a18a:	f8cd 8018 	str.w	r8, [sp, #24]
 800a18e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a192:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a196:	4b9c      	ldr	r3, [pc, #624]	@ (800a408 <_printf_float+0x2c8>)
 800a198:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a19c:	f7f6 fcc6 	bl	8000b2c <__aeabi_dcmpun>
 800a1a0:	bb70      	cbnz	r0, 800a200 <_printf_float+0xc0>
 800a1a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1a6:	4b98      	ldr	r3, [pc, #608]	@ (800a408 <_printf_float+0x2c8>)
 800a1a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a1ac:	f7f6 fca0 	bl	8000af0 <__aeabi_dcmple>
 800a1b0:	bb30      	cbnz	r0, 800a200 <_printf_float+0xc0>
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	4640      	mov	r0, r8
 800a1b8:	4649      	mov	r1, r9
 800a1ba:	f7f6 fc8f 	bl	8000adc <__aeabi_dcmplt>
 800a1be:	b110      	cbz	r0, 800a1c6 <_printf_float+0x86>
 800a1c0:	232d      	movs	r3, #45	@ 0x2d
 800a1c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1c6:	4a91      	ldr	r2, [pc, #580]	@ (800a40c <_printf_float+0x2cc>)
 800a1c8:	4b91      	ldr	r3, [pc, #580]	@ (800a410 <_printf_float+0x2d0>)
 800a1ca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a1ce:	bf8c      	ite	hi
 800a1d0:	4690      	movhi	r8, r2
 800a1d2:	4698      	movls	r8, r3
 800a1d4:	2303      	movs	r3, #3
 800a1d6:	6123      	str	r3, [r4, #16]
 800a1d8:	f02b 0304 	bic.w	r3, fp, #4
 800a1dc:	6023      	str	r3, [r4, #0]
 800a1de:	f04f 0900 	mov.w	r9, #0
 800a1e2:	9700      	str	r7, [sp, #0]
 800a1e4:	4633      	mov	r3, r6
 800a1e6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a1e8:	4621      	mov	r1, r4
 800a1ea:	4628      	mov	r0, r5
 800a1ec:	f000 f9d2 	bl	800a594 <_printf_common>
 800a1f0:	3001      	adds	r0, #1
 800a1f2:	f040 808d 	bne.w	800a310 <_printf_float+0x1d0>
 800a1f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1fa:	b00d      	add	sp, #52	@ 0x34
 800a1fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a200:	4642      	mov	r2, r8
 800a202:	464b      	mov	r3, r9
 800a204:	4640      	mov	r0, r8
 800a206:	4649      	mov	r1, r9
 800a208:	f7f6 fc90 	bl	8000b2c <__aeabi_dcmpun>
 800a20c:	b140      	cbz	r0, 800a220 <_printf_float+0xe0>
 800a20e:	464b      	mov	r3, r9
 800a210:	2b00      	cmp	r3, #0
 800a212:	bfbc      	itt	lt
 800a214:	232d      	movlt	r3, #45	@ 0x2d
 800a216:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a21a:	4a7e      	ldr	r2, [pc, #504]	@ (800a414 <_printf_float+0x2d4>)
 800a21c:	4b7e      	ldr	r3, [pc, #504]	@ (800a418 <_printf_float+0x2d8>)
 800a21e:	e7d4      	b.n	800a1ca <_printf_float+0x8a>
 800a220:	6863      	ldr	r3, [r4, #4]
 800a222:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a226:	9206      	str	r2, [sp, #24]
 800a228:	1c5a      	adds	r2, r3, #1
 800a22a:	d13b      	bne.n	800a2a4 <_printf_float+0x164>
 800a22c:	2306      	movs	r3, #6
 800a22e:	6063      	str	r3, [r4, #4]
 800a230:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a234:	2300      	movs	r3, #0
 800a236:	6022      	str	r2, [r4, #0]
 800a238:	9303      	str	r3, [sp, #12]
 800a23a:	ab0a      	add	r3, sp, #40	@ 0x28
 800a23c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a240:	ab09      	add	r3, sp, #36	@ 0x24
 800a242:	9300      	str	r3, [sp, #0]
 800a244:	6861      	ldr	r1, [r4, #4]
 800a246:	ec49 8b10 	vmov	d0, r8, r9
 800a24a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a24e:	4628      	mov	r0, r5
 800a250:	f7ff fed6 	bl	800a000 <__cvt>
 800a254:	9b06      	ldr	r3, [sp, #24]
 800a256:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a258:	2b47      	cmp	r3, #71	@ 0x47
 800a25a:	4680      	mov	r8, r0
 800a25c:	d129      	bne.n	800a2b2 <_printf_float+0x172>
 800a25e:	1cc8      	adds	r0, r1, #3
 800a260:	db02      	blt.n	800a268 <_printf_float+0x128>
 800a262:	6863      	ldr	r3, [r4, #4]
 800a264:	4299      	cmp	r1, r3
 800a266:	dd41      	ble.n	800a2ec <_printf_float+0x1ac>
 800a268:	f1aa 0a02 	sub.w	sl, sl, #2
 800a26c:	fa5f fa8a 	uxtb.w	sl, sl
 800a270:	3901      	subs	r1, #1
 800a272:	4652      	mov	r2, sl
 800a274:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a278:	9109      	str	r1, [sp, #36]	@ 0x24
 800a27a:	f7ff ff26 	bl	800a0ca <__exponent>
 800a27e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a280:	1813      	adds	r3, r2, r0
 800a282:	2a01      	cmp	r2, #1
 800a284:	4681      	mov	r9, r0
 800a286:	6123      	str	r3, [r4, #16]
 800a288:	dc02      	bgt.n	800a290 <_printf_float+0x150>
 800a28a:	6822      	ldr	r2, [r4, #0]
 800a28c:	07d2      	lsls	r2, r2, #31
 800a28e:	d501      	bpl.n	800a294 <_printf_float+0x154>
 800a290:	3301      	adds	r3, #1
 800a292:	6123      	str	r3, [r4, #16]
 800a294:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d0a2      	beq.n	800a1e2 <_printf_float+0xa2>
 800a29c:	232d      	movs	r3, #45	@ 0x2d
 800a29e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2a2:	e79e      	b.n	800a1e2 <_printf_float+0xa2>
 800a2a4:	9a06      	ldr	r2, [sp, #24]
 800a2a6:	2a47      	cmp	r2, #71	@ 0x47
 800a2a8:	d1c2      	bne.n	800a230 <_printf_float+0xf0>
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d1c0      	bne.n	800a230 <_printf_float+0xf0>
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	e7bd      	b.n	800a22e <_printf_float+0xee>
 800a2b2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a2b6:	d9db      	bls.n	800a270 <_printf_float+0x130>
 800a2b8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a2bc:	d118      	bne.n	800a2f0 <_printf_float+0x1b0>
 800a2be:	2900      	cmp	r1, #0
 800a2c0:	6863      	ldr	r3, [r4, #4]
 800a2c2:	dd0b      	ble.n	800a2dc <_printf_float+0x19c>
 800a2c4:	6121      	str	r1, [r4, #16]
 800a2c6:	b913      	cbnz	r3, 800a2ce <_printf_float+0x18e>
 800a2c8:	6822      	ldr	r2, [r4, #0]
 800a2ca:	07d0      	lsls	r0, r2, #31
 800a2cc:	d502      	bpl.n	800a2d4 <_printf_float+0x194>
 800a2ce:	3301      	adds	r3, #1
 800a2d0:	440b      	add	r3, r1
 800a2d2:	6123      	str	r3, [r4, #16]
 800a2d4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a2d6:	f04f 0900 	mov.w	r9, #0
 800a2da:	e7db      	b.n	800a294 <_printf_float+0x154>
 800a2dc:	b913      	cbnz	r3, 800a2e4 <_printf_float+0x1a4>
 800a2de:	6822      	ldr	r2, [r4, #0]
 800a2e0:	07d2      	lsls	r2, r2, #31
 800a2e2:	d501      	bpl.n	800a2e8 <_printf_float+0x1a8>
 800a2e4:	3302      	adds	r3, #2
 800a2e6:	e7f4      	b.n	800a2d2 <_printf_float+0x192>
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e7f2      	b.n	800a2d2 <_printf_float+0x192>
 800a2ec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a2f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2f2:	4299      	cmp	r1, r3
 800a2f4:	db05      	blt.n	800a302 <_printf_float+0x1c2>
 800a2f6:	6823      	ldr	r3, [r4, #0]
 800a2f8:	6121      	str	r1, [r4, #16]
 800a2fa:	07d8      	lsls	r0, r3, #31
 800a2fc:	d5ea      	bpl.n	800a2d4 <_printf_float+0x194>
 800a2fe:	1c4b      	adds	r3, r1, #1
 800a300:	e7e7      	b.n	800a2d2 <_printf_float+0x192>
 800a302:	2900      	cmp	r1, #0
 800a304:	bfd4      	ite	le
 800a306:	f1c1 0202 	rsble	r2, r1, #2
 800a30a:	2201      	movgt	r2, #1
 800a30c:	4413      	add	r3, r2
 800a30e:	e7e0      	b.n	800a2d2 <_printf_float+0x192>
 800a310:	6823      	ldr	r3, [r4, #0]
 800a312:	055a      	lsls	r2, r3, #21
 800a314:	d407      	bmi.n	800a326 <_printf_float+0x1e6>
 800a316:	6923      	ldr	r3, [r4, #16]
 800a318:	4642      	mov	r2, r8
 800a31a:	4631      	mov	r1, r6
 800a31c:	4628      	mov	r0, r5
 800a31e:	47b8      	blx	r7
 800a320:	3001      	adds	r0, #1
 800a322:	d12b      	bne.n	800a37c <_printf_float+0x23c>
 800a324:	e767      	b.n	800a1f6 <_printf_float+0xb6>
 800a326:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a32a:	f240 80dd 	bls.w	800a4e8 <_printf_float+0x3a8>
 800a32e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a332:	2200      	movs	r2, #0
 800a334:	2300      	movs	r3, #0
 800a336:	f7f6 fbc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a33a:	2800      	cmp	r0, #0
 800a33c:	d033      	beq.n	800a3a6 <_printf_float+0x266>
 800a33e:	4a37      	ldr	r2, [pc, #220]	@ (800a41c <_printf_float+0x2dc>)
 800a340:	2301      	movs	r3, #1
 800a342:	4631      	mov	r1, r6
 800a344:	4628      	mov	r0, r5
 800a346:	47b8      	blx	r7
 800a348:	3001      	adds	r0, #1
 800a34a:	f43f af54 	beq.w	800a1f6 <_printf_float+0xb6>
 800a34e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a352:	4543      	cmp	r3, r8
 800a354:	db02      	blt.n	800a35c <_printf_float+0x21c>
 800a356:	6823      	ldr	r3, [r4, #0]
 800a358:	07d8      	lsls	r0, r3, #31
 800a35a:	d50f      	bpl.n	800a37c <_printf_float+0x23c>
 800a35c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a360:	4631      	mov	r1, r6
 800a362:	4628      	mov	r0, r5
 800a364:	47b8      	blx	r7
 800a366:	3001      	adds	r0, #1
 800a368:	f43f af45 	beq.w	800a1f6 <_printf_float+0xb6>
 800a36c:	f04f 0900 	mov.w	r9, #0
 800a370:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800a374:	f104 0a1a 	add.w	sl, r4, #26
 800a378:	45c8      	cmp	r8, r9
 800a37a:	dc09      	bgt.n	800a390 <_printf_float+0x250>
 800a37c:	6823      	ldr	r3, [r4, #0]
 800a37e:	079b      	lsls	r3, r3, #30
 800a380:	f100 8103 	bmi.w	800a58a <_printf_float+0x44a>
 800a384:	68e0      	ldr	r0, [r4, #12]
 800a386:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a388:	4298      	cmp	r0, r3
 800a38a:	bfb8      	it	lt
 800a38c:	4618      	movlt	r0, r3
 800a38e:	e734      	b.n	800a1fa <_printf_float+0xba>
 800a390:	2301      	movs	r3, #1
 800a392:	4652      	mov	r2, sl
 800a394:	4631      	mov	r1, r6
 800a396:	4628      	mov	r0, r5
 800a398:	47b8      	blx	r7
 800a39a:	3001      	adds	r0, #1
 800a39c:	f43f af2b 	beq.w	800a1f6 <_printf_float+0xb6>
 800a3a0:	f109 0901 	add.w	r9, r9, #1
 800a3a4:	e7e8      	b.n	800a378 <_printf_float+0x238>
 800a3a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	dc39      	bgt.n	800a420 <_printf_float+0x2e0>
 800a3ac:	4a1b      	ldr	r2, [pc, #108]	@ (800a41c <_printf_float+0x2dc>)
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	4631      	mov	r1, r6
 800a3b2:	4628      	mov	r0, r5
 800a3b4:	47b8      	blx	r7
 800a3b6:	3001      	adds	r0, #1
 800a3b8:	f43f af1d 	beq.w	800a1f6 <_printf_float+0xb6>
 800a3bc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a3c0:	ea59 0303 	orrs.w	r3, r9, r3
 800a3c4:	d102      	bne.n	800a3cc <_printf_float+0x28c>
 800a3c6:	6823      	ldr	r3, [r4, #0]
 800a3c8:	07d9      	lsls	r1, r3, #31
 800a3ca:	d5d7      	bpl.n	800a37c <_printf_float+0x23c>
 800a3cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3d0:	4631      	mov	r1, r6
 800a3d2:	4628      	mov	r0, r5
 800a3d4:	47b8      	blx	r7
 800a3d6:	3001      	adds	r0, #1
 800a3d8:	f43f af0d 	beq.w	800a1f6 <_printf_float+0xb6>
 800a3dc:	f04f 0a00 	mov.w	sl, #0
 800a3e0:	f104 0b1a 	add.w	fp, r4, #26
 800a3e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3e6:	425b      	negs	r3, r3
 800a3e8:	4553      	cmp	r3, sl
 800a3ea:	dc01      	bgt.n	800a3f0 <_printf_float+0x2b0>
 800a3ec:	464b      	mov	r3, r9
 800a3ee:	e793      	b.n	800a318 <_printf_float+0x1d8>
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	465a      	mov	r2, fp
 800a3f4:	4631      	mov	r1, r6
 800a3f6:	4628      	mov	r0, r5
 800a3f8:	47b8      	blx	r7
 800a3fa:	3001      	adds	r0, #1
 800a3fc:	f43f aefb 	beq.w	800a1f6 <_printf_float+0xb6>
 800a400:	f10a 0a01 	add.w	sl, sl, #1
 800a404:	e7ee      	b.n	800a3e4 <_printf_float+0x2a4>
 800a406:	bf00      	nop
 800a408:	7fefffff 	.word	0x7fefffff
 800a40c:	080100f9 	.word	0x080100f9
 800a410:	080100f5 	.word	0x080100f5
 800a414:	08010101 	.word	0x08010101
 800a418:	080100fd 	.word	0x080100fd
 800a41c:	080102ca 	.word	0x080102ca
 800a420:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a422:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a426:	4553      	cmp	r3, sl
 800a428:	bfa8      	it	ge
 800a42a:	4653      	movge	r3, sl
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	4699      	mov	r9, r3
 800a430:	dc36      	bgt.n	800a4a0 <_printf_float+0x360>
 800a432:	f04f 0b00 	mov.w	fp, #0
 800a436:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a43a:	f104 021a 	add.w	r2, r4, #26
 800a43e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a440:	9306      	str	r3, [sp, #24]
 800a442:	eba3 0309 	sub.w	r3, r3, r9
 800a446:	455b      	cmp	r3, fp
 800a448:	dc31      	bgt.n	800a4ae <_printf_float+0x36e>
 800a44a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a44c:	459a      	cmp	sl, r3
 800a44e:	dc3a      	bgt.n	800a4c6 <_printf_float+0x386>
 800a450:	6823      	ldr	r3, [r4, #0]
 800a452:	07da      	lsls	r2, r3, #31
 800a454:	d437      	bmi.n	800a4c6 <_printf_float+0x386>
 800a456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a458:	ebaa 0903 	sub.w	r9, sl, r3
 800a45c:	9b06      	ldr	r3, [sp, #24]
 800a45e:	ebaa 0303 	sub.w	r3, sl, r3
 800a462:	4599      	cmp	r9, r3
 800a464:	bfa8      	it	ge
 800a466:	4699      	movge	r9, r3
 800a468:	f1b9 0f00 	cmp.w	r9, #0
 800a46c:	dc33      	bgt.n	800a4d6 <_printf_float+0x396>
 800a46e:	f04f 0800 	mov.w	r8, #0
 800a472:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a476:	f104 0b1a 	add.w	fp, r4, #26
 800a47a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a47c:	ebaa 0303 	sub.w	r3, sl, r3
 800a480:	eba3 0309 	sub.w	r3, r3, r9
 800a484:	4543      	cmp	r3, r8
 800a486:	f77f af79 	ble.w	800a37c <_printf_float+0x23c>
 800a48a:	2301      	movs	r3, #1
 800a48c:	465a      	mov	r2, fp
 800a48e:	4631      	mov	r1, r6
 800a490:	4628      	mov	r0, r5
 800a492:	47b8      	blx	r7
 800a494:	3001      	adds	r0, #1
 800a496:	f43f aeae 	beq.w	800a1f6 <_printf_float+0xb6>
 800a49a:	f108 0801 	add.w	r8, r8, #1
 800a49e:	e7ec      	b.n	800a47a <_printf_float+0x33a>
 800a4a0:	4642      	mov	r2, r8
 800a4a2:	4631      	mov	r1, r6
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	47b8      	blx	r7
 800a4a8:	3001      	adds	r0, #1
 800a4aa:	d1c2      	bne.n	800a432 <_printf_float+0x2f2>
 800a4ac:	e6a3      	b.n	800a1f6 <_printf_float+0xb6>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	4631      	mov	r1, r6
 800a4b2:	4628      	mov	r0, r5
 800a4b4:	9206      	str	r2, [sp, #24]
 800a4b6:	47b8      	blx	r7
 800a4b8:	3001      	adds	r0, #1
 800a4ba:	f43f ae9c 	beq.w	800a1f6 <_printf_float+0xb6>
 800a4be:	9a06      	ldr	r2, [sp, #24]
 800a4c0:	f10b 0b01 	add.w	fp, fp, #1
 800a4c4:	e7bb      	b.n	800a43e <_printf_float+0x2fe>
 800a4c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4ca:	4631      	mov	r1, r6
 800a4cc:	4628      	mov	r0, r5
 800a4ce:	47b8      	blx	r7
 800a4d0:	3001      	adds	r0, #1
 800a4d2:	d1c0      	bne.n	800a456 <_printf_float+0x316>
 800a4d4:	e68f      	b.n	800a1f6 <_printf_float+0xb6>
 800a4d6:	9a06      	ldr	r2, [sp, #24]
 800a4d8:	464b      	mov	r3, r9
 800a4da:	4442      	add	r2, r8
 800a4dc:	4631      	mov	r1, r6
 800a4de:	4628      	mov	r0, r5
 800a4e0:	47b8      	blx	r7
 800a4e2:	3001      	adds	r0, #1
 800a4e4:	d1c3      	bne.n	800a46e <_printf_float+0x32e>
 800a4e6:	e686      	b.n	800a1f6 <_printf_float+0xb6>
 800a4e8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a4ec:	f1ba 0f01 	cmp.w	sl, #1
 800a4f0:	dc01      	bgt.n	800a4f6 <_printf_float+0x3b6>
 800a4f2:	07db      	lsls	r3, r3, #31
 800a4f4:	d536      	bpl.n	800a564 <_printf_float+0x424>
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	4642      	mov	r2, r8
 800a4fa:	4631      	mov	r1, r6
 800a4fc:	4628      	mov	r0, r5
 800a4fe:	47b8      	blx	r7
 800a500:	3001      	adds	r0, #1
 800a502:	f43f ae78 	beq.w	800a1f6 <_printf_float+0xb6>
 800a506:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a50a:	4631      	mov	r1, r6
 800a50c:	4628      	mov	r0, r5
 800a50e:	47b8      	blx	r7
 800a510:	3001      	adds	r0, #1
 800a512:	f43f ae70 	beq.w	800a1f6 <_printf_float+0xb6>
 800a516:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a51a:	2200      	movs	r2, #0
 800a51c:	2300      	movs	r3, #0
 800a51e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800a522:	f7f6 fad1 	bl	8000ac8 <__aeabi_dcmpeq>
 800a526:	b9c0      	cbnz	r0, 800a55a <_printf_float+0x41a>
 800a528:	4653      	mov	r3, sl
 800a52a:	f108 0201 	add.w	r2, r8, #1
 800a52e:	4631      	mov	r1, r6
 800a530:	4628      	mov	r0, r5
 800a532:	47b8      	blx	r7
 800a534:	3001      	adds	r0, #1
 800a536:	d10c      	bne.n	800a552 <_printf_float+0x412>
 800a538:	e65d      	b.n	800a1f6 <_printf_float+0xb6>
 800a53a:	2301      	movs	r3, #1
 800a53c:	465a      	mov	r2, fp
 800a53e:	4631      	mov	r1, r6
 800a540:	4628      	mov	r0, r5
 800a542:	47b8      	blx	r7
 800a544:	3001      	adds	r0, #1
 800a546:	f43f ae56 	beq.w	800a1f6 <_printf_float+0xb6>
 800a54a:	f108 0801 	add.w	r8, r8, #1
 800a54e:	45d0      	cmp	r8, sl
 800a550:	dbf3      	blt.n	800a53a <_printf_float+0x3fa>
 800a552:	464b      	mov	r3, r9
 800a554:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a558:	e6df      	b.n	800a31a <_printf_float+0x1da>
 800a55a:	f04f 0800 	mov.w	r8, #0
 800a55e:	f104 0b1a 	add.w	fp, r4, #26
 800a562:	e7f4      	b.n	800a54e <_printf_float+0x40e>
 800a564:	2301      	movs	r3, #1
 800a566:	4642      	mov	r2, r8
 800a568:	e7e1      	b.n	800a52e <_printf_float+0x3ee>
 800a56a:	2301      	movs	r3, #1
 800a56c:	464a      	mov	r2, r9
 800a56e:	4631      	mov	r1, r6
 800a570:	4628      	mov	r0, r5
 800a572:	47b8      	blx	r7
 800a574:	3001      	adds	r0, #1
 800a576:	f43f ae3e 	beq.w	800a1f6 <_printf_float+0xb6>
 800a57a:	f108 0801 	add.w	r8, r8, #1
 800a57e:	68e3      	ldr	r3, [r4, #12]
 800a580:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a582:	1a5b      	subs	r3, r3, r1
 800a584:	4543      	cmp	r3, r8
 800a586:	dcf0      	bgt.n	800a56a <_printf_float+0x42a>
 800a588:	e6fc      	b.n	800a384 <_printf_float+0x244>
 800a58a:	f04f 0800 	mov.w	r8, #0
 800a58e:	f104 0919 	add.w	r9, r4, #25
 800a592:	e7f4      	b.n	800a57e <_printf_float+0x43e>

0800a594 <_printf_common>:
 800a594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a598:	4616      	mov	r6, r2
 800a59a:	4698      	mov	r8, r3
 800a59c:	688a      	ldr	r2, [r1, #8]
 800a59e:	690b      	ldr	r3, [r1, #16]
 800a5a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	bfb8      	it	lt
 800a5a8:	4613      	movlt	r3, r2
 800a5aa:	6033      	str	r3, [r6, #0]
 800a5ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a5b0:	4607      	mov	r7, r0
 800a5b2:	460c      	mov	r4, r1
 800a5b4:	b10a      	cbz	r2, 800a5ba <_printf_common+0x26>
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	6033      	str	r3, [r6, #0]
 800a5ba:	6823      	ldr	r3, [r4, #0]
 800a5bc:	0699      	lsls	r1, r3, #26
 800a5be:	bf42      	ittt	mi
 800a5c0:	6833      	ldrmi	r3, [r6, #0]
 800a5c2:	3302      	addmi	r3, #2
 800a5c4:	6033      	strmi	r3, [r6, #0]
 800a5c6:	6825      	ldr	r5, [r4, #0]
 800a5c8:	f015 0506 	ands.w	r5, r5, #6
 800a5cc:	d106      	bne.n	800a5dc <_printf_common+0x48>
 800a5ce:	f104 0a19 	add.w	sl, r4, #25
 800a5d2:	68e3      	ldr	r3, [r4, #12]
 800a5d4:	6832      	ldr	r2, [r6, #0]
 800a5d6:	1a9b      	subs	r3, r3, r2
 800a5d8:	42ab      	cmp	r3, r5
 800a5da:	dc26      	bgt.n	800a62a <_printf_common+0x96>
 800a5dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a5e0:	6822      	ldr	r2, [r4, #0]
 800a5e2:	3b00      	subs	r3, #0
 800a5e4:	bf18      	it	ne
 800a5e6:	2301      	movne	r3, #1
 800a5e8:	0692      	lsls	r2, r2, #26
 800a5ea:	d42b      	bmi.n	800a644 <_printf_common+0xb0>
 800a5ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a5f0:	4641      	mov	r1, r8
 800a5f2:	4638      	mov	r0, r7
 800a5f4:	47c8      	blx	r9
 800a5f6:	3001      	adds	r0, #1
 800a5f8:	d01e      	beq.n	800a638 <_printf_common+0xa4>
 800a5fa:	6823      	ldr	r3, [r4, #0]
 800a5fc:	6922      	ldr	r2, [r4, #16]
 800a5fe:	f003 0306 	and.w	r3, r3, #6
 800a602:	2b04      	cmp	r3, #4
 800a604:	bf02      	ittt	eq
 800a606:	68e5      	ldreq	r5, [r4, #12]
 800a608:	6833      	ldreq	r3, [r6, #0]
 800a60a:	1aed      	subeq	r5, r5, r3
 800a60c:	68a3      	ldr	r3, [r4, #8]
 800a60e:	bf0c      	ite	eq
 800a610:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a614:	2500      	movne	r5, #0
 800a616:	4293      	cmp	r3, r2
 800a618:	bfc4      	itt	gt
 800a61a:	1a9b      	subgt	r3, r3, r2
 800a61c:	18ed      	addgt	r5, r5, r3
 800a61e:	2600      	movs	r6, #0
 800a620:	341a      	adds	r4, #26
 800a622:	42b5      	cmp	r5, r6
 800a624:	d11a      	bne.n	800a65c <_printf_common+0xc8>
 800a626:	2000      	movs	r0, #0
 800a628:	e008      	b.n	800a63c <_printf_common+0xa8>
 800a62a:	2301      	movs	r3, #1
 800a62c:	4652      	mov	r2, sl
 800a62e:	4641      	mov	r1, r8
 800a630:	4638      	mov	r0, r7
 800a632:	47c8      	blx	r9
 800a634:	3001      	adds	r0, #1
 800a636:	d103      	bne.n	800a640 <_printf_common+0xac>
 800a638:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a63c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a640:	3501      	adds	r5, #1
 800a642:	e7c6      	b.n	800a5d2 <_printf_common+0x3e>
 800a644:	18e1      	adds	r1, r4, r3
 800a646:	1c5a      	adds	r2, r3, #1
 800a648:	2030      	movs	r0, #48	@ 0x30
 800a64a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a64e:	4422      	add	r2, r4
 800a650:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a654:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a658:	3302      	adds	r3, #2
 800a65a:	e7c7      	b.n	800a5ec <_printf_common+0x58>
 800a65c:	2301      	movs	r3, #1
 800a65e:	4622      	mov	r2, r4
 800a660:	4641      	mov	r1, r8
 800a662:	4638      	mov	r0, r7
 800a664:	47c8      	blx	r9
 800a666:	3001      	adds	r0, #1
 800a668:	d0e6      	beq.n	800a638 <_printf_common+0xa4>
 800a66a:	3601      	adds	r6, #1
 800a66c:	e7d9      	b.n	800a622 <_printf_common+0x8e>
	...

0800a670 <_printf_i>:
 800a670:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a674:	7e0f      	ldrb	r7, [r1, #24]
 800a676:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a678:	2f78      	cmp	r7, #120	@ 0x78
 800a67a:	4691      	mov	r9, r2
 800a67c:	4680      	mov	r8, r0
 800a67e:	460c      	mov	r4, r1
 800a680:	469a      	mov	sl, r3
 800a682:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a686:	d807      	bhi.n	800a698 <_printf_i+0x28>
 800a688:	2f62      	cmp	r7, #98	@ 0x62
 800a68a:	d80a      	bhi.n	800a6a2 <_printf_i+0x32>
 800a68c:	2f00      	cmp	r7, #0
 800a68e:	f000 80d1 	beq.w	800a834 <_printf_i+0x1c4>
 800a692:	2f58      	cmp	r7, #88	@ 0x58
 800a694:	f000 80b8 	beq.w	800a808 <_printf_i+0x198>
 800a698:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a69c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a6a0:	e03a      	b.n	800a718 <_printf_i+0xa8>
 800a6a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a6a6:	2b15      	cmp	r3, #21
 800a6a8:	d8f6      	bhi.n	800a698 <_printf_i+0x28>
 800a6aa:	a101      	add	r1, pc, #4	@ (adr r1, 800a6b0 <_printf_i+0x40>)
 800a6ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a6b0:	0800a709 	.word	0x0800a709
 800a6b4:	0800a71d 	.word	0x0800a71d
 800a6b8:	0800a699 	.word	0x0800a699
 800a6bc:	0800a699 	.word	0x0800a699
 800a6c0:	0800a699 	.word	0x0800a699
 800a6c4:	0800a699 	.word	0x0800a699
 800a6c8:	0800a71d 	.word	0x0800a71d
 800a6cc:	0800a699 	.word	0x0800a699
 800a6d0:	0800a699 	.word	0x0800a699
 800a6d4:	0800a699 	.word	0x0800a699
 800a6d8:	0800a699 	.word	0x0800a699
 800a6dc:	0800a81b 	.word	0x0800a81b
 800a6e0:	0800a747 	.word	0x0800a747
 800a6e4:	0800a7d5 	.word	0x0800a7d5
 800a6e8:	0800a699 	.word	0x0800a699
 800a6ec:	0800a699 	.word	0x0800a699
 800a6f0:	0800a83d 	.word	0x0800a83d
 800a6f4:	0800a699 	.word	0x0800a699
 800a6f8:	0800a747 	.word	0x0800a747
 800a6fc:	0800a699 	.word	0x0800a699
 800a700:	0800a699 	.word	0x0800a699
 800a704:	0800a7dd 	.word	0x0800a7dd
 800a708:	6833      	ldr	r3, [r6, #0]
 800a70a:	1d1a      	adds	r2, r3, #4
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	6032      	str	r2, [r6, #0]
 800a710:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a714:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a718:	2301      	movs	r3, #1
 800a71a:	e09c      	b.n	800a856 <_printf_i+0x1e6>
 800a71c:	6833      	ldr	r3, [r6, #0]
 800a71e:	6820      	ldr	r0, [r4, #0]
 800a720:	1d19      	adds	r1, r3, #4
 800a722:	6031      	str	r1, [r6, #0]
 800a724:	0606      	lsls	r6, r0, #24
 800a726:	d501      	bpl.n	800a72c <_printf_i+0xbc>
 800a728:	681d      	ldr	r5, [r3, #0]
 800a72a:	e003      	b.n	800a734 <_printf_i+0xc4>
 800a72c:	0645      	lsls	r5, r0, #25
 800a72e:	d5fb      	bpl.n	800a728 <_printf_i+0xb8>
 800a730:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a734:	2d00      	cmp	r5, #0
 800a736:	da03      	bge.n	800a740 <_printf_i+0xd0>
 800a738:	232d      	movs	r3, #45	@ 0x2d
 800a73a:	426d      	negs	r5, r5
 800a73c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a740:	4858      	ldr	r0, [pc, #352]	@ (800a8a4 <_printf_i+0x234>)
 800a742:	230a      	movs	r3, #10
 800a744:	e011      	b.n	800a76a <_printf_i+0xfa>
 800a746:	6821      	ldr	r1, [r4, #0]
 800a748:	6833      	ldr	r3, [r6, #0]
 800a74a:	0608      	lsls	r0, r1, #24
 800a74c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a750:	d402      	bmi.n	800a758 <_printf_i+0xe8>
 800a752:	0649      	lsls	r1, r1, #25
 800a754:	bf48      	it	mi
 800a756:	b2ad      	uxthmi	r5, r5
 800a758:	2f6f      	cmp	r7, #111	@ 0x6f
 800a75a:	4852      	ldr	r0, [pc, #328]	@ (800a8a4 <_printf_i+0x234>)
 800a75c:	6033      	str	r3, [r6, #0]
 800a75e:	bf14      	ite	ne
 800a760:	230a      	movne	r3, #10
 800a762:	2308      	moveq	r3, #8
 800a764:	2100      	movs	r1, #0
 800a766:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a76a:	6866      	ldr	r6, [r4, #4]
 800a76c:	60a6      	str	r6, [r4, #8]
 800a76e:	2e00      	cmp	r6, #0
 800a770:	db05      	blt.n	800a77e <_printf_i+0x10e>
 800a772:	6821      	ldr	r1, [r4, #0]
 800a774:	432e      	orrs	r6, r5
 800a776:	f021 0104 	bic.w	r1, r1, #4
 800a77a:	6021      	str	r1, [r4, #0]
 800a77c:	d04b      	beq.n	800a816 <_printf_i+0x1a6>
 800a77e:	4616      	mov	r6, r2
 800a780:	fbb5 f1f3 	udiv	r1, r5, r3
 800a784:	fb03 5711 	mls	r7, r3, r1, r5
 800a788:	5dc7      	ldrb	r7, [r0, r7]
 800a78a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a78e:	462f      	mov	r7, r5
 800a790:	42bb      	cmp	r3, r7
 800a792:	460d      	mov	r5, r1
 800a794:	d9f4      	bls.n	800a780 <_printf_i+0x110>
 800a796:	2b08      	cmp	r3, #8
 800a798:	d10b      	bne.n	800a7b2 <_printf_i+0x142>
 800a79a:	6823      	ldr	r3, [r4, #0]
 800a79c:	07df      	lsls	r7, r3, #31
 800a79e:	d508      	bpl.n	800a7b2 <_printf_i+0x142>
 800a7a0:	6923      	ldr	r3, [r4, #16]
 800a7a2:	6861      	ldr	r1, [r4, #4]
 800a7a4:	4299      	cmp	r1, r3
 800a7a6:	bfde      	ittt	le
 800a7a8:	2330      	movle	r3, #48	@ 0x30
 800a7aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a7ae:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a7b2:	1b92      	subs	r2, r2, r6
 800a7b4:	6122      	str	r2, [r4, #16]
 800a7b6:	f8cd a000 	str.w	sl, [sp]
 800a7ba:	464b      	mov	r3, r9
 800a7bc:	aa03      	add	r2, sp, #12
 800a7be:	4621      	mov	r1, r4
 800a7c0:	4640      	mov	r0, r8
 800a7c2:	f7ff fee7 	bl	800a594 <_printf_common>
 800a7c6:	3001      	adds	r0, #1
 800a7c8:	d14a      	bne.n	800a860 <_printf_i+0x1f0>
 800a7ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a7ce:	b004      	add	sp, #16
 800a7d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7d4:	6823      	ldr	r3, [r4, #0]
 800a7d6:	f043 0320 	orr.w	r3, r3, #32
 800a7da:	6023      	str	r3, [r4, #0]
 800a7dc:	4832      	ldr	r0, [pc, #200]	@ (800a8a8 <_printf_i+0x238>)
 800a7de:	2778      	movs	r7, #120	@ 0x78
 800a7e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a7e4:	6823      	ldr	r3, [r4, #0]
 800a7e6:	6831      	ldr	r1, [r6, #0]
 800a7e8:	061f      	lsls	r7, r3, #24
 800a7ea:	f851 5b04 	ldr.w	r5, [r1], #4
 800a7ee:	d402      	bmi.n	800a7f6 <_printf_i+0x186>
 800a7f0:	065f      	lsls	r7, r3, #25
 800a7f2:	bf48      	it	mi
 800a7f4:	b2ad      	uxthmi	r5, r5
 800a7f6:	6031      	str	r1, [r6, #0]
 800a7f8:	07d9      	lsls	r1, r3, #31
 800a7fa:	bf44      	itt	mi
 800a7fc:	f043 0320 	orrmi.w	r3, r3, #32
 800a800:	6023      	strmi	r3, [r4, #0]
 800a802:	b11d      	cbz	r5, 800a80c <_printf_i+0x19c>
 800a804:	2310      	movs	r3, #16
 800a806:	e7ad      	b.n	800a764 <_printf_i+0xf4>
 800a808:	4826      	ldr	r0, [pc, #152]	@ (800a8a4 <_printf_i+0x234>)
 800a80a:	e7e9      	b.n	800a7e0 <_printf_i+0x170>
 800a80c:	6823      	ldr	r3, [r4, #0]
 800a80e:	f023 0320 	bic.w	r3, r3, #32
 800a812:	6023      	str	r3, [r4, #0]
 800a814:	e7f6      	b.n	800a804 <_printf_i+0x194>
 800a816:	4616      	mov	r6, r2
 800a818:	e7bd      	b.n	800a796 <_printf_i+0x126>
 800a81a:	6833      	ldr	r3, [r6, #0]
 800a81c:	6825      	ldr	r5, [r4, #0]
 800a81e:	6961      	ldr	r1, [r4, #20]
 800a820:	1d18      	adds	r0, r3, #4
 800a822:	6030      	str	r0, [r6, #0]
 800a824:	062e      	lsls	r6, r5, #24
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	d501      	bpl.n	800a82e <_printf_i+0x1be>
 800a82a:	6019      	str	r1, [r3, #0]
 800a82c:	e002      	b.n	800a834 <_printf_i+0x1c4>
 800a82e:	0668      	lsls	r0, r5, #25
 800a830:	d5fb      	bpl.n	800a82a <_printf_i+0x1ba>
 800a832:	8019      	strh	r1, [r3, #0]
 800a834:	2300      	movs	r3, #0
 800a836:	6123      	str	r3, [r4, #16]
 800a838:	4616      	mov	r6, r2
 800a83a:	e7bc      	b.n	800a7b6 <_printf_i+0x146>
 800a83c:	6833      	ldr	r3, [r6, #0]
 800a83e:	1d1a      	adds	r2, r3, #4
 800a840:	6032      	str	r2, [r6, #0]
 800a842:	681e      	ldr	r6, [r3, #0]
 800a844:	6862      	ldr	r2, [r4, #4]
 800a846:	2100      	movs	r1, #0
 800a848:	4630      	mov	r0, r6
 800a84a:	f7f5 fcc1 	bl	80001d0 <memchr>
 800a84e:	b108      	cbz	r0, 800a854 <_printf_i+0x1e4>
 800a850:	1b80      	subs	r0, r0, r6
 800a852:	6060      	str	r0, [r4, #4]
 800a854:	6863      	ldr	r3, [r4, #4]
 800a856:	6123      	str	r3, [r4, #16]
 800a858:	2300      	movs	r3, #0
 800a85a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a85e:	e7aa      	b.n	800a7b6 <_printf_i+0x146>
 800a860:	6923      	ldr	r3, [r4, #16]
 800a862:	4632      	mov	r2, r6
 800a864:	4649      	mov	r1, r9
 800a866:	4640      	mov	r0, r8
 800a868:	47d0      	blx	sl
 800a86a:	3001      	adds	r0, #1
 800a86c:	d0ad      	beq.n	800a7ca <_printf_i+0x15a>
 800a86e:	6823      	ldr	r3, [r4, #0]
 800a870:	079b      	lsls	r3, r3, #30
 800a872:	d413      	bmi.n	800a89c <_printf_i+0x22c>
 800a874:	68e0      	ldr	r0, [r4, #12]
 800a876:	9b03      	ldr	r3, [sp, #12]
 800a878:	4298      	cmp	r0, r3
 800a87a:	bfb8      	it	lt
 800a87c:	4618      	movlt	r0, r3
 800a87e:	e7a6      	b.n	800a7ce <_printf_i+0x15e>
 800a880:	2301      	movs	r3, #1
 800a882:	4632      	mov	r2, r6
 800a884:	4649      	mov	r1, r9
 800a886:	4640      	mov	r0, r8
 800a888:	47d0      	blx	sl
 800a88a:	3001      	adds	r0, #1
 800a88c:	d09d      	beq.n	800a7ca <_printf_i+0x15a>
 800a88e:	3501      	adds	r5, #1
 800a890:	68e3      	ldr	r3, [r4, #12]
 800a892:	9903      	ldr	r1, [sp, #12]
 800a894:	1a5b      	subs	r3, r3, r1
 800a896:	42ab      	cmp	r3, r5
 800a898:	dcf2      	bgt.n	800a880 <_printf_i+0x210>
 800a89a:	e7eb      	b.n	800a874 <_printf_i+0x204>
 800a89c:	2500      	movs	r5, #0
 800a89e:	f104 0619 	add.w	r6, r4, #25
 800a8a2:	e7f5      	b.n	800a890 <_printf_i+0x220>
 800a8a4:	08010105 	.word	0x08010105
 800a8a8:	08010116 	.word	0x08010116

0800a8ac <std>:
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	b510      	push	{r4, lr}
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	e9c0 3300 	strd	r3, r3, [r0]
 800a8b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8ba:	6083      	str	r3, [r0, #8]
 800a8bc:	8181      	strh	r1, [r0, #12]
 800a8be:	6643      	str	r3, [r0, #100]	@ 0x64
 800a8c0:	81c2      	strh	r2, [r0, #14]
 800a8c2:	6183      	str	r3, [r0, #24]
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	2208      	movs	r2, #8
 800a8c8:	305c      	adds	r0, #92	@ 0x5c
 800a8ca:	f000 fa8f 	bl	800adec <memset>
 800a8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800a904 <std+0x58>)
 800a8d0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a8d2:	4b0d      	ldr	r3, [pc, #52]	@ (800a908 <std+0x5c>)
 800a8d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a90c <std+0x60>)
 800a8d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a8da:	4b0d      	ldr	r3, [pc, #52]	@ (800a910 <std+0x64>)
 800a8dc:	6323      	str	r3, [r4, #48]	@ 0x30
 800a8de:	4b0d      	ldr	r3, [pc, #52]	@ (800a914 <std+0x68>)
 800a8e0:	6224      	str	r4, [r4, #32]
 800a8e2:	429c      	cmp	r4, r3
 800a8e4:	d006      	beq.n	800a8f4 <std+0x48>
 800a8e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a8ea:	4294      	cmp	r4, r2
 800a8ec:	d002      	beq.n	800a8f4 <std+0x48>
 800a8ee:	33d0      	adds	r3, #208	@ 0xd0
 800a8f0:	429c      	cmp	r4, r3
 800a8f2:	d105      	bne.n	800a900 <std+0x54>
 800a8f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a8f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8fc:	f000 bb96 	b.w	800b02c <__retarget_lock_init_recursive>
 800a900:	bd10      	pop	{r4, pc}
 800a902:	bf00      	nop
 800a904:	0800ac19 	.word	0x0800ac19
 800a908:	0800ac3f 	.word	0x0800ac3f
 800a90c:	0800ac77 	.word	0x0800ac77
 800a910:	0800ac9b 	.word	0x0800ac9b
 800a914:	200014f8 	.word	0x200014f8

0800a918 <stdio_exit_handler>:
 800a918:	4a02      	ldr	r2, [pc, #8]	@ (800a924 <stdio_exit_handler+0xc>)
 800a91a:	4903      	ldr	r1, [pc, #12]	@ (800a928 <stdio_exit_handler+0x10>)
 800a91c:	4803      	ldr	r0, [pc, #12]	@ (800a92c <stdio_exit_handler+0x14>)
 800a91e:	f000 b869 	b.w	800a9f4 <_fwalk_sglue>
 800a922:	bf00      	nop
 800a924:	20000088 	.word	0x20000088
 800a928:	0800d2ad 	.word	0x0800d2ad
 800a92c:	20000098 	.word	0x20000098

0800a930 <cleanup_stdio>:
 800a930:	6841      	ldr	r1, [r0, #4]
 800a932:	4b0c      	ldr	r3, [pc, #48]	@ (800a964 <cleanup_stdio+0x34>)
 800a934:	4299      	cmp	r1, r3
 800a936:	b510      	push	{r4, lr}
 800a938:	4604      	mov	r4, r0
 800a93a:	d001      	beq.n	800a940 <cleanup_stdio+0x10>
 800a93c:	f002 fcb6 	bl	800d2ac <_fflush_r>
 800a940:	68a1      	ldr	r1, [r4, #8]
 800a942:	4b09      	ldr	r3, [pc, #36]	@ (800a968 <cleanup_stdio+0x38>)
 800a944:	4299      	cmp	r1, r3
 800a946:	d002      	beq.n	800a94e <cleanup_stdio+0x1e>
 800a948:	4620      	mov	r0, r4
 800a94a:	f002 fcaf 	bl	800d2ac <_fflush_r>
 800a94e:	68e1      	ldr	r1, [r4, #12]
 800a950:	4b06      	ldr	r3, [pc, #24]	@ (800a96c <cleanup_stdio+0x3c>)
 800a952:	4299      	cmp	r1, r3
 800a954:	d004      	beq.n	800a960 <cleanup_stdio+0x30>
 800a956:	4620      	mov	r0, r4
 800a958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a95c:	f002 bca6 	b.w	800d2ac <_fflush_r>
 800a960:	bd10      	pop	{r4, pc}
 800a962:	bf00      	nop
 800a964:	200014f8 	.word	0x200014f8
 800a968:	20001560 	.word	0x20001560
 800a96c:	200015c8 	.word	0x200015c8

0800a970 <global_stdio_init.part.0>:
 800a970:	b510      	push	{r4, lr}
 800a972:	4b0b      	ldr	r3, [pc, #44]	@ (800a9a0 <global_stdio_init.part.0+0x30>)
 800a974:	4c0b      	ldr	r4, [pc, #44]	@ (800a9a4 <global_stdio_init.part.0+0x34>)
 800a976:	4a0c      	ldr	r2, [pc, #48]	@ (800a9a8 <global_stdio_init.part.0+0x38>)
 800a978:	601a      	str	r2, [r3, #0]
 800a97a:	4620      	mov	r0, r4
 800a97c:	2200      	movs	r2, #0
 800a97e:	2104      	movs	r1, #4
 800a980:	f7ff ff94 	bl	800a8ac <std>
 800a984:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a988:	2201      	movs	r2, #1
 800a98a:	2109      	movs	r1, #9
 800a98c:	f7ff ff8e 	bl	800a8ac <std>
 800a990:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a994:	2202      	movs	r2, #2
 800a996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a99a:	2112      	movs	r1, #18
 800a99c:	f7ff bf86 	b.w	800a8ac <std>
 800a9a0:	20001630 	.word	0x20001630
 800a9a4:	200014f8 	.word	0x200014f8
 800a9a8:	0800a919 	.word	0x0800a919

0800a9ac <__sfp_lock_acquire>:
 800a9ac:	4801      	ldr	r0, [pc, #4]	@ (800a9b4 <__sfp_lock_acquire+0x8>)
 800a9ae:	f000 bb3e 	b.w	800b02e <__retarget_lock_acquire_recursive>
 800a9b2:	bf00      	nop
 800a9b4:	20001639 	.word	0x20001639

0800a9b8 <__sfp_lock_release>:
 800a9b8:	4801      	ldr	r0, [pc, #4]	@ (800a9c0 <__sfp_lock_release+0x8>)
 800a9ba:	f000 bb39 	b.w	800b030 <__retarget_lock_release_recursive>
 800a9be:	bf00      	nop
 800a9c0:	20001639 	.word	0x20001639

0800a9c4 <__sinit>:
 800a9c4:	b510      	push	{r4, lr}
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	f7ff fff0 	bl	800a9ac <__sfp_lock_acquire>
 800a9cc:	6a23      	ldr	r3, [r4, #32]
 800a9ce:	b11b      	cbz	r3, 800a9d8 <__sinit+0x14>
 800a9d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9d4:	f7ff bff0 	b.w	800a9b8 <__sfp_lock_release>
 800a9d8:	4b04      	ldr	r3, [pc, #16]	@ (800a9ec <__sinit+0x28>)
 800a9da:	6223      	str	r3, [r4, #32]
 800a9dc:	4b04      	ldr	r3, [pc, #16]	@ (800a9f0 <__sinit+0x2c>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d1f5      	bne.n	800a9d0 <__sinit+0xc>
 800a9e4:	f7ff ffc4 	bl	800a970 <global_stdio_init.part.0>
 800a9e8:	e7f2      	b.n	800a9d0 <__sinit+0xc>
 800a9ea:	bf00      	nop
 800a9ec:	0800a931 	.word	0x0800a931
 800a9f0:	20001630 	.word	0x20001630

0800a9f4 <_fwalk_sglue>:
 800a9f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9f8:	4607      	mov	r7, r0
 800a9fa:	4688      	mov	r8, r1
 800a9fc:	4614      	mov	r4, r2
 800a9fe:	2600      	movs	r6, #0
 800aa00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa04:	f1b9 0901 	subs.w	r9, r9, #1
 800aa08:	d505      	bpl.n	800aa16 <_fwalk_sglue+0x22>
 800aa0a:	6824      	ldr	r4, [r4, #0]
 800aa0c:	2c00      	cmp	r4, #0
 800aa0e:	d1f7      	bne.n	800aa00 <_fwalk_sglue+0xc>
 800aa10:	4630      	mov	r0, r6
 800aa12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa16:	89ab      	ldrh	r3, [r5, #12]
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	d907      	bls.n	800aa2c <_fwalk_sglue+0x38>
 800aa1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa20:	3301      	adds	r3, #1
 800aa22:	d003      	beq.n	800aa2c <_fwalk_sglue+0x38>
 800aa24:	4629      	mov	r1, r5
 800aa26:	4638      	mov	r0, r7
 800aa28:	47c0      	blx	r8
 800aa2a:	4306      	orrs	r6, r0
 800aa2c:	3568      	adds	r5, #104	@ 0x68
 800aa2e:	e7e9      	b.n	800aa04 <_fwalk_sglue+0x10>

0800aa30 <iprintf>:
 800aa30:	b40f      	push	{r0, r1, r2, r3}
 800aa32:	b507      	push	{r0, r1, r2, lr}
 800aa34:	4906      	ldr	r1, [pc, #24]	@ (800aa50 <iprintf+0x20>)
 800aa36:	ab04      	add	r3, sp, #16
 800aa38:	6808      	ldr	r0, [r1, #0]
 800aa3a:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa3e:	6881      	ldr	r1, [r0, #8]
 800aa40:	9301      	str	r3, [sp, #4]
 800aa42:	f002 f949 	bl	800ccd8 <_vfiprintf_r>
 800aa46:	b003      	add	sp, #12
 800aa48:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa4c:	b004      	add	sp, #16
 800aa4e:	4770      	bx	lr
 800aa50:	20000094 	.word	0x20000094

0800aa54 <_puts_r>:
 800aa54:	6a03      	ldr	r3, [r0, #32]
 800aa56:	b570      	push	{r4, r5, r6, lr}
 800aa58:	6884      	ldr	r4, [r0, #8]
 800aa5a:	4605      	mov	r5, r0
 800aa5c:	460e      	mov	r6, r1
 800aa5e:	b90b      	cbnz	r3, 800aa64 <_puts_r+0x10>
 800aa60:	f7ff ffb0 	bl	800a9c4 <__sinit>
 800aa64:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa66:	07db      	lsls	r3, r3, #31
 800aa68:	d405      	bmi.n	800aa76 <_puts_r+0x22>
 800aa6a:	89a3      	ldrh	r3, [r4, #12]
 800aa6c:	0598      	lsls	r0, r3, #22
 800aa6e:	d402      	bmi.n	800aa76 <_puts_r+0x22>
 800aa70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa72:	f000 fadc 	bl	800b02e <__retarget_lock_acquire_recursive>
 800aa76:	89a3      	ldrh	r3, [r4, #12]
 800aa78:	0719      	lsls	r1, r3, #28
 800aa7a:	d502      	bpl.n	800aa82 <_puts_r+0x2e>
 800aa7c:	6923      	ldr	r3, [r4, #16]
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d135      	bne.n	800aaee <_puts_r+0x9a>
 800aa82:	4621      	mov	r1, r4
 800aa84:	4628      	mov	r0, r5
 800aa86:	f000 f94b 	bl	800ad20 <__swsetup_r>
 800aa8a:	b380      	cbz	r0, 800aaee <_puts_r+0x9a>
 800aa8c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800aa90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800aa92:	07da      	lsls	r2, r3, #31
 800aa94:	d405      	bmi.n	800aaa2 <_puts_r+0x4e>
 800aa96:	89a3      	ldrh	r3, [r4, #12]
 800aa98:	059b      	lsls	r3, r3, #22
 800aa9a:	d402      	bmi.n	800aaa2 <_puts_r+0x4e>
 800aa9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aa9e:	f000 fac7 	bl	800b030 <__retarget_lock_release_recursive>
 800aaa2:	4628      	mov	r0, r5
 800aaa4:	bd70      	pop	{r4, r5, r6, pc}
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	da04      	bge.n	800aab4 <_puts_r+0x60>
 800aaaa:	69a2      	ldr	r2, [r4, #24]
 800aaac:	429a      	cmp	r2, r3
 800aaae:	dc17      	bgt.n	800aae0 <_puts_r+0x8c>
 800aab0:	290a      	cmp	r1, #10
 800aab2:	d015      	beq.n	800aae0 <_puts_r+0x8c>
 800aab4:	6823      	ldr	r3, [r4, #0]
 800aab6:	1c5a      	adds	r2, r3, #1
 800aab8:	6022      	str	r2, [r4, #0]
 800aaba:	7019      	strb	r1, [r3, #0]
 800aabc:	68a3      	ldr	r3, [r4, #8]
 800aabe:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800aac2:	3b01      	subs	r3, #1
 800aac4:	60a3      	str	r3, [r4, #8]
 800aac6:	2900      	cmp	r1, #0
 800aac8:	d1ed      	bne.n	800aaa6 <_puts_r+0x52>
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	da11      	bge.n	800aaf2 <_puts_r+0x9e>
 800aace:	4622      	mov	r2, r4
 800aad0:	210a      	movs	r1, #10
 800aad2:	4628      	mov	r0, r5
 800aad4:	f000 f8e5 	bl	800aca2 <__swbuf_r>
 800aad8:	3001      	adds	r0, #1
 800aada:	d0d7      	beq.n	800aa8c <_puts_r+0x38>
 800aadc:	250a      	movs	r5, #10
 800aade:	e7d7      	b.n	800aa90 <_puts_r+0x3c>
 800aae0:	4622      	mov	r2, r4
 800aae2:	4628      	mov	r0, r5
 800aae4:	f000 f8dd 	bl	800aca2 <__swbuf_r>
 800aae8:	3001      	adds	r0, #1
 800aaea:	d1e7      	bne.n	800aabc <_puts_r+0x68>
 800aaec:	e7ce      	b.n	800aa8c <_puts_r+0x38>
 800aaee:	3e01      	subs	r6, #1
 800aaf0:	e7e4      	b.n	800aabc <_puts_r+0x68>
 800aaf2:	6823      	ldr	r3, [r4, #0]
 800aaf4:	1c5a      	adds	r2, r3, #1
 800aaf6:	6022      	str	r2, [r4, #0]
 800aaf8:	220a      	movs	r2, #10
 800aafa:	701a      	strb	r2, [r3, #0]
 800aafc:	e7ee      	b.n	800aadc <_puts_r+0x88>
	...

0800ab00 <puts>:
 800ab00:	4b02      	ldr	r3, [pc, #8]	@ (800ab0c <puts+0xc>)
 800ab02:	4601      	mov	r1, r0
 800ab04:	6818      	ldr	r0, [r3, #0]
 800ab06:	f7ff bfa5 	b.w	800aa54 <_puts_r>
 800ab0a:	bf00      	nop
 800ab0c:	20000094 	.word	0x20000094

0800ab10 <sniprintf>:
 800ab10:	b40c      	push	{r2, r3}
 800ab12:	b530      	push	{r4, r5, lr}
 800ab14:	4b18      	ldr	r3, [pc, #96]	@ (800ab78 <sniprintf+0x68>)
 800ab16:	1e0c      	subs	r4, r1, #0
 800ab18:	681d      	ldr	r5, [r3, #0]
 800ab1a:	b09d      	sub	sp, #116	@ 0x74
 800ab1c:	da08      	bge.n	800ab30 <sniprintf+0x20>
 800ab1e:	238b      	movs	r3, #139	@ 0x8b
 800ab20:	602b      	str	r3, [r5, #0]
 800ab22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab26:	b01d      	add	sp, #116	@ 0x74
 800ab28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ab2c:	b002      	add	sp, #8
 800ab2e:	4770      	bx	lr
 800ab30:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ab34:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ab38:	f04f 0300 	mov.w	r3, #0
 800ab3c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ab3e:	bf14      	ite	ne
 800ab40:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ab44:	4623      	moveq	r3, r4
 800ab46:	9304      	str	r3, [sp, #16]
 800ab48:	9307      	str	r3, [sp, #28]
 800ab4a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ab4e:	9002      	str	r0, [sp, #8]
 800ab50:	9006      	str	r0, [sp, #24]
 800ab52:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ab56:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ab58:	ab21      	add	r3, sp, #132	@ 0x84
 800ab5a:	a902      	add	r1, sp, #8
 800ab5c:	4628      	mov	r0, r5
 800ab5e:	9301      	str	r3, [sp, #4]
 800ab60:	f001 fdc4 	bl	800c6ec <_svfiprintf_r>
 800ab64:	1c43      	adds	r3, r0, #1
 800ab66:	bfbc      	itt	lt
 800ab68:	238b      	movlt	r3, #139	@ 0x8b
 800ab6a:	602b      	strlt	r3, [r5, #0]
 800ab6c:	2c00      	cmp	r4, #0
 800ab6e:	d0da      	beq.n	800ab26 <sniprintf+0x16>
 800ab70:	9b02      	ldr	r3, [sp, #8]
 800ab72:	2200      	movs	r2, #0
 800ab74:	701a      	strb	r2, [r3, #0]
 800ab76:	e7d6      	b.n	800ab26 <sniprintf+0x16>
 800ab78:	20000094 	.word	0x20000094

0800ab7c <siprintf>:
 800ab7c:	b40e      	push	{r1, r2, r3}
 800ab7e:	b510      	push	{r4, lr}
 800ab80:	b09d      	sub	sp, #116	@ 0x74
 800ab82:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ab84:	9002      	str	r0, [sp, #8]
 800ab86:	9006      	str	r0, [sp, #24]
 800ab88:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ab8c:	480a      	ldr	r0, [pc, #40]	@ (800abb8 <siprintf+0x3c>)
 800ab8e:	9107      	str	r1, [sp, #28]
 800ab90:	9104      	str	r1, [sp, #16]
 800ab92:	490a      	ldr	r1, [pc, #40]	@ (800abbc <siprintf+0x40>)
 800ab94:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab98:	9105      	str	r1, [sp, #20]
 800ab9a:	2400      	movs	r4, #0
 800ab9c:	a902      	add	r1, sp, #8
 800ab9e:	6800      	ldr	r0, [r0, #0]
 800aba0:	9301      	str	r3, [sp, #4]
 800aba2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800aba4:	f001 fda2 	bl	800c6ec <_svfiprintf_r>
 800aba8:	9b02      	ldr	r3, [sp, #8]
 800abaa:	701c      	strb	r4, [r3, #0]
 800abac:	b01d      	add	sp, #116	@ 0x74
 800abae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abb2:	b003      	add	sp, #12
 800abb4:	4770      	bx	lr
 800abb6:	bf00      	nop
 800abb8:	20000094 	.word	0x20000094
 800abbc:	ffff0208 	.word	0xffff0208

0800abc0 <siscanf>:
 800abc0:	b40e      	push	{r1, r2, r3}
 800abc2:	b570      	push	{r4, r5, r6, lr}
 800abc4:	b09d      	sub	sp, #116	@ 0x74
 800abc6:	ac21      	add	r4, sp, #132	@ 0x84
 800abc8:	2500      	movs	r5, #0
 800abca:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800abce:	f854 6b04 	ldr.w	r6, [r4], #4
 800abd2:	f8ad 2014 	strh.w	r2, [sp, #20]
 800abd6:	951b      	str	r5, [sp, #108]	@ 0x6c
 800abd8:	9002      	str	r0, [sp, #8]
 800abda:	9006      	str	r0, [sp, #24]
 800abdc:	f7f5 fb48 	bl	8000270 <strlen>
 800abe0:	4b0b      	ldr	r3, [pc, #44]	@ (800ac10 <siscanf+0x50>)
 800abe2:	9003      	str	r0, [sp, #12]
 800abe4:	9007      	str	r0, [sp, #28]
 800abe6:	480b      	ldr	r0, [pc, #44]	@ (800ac14 <siscanf+0x54>)
 800abe8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800abea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800abee:	f8ad 3016 	strh.w	r3, [sp, #22]
 800abf2:	4632      	mov	r2, r6
 800abf4:	4623      	mov	r3, r4
 800abf6:	a902      	add	r1, sp, #8
 800abf8:	6800      	ldr	r0, [r0, #0]
 800abfa:	950f      	str	r5, [sp, #60]	@ 0x3c
 800abfc:	9514      	str	r5, [sp, #80]	@ 0x50
 800abfe:	9401      	str	r4, [sp, #4]
 800ac00:	f001 feca 	bl	800c998 <__ssvfiscanf_r>
 800ac04:	b01d      	add	sp, #116	@ 0x74
 800ac06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ac0a:	b003      	add	sp, #12
 800ac0c:	4770      	bx	lr
 800ac0e:	bf00      	nop
 800ac10:	0800ac3b 	.word	0x0800ac3b
 800ac14:	20000094 	.word	0x20000094

0800ac18 <__sread>:
 800ac18:	b510      	push	{r4, lr}
 800ac1a:	460c      	mov	r4, r1
 800ac1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac20:	f000 f9b6 	bl	800af90 <_read_r>
 800ac24:	2800      	cmp	r0, #0
 800ac26:	bfab      	itete	ge
 800ac28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ac2a:	89a3      	ldrhlt	r3, [r4, #12]
 800ac2c:	181b      	addge	r3, r3, r0
 800ac2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ac32:	bfac      	ite	ge
 800ac34:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ac36:	81a3      	strhlt	r3, [r4, #12]
 800ac38:	bd10      	pop	{r4, pc}

0800ac3a <__seofread>:
 800ac3a:	2000      	movs	r0, #0
 800ac3c:	4770      	bx	lr

0800ac3e <__swrite>:
 800ac3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac42:	461f      	mov	r7, r3
 800ac44:	898b      	ldrh	r3, [r1, #12]
 800ac46:	05db      	lsls	r3, r3, #23
 800ac48:	4605      	mov	r5, r0
 800ac4a:	460c      	mov	r4, r1
 800ac4c:	4616      	mov	r6, r2
 800ac4e:	d505      	bpl.n	800ac5c <__swrite+0x1e>
 800ac50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac54:	2302      	movs	r3, #2
 800ac56:	2200      	movs	r2, #0
 800ac58:	f000 f988 	bl	800af6c <_lseek_r>
 800ac5c:	89a3      	ldrh	r3, [r4, #12]
 800ac5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac66:	81a3      	strh	r3, [r4, #12]
 800ac68:	4632      	mov	r2, r6
 800ac6a:	463b      	mov	r3, r7
 800ac6c:	4628      	mov	r0, r5
 800ac6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac72:	f000 b99f 	b.w	800afb4 <_write_r>

0800ac76 <__sseek>:
 800ac76:	b510      	push	{r4, lr}
 800ac78:	460c      	mov	r4, r1
 800ac7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac7e:	f000 f975 	bl	800af6c <_lseek_r>
 800ac82:	1c43      	adds	r3, r0, #1
 800ac84:	89a3      	ldrh	r3, [r4, #12]
 800ac86:	bf15      	itete	ne
 800ac88:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ac8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ac8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ac92:	81a3      	strheq	r3, [r4, #12]
 800ac94:	bf18      	it	ne
 800ac96:	81a3      	strhne	r3, [r4, #12]
 800ac98:	bd10      	pop	{r4, pc}

0800ac9a <__sclose>:
 800ac9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac9e:	f000 b955 	b.w	800af4c <_close_r>

0800aca2 <__swbuf_r>:
 800aca2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aca4:	460e      	mov	r6, r1
 800aca6:	4614      	mov	r4, r2
 800aca8:	4605      	mov	r5, r0
 800acaa:	b118      	cbz	r0, 800acb4 <__swbuf_r+0x12>
 800acac:	6a03      	ldr	r3, [r0, #32]
 800acae:	b90b      	cbnz	r3, 800acb4 <__swbuf_r+0x12>
 800acb0:	f7ff fe88 	bl	800a9c4 <__sinit>
 800acb4:	69a3      	ldr	r3, [r4, #24]
 800acb6:	60a3      	str	r3, [r4, #8]
 800acb8:	89a3      	ldrh	r3, [r4, #12]
 800acba:	071a      	lsls	r2, r3, #28
 800acbc:	d501      	bpl.n	800acc2 <__swbuf_r+0x20>
 800acbe:	6923      	ldr	r3, [r4, #16]
 800acc0:	b943      	cbnz	r3, 800acd4 <__swbuf_r+0x32>
 800acc2:	4621      	mov	r1, r4
 800acc4:	4628      	mov	r0, r5
 800acc6:	f000 f82b 	bl	800ad20 <__swsetup_r>
 800acca:	b118      	cbz	r0, 800acd4 <__swbuf_r+0x32>
 800accc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800acd0:	4638      	mov	r0, r7
 800acd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acd4:	6823      	ldr	r3, [r4, #0]
 800acd6:	6922      	ldr	r2, [r4, #16]
 800acd8:	1a98      	subs	r0, r3, r2
 800acda:	6963      	ldr	r3, [r4, #20]
 800acdc:	b2f6      	uxtb	r6, r6
 800acde:	4283      	cmp	r3, r0
 800ace0:	4637      	mov	r7, r6
 800ace2:	dc05      	bgt.n	800acf0 <__swbuf_r+0x4e>
 800ace4:	4621      	mov	r1, r4
 800ace6:	4628      	mov	r0, r5
 800ace8:	f002 fae0 	bl	800d2ac <_fflush_r>
 800acec:	2800      	cmp	r0, #0
 800acee:	d1ed      	bne.n	800accc <__swbuf_r+0x2a>
 800acf0:	68a3      	ldr	r3, [r4, #8]
 800acf2:	3b01      	subs	r3, #1
 800acf4:	60a3      	str	r3, [r4, #8]
 800acf6:	6823      	ldr	r3, [r4, #0]
 800acf8:	1c5a      	adds	r2, r3, #1
 800acfa:	6022      	str	r2, [r4, #0]
 800acfc:	701e      	strb	r6, [r3, #0]
 800acfe:	6962      	ldr	r2, [r4, #20]
 800ad00:	1c43      	adds	r3, r0, #1
 800ad02:	429a      	cmp	r2, r3
 800ad04:	d004      	beq.n	800ad10 <__swbuf_r+0x6e>
 800ad06:	89a3      	ldrh	r3, [r4, #12]
 800ad08:	07db      	lsls	r3, r3, #31
 800ad0a:	d5e1      	bpl.n	800acd0 <__swbuf_r+0x2e>
 800ad0c:	2e0a      	cmp	r6, #10
 800ad0e:	d1df      	bne.n	800acd0 <__swbuf_r+0x2e>
 800ad10:	4621      	mov	r1, r4
 800ad12:	4628      	mov	r0, r5
 800ad14:	f002 faca 	bl	800d2ac <_fflush_r>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	d0d9      	beq.n	800acd0 <__swbuf_r+0x2e>
 800ad1c:	e7d6      	b.n	800accc <__swbuf_r+0x2a>
	...

0800ad20 <__swsetup_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	4b29      	ldr	r3, [pc, #164]	@ (800adc8 <__swsetup_r+0xa8>)
 800ad24:	4605      	mov	r5, r0
 800ad26:	6818      	ldr	r0, [r3, #0]
 800ad28:	460c      	mov	r4, r1
 800ad2a:	b118      	cbz	r0, 800ad34 <__swsetup_r+0x14>
 800ad2c:	6a03      	ldr	r3, [r0, #32]
 800ad2e:	b90b      	cbnz	r3, 800ad34 <__swsetup_r+0x14>
 800ad30:	f7ff fe48 	bl	800a9c4 <__sinit>
 800ad34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad38:	0719      	lsls	r1, r3, #28
 800ad3a:	d422      	bmi.n	800ad82 <__swsetup_r+0x62>
 800ad3c:	06da      	lsls	r2, r3, #27
 800ad3e:	d407      	bmi.n	800ad50 <__swsetup_r+0x30>
 800ad40:	2209      	movs	r2, #9
 800ad42:	602a      	str	r2, [r5, #0]
 800ad44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad48:	81a3      	strh	r3, [r4, #12]
 800ad4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad4e:	e033      	b.n	800adb8 <__swsetup_r+0x98>
 800ad50:	0758      	lsls	r0, r3, #29
 800ad52:	d512      	bpl.n	800ad7a <__swsetup_r+0x5a>
 800ad54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad56:	b141      	cbz	r1, 800ad6a <__swsetup_r+0x4a>
 800ad58:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ad5c:	4299      	cmp	r1, r3
 800ad5e:	d002      	beq.n	800ad66 <__swsetup_r+0x46>
 800ad60:	4628      	mov	r0, r5
 800ad62:	f000 ffed 	bl	800bd40 <_free_r>
 800ad66:	2300      	movs	r3, #0
 800ad68:	6363      	str	r3, [r4, #52]	@ 0x34
 800ad6a:	89a3      	ldrh	r3, [r4, #12]
 800ad6c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ad70:	81a3      	strh	r3, [r4, #12]
 800ad72:	2300      	movs	r3, #0
 800ad74:	6063      	str	r3, [r4, #4]
 800ad76:	6923      	ldr	r3, [r4, #16]
 800ad78:	6023      	str	r3, [r4, #0]
 800ad7a:	89a3      	ldrh	r3, [r4, #12]
 800ad7c:	f043 0308 	orr.w	r3, r3, #8
 800ad80:	81a3      	strh	r3, [r4, #12]
 800ad82:	6923      	ldr	r3, [r4, #16]
 800ad84:	b94b      	cbnz	r3, 800ad9a <__swsetup_r+0x7a>
 800ad86:	89a3      	ldrh	r3, [r4, #12]
 800ad88:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ad8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad90:	d003      	beq.n	800ad9a <__swsetup_r+0x7a>
 800ad92:	4621      	mov	r1, r4
 800ad94:	4628      	mov	r0, r5
 800ad96:	f002 fae9 	bl	800d36c <__smakebuf_r>
 800ad9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad9e:	f013 0201 	ands.w	r2, r3, #1
 800ada2:	d00a      	beq.n	800adba <__swsetup_r+0x9a>
 800ada4:	2200      	movs	r2, #0
 800ada6:	60a2      	str	r2, [r4, #8]
 800ada8:	6962      	ldr	r2, [r4, #20]
 800adaa:	4252      	negs	r2, r2
 800adac:	61a2      	str	r2, [r4, #24]
 800adae:	6922      	ldr	r2, [r4, #16]
 800adb0:	b942      	cbnz	r2, 800adc4 <__swsetup_r+0xa4>
 800adb2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800adb6:	d1c5      	bne.n	800ad44 <__swsetup_r+0x24>
 800adb8:	bd38      	pop	{r3, r4, r5, pc}
 800adba:	0799      	lsls	r1, r3, #30
 800adbc:	bf58      	it	pl
 800adbe:	6962      	ldrpl	r2, [r4, #20]
 800adc0:	60a2      	str	r2, [r4, #8]
 800adc2:	e7f4      	b.n	800adae <__swsetup_r+0x8e>
 800adc4:	2000      	movs	r0, #0
 800adc6:	e7f7      	b.n	800adb8 <__swsetup_r+0x98>
 800adc8:	20000094 	.word	0x20000094

0800adcc <memcmp>:
 800adcc:	b510      	push	{r4, lr}
 800adce:	3901      	subs	r1, #1
 800add0:	4402      	add	r2, r0
 800add2:	4290      	cmp	r0, r2
 800add4:	d101      	bne.n	800adda <memcmp+0xe>
 800add6:	2000      	movs	r0, #0
 800add8:	e005      	b.n	800ade6 <memcmp+0x1a>
 800adda:	7803      	ldrb	r3, [r0, #0]
 800addc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ade0:	42a3      	cmp	r3, r4
 800ade2:	d001      	beq.n	800ade8 <memcmp+0x1c>
 800ade4:	1b18      	subs	r0, r3, r4
 800ade6:	bd10      	pop	{r4, pc}
 800ade8:	3001      	adds	r0, #1
 800adea:	e7f2      	b.n	800add2 <memcmp+0x6>

0800adec <memset>:
 800adec:	4402      	add	r2, r0
 800adee:	4603      	mov	r3, r0
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d100      	bne.n	800adf6 <memset+0xa>
 800adf4:	4770      	bx	lr
 800adf6:	f803 1b01 	strb.w	r1, [r3], #1
 800adfa:	e7f9      	b.n	800adf0 <memset+0x4>

0800adfc <strchr>:
 800adfc:	b2c9      	uxtb	r1, r1
 800adfe:	4603      	mov	r3, r0
 800ae00:	4618      	mov	r0, r3
 800ae02:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae06:	b112      	cbz	r2, 800ae0e <strchr+0x12>
 800ae08:	428a      	cmp	r2, r1
 800ae0a:	d1f9      	bne.n	800ae00 <strchr+0x4>
 800ae0c:	4770      	bx	lr
 800ae0e:	2900      	cmp	r1, #0
 800ae10:	bf18      	it	ne
 800ae12:	2000      	movne	r0, #0
 800ae14:	4770      	bx	lr

0800ae16 <strncmp>:
 800ae16:	b510      	push	{r4, lr}
 800ae18:	b16a      	cbz	r2, 800ae36 <strncmp+0x20>
 800ae1a:	3901      	subs	r1, #1
 800ae1c:	1884      	adds	r4, r0, r2
 800ae1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae22:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ae26:	429a      	cmp	r2, r3
 800ae28:	d103      	bne.n	800ae32 <strncmp+0x1c>
 800ae2a:	42a0      	cmp	r0, r4
 800ae2c:	d001      	beq.n	800ae32 <strncmp+0x1c>
 800ae2e:	2a00      	cmp	r2, #0
 800ae30:	d1f5      	bne.n	800ae1e <strncmp+0x8>
 800ae32:	1ad0      	subs	r0, r2, r3
 800ae34:	bd10      	pop	{r4, pc}
 800ae36:	4610      	mov	r0, r2
 800ae38:	e7fc      	b.n	800ae34 <strncmp+0x1e>

0800ae3a <strncpy>:
 800ae3a:	b510      	push	{r4, lr}
 800ae3c:	3901      	subs	r1, #1
 800ae3e:	4603      	mov	r3, r0
 800ae40:	b132      	cbz	r2, 800ae50 <strncpy+0x16>
 800ae42:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ae46:	f803 4b01 	strb.w	r4, [r3], #1
 800ae4a:	3a01      	subs	r2, #1
 800ae4c:	2c00      	cmp	r4, #0
 800ae4e:	d1f7      	bne.n	800ae40 <strncpy+0x6>
 800ae50:	441a      	add	r2, r3
 800ae52:	2100      	movs	r1, #0
 800ae54:	4293      	cmp	r3, r2
 800ae56:	d100      	bne.n	800ae5a <strncpy+0x20>
 800ae58:	bd10      	pop	{r4, pc}
 800ae5a:	f803 1b01 	strb.w	r1, [r3], #1
 800ae5e:	e7f9      	b.n	800ae54 <strncpy+0x1a>

0800ae60 <strtok>:
 800ae60:	4b16      	ldr	r3, [pc, #88]	@ (800aebc <strtok+0x5c>)
 800ae62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae66:	681f      	ldr	r7, [r3, #0]
 800ae68:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800ae6a:	4605      	mov	r5, r0
 800ae6c:	460e      	mov	r6, r1
 800ae6e:	b9ec      	cbnz	r4, 800aeac <strtok+0x4c>
 800ae70:	2050      	movs	r0, #80	@ 0x50
 800ae72:	f000 ffaf 	bl	800bdd4 <malloc>
 800ae76:	4602      	mov	r2, r0
 800ae78:	6478      	str	r0, [r7, #68]	@ 0x44
 800ae7a:	b920      	cbnz	r0, 800ae86 <strtok+0x26>
 800ae7c:	4b10      	ldr	r3, [pc, #64]	@ (800aec0 <strtok+0x60>)
 800ae7e:	4811      	ldr	r0, [pc, #68]	@ (800aec4 <strtok+0x64>)
 800ae80:	215b      	movs	r1, #91	@ 0x5b
 800ae82:	f000 f8e5 	bl	800b050 <__assert_func>
 800ae86:	e9c0 4400 	strd	r4, r4, [r0]
 800ae8a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800ae8e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800ae92:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800ae96:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800ae9a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800ae9e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800aea2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800aea6:	6184      	str	r4, [r0, #24]
 800aea8:	7704      	strb	r4, [r0, #28]
 800aeaa:	6244      	str	r4, [r0, #36]	@ 0x24
 800aeac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aeae:	4631      	mov	r1, r6
 800aeb0:	4628      	mov	r0, r5
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aeb8:	f000 b806 	b.w	800aec8 <__strtok_r>
 800aebc:	20000094 	.word	0x20000094
 800aec0:	08010127 	.word	0x08010127
 800aec4:	0801013e 	.word	0x0801013e

0800aec8 <__strtok_r>:
 800aec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aeca:	4604      	mov	r4, r0
 800aecc:	b908      	cbnz	r0, 800aed2 <__strtok_r+0xa>
 800aece:	6814      	ldr	r4, [r2, #0]
 800aed0:	b144      	cbz	r4, 800aee4 <__strtok_r+0x1c>
 800aed2:	4620      	mov	r0, r4
 800aed4:	f814 5b01 	ldrb.w	r5, [r4], #1
 800aed8:	460f      	mov	r7, r1
 800aeda:	f817 6b01 	ldrb.w	r6, [r7], #1
 800aede:	b91e      	cbnz	r6, 800aee8 <__strtok_r+0x20>
 800aee0:	b965      	cbnz	r5, 800aefc <__strtok_r+0x34>
 800aee2:	6015      	str	r5, [r2, #0]
 800aee4:	2000      	movs	r0, #0
 800aee6:	e005      	b.n	800aef4 <__strtok_r+0x2c>
 800aee8:	42b5      	cmp	r5, r6
 800aeea:	d1f6      	bne.n	800aeda <__strtok_r+0x12>
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d1f0      	bne.n	800aed2 <__strtok_r+0xa>
 800aef0:	6014      	str	r4, [r2, #0]
 800aef2:	7003      	strb	r3, [r0, #0]
 800aef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aef6:	461c      	mov	r4, r3
 800aef8:	e00c      	b.n	800af14 <__strtok_r+0x4c>
 800aefa:	b91d      	cbnz	r5, 800af04 <__strtok_r+0x3c>
 800aefc:	4627      	mov	r7, r4
 800aefe:	f814 3b01 	ldrb.w	r3, [r4], #1
 800af02:	460e      	mov	r6, r1
 800af04:	f816 5b01 	ldrb.w	r5, [r6], #1
 800af08:	42ab      	cmp	r3, r5
 800af0a:	d1f6      	bne.n	800aefa <__strtok_r+0x32>
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d0f2      	beq.n	800aef6 <__strtok_r+0x2e>
 800af10:	2300      	movs	r3, #0
 800af12:	703b      	strb	r3, [r7, #0]
 800af14:	6014      	str	r4, [r2, #0]
 800af16:	e7ed      	b.n	800aef4 <__strtok_r+0x2c>

0800af18 <strstr>:
 800af18:	780a      	ldrb	r2, [r1, #0]
 800af1a:	b570      	push	{r4, r5, r6, lr}
 800af1c:	b96a      	cbnz	r2, 800af3a <strstr+0x22>
 800af1e:	bd70      	pop	{r4, r5, r6, pc}
 800af20:	429a      	cmp	r2, r3
 800af22:	d109      	bne.n	800af38 <strstr+0x20>
 800af24:	460c      	mov	r4, r1
 800af26:	4605      	mov	r5, r0
 800af28:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d0f6      	beq.n	800af1e <strstr+0x6>
 800af30:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800af34:	429e      	cmp	r6, r3
 800af36:	d0f7      	beq.n	800af28 <strstr+0x10>
 800af38:	3001      	adds	r0, #1
 800af3a:	7803      	ldrb	r3, [r0, #0]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d1ef      	bne.n	800af20 <strstr+0x8>
 800af40:	4618      	mov	r0, r3
 800af42:	e7ec      	b.n	800af1e <strstr+0x6>

0800af44 <_localeconv_r>:
 800af44:	4800      	ldr	r0, [pc, #0]	@ (800af48 <_localeconv_r+0x4>)
 800af46:	4770      	bx	lr
 800af48:	200001d4 	.word	0x200001d4

0800af4c <_close_r>:
 800af4c:	b538      	push	{r3, r4, r5, lr}
 800af4e:	4d06      	ldr	r5, [pc, #24]	@ (800af68 <_close_r+0x1c>)
 800af50:	2300      	movs	r3, #0
 800af52:	4604      	mov	r4, r0
 800af54:	4608      	mov	r0, r1
 800af56:	602b      	str	r3, [r5, #0]
 800af58:	f7f7 fb57 	bl	800260a <_close>
 800af5c:	1c43      	adds	r3, r0, #1
 800af5e:	d102      	bne.n	800af66 <_close_r+0x1a>
 800af60:	682b      	ldr	r3, [r5, #0]
 800af62:	b103      	cbz	r3, 800af66 <_close_r+0x1a>
 800af64:	6023      	str	r3, [r4, #0]
 800af66:	bd38      	pop	{r3, r4, r5, pc}
 800af68:	20001634 	.word	0x20001634

0800af6c <_lseek_r>:
 800af6c:	b538      	push	{r3, r4, r5, lr}
 800af6e:	4d07      	ldr	r5, [pc, #28]	@ (800af8c <_lseek_r+0x20>)
 800af70:	4604      	mov	r4, r0
 800af72:	4608      	mov	r0, r1
 800af74:	4611      	mov	r1, r2
 800af76:	2200      	movs	r2, #0
 800af78:	602a      	str	r2, [r5, #0]
 800af7a:	461a      	mov	r2, r3
 800af7c:	f7f7 fb6c 	bl	8002658 <_lseek>
 800af80:	1c43      	adds	r3, r0, #1
 800af82:	d102      	bne.n	800af8a <_lseek_r+0x1e>
 800af84:	682b      	ldr	r3, [r5, #0]
 800af86:	b103      	cbz	r3, 800af8a <_lseek_r+0x1e>
 800af88:	6023      	str	r3, [r4, #0]
 800af8a:	bd38      	pop	{r3, r4, r5, pc}
 800af8c:	20001634 	.word	0x20001634

0800af90 <_read_r>:
 800af90:	b538      	push	{r3, r4, r5, lr}
 800af92:	4d07      	ldr	r5, [pc, #28]	@ (800afb0 <_read_r+0x20>)
 800af94:	4604      	mov	r4, r0
 800af96:	4608      	mov	r0, r1
 800af98:	4611      	mov	r1, r2
 800af9a:	2200      	movs	r2, #0
 800af9c:	602a      	str	r2, [r5, #0]
 800af9e:	461a      	mov	r2, r3
 800afa0:	f7f7 fb16 	bl	80025d0 <_read>
 800afa4:	1c43      	adds	r3, r0, #1
 800afa6:	d102      	bne.n	800afae <_read_r+0x1e>
 800afa8:	682b      	ldr	r3, [r5, #0]
 800afaa:	b103      	cbz	r3, 800afae <_read_r+0x1e>
 800afac:	6023      	str	r3, [r4, #0]
 800afae:	bd38      	pop	{r3, r4, r5, pc}
 800afb0:	20001634 	.word	0x20001634

0800afb4 <_write_r>:
 800afb4:	b538      	push	{r3, r4, r5, lr}
 800afb6:	4d07      	ldr	r5, [pc, #28]	@ (800afd4 <_write_r+0x20>)
 800afb8:	4604      	mov	r4, r0
 800afba:	4608      	mov	r0, r1
 800afbc:	4611      	mov	r1, r2
 800afbe:	2200      	movs	r2, #0
 800afc0:	602a      	str	r2, [r5, #0]
 800afc2:	461a      	mov	r2, r3
 800afc4:	f7f5 ffb0 	bl	8000f28 <_write>
 800afc8:	1c43      	adds	r3, r0, #1
 800afca:	d102      	bne.n	800afd2 <_write_r+0x1e>
 800afcc:	682b      	ldr	r3, [r5, #0]
 800afce:	b103      	cbz	r3, 800afd2 <_write_r+0x1e>
 800afd0:	6023      	str	r3, [r4, #0]
 800afd2:	bd38      	pop	{r3, r4, r5, pc}
 800afd4:	20001634 	.word	0x20001634

0800afd8 <__errno>:
 800afd8:	4b01      	ldr	r3, [pc, #4]	@ (800afe0 <__errno+0x8>)
 800afda:	6818      	ldr	r0, [r3, #0]
 800afdc:	4770      	bx	lr
 800afde:	bf00      	nop
 800afe0:	20000094 	.word	0x20000094

0800afe4 <__libc_init_array>:
 800afe4:	b570      	push	{r4, r5, r6, lr}
 800afe6:	4d0d      	ldr	r5, [pc, #52]	@ (800b01c <__libc_init_array+0x38>)
 800afe8:	4c0d      	ldr	r4, [pc, #52]	@ (800b020 <__libc_init_array+0x3c>)
 800afea:	1b64      	subs	r4, r4, r5
 800afec:	10a4      	asrs	r4, r4, #2
 800afee:	2600      	movs	r6, #0
 800aff0:	42a6      	cmp	r6, r4
 800aff2:	d109      	bne.n	800b008 <__libc_init_array+0x24>
 800aff4:	4d0b      	ldr	r5, [pc, #44]	@ (800b024 <__libc_init_array+0x40>)
 800aff6:	4c0c      	ldr	r4, [pc, #48]	@ (800b028 <__libc_init_array+0x44>)
 800aff8:	f002 fbda 	bl	800d7b0 <_init>
 800affc:	1b64      	subs	r4, r4, r5
 800affe:	10a4      	asrs	r4, r4, #2
 800b000:	2600      	movs	r6, #0
 800b002:	42a6      	cmp	r6, r4
 800b004:	d105      	bne.n	800b012 <__libc_init_array+0x2e>
 800b006:	bd70      	pop	{r4, r5, r6, pc}
 800b008:	f855 3b04 	ldr.w	r3, [r5], #4
 800b00c:	4798      	blx	r3
 800b00e:	3601      	adds	r6, #1
 800b010:	e7ee      	b.n	800aff0 <__libc_init_array+0xc>
 800b012:	f855 3b04 	ldr.w	r3, [r5], #4
 800b016:	4798      	blx	r3
 800b018:	3601      	adds	r6, #1
 800b01a:	e7f2      	b.n	800b002 <__libc_init_array+0x1e>
 800b01c:	080103e0 	.word	0x080103e0
 800b020:	080103e0 	.word	0x080103e0
 800b024:	080103e0 	.word	0x080103e0
 800b028:	080103e4 	.word	0x080103e4

0800b02c <__retarget_lock_init_recursive>:
 800b02c:	4770      	bx	lr

0800b02e <__retarget_lock_acquire_recursive>:
 800b02e:	4770      	bx	lr

0800b030 <__retarget_lock_release_recursive>:
 800b030:	4770      	bx	lr

0800b032 <memcpy>:
 800b032:	440a      	add	r2, r1
 800b034:	4291      	cmp	r1, r2
 800b036:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b03a:	d100      	bne.n	800b03e <memcpy+0xc>
 800b03c:	4770      	bx	lr
 800b03e:	b510      	push	{r4, lr}
 800b040:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b044:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b048:	4291      	cmp	r1, r2
 800b04a:	d1f9      	bne.n	800b040 <memcpy+0xe>
 800b04c:	bd10      	pop	{r4, pc}
	...

0800b050 <__assert_func>:
 800b050:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b052:	4614      	mov	r4, r2
 800b054:	461a      	mov	r2, r3
 800b056:	4b09      	ldr	r3, [pc, #36]	@ (800b07c <__assert_func+0x2c>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	4605      	mov	r5, r0
 800b05c:	68d8      	ldr	r0, [r3, #12]
 800b05e:	b14c      	cbz	r4, 800b074 <__assert_func+0x24>
 800b060:	4b07      	ldr	r3, [pc, #28]	@ (800b080 <__assert_func+0x30>)
 800b062:	9100      	str	r1, [sp, #0]
 800b064:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b068:	4906      	ldr	r1, [pc, #24]	@ (800b084 <__assert_func+0x34>)
 800b06a:	462b      	mov	r3, r5
 800b06c:	f002 f946 	bl	800d2fc <fiprintf>
 800b070:	f002 fa78 	bl	800d564 <abort>
 800b074:	4b04      	ldr	r3, [pc, #16]	@ (800b088 <__assert_func+0x38>)
 800b076:	461c      	mov	r4, r3
 800b078:	e7f3      	b.n	800b062 <__assert_func+0x12>
 800b07a:	bf00      	nop
 800b07c:	20000094 	.word	0x20000094
 800b080:	08010198 	.word	0x08010198
 800b084:	080101a5 	.word	0x080101a5
 800b088:	080101d3 	.word	0x080101d3

0800b08c <quorem>:
 800b08c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b090:	6903      	ldr	r3, [r0, #16]
 800b092:	690c      	ldr	r4, [r1, #16]
 800b094:	42a3      	cmp	r3, r4
 800b096:	4607      	mov	r7, r0
 800b098:	db7e      	blt.n	800b198 <quorem+0x10c>
 800b09a:	3c01      	subs	r4, #1
 800b09c:	f101 0814 	add.w	r8, r1, #20
 800b0a0:	00a3      	lsls	r3, r4, #2
 800b0a2:	f100 0514 	add.w	r5, r0, #20
 800b0a6:	9300      	str	r3, [sp, #0]
 800b0a8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0ac:	9301      	str	r3, [sp, #4]
 800b0ae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b0b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0be:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0c2:	d32e      	bcc.n	800b122 <quorem+0x96>
 800b0c4:	f04f 0a00 	mov.w	sl, #0
 800b0c8:	46c4      	mov	ip, r8
 800b0ca:	46ae      	mov	lr, r5
 800b0cc:	46d3      	mov	fp, sl
 800b0ce:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b0d2:	b298      	uxth	r0, r3
 800b0d4:	fb06 a000 	mla	r0, r6, r0, sl
 800b0d8:	0c02      	lsrs	r2, r0, #16
 800b0da:	0c1b      	lsrs	r3, r3, #16
 800b0dc:	fb06 2303 	mla	r3, r6, r3, r2
 800b0e0:	f8de 2000 	ldr.w	r2, [lr]
 800b0e4:	b280      	uxth	r0, r0
 800b0e6:	b292      	uxth	r2, r2
 800b0e8:	1a12      	subs	r2, r2, r0
 800b0ea:	445a      	add	r2, fp
 800b0ec:	f8de 0000 	ldr.w	r0, [lr]
 800b0f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0f4:	b29b      	uxth	r3, r3
 800b0f6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b0fa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b0fe:	b292      	uxth	r2, r2
 800b100:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b104:	45e1      	cmp	r9, ip
 800b106:	f84e 2b04 	str.w	r2, [lr], #4
 800b10a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b10e:	d2de      	bcs.n	800b0ce <quorem+0x42>
 800b110:	9b00      	ldr	r3, [sp, #0]
 800b112:	58eb      	ldr	r3, [r5, r3]
 800b114:	b92b      	cbnz	r3, 800b122 <quorem+0x96>
 800b116:	9b01      	ldr	r3, [sp, #4]
 800b118:	3b04      	subs	r3, #4
 800b11a:	429d      	cmp	r5, r3
 800b11c:	461a      	mov	r2, r3
 800b11e:	d32f      	bcc.n	800b180 <quorem+0xf4>
 800b120:	613c      	str	r4, [r7, #16]
 800b122:	4638      	mov	r0, r7
 800b124:	f001 f97e 	bl	800c424 <__mcmp>
 800b128:	2800      	cmp	r0, #0
 800b12a:	db25      	blt.n	800b178 <quorem+0xec>
 800b12c:	4629      	mov	r1, r5
 800b12e:	2000      	movs	r0, #0
 800b130:	f858 2b04 	ldr.w	r2, [r8], #4
 800b134:	f8d1 c000 	ldr.w	ip, [r1]
 800b138:	fa1f fe82 	uxth.w	lr, r2
 800b13c:	fa1f f38c 	uxth.w	r3, ip
 800b140:	eba3 030e 	sub.w	r3, r3, lr
 800b144:	4403      	add	r3, r0
 800b146:	0c12      	lsrs	r2, r2, #16
 800b148:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b14c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b150:	b29b      	uxth	r3, r3
 800b152:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b156:	45c1      	cmp	r9, r8
 800b158:	f841 3b04 	str.w	r3, [r1], #4
 800b15c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b160:	d2e6      	bcs.n	800b130 <quorem+0xa4>
 800b162:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b166:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b16a:	b922      	cbnz	r2, 800b176 <quorem+0xea>
 800b16c:	3b04      	subs	r3, #4
 800b16e:	429d      	cmp	r5, r3
 800b170:	461a      	mov	r2, r3
 800b172:	d30b      	bcc.n	800b18c <quorem+0x100>
 800b174:	613c      	str	r4, [r7, #16]
 800b176:	3601      	adds	r6, #1
 800b178:	4630      	mov	r0, r6
 800b17a:	b003      	add	sp, #12
 800b17c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b180:	6812      	ldr	r2, [r2, #0]
 800b182:	3b04      	subs	r3, #4
 800b184:	2a00      	cmp	r2, #0
 800b186:	d1cb      	bne.n	800b120 <quorem+0x94>
 800b188:	3c01      	subs	r4, #1
 800b18a:	e7c6      	b.n	800b11a <quorem+0x8e>
 800b18c:	6812      	ldr	r2, [r2, #0]
 800b18e:	3b04      	subs	r3, #4
 800b190:	2a00      	cmp	r2, #0
 800b192:	d1ef      	bne.n	800b174 <quorem+0xe8>
 800b194:	3c01      	subs	r4, #1
 800b196:	e7ea      	b.n	800b16e <quorem+0xe2>
 800b198:	2000      	movs	r0, #0
 800b19a:	e7ee      	b.n	800b17a <quorem+0xee>
 800b19c:	0000      	movs	r0, r0
	...

0800b1a0 <_dtoa_r>:
 800b1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1a4:	69c7      	ldr	r7, [r0, #28]
 800b1a6:	b097      	sub	sp, #92	@ 0x5c
 800b1a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b1ac:	ec55 4b10 	vmov	r4, r5, d0
 800b1b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b1b2:	9107      	str	r1, [sp, #28]
 800b1b4:	4681      	mov	r9, r0
 800b1b6:	920c      	str	r2, [sp, #48]	@ 0x30
 800b1b8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b1ba:	b97f      	cbnz	r7, 800b1dc <_dtoa_r+0x3c>
 800b1bc:	2010      	movs	r0, #16
 800b1be:	f000 fe09 	bl	800bdd4 <malloc>
 800b1c2:	4602      	mov	r2, r0
 800b1c4:	f8c9 001c 	str.w	r0, [r9, #28]
 800b1c8:	b920      	cbnz	r0, 800b1d4 <_dtoa_r+0x34>
 800b1ca:	4ba9      	ldr	r3, [pc, #676]	@ (800b470 <_dtoa_r+0x2d0>)
 800b1cc:	21ef      	movs	r1, #239	@ 0xef
 800b1ce:	48a9      	ldr	r0, [pc, #676]	@ (800b474 <_dtoa_r+0x2d4>)
 800b1d0:	f7ff ff3e 	bl	800b050 <__assert_func>
 800b1d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b1d8:	6007      	str	r7, [r0, #0]
 800b1da:	60c7      	str	r7, [r0, #12]
 800b1dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1e0:	6819      	ldr	r1, [r3, #0]
 800b1e2:	b159      	cbz	r1, 800b1fc <_dtoa_r+0x5c>
 800b1e4:	685a      	ldr	r2, [r3, #4]
 800b1e6:	604a      	str	r2, [r1, #4]
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	4093      	lsls	r3, r2
 800b1ec:	608b      	str	r3, [r1, #8]
 800b1ee:	4648      	mov	r0, r9
 800b1f0:	f000 fee6 	bl	800bfc0 <_Bfree>
 800b1f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	601a      	str	r2, [r3, #0]
 800b1fc:	1e2b      	subs	r3, r5, #0
 800b1fe:	bfb9      	ittee	lt
 800b200:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b204:	9305      	strlt	r3, [sp, #20]
 800b206:	2300      	movge	r3, #0
 800b208:	6033      	strge	r3, [r6, #0]
 800b20a:	9f05      	ldr	r7, [sp, #20]
 800b20c:	4b9a      	ldr	r3, [pc, #616]	@ (800b478 <_dtoa_r+0x2d8>)
 800b20e:	bfbc      	itt	lt
 800b210:	2201      	movlt	r2, #1
 800b212:	6032      	strlt	r2, [r6, #0]
 800b214:	43bb      	bics	r3, r7
 800b216:	d112      	bne.n	800b23e <_dtoa_r+0x9e>
 800b218:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b21a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b21e:	6013      	str	r3, [r2, #0]
 800b220:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b224:	4323      	orrs	r3, r4
 800b226:	f000 855a 	beq.w	800bcde <_dtoa_r+0xb3e>
 800b22a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b22c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b48c <_dtoa_r+0x2ec>
 800b230:	2b00      	cmp	r3, #0
 800b232:	f000 855c 	beq.w	800bcee <_dtoa_r+0xb4e>
 800b236:	f10a 0303 	add.w	r3, sl, #3
 800b23a:	f000 bd56 	b.w	800bcea <_dtoa_r+0xb4a>
 800b23e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b242:	2200      	movs	r2, #0
 800b244:	ec51 0b17 	vmov	r0, r1, d7
 800b248:	2300      	movs	r3, #0
 800b24a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b24e:	f7f5 fc3b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b252:	4680      	mov	r8, r0
 800b254:	b158      	cbz	r0, 800b26e <_dtoa_r+0xce>
 800b256:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b258:	2301      	movs	r3, #1
 800b25a:	6013      	str	r3, [r2, #0]
 800b25c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b25e:	b113      	cbz	r3, 800b266 <_dtoa_r+0xc6>
 800b260:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b262:	4b86      	ldr	r3, [pc, #536]	@ (800b47c <_dtoa_r+0x2dc>)
 800b264:	6013      	str	r3, [r2, #0]
 800b266:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b490 <_dtoa_r+0x2f0>
 800b26a:	f000 bd40 	b.w	800bcee <_dtoa_r+0xb4e>
 800b26e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b272:	aa14      	add	r2, sp, #80	@ 0x50
 800b274:	a915      	add	r1, sp, #84	@ 0x54
 800b276:	4648      	mov	r0, r9
 800b278:	f001 f984 	bl	800c584 <__d2b>
 800b27c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b280:	9002      	str	r0, [sp, #8]
 800b282:	2e00      	cmp	r6, #0
 800b284:	d078      	beq.n	800b378 <_dtoa_r+0x1d8>
 800b286:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b288:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b28c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b290:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b294:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b298:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b29c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b2a0:	4619      	mov	r1, r3
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	4b76      	ldr	r3, [pc, #472]	@ (800b480 <_dtoa_r+0x2e0>)
 800b2a6:	f7f4 ffef 	bl	8000288 <__aeabi_dsub>
 800b2aa:	a36b      	add	r3, pc, #428	@ (adr r3, 800b458 <_dtoa_r+0x2b8>)
 800b2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b0:	f7f5 f9a2 	bl	80005f8 <__aeabi_dmul>
 800b2b4:	a36a      	add	r3, pc, #424	@ (adr r3, 800b460 <_dtoa_r+0x2c0>)
 800b2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ba:	f7f4 ffe7 	bl	800028c <__adddf3>
 800b2be:	4604      	mov	r4, r0
 800b2c0:	4630      	mov	r0, r6
 800b2c2:	460d      	mov	r5, r1
 800b2c4:	f7f5 f92e 	bl	8000524 <__aeabi_i2d>
 800b2c8:	a367      	add	r3, pc, #412	@ (adr r3, 800b468 <_dtoa_r+0x2c8>)
 800b2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2ce:	f7f5 f993 	bl	80005f8 <__aeabi_dmul>
 800b2d2:	4602      	mov	r2, r0
 800b2d4:	460b      	mov	r3, r1
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	4629      	mov	r1, r5
 800b2da:	f7f4 ffd7 	bl	800028c <__adddf3>
 800b2de:	4604      	mov	r4, r0
 800b2e0:	460d      	mov	r5, r1
 800b2e2:	f7f5 fc39 	bl	8000b58 <__aeabi_d2iz>
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	4607      	mov	r7, r0
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	4620      	mov	r0, r4
 800b2ee:	4629      	mov	r1, r5
 800b2f0:	f7f5 fbf4 	bl	8000adc <__aeabi_dcmplt>
 800b2f4:	b140      	cbz	r0, 800b308 <_dtoa_r+0x168>
 800b2f6:	4638      	mov	r0, r7
 800b2f8:	f7f5 f914 	bl	8000524 <__aeabi_i2d>
 800b2fc:	4622      	mov	r2, r4
 800b2fe:	462b      	mov	r3, r5
 800b300:	f7f5 fbe2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b304:	b900      	cbnz	r0, 800b308 <_dtoa_r+0x168>
 800b306:	3f01      	subs	r7, #1
 800b308:	2f16      	cmp	r7, #22
 800b30a:	d852      	bhi.n	800b3b2 <_dtoa_r+0x212>
 800b30c:	4b5d      	ldr	r3, [pc, #372]	@ (800b484 <_dtoa_r+0x2e4>)
 800b30e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b316:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b31a:	f7f5 fbdf 	bl	8000adc <__aeabi_dcmplt>
 800b31e:	2800      	cmp	r0, #0
 800b320:	d049      	beq.n	800b3b6 <_dtoa_r+0x216>
 800b322:	3f01      	subs	r7, #1
 800b324:	2300      	movs	r3, #0
 800b326:	9310      	str	r3, [sp, #64]	@ 0x40
 800b328:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b32a:	1b9b      	subs	r3, r3, r6
 800b32c:	1e5a      	subs	r2, r3, #1
 800b32e:	bf45      	ittet	mi
 800b330:	f1c3 0301 	rsbmi	r3, r3, #1
 800b334:	9300      	strmi	r3, [sp, #0]
 800b336:	2300      	movpl	r3, #0
 800b338:	2300      	movmi	r3, #0
 800b33a:	9206      	str	r2, [sp, #24]
 800b33c:	bf54      	ite	pl
 800b33e:	9300      	strpl	r3, [sp, #0]
 800b340:	9306      	strmi	r3, [sp, #24]
 800b342:	2f00      	cmp	r7, #0
 800b344:	db39      	blt.n	800b3ba <_dtoa_r+0x21a>
 800b346:	9b06      	ldr	r3, [sp, #24]
 800b348:	970d      	str	r7, [sp, #52]	@ 0x34
 800b34a:	443b      	add	r3, r7
 800b34c:	9306      	str	r3, [sp, #24]
 800b34e:	2300      	movs	r3, #0
 800b350:	9308      	str	r3, [sp, #32]
 800b352:	9b07      	ldr	r3, [sp, #28]
 800b354:	2b09      	cmp	r3, #9
 800b356:	d863      	bhi.n	800b420 <_dtoa_r+0x280>
 800b358:	2b05      	cmp	r3, #5
 800b35a:	bfc4      	itt	gt
 800b35c:	3b04      	subgt	r3, #4
 800b35e:	9307      	strgt	r3, [sp, #28]
 800b360:	9b07      	ldr	r3, [sp, #28]
 800b362:	f1a3 0302 	sub.w	r3, r3, #2
 800b366:	bfcc      	ite	gt
 800b368:	2400      	movgt	r4, #0
 800b36a:	2401      	movle	r4, #1
 800b36c:	2b03      	cmp	r3, #3
 800b36e:	d863      	bhi.n	800b438 <_dtoa_r+0x298>
 800b370:	e8df f003 	tbb	[pc, r3]
 800b374:	2b375452 	.word	0x2b375452
 800b378:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b37c:	441e      	add	r6, r3
 800b37e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b382:	2b20      	cmp	r3, #32
 800b384:	bfc1      	itttt	gt
 800b386:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b38a:	409f      	lslgt	r7, r3
 800b38c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b390:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b394:	bfd6      	itet	le
 800b396:	f1c3 0320 	rsble	r3, r3, #32
 800b39a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b39e:	fa04 f003 	lslle.w	r0, r4, r3
 800b3a2:	f7f5 f8af 	bl	8000504 <__aeabi_ui2d>
 800b3a6:	2201      	movs	r2, #1
 800b3a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b3ac:	3e01      	subs	r6, #1
 800b3ae:	9212      	str	r2, [sp, #72]	@ 0x48
 800b3b0:	e776      	b.n	800b2a0 <_dtoa_r+0x100>
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	e7b7      	b.n	800b326 <_dtoa_r+0x186>
 800b3b6:	9010      	str	r0, [sp, #64]	@ 0x40
 800b3b8:	e7b6      	b.n	800b328 <_dtoa_r+0x188>
 800b3ba:	9b00      	ldr	r3, [sp, #0]
 800b3bc:	1bdb      	subs	r3, r3, r7
 800b3be:	9300      	str	r3, [sp, #0]
 800b3c0:	427b      	negs	r3, r7
 800b3c2:	9308      	str	r3, [sp, #32]
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b3c8:	e7c3      	b.n	800b352 <_dtoa_r+0x1b2>
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3d0:	eb07 0b03 	add.w	fp, r7, r3
 800b3d4:	f10b 0301 	add.w	r3, fp, #1
 800b3d8:	2b01      	cmp	r3, #1
 800b3da:	9303      	str	r3, [sp, #12]
 800b3dc:	bfb8      	it	lt
 800b3de:	2301      	movlt	r3, #1
 800b3e0:	e006      	b.n	800b3f0 <_dtoa_r+0x250>
 800b3e2:	2301      	movs	r3, #1
 800b3e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	dd28      	ble.n	800b43e <_dtoa_r+0x29e>
 800b3ec:	469b      	mov	fp, r3
 800b3ee:	9303      	str	r3, [sp, #12]
 800b3f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b3f4:	2100      	movs	r1, #0
 800b3f6:	2204      	movs	r2, #4
 800b3f8:	f102 0514 	add.w	r5, r2, #20
 800b3fc:	429d      	cmp	r5, r3
 800b3fe:	d926      	bls.n	800b44e <_dtoa_r+0x2ae>
 800b400:	6041      	str	r1, [r0, #4]
 800b402:	4648      	mov	r0, r9
 800b404:	f000 fd9c 	bl	800bf40 <_Balloc>
 800b408:	4682      	mov	sl, r0
 800b40a:	2800      	cmp	r0, #0
 800b40c:	d142      	bne.n	800b494 <_dtoa_r+0x2f4>
 800b40e:	4b1e      	ldr	r3, [pc, #120]	@ (800b488 <_dtoa_r+0x2e8>)
 800b410:	4602      	mov	r2, r0
 800b412:	f240 11af 	movw	r1, #431	@ 0x1af
 800b416:	e6da      	b.n	800b1ce <_dtoa_r+0x2e>
 800b418:	2300      	movs	r3, #0
 800b41a:	e7e3      	b.n	800b3e4 <_dtoa_r+0x244>
 800b41c:	2300      	movs	r3, #0
 800b41e:	e7d5      	b.n	800b3cc <_dtoa_r+0x22c>
 800b420:	2401      	movs	r4, #1
 800b422:	2300      	movs	r3, #0
 800b424:	9307      	str	r3, [sp, #28]
 800b426:	9409      	str	r4, [sp, #36]	@ 0x24
 800b428:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800b42c:	2200      	movs	r2, #0
 800b42e:	f8cd b00c 	str.w	fp, [sp, #12]
 800b432:	2312      	movs	r3, #18
 800b434:	920c      	str	r2, [sp, #48]	@ 0x30
 800b436:	e7db      	b.n	800b3f0 <_dtoa_r+0x250>
 800b438:	2301      	movs	r3, #1
 800b43a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b43c:	e7f4      	b.n	800b428 <_dtoa_r+0x288>
 800b43e:	f04f 0b01 	mov.w	fp, #1
 800b442:	f8cd b00c 	str.w	fp, [sp, #12]
 800b446:	465b      	mov	r3, fp
 800b448:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b44c:	e7d0      	b.n	800b3f0 <_dtoa_r+0x250>
 800b44e:	3101      	adds	r1, #1
 800b450:	0052      	lsls	r2, r2, #1
 800b452:	e7d1      	b.n	800b3f8 <_dtoa_r+0x258>
 800b454:	f3af 8000 	nop.w
 800b458:	636f4361 	.word	0x636f4361
 800b45c:	3fd287a7 	.word	0x3fd287a7
 800b460:	8b60c8b3 	.word	0x8b60c8b3
 800b464:	3fc68a28 	.word	0x3fc68a28
 800b468:	509f79fb 	.word	0x509f79fb
 800b46c:	3fd34413 	.word	0x3fd34413
 800b470:	08010127 	.word	0x08010127
 800b474:	080101e1 	.word	0x080101e1
 800b478:	7ff00000 	.word	0x7ff00000
 800b47c:	080102cb 	.word	0x080102cb
 800b480:	3ff80000 	.word	0x3ff80000
 800b484:	08010310 	.word	0x08010310
 800b488:	08010239 	.word	0x08010239
 800b48c:	080101dd 	.word	0x080101dd
 800b490:	080102ca 	.word	0x080102ca
 800b494:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b498:	6018      	str	r0, [r3, #0]
 800b49a:	9b03      	ldr	r3, [sp, #12]
 800b49c:	2b0e      	cmp	r3, #14
 800b49e:	f200 80a1 	bhi.w	800b5e4 <_dtoa_r+0x444>
 800b4a2:	2c00      	cmp	r4, #0
 800b4a4:	f000 809e 	beq.w	800b5e4 <_dtoa_r+0x444>
 800b4a8:	2f00      	cmp	r7, #0
 800b4aa:	dd33      	ble.n	800b514 <_dtoa_r+0x374>
 800b4ac:	4b9c      	ldr	r3, [pc, #624]	@ (800b720 <_dtoa_r+0x580>)
 800b4ae:	f007 020f 	and.w	r2, r7, #15
 800b4b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4b6:	ed93 7b00 	vldr	d7, [r3]
 800b4ba:	05f8      	lsls	r0, r7, #23
 800b4bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b4c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b4c4:	d516      	bpl.n	800b4f4 <_dtoa_r+0x354>
 800b4c6:	4b97      	ldr	r3, [pc, #604]	@ (800b724 <_dtoa_r+0x584>)
 800b4c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4d0:	f7f5 f9bc 	bl	800084c <__aeabi_ddiv>
 800b4d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4d8:	f004 040f 	and.w	r4, r4, #15
 800b4dc:	2603      	movs	r6, #3
 800b4de:	4d91      	ldr	r5, [pc, #580]	@ (800b724 <_dtoa_r+0x584>)
 800b4e0:	b954      	cbnz	r4, 800b4f8 <_dtoa_r+0x358>
 800b4e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b4e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b4ea:	f7f5 f9af 	bl	800084c <__aeabi_ddiv>
 800b4ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4f2:	e028      	b.n	800b546 <_dtoa_r+0x3a6>
 800b4f4:	2602      	movs	r6, #2
 800b4f6:	e7f2      	b.n	800b4de <_dtoa_r+0x33e>
 800b4f8:	07e1      	lsls	r1, r4, #31
 800b4fa:	d508      	bpl.n	800b50e <_dtoa_r+0x36e>
 800b4fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b500:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b504:	f7f5 f878 	bl	80005f8 <__aeabi_dmul>
 800b508:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b50c:	3601      	adds	r6, #1
 800b50e:	1064      	asrs	r4, r4, #1
 800b510:	3508      	adds	r5, #8
 800b512:	e7e5      	b.n	800b4e0 <_dtoa_r+0x340>
 800b514:	f000 80af 	beq.w	800b676 <_dtoa_r+0x4d6>
 800b518:	427c      	negs	r4, r7
 800b51a:	4b81      	ldr	r3, [pc, #516]	@ (800b720 <_dtoa_r+0x580>)
 800b51c:	4d81      	ldr	r5, [pc, #516]	@ (800b724 <_dtoa_r+0x584>)
 800b51e:	f004 020f 	and.w	r2, r4, #15
 800b522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b52a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b52e:	f7f5 f863 	bl	80005f8 <__aeabi_dmul>
 800b532:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b536:	1124      	asrs	r4, r4, #4
 800b538:	2300      	movs	r3, #0
 800b53a:	2602      	movs	r6, #2
 800b53c:	2c00      	cmp	r4, #0
 800b53e:	f040 808f 	bne.w	800b660 <_dtoa_r+0x4c0>
 800b542:	2b00      	cmp	r3, #0
 800b544:	d1d3      	bne.n	800b4ee <_dtoa_r+0x34e>
 800b546:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b548:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	f000 8094 	beq.w	800b67a <_dtoa_r+0x4da>
 800b552:	4b75      	ldr	r3, [pc, #468]	@ (800b728 <_dtoa_r+0x588>)
 800b554:	2200      	movs	r2, #0
 800b556:	4620      	mov	r0, r4
 800b558:	4629      	mov	r1, r5
 800b55a:	f7f5 fabf 	bl	8000adc <__aeabi_dcmplt>
 800b55e:	2800      	cmp	r0, #0
 800b560:	f000 808b 	beq.w	800b67a <_dtoa_r+0x4da>
 800b564:	9b03      	ldr	r3, [sp, #12]
 800b566:	2b00      	cmp	r3, #0
 800b568:	f000 8087 	beq.w	800b67a <_dtoa_r+0x4da>
 800b56c:	f1bb 0f00 	cmp.w	fp, #0
 800b570:	dd34      	ble.n	800b5dc <_dtoa_r+0x43c>
 800b572:	4620      	mov	r0, r4
 800b574:	4b6d      	ldr	r3, [pc, #436]	@ (800b72c <_dtoa_r+0x58c>)
 800b576:	2200      	movs	r2, #0
 800b578:	4629      	mov	r1, r5
 800b57a:	f7f5 f83d 	bl	80005f8 <__aeabi_dmul>
 800b57e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b582:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b586:	3601      	adds	r6, #1
 800b588:	465c      	mov	r4, fp
 800b58a:	4630      	mov	r0, r6
 800b58c:	f7f4 ffca 	bl	8000524 <__aeabi_i2d>
 800b590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b594:	f7f5 f830 	bl	80005f8 <__aeabi_dmul>
 800b598:	4b65      	ldr	r3, [pc, #404]	@ (800b730 <_dtoa_r+0x590>)
 800b59a:	2200      	movs	r2, #0
 800b59c:	f7f4 fe76 	bl	800028c <__adddf3>
 800b5a0:	4605      	mov	r5, r0
 800b5a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b5a6:	2c00      	cmp	r4, #0
 800b5a8:	d16a      	bne.n	800b680 <_dtoa_r+0x4e0>
 800b5aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5ae:	4b61      	ldr	r3, [pc, #388]	@ (800b734 <_dtoa_r+0x594>)
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	f7f4 fe69 	bl	8000288 <__aeabi_dsub>
 800b5b6:	4602      	mov	r2, r0
 800b5b8:	460b      	mov	r3, r1
 800b5ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b5be:	462a      	mov	r2, r5
 800b5c0:	4633      	mov	r3, r6
 800b5c2:	f7f5 faa9 	bl	8000b18 <__aeabi_dcmpgt>
 800b5c6:	2800      	cmp	r0, #0
 800b5c8:	f040 8298 	bne.w	800bafc <_dtoa_r+0x95c>
 800b5cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b5d0:	462a      	mov	r2, r5
 800b5d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b5d6:	f7f5 fa81 	bl	8000adc <__aeabi_dcmplt>
 800b5da:	bb38      	cbnz	r0, 800b62c <_dtoa_r+0x48c>
 800b5dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b5e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b5e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	f2c0 8157 	blt.w	800b89a <_dtoa_r+0x6fa>
 800b5ec:	2f0e      	cmp	r7, #14
 800b5ee:	f300 8154 	bgt.w	800b89a <_dtoa_r+0x6fa>
 800b5f2:	4b4b      	ldr	r3, [pc, #300]	@ (800b720 <_dtoa_r+0x580>)
 800b5f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b5f8:	ed93 7b00 	vldr	d7, [r3]
 800b5fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	ed8d 7b00 	vstr	d7, [sp]
 800b604:	f280 80e5 	bge.w	800b7d2 <_dtoa_r+0x632>
 800b608:	9b03      	ldr	r3, [sp, #12]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	f300 80e1 	bgt.w	800b7d2 <_dtoa_r+0x632>
 800b610:	d10c      	bne.n	800b62c <_dtoa_r+0x48c>
 800b612:	4b48      	ldr	r3, [pc, #288]	@ (800b734 <_dtoa_r+0x594>)
 800b614:	2200      	movs	r2, #0
 800b616:	ec51 0b17 	vmov	r0, r1, d7
 800b61a:	f7f4 ffed 	bl	80005f8 <__aeabi_dmul>
 800b61e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b622:	f7f5 fa6f 	bl	8000b04 <__aeabi_dcmpge>
 800b626:	2800      	cmp	r0, #0
 800b628:	f000 8266 	beq.w	800baf8 <_dtoa_r+0x958>
 800b62c:	2400      	movs	r4, #0
 800b62e:	4625      	mov	r5, r4
 800b630:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b632:	4656      	mov	r6, sl
 800b634:	ea6f 0803 	mvn.w	r8, r3
 800b638:	2700      	movs	r7, #0
 800b63a:	4621      	mov	r1, r4
 800b63c:	4648      	mov	r0, r9
 800b63e:	f000 fcbf 	bl	800bfc0 <_Bfree>
 800b642:	2d00      	cmp	r5, #0
 800b644:	f000 80bd 	beq.w	800b7c2 <_dtoa_r+0x622>
 800b648:	b12f      	cbz	r7, 800b656 <_dtoa_r+0x4b6>
 800b64a:	42af      	cmp	r7, r5
 800b64c:	d003      	beq.n	800b656 <_dtoa_r+0x4b6>
 800b64e:	4639      	mov	r1, r7
 800b650:	4648      	mov	r0, r9
 800b652:	f000 fcb5 	bl	800bfc0 <_Bfree>
 800b656:	4629      	mov	r1, r5
 800b658:	4648      	mov	r0, r9
 800b65a:	f000 fcb1 	bl	800bfc0 <_Bfree>
 800b65e:	e0b0      	b.n	800b7c2 <_dtoa_r+0x622>
 800b660:	07e2      	lsls	r2, r4, #31
 800b662:	d505      	bpl.n	800b670 <_dtoa_r+0x4d0>
 800b664:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b668:	f7f4 ffc6 	bl	80005f8 <__aeabi_dmul>
 800b66c:	3601      	adds	r6, #1
 800b66e:	2301      	movs	r3, #1
 800b670:	1064      	asrs	r4, r4, #1
 800b672:	3508      	adds	r5, #8
 800b674:	e762      	b.n	800b53c <_dtoa_r+0x39c>
 800b676:	2602      	movs	r6, #2
 800b678:	e765      	b.n	800b546 <_dtoa_r+0x3a6>
 800b67a:	9c03      	ldr	r4, [sp, #12]
 800b67c:	46b8      	mov	r8, r7
 800b67e:	e784      	b.n	800b58a <_dtoa_r+0x3ea>
 800b680:	4b27      	ldr	r3, [pc, #156]	@ (800b720 <_dtoa_r+0x580>)
 800b682:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b684:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b688:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b68c:	4454      	add	r4, sl
 800b68e:	2900      	cmp	r1, #0
 800b690:	d054      	beq.n	800b73c <_dtoa_r+0x59c>
 800b692:	4929      	ldr	r1, [pc, #164]	@ (800b738 <_dtoa_r+0x598>)
 800b694:	2000      	movs	r0, #0
 800b696:	f7f5 f8d9 	bl	800084c <__aeabi_ddiv>
 800b69a:	4633      	mov	r3, r6
 800b69c:	462a      	mov	r2, r5
 800b69e:	f7f4 fdf3 	bl	8000288 <__aeabi_dsub>
 800b6a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6a6:	4656      	mov	r6, sl
 800b6a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6ac:	f7f5 fa54 	bl	8000b58 <__aeabi_d2iz>
 800b6b0:	4605      	mov	r5, r0
 800b6b2:	f7f4 ff37 	bl	8000524 <__aeabi_i2d>
 800b6b6:	4602      	mov	r2, r0
 800b6b8:	460b      	mov	r3, r1
 800b6ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6be:	f7f4 fde3 	bl	8000288 <__aeabi_dsub>
 800b6c2:	3530      	adds	r5, #48	@ 0x30
 800b6c4:	4602      	mov	r2, r0
 800b6c6:	460b      	mov	r3, r1
 800b6c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b6cc:	f806 5b01 	strb.w	r5, [r6], #1
 800b6d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6d4:	f7f5 fa02 	bl	8000adc <__aeabi_dcmplt>
 800b6d8:	2800      	cmp	r0, #0
 800b6da:	d172      	bne.n	800b7c2 <_dtoa_r+0x622>
 800b6dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b6e0:	4911      	ldr	r1, [pc, #68]	@ (800b728 <_dtoa_r+0x588>)
 800b6e2:	2000      	movs	r0, #0
 800b6e4:	f7f4 fdd0 	bl	8000288 <__aeabi_dsub>
 800b6e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b6ec:	f7f5 f9f6 	bl	8000adc <__aeabi_dcmplt>
 800b6f0:	2800      	cmp	r0, #0
 800b6f2:	f040 80b4 	bne.w	800b85e <_dtoa_r+0x6be>
 800b6f6:	42a6      	cmp	r6, r4
 800b6f8:	f43f af70 	beq.w	800b5dc <_dtoa_r+0x43c>
 800b6fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b700:	4b0a      	ldr	r3, [pc, #40]	@ (800b72c <_dtoa_r+0x58c>)
 800b702:	2200      	movs	r2, #0
 800b704:	f7f4 ff78 	bl	80005f8 <__aeabi_dmul>
 800b708:	4b08      	ldr	r3, [pc, #32]	@ (800b72c <_dtoa_r+0x58c>)
 800b70a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b70e:	2200      	movs	r2, #0
 800b710:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b714:	f7f4 ff70 	bl	80005f8 <__aeabi_dmul>
 800b718:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b71c:	e7c4      	b.n	800b6a8 <_dtoa_r+0x508>
 800b71e:	bf00      	nop
 800b720:	08010310 	.word	0x08010310
 800b724:	080102e8 	.word	0x080102e8
 800b728:	3ff00000 	.word	0x3ff00000
 800b72c:	40240000 	.word	0x40240000
 800b730:	401c0000 	.word	0x401c0000
 800b734:	40140000 	.word	0x40140000
 800b738:	3fe00000 	.word	0x3fe00000
 800b73c:	4631      	mov	r1, r6
 800b73e:	4628      	mov	r0, r5
 800b740:	f7f4 ff5a 	bl	80005f8 <__aeabi_dmul>
 800b744:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b748:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b74a:	4656      	mov	r6, sl
 800b74c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b750:	f7f5 fa02 	bl	8000b58 <__aeabi_d2iz>
 800b754:	4605      	mov	r5, r0
 800b756:	f7f4 fee5 	bl	8000524 <__aeabi_i2d>
 800b75a:	4602      	mov	r2, r0
 800b75c:	460b      	mov	r3, r1
 800b75e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b762:	f7f4 fd91 	bl	8000288 <__aeabi_dsub>
 800b766:	3530      	adds	r5, #48	@ 0x30
 800b768:	f806 5b01 	strb.w	r5, [r6], #1
 800b76c:	4602      	mov	r2, r0
 800b76e:	460b      	mov	r3, r1
 800b770:	42a6      	cmp	r6, r4
 800b772:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b776:	f04f 0200 	mov.w	r2, #0
 800b77a:	d124      	bne.n	800b7c6 <_dtoa_r+0x626>
 800b77c:	4baf      	ldr	r3, [pc, #700]	@ (800ba3c <_dtoa_r+0x89c>)
 800b77e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b782:	f7f4 fd83 	bl	800028c <__adddf3>
 800b786:	4602      	mov	r2, r0
 800b788:	460b      	mov	r3, r1
 800b78a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b78e:	f7f5 f9c3 	bl	8000b18 <__aeabi_dcmpgt>
 800b792:	2800      	cmp	r0, #0
 800b794:	d163      	bne.n	800b85e <_dtoa_r+0x6be>
 800b796:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b79a:	49a8      	ldr	r1, [pc, #672]	@ (800ba3c <_dtoa_r+0x89c>)
 800b79c:	2000      	movs	r0, #0
 800b79e:	f7f4 fd73 	bl	8000288 <__aeabi_dsub>
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b7aa:	f7f5 f997 	bl	8000adc <__aeabi_dcmplt>
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	f43f af14 	beq.w	800b5dc <_dtoa_r+0x43c>
 800b7b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b7b6:	1e73      	subs	r3, r6, #1
 800b7b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b7ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b7be:	2b30      	cmp	r3, #48	@ 0x30
 800b7c0:	d0f8      	beq.n	800b7b4 <_dtoa_r+0x614>
 800b7c2:	4647      	mov	r7, r8
 800b7c4:	e03b      	b.n	800b83e <_dtoa_r+0x69e>
 800b7c6:	4b9e      	ldr	r3, [pc, #632]	@ (800ba40 <_dtoa_r+0x8a0>)
 800b7c8:	f7f4 ff16 	bl	80005f8 <__aeabi_dmul>
 800b7cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7d0:	e7bc      	b.n	800b74c <_dtoa_r+0x5ac>
 800b7d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b7d6:	4656      	mov	r6, sl
 800b7d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7dc:	4620      	mov	r0, r4
 800b7de:	4629      	mov	r1, r5
 800b7e0:	f7f5 f834 	bl	800084c <__aeabi_ddiv>
 800b7e4:	f7f5 f9b8 	bl	8000b58 <__aeabi_d2iz>
 800b7e8:	4680      	mov	r8, r0
 800b7ea:	f7f4 fe9b 	bl	8000524 <__aeabi_i2d>
 800b7ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7f2:	f7f4 ff01 	bl	80005f8 <__aeabi_dmul>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	460b      	mov	r3, r1
 800b7fa:	4620      	mov	r0, r4
 800b7fc:	4629      	mov	r1, r5
 800b7fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b802:	f7f4 fd41 	bl	8000288 <__aeabi_dsub>
 800b806:	f806 4b01 	strb.w	r4, [r6], #1
 800b80a:	9d03      	ldr	r5, [sp, #12]
 800b80c:	eba6 040a 	sub.w	r4, r6, sl
 800b810:	42a5      	cmp	r5, r4
 800b812:	4602      	mov	r2, r0
 800b814:	460b      	mov	r3, r1
 800b816:	d133      	bne.n	800b880 <_dtoa_r+0x6e0>
 800b818:	f7f4 fd38 	bl	800028c <__adddf3>
 800b81c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b820:	4604      	mov	r4, r0
 800b822:	460d      	mov	r5, r1
 800b824:	f7f5 f978 	bl	8000b18 <__aeabi_dcmpgt>
 800b828:	b9c0      	cbnz	r0, 800b85c <_dtoa_r+0x6bc>
 800b82a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b82e:	4620      	mov	r0, r4
 800b830:	4629      	mov	r1, r5
 800b832:	f7f5 f949 	bl	8000ac8 <__aeabi_dcmpeq>
 800b836:	b110      	cbz	r0, 800b83e <_dtoa_r+0x69e>
 800b838:	f018 0f01 	tst.w	r8, #1
 800b83c:	d10e      	bne.n	800b85c <_dtoa_r+0x6bc>
 800b83e:	9902      	ldr	r1, [sp, #8]
 800b840:	4648      	mov	r0, r9
 800b842:	f000 fbbd 	bl	800bfc0 <_Bfree>
 800b846:	2300      	movs	r3, #0
 800b848:	7033      	strb	r3, [r6, #0]
 800b84a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b84c:	3701      	adds	r7, #1
 800b84e:	601f      	str	r7, [r3, #0]
 800b850:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b852:	2b00      	cmp	r3, #0
 800b854:	f000 824b 	beq.w	800bcee <_dtoa_r+0xb4e>
 800b858:	601e      	str	r6, [r3, #0]
 800b85a:	e248      	b.n	800bcee <_dtoa_r+0xb4e>
 800b85c:	46b8      	mov	r8, r7
 800b85e:	4633      	mov	r3, r6
 800b860:	461e      	mov	r6, r3
 800b862:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b866:	2a39      	cmp	r2, #57	@ 0x39
 800b868:	d106      	bne.n	800b878 <_dtoa_r+0x6d8>
 800b86a:	459a      	cmp	sl, r3
 800b86c:	d1f8      	bne.n	800b860 <_dtoa_r+0x6c0>
 800b86e:	2230      	movs	r2, #48	@ 0x30
 800b870:	f108 0801 	add.w	r8, r8, #1
 800b874:	f88a 2000 	strb.w	r2, [sl]
 800b878:	781a      	ldrb	r2, [r3, #0]
 800b87a:	3201      	adds	r2, #1
 800b87c:	701a      	strb	r2, [r3, #0]
 800b87e:	e7a0      	b.n	800b7c2 <_dtoa_r+0x622>
 800b880:	4b6f      	ldr	r3, [pc, #444]	@ (800ba40 <_dtoa_r+0x8a0>)
 800b882:	2200      	movs	r2, #0
 800b884:	f7f4 feb8 	bl	80005f8 <__aeabi_dmul>
 800b888:	2200      	movs	r2, #0
 800b88a:	2300      	movs	r3, #0
 800b88c:	4604      	mov	r4, r0
 800b88e:	460d      	mov	r5, r1
 800b890:	f7f5 f91a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b894:	2800      	cmp	r0, #0
 800b896:	d09f      	beq.n	800b7d8 <_dtoa_r+0x638>
 800b898:	e7d1      	b.n	800b83e <_dtoa_r+0x69e>
 800b89a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b89c:	2a00      	cmp	r2, #0
 800b89e:	f000 80ea 	beq.w	800ba76 <_dtoa_r+0x8d6>
 800b8a2:	9a07      	ldr	r2, [sp, #28]
 800b8a4:	2a01      	cmp	r2, #1
 800b8a6:	f300 80cd 	bgt.w	800ba44 <_dtoa_r+0x8a4>
 800b8aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b8ac:	2a00      	cmp	r2, #0
 800b8ae:	f000 80c1 	beq.w	800ba34 <_dtoa_r+0x894>
 800b8b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b8b6:	9c08      	ldr	r4, [sp, #32]
 800b8b8:	9e00      	ldr	r6, [sp, #0]
 800b8ba:	9a00      	ldr	r2, [sp, #0]
 800b8bc:	441a      	add	r2, r3
 800b8be:	9200      	str	r2, [sp, #0]
 800b8c0:	9a06      	ldr	r2, [sp, #24]
 800b8c2:	2101      	movs	r1, #1
 800b8c4:	441a      	add	r2, r3
 800b8c6:	4648      	mov	r0, r9
 800b8c8:	9206      	str	r2, [sp, #24]
 800b8ca:	f000 fc2d 	bl	800c128 <__i2b>
 800b8ce:	4605      	mov	r5, r0
 800b8d0:	b166      	cbz	r6, 800b8ec <_dtoa_r+0x74c>
 800b8d2:	9b06      	ldr	r3, [sp, #24]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	dd09      	ble.n	800b8ec <_dtoa_r+0x74c>
 800b8d8:	42b3      	cmp	r3, r6
 800b8da:	9a00      	ldr	r2, [sp, #0]
 800b8dc:	bfa8      	it	ge
 800b8de:	4633      	movge	r3, r6
 800b8e0:	1ad2      	subs	r2, r2, r3
 800b8e2:	9200      	str	r2, [sp, #0]
 800b8e4:	9a06      	ldr	r2, [sp, #24]
 800b8e6:	1af6      	subs	r6, r6, r3
 800b8e8:	1ad3      	subs	r3, r2, r3
 800b8ea:	9306      	str	r3, [sp, #24]
 800b8ec:	9b08      	ldr	r3, [sp, #32]
 800b8ee:	b30b      	cbz	r3, 800b934 <_dtoa_r+0x794>
 800b8f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	f000 80c6 	beq.w	800ba84 <_dtoa_r+0x8e4>
 800b8f8:	2c00      	cmp	r4, #0
 800b8fa:	f000 80c0 	beq.w	800ba7e <_dtoa_r+0x8de>
 800b8fe:	4629      	mov	r1, r5
 800b900:	4622      	mov	r2, r4
 800b902:	4648      	mov	r0, r9
 800b904:	f000 fcc8 	bl	800c298 <__pow5mult>
 800b908:	9a02      	ldr	r2, [sp, #8]
 800b90a:	4601      	mov	r1, r0
 800b90c:	4605      	mov	r5, r0
 800b90e:	4648      	mov	r0, r9
 800b910:	f000 fc20 	bl	800c154 <__multiply>
 800b914:	9902      	ldr	r1, [sp, #8]
 800b916:	4680      	mov	r8, r0
 800b918:	4648      	mov	r0, r9
 800b91a:	f000 fb51 	bl	800bfc0 <_Bfree>
 800b91e:	9b08      	ldr	r3, [sp, #32]
 800b920:	1b1b      	subs	r3, r3, r4
 800b922:	9308      	str	r3, [sp, #32]
 800b924:	f000 80b1 	beq.w	800ba8a <_dtoa_r+0x8ea>
 800b928:	9a08      	ldr	r2, [sp, #32]
 800b92a:	4641      	mov	r1, r8
 800b92c:	4648      	mov	r0, r9
 800b92e:	f000 fcb3 	bl	800c298 <__pow5mult>
 800b932:	9002      	str	r0, [sp, #8]
 800b934:	2101      	movs	r1, #1
 800b936:	4648      	mov	r0, r9
 800b938:	f000 fbf6 	bl	800c128 <__i2b>
 800b93c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b93e:	4604      	mov	r4, r0
 800b940:	2b00      	cmp	r3, #0
 800b942:	f000 81d8 	beq.w	800bcf6 <_dtoa_r+0xb56>
 800b946:	461a      	mov	r2, r3
 800b948:	4601      	mov	r1, r0
 800b94a:	4648      	mov	r0, r9
 800b94c:	f000 fca4 	bl	800c298 <__pow5mult>
 800b950:	9b07      	ldr	r3, [sp, #28]
 800b952:	2b01      	cmp	r3, #1
 800b954:	4604      	mov	r4, r0
 800b956:	f300 809f 	bgt.w	800ba98 <_dtoa_r+0x8f8>
 800b95a:	9b04      	ldr	r3, [sp, #16]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	f040 8097 	bne.w	800ba90 <_dtoa_r+0x8f0>
 800b962:	9b05      	ldr	r3, [sp, #20]
 800b964:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f040 8093 	bne.w	800ba94 <_dtoa_r+0x8f4>
 800b96e:	9b05      	ldr	r3, [sp, #20]
 800b970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b974:	0d1b      	lsrs	r3, r3, #20
 800b976:	051b      	lsls	r3, r3, #20
 800b978:	b133      	cbz	r3, 800b988 <_dtoa_r+0x7e8>
 800b97a:	9b00      	ldr	r3, [sp, #0]
 800b97c:	3301      	adds	r3, #1
 800b97e:	9300      	str	r3, [sp, #0]
 800b980:	9b06      	ldr	r3, [sp, #24]
 800b982:	3301      	adds	r3, #1
 800b984:	9306      	str	r3, [sp, #24]
 800b986:	2301      	movs	r3, #1
 800b988:	9308      	str	r3, [sp, #32]
 800b98a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	f000 81b8 	beq.w	800bd02 <_dtoa_r+0xb62>
 800b992:	6923      	ldr	r3, [r4, #16]
 800b994:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b998:	6918      	ldr	r0, [r3, #16]
 800b99a:	f000 fb79 	bl	800c090 <__hi0bits>
 800b99e:	f1c0 0020 	rsb	r0, r0, #32
 800b9a2:	9b06      	ldr	r3, [sp, #24]
 800b9a4:	4418      	add	r0, r3
 800b9a6:	f010 001f 	ands.w	r0, r0, #31
 800b9aa:	f000 8082 	beq.w	800bab2 <_dtoa_r+0x912>
 800b9ae:	f1c0 0320 	rsb	r3, r0, #32
 800b9b2:	2b04      	cmp	r3, #4
 800b9b4:	dd73      	ble.n	800ba9e <_dtoa_r+0x8fe>
 800b9b6:	9b00      	ldr	r3, [sp, #0]
 800b9b8:	f1c0 001c 	rsb	r0, r0, #28
 800b9bc:	4403      	add	r3, r0
 800b9be:	9300      	str	r3, [sp, #0]
 800b9c0:	9b06      	ldr	r3, [sp, #24]
 800b9c2:	4403      	add	r3, r0
 800b9c4:	4406      	add	r6, r0
 800b9c6:	9306      	str	r3, [sp, #24]
 800b9c8:	9b00      	ldr	r3, [sp, #0]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	dd05      	ble.n	800b9da <_dtoa_r+0x83a>
 800b9ce:	9902      	ldr	r1, [sp, #8]
 800b9d0:	461a      	mov	r2, r3
 800b9d2:	4648      	mov	r0, r9
 800b9d4:	f000 fcba 	bl	800c34c <__lshift>
 800b9d8:	9002      	str	r0, [sp, #8]
 800b9da:	9b06      	ldr	r3, [sp, #24]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	dd05      	ble.n	800b9ec <_dtoa_r+0x84c>
 800b9e0:	4621      	mov	r1, r4
 800b9e2:	461a      	mov	r2, r3
 800b9e4:	4648      	mov	r0, r9
 800b9e6:	f000 fcb1 	bl	800c34c <__lshift>
 800b9ea:	4604      	mov	r4, r0
 800b9ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d061      	beq.n	800bab6 <_dtoa_r+0x916>
 800b9f2:	9802      	ldr	r0, [sp, #8]
 800b9f4:	4621      	mov	r1, r4
 800b9f6:	f000 fd15 	bl	800c424 <__mcmp>
 800b9fa:	2800      	cmp	r0, #0
 800b9fc:	da5b      	bge.n	800bab6 <_dtoa_r+0x916>
 800b9fe:	2300      	movs	r3, #0
 800ba00:	9902      	ldr	r1, [sp, #8]
 800ba02:	220a      	movs	r2, #10
 800ba04:	4648      	mov	r0, r9
 800ba06:	f000 fafd 	bl	800c004 <__multadd>
 800ba0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba0c:	9002      	str	r0, [sp, #8]
 800ba0e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	f000 8177 	beq.w	800bd06 <_dtoa_r+0xb66>
 800ba18:	4629      	mov	r1, r5
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	220a      	movs	r2, #10
 800ba1e:	4648      	mov	r0, r9
 800ba20:	f000 faf0 	bl	800c004 <__multadd>
 800ba24:	f1bb 0f00 	cmp.w	fp, #0
 800ba28:	4605      	mov	r5, r0
 800ba2a:	dc6f      	bgt.n	800bb0c <_dtoa_r+0x96c>
 800ba2c:	9b07      	ldr	r3, [sp, #28]
 800ba2e:	2b02      	cmp	r3, #2
 800ba30:	dc49      	bgt.n	800bac6 <_dtoa_r+0x926>
 800ba32:	e06b      	b.n	800bb0c <_dtoa_r+0x96c>
 800ba34:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba36:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ba3a:	e73c      	b.n	800b8b6 <_dtoa_r+0x716>
 800ba3c:	3fe00000 	.word	0x3fe00000
 800ba40:	40240000 	.word	0x40240000
 800ba44:	9b03      	ldr	r3, [sp, #12]
 800ba46:	1e5c      	subs	r4, r3, #1
 800ba48:	9b08      	ldr	r3, [sp, #32]
 800ba4a:	42a3      	cmp	r3, r4
 800ba4c:	db09      	blt.n	800ba62 <_dtoa_r+0x8c2>
 800ba4e:	1b1c      	subs	r4, r3, r4
 800ba50:	9b03      	ldr	r3, [sp, #12]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	f6bf af30 	bge.w	800b8b8 <_dtoa_r+0x718>
 800ba58:	9b00      	ldr	r3, [sp, #0]
 800ba5a:	9a03      	ldr	r2, [sp, #12]
 800ba5c:	1a9e      	subs	r6, r3, r2
 800ba5e:	2300      	movs	r3, #0
 800ba60:	e72b      	b.n	800b8ba <_dtoa_r+0x71a>
 800ba62:	9b08      	ldr	r3, [sp, #32]
 800ba64:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ba66:	9408      	str	r4, [sp, #32]
 800ba68:	1ae3      	subs	r3, r4, r3
 800ba6a:	441a      	add	r2, r3
 800ba6c:	9e00      	ldr	r6, [sp, #0]
 800ba6e:	9b03      	ldr	r3, [sp, #12]
 800ba70:	920d      	str	r2, [sp, #52]	@ 0x34
 800ba72:	2400      	movs	r4, #0
 800ba74:	e721      	b.n	800b8ba <_dtoa_r+0x71a>
 800ba76:	9c08      	ldr	r4, [sp, #32]
 800ba78:	9e00      	ldr	r6, [sp, #0]
 800ba7a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ba7c:	e728      	b.n	800b8d0 <_dtoa_r+0x730>
 800ba7e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ba82:	e751      	b.n	800b928 <_dtoa_r+0x788>
 800ba84:	9a08      	ldr	r2, [sp, #32]
 800ba86:	9902      	ldr	r1, [sp, #8]
 800ba88:	e750      	b.n	800b92c <_dtoa_r+0x78c>
 800ba8a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ba8e:	e751      	b.n	800b934 <_dtoa_r+0x794>
 800ba90:	2300      	movs	r3, #0
 800ba92:	e779      	b.n	800b988 <_dtoa_r+0x7e8>
 800ba94:	9b04      	ldr	r3, [sp, #16]
 800ba96:	e777      	b.n	800b988 <_dtoa_r+0x7e8>
 800ba98:	2300      	movs	r3, #0
 800ba9a:	9308      	str	r3, [sp, #32]
 800ba9c:	e779      	b.n	800b992 <_dtoa_r+0x7f2>
 800ba9e:	d093      	beq.n	800b9c8 <_dtoa_r+0x828>
 800baa0:	9a00      	ldr	r2, [sp, #0]
 800baa2:	331c      	adds	r3, #28
 800baa4:	441a      	add	r2, r3
 800baa6:	9200      	str	r2, [sp, #0]
 800baa8:	9a06      	ldr	r2, [sp, #24]
 800baaa:	441a      	add	r2, r3
 800baac:	441e      	add	r6, r3
 800baae:	9206      	str	r2, [sp, #24]
 800bab0:	e78a      	b.n	800b9c8 <_dtoa_r+0x828>
 800bab2:	4603      	mov	r3, r0
 800bab4:	e7f4      	b.n	800baa0 <_dtoa_r+0x900>
 800bab6:	9b03      	ldr	r3, [sp, #12]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	46b8      	mov	r8, r7
 800babc:	dc20      	bgt.n	800bb00 <_dtoa_r+0x960>
 800babe:	469b      	mov	fp, r3
 800bac0:	9b07      	ldr	r3, [sp, #28]
 800bac2:	2b02      	cmp	r3, #2
 800bac4:	dd1e      	ble.n	800bb04 <_dtoa_r+0x964>
 800bac6:	f1bb 0f00 	cmp.w	fp, #0
 800baca:	f47f adb1 	bne.w	800b630 <_dtoa_r+0x490>
 800bace:	4621      	mov	r1, r4
 800bad0:	465b      	mov	r3, fp
 800bad2:	2205      	movs	r2, #5
 800bad4:	4648      	mov	r0, r9
 800bad6:	f000 fa95 	bl	800c004 <__multadd>
 800bada:	4601      	mov	r1, r0
 800badc:	4604      	mov	r4, r0
 800bade:	9802      	ldr	r0, [sp, #8]
 800bae0:	f000 fca0 	bl	800c424 <__mcmp>
 800bae4:	2800      	cmp	r0, #0
 800bae6:	f77f ada3 	ble.w	800b630 <_dtoa_r+0x490>
 800baea:	4656      	mov	r6, sl
 800baec:	2331      	movs	r3, #49	@ 0x31
 800baee:	f806 3b01 	strb.w	r3, [r6], #1
 800baf2:	f108 0801 	add.w	r8, r8, #1
 800baf6:	e59f      	b.n	800b638 <_dtoa_r+0x498>
 800baf8:	9c03      	ldr	r4, [sp, #12]
 800bafa:	46b8      	mov	r8, r7
 800bafc:	4625      	mov	r5, r4
 800bafe:	e7f4      	b.n	800baea <_dtoa_r+0x94a>
 800bb00:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bb04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	f000 8101 	beq.w	800bd0e <_dtoa_r+0xb6e>
 800bb0c:	2e00      	cmp	r6, #0
 800bb0e:	dd05      	ble.n	800bb1c <_dtoa_r+0x97c>
 800bb10:	4629      	mov	r1, r5
 800bb12:	4632      	mov	r2, r6
 800bb14:	4648      	mov	r0, r9
 800bb16:	f000 fc19 	bl	800c34c <__lshift>
 800bb1a:	4605      	mov	r5, r0
 800bb1c:	9b08      	ldr	r3, [sp, #32]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d05c      	beq.n	800bbdc <_dtoa_r+0xa3c>
 800bb22:	6869      	ldr	r1, [r5, #4]
 800bb24:	4648      	mov	r0, r9
 800bb26:	f000 fa0b 	bl	800bf40 <_Balloc>
 800bb2a:	4606      	mov	r6, r0
 800bb2c:	b928      	cbnz	r0, 800bb3a <_dtoa_r+0x99a>
 800bb2e:	4b82      	ldr	r3, [pc, #520]	@ (800bd38 <_dtoa_r+0xb98>)
 800bb30:	4602      	mov	r2, r0
 800bb32:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bb36:	f7ff bb4a 	b.w	800b1ce <_dtoa_r+0x2e>
 800bb3a:	692a      	ldr	r2, [r5, #16]
 800bb3c:	3202      	adds	r2, #2
 800bb3e:	0092      	lsls	r2, r2, #2
 800bb40:	f105 010c 	add.w	r1, r5, #12
 800bb44:	300c      	adds	r0, #12
 800bb46:	f7ff fa74 	bl	800b032 <memcpy>
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	4631      	mov	r1, r6
 800bb4e:	4648      	mov	r0, r9
 800bb50:	f000 fbfc 	bl	800c34c <__lshift>
 800bb54:	f10a 0301 	add.w	r3, sl, #1
 800bb58:	9300      	str	r3, [sp, #0]
 800bb5a:	eb0a 030b 	add.w	r3, sl, fp
 800bb5e:	9308      	str	r3, [sp, #32]
 800bb60:	9b04      	ldr	r3, [sp, #16]
 800bb62:	f003 0301 	and.w	r3, r3, #1
 800bb66:	462f      	mov	r7, r5
 800bb68:	9306      	str	r3, [sp, #24]
 800bb6a:	4605      	mov	r5, r0
 800bb6c:	9b00      	ldr	r3, [sp, #0]
 800bb6e:	9802      	ldr	r0, [sp, #8]
 800bb70:	4621      	mov	r1, r4
 800bb72:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800bb76:	f7ff fa89 	bl	800b08c <quorem>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	3330      	adds	r3, #48	@ 0x30
 800bb7e:	9003      	str	r0, [sp, #12]
 800bb80:	4639      	mov	r1, r7
 800bb82:	9802      	ldr	r0, [sp, #8]
 800bb84:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb86:	f000 fc4d 	bl	800c424 <__mcmp>
 800bb8a:	462a      	mov	r2, r5
 800bb8c:	9004      	str	r0, [sp, #16]
 800bb8e:	4621      	mov	r1, r4
 800bb90:	4648      	mov	r0, r9
 800bb92:	f000 fc63 	bl	800c45c <__mdiff>
 800bb96:	68c2      	ldr	r2, [r0, #12]
 800bb98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb9a:	4606      	mov	r6, r0
 800bb9c:	bb02      	cbnz	r2, 800bbe0 <_dtoa_r+0xa40>
 800bb9e:	4601      	mov	r1, r0
 800bba0:	9802      	ldr	r0, [sp, #8]
 800bba2:	f000 fc3f 	bl	800c424 <__mcmp>
 800bba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bba8:	4602      	mov	r2, r0
 800bbaa:	4631      	mov	r1, r6
 800bbac:	4648      	mov	r0, r9
 800bbae:	920c      	str	r2, [sp, #48]	@ 0x30
 800bbb0:	9309      	str	r3, [sp, #36]	@ 0x24
 800bbb2:	f000 fa05 	bl	800bfc0 <_Bfree>
 800bbb6:	9b07      	ldr	r3, [sp, #28]
 800bbb8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bbba:	9e00      	ldr	r6, [sp, #0]
 800bbbc:	ea42 0103 	orr.w	r1, r2, r3
 800bbc0:	9b06      	ldr	r3, [sp, #24]
 800bbc2:	4319      	orrs	r1, r3
 800bbc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc6:	d10d      	bne.n	800bbe4 <_dtoa_r+0xa44>
 800bbc8:	2b39      	cmp	r3, #57	@ 0x39
 800bbca:	d027      	beq.n	800bc1c <_dtoa_r+0xa7c>
 800bbcc:	9a04      	ldr	r2, [sp, #16]
 800bbce:	2a00      	cmp	r2, #0
 800bbd0:	dd01      	ble.n	800bbd6 <_dtoa_r+0xa36>
 800bbd2:	9b03      	ldr	r3, [sp, #12]
 800bbd4:	3331      	adds	r3, #49	@ 0x31
 800bbd6:	f88b 3000 	strb.w	r3, [fp]
 800bbda:	e52e      	b.n	800b63a <_dtoa_r+0x49a>
 800bbdc:	4628      	mov	r0, r5
 800bbde:	e7b9      	b.n	800bb54 <_dtoa_r+0x9b4>
 800bbe0:	2201      	movs	r2, #1
 800bbe2:	e7e2      	b.n	800bbaa <_dtoa_r+0xa0a>
 800bbe4:	9904      	ldr	r1, [sp, #16]
 800bbe6:	2900      	cmp	r1, #0
 800bbe8:	db04      	blt.n	800bbf4 <_dtoa_r+0xa54>
 800bbea:	9807      	ldr	r0, [sp, #28]
 800bbec:	4301      	orrs	r1, r0
 800bbee:	9806      	ldr	r0, [sp, #24]
 800bbf0:	4301      	orrs	r1, r0
 800bbf2:	d120      	bne.n	800bc36 <_dtoa_r+0xa96>
 800bbf4:	2a00      	cmp	r2, #0
 800bbf6:	ddee      	ble.n	800bbd6 <_dtoa_r+0xa36>
 800bbf8:	9902      	ldr	r1, [sp, #8]
 800bbfa:	9300      	str	r3, [sp, #0]
 800bbfc:	2201      	movs	r2, #1
 800bbfe:	4648      	mov	r0, r9
 800bc00:	f000 fba4 	bl	800c34c <__lshift>
 800bc04:	4621      	mov	r1, r4
 800bc06:	9002      	str	r0, [sp, #8]
 800bc08:	f000 fc0c 	bl	800c424 <__mcmp>
 800bc0c:	2800      	cmp	r0, #0
 800bc0e:	9b00      	ldr	r3, [sp, #0]
 800bc10:	dc02      	bgt.n	800bc18 <_dtoa_r+0xa78>
 800bc12:	d1e0      	bne.n	800bbd6 <_dtoa_r+0xa36>
 800bc14:	07da      	lsls	r2, r3, #31
 800bc16:	d5de      	bpl.n	800bbd6 <_dtoa_r+0xa36>
 800bc18:	2b39      	cmp	r3, #57	@ 0x39
 800bc1a:	d1da      	bne.n	800bbd2 <_dtoa_r+0xa32>
 800bc1c:	2339      	movs	r3, #57	@ 0x39
 800bc1e:	f88b 3000 	strb.w	r3, [fp]
 800bc22:	4633      	mov	r3, r6
 800bc24:	461e      	mov	r6, r3
 800bc26:	3b01      	subs	r3, #1
 800bc28:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bc2c:	2a39      	cmp	r2, #57	@ 0x39
 800bc2e:	d04e      	beq.n	800bcce <_dtoa_r+0xb2e>
 800bc30:	3201      	adds	r2, #1
 800bc32:	701a      	strb	r2, [r3, #0]
 800bc34:	e501      	b.n	800b63a <_dtoa_r+0x49a>
 800bc36:	2a00      	cmp	r2, #0
 800bc38:	dd03      	ble.n	800bc42 <_dtoa_r+0xaa2>
 800bc3a:	2b39      	cmp	r3, #57	@ 0x39
 800bc3c:	d0ee      	beq.n	800bc1c <_dtoa_r+0xa7c>
 800bc3e:	3301      	adds	r3, #1
 800bc40:	e7c9      	b.n	800bbd6 <_dtoa_r+0xa36>
 800bc42:	9a00      	ldr	r2, [sp, #0]
 800bc44:	9908      	ldr	r1, [sp, #32]
 800bc46:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bc4a:	428a      	cmp	r2, r1
 800bc4c:	d028      	beq.n	800bca0 <_dtoa_r+0xb00>
 800bc4e:	9902      	ldr	r1, [sp, #8]
 800bc50:	2300      	movs	r3, #0
 800bc52:	220a      	movs	r2, #10
 800bc54:	4648      	mov	r0, r9
 800bc56:	f000 f9d5 	bl	800c004 <__multadd>
 800bc5a:	42af      	cmp	r7, r5
 800bc5c:	9002      	str	r0, [sp, #8]
 800bc5e:	f04f 0300 	mov.w	r3, #0
 800bc62:	f04f 020a 	mov.w	r2, #10
 800bc66:	4639      	mov	r1, r7
 800bc68:	4648      	mov	r0, r9
 800bc6a:	d107      	bne.n	800bc7c <_dtoa_r+0xadc>
 800bc6c:	f000 f9ca 	bl	800c004 <__multadd>
 800bc70:	4607      	mov	r7, r0
 800bc72:	4605      	mov	r5, r0
 800bc74:	9b00      	ldr	r3, [sp, #0]
 800bc76:	3301      	adds	r3, #1
 800bc78:	9300      	str	r3, [sp, #0]
 800bc7a:	e777      	b.n	800bb6c <_dtoa_r+0x9cc>
 800bc7c:	f000 f9c2 	bl	800c004 <__multadd>
 800bc80:	4629      	mov	r1, r5
 800bc82:	4607      	mov	r7, r0
 800bc84:	2300      	movs	r3, #0
 800bc86:	220a      	movs	r2, #10
 800bc88:	4648      	mov	r0, r9
 800bc8a:	f000 f9bb 	bl	800c004 <__multadd>
 800bc8e:	4605      	mov	r5, r0
 800bc90:	e7f0      	b.n	800bc74 <_dtoa_r+0xad4>
 800bc92:	f1bb 0f00 	cmp.w	fp, #0
 800bc96:	bfcc      	ite	gt
 800bc98:	465e      	movgt	r6, fp
 800bc9a:	2601      	movle	r6, #1
 800bc9c:	4456      	add	r6, sl
 800bc9e:	2700      	movs	r7, #0
 800bca0:	9902      	ldr	r1, [sp, #8]
 800bca2:	9300      	str	r3, [sp, #0]
 800bca4:	2201      	movs	r2, #1
 800bca6:	4648      	mov	r0, r9
 800bca8:	f000 fb50 	bl	800c34c <__lshift>
 800bcac:	4621      	mov	r1, r4
 800bcae:	9002      	str	r0, [sp, #8]
 800bcb0:	f000 fbb8 	bl	800c424 <__mcmp>
 800bcb4:	2800      	cmp	r0, #0
 800bcb6:	dcb4      	bgt.n	800bc22 <_dtoa_r+0xa82>
 800bcb8:	d102      	bne.n	800bcc0 <_dtoa_r+0xb20>
 800bcba:	9b00      	ldr	r3, [sp, #0]
 800bcbc:	07db      	lsls	r3, r3, #31
 800bcbe:	d4b0      	bmi.n	800bc22 <_dtoa_r+0xa82>
 800bcc0:	4633      	mov	r3, r6
 800bcc2:	461e      	mov	r6, r3
 800bcc4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bcc8:	2a30      	cmp	r2, #48	@ 0x30
 800bcca:	d0fa      	beq.n	800bcc2 <_dtoa_r+0xb22>
 800bccc:	e4b5      	b.n	800b63a <_dtoa_r+0x49a>
 800bcce:	459a      	cmp	sl, r3
 800bcd0:	d1a8      	bne.n	800bc24 <_dtoa_r+0xa84>
 800bcd2:	2331      	movs	r3, #49	@ 0x31
 800bcd4:	f108 0801 	add.w	r8, r8, #1
 800bcd8:	f88a 3000 	strb.w	r3, [sl]
 800bcdc:	e4ad      	b.n	800b63a <_dtoa_r+0x49a>
 800bcde:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bce0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bd3c <_dtoa_r+0xb9c>
 800bce4:	b11b      	cbz	r3, 800bcee <_dtoa_r+0xb4e>
 800bce6:	f10a 0308 	add.w	r3, sl, #8
 800bcea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bcec:	6013      	str	r3, [r2, #0]
 800bcee:	4650      	mov	r0, sl
 800bcf0:	b017      	add	sp, #92	@ 0x5c
 800bcf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf6:	9b07      	ldr	r3, [sp, #28]
 800bcf8:	2b01      	cmp	r3, #1
 800bcfa:	f77f ae2e 	ble.w	800b95a <_dtoa_r+0x7ba>
 800bcfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd00:	9308      	str	r3, [sp, #32]
 800bd02:	2001      	movs	r0, #1
 800bd04:	e64d      	b.n	800b9a2 <_dtoa_r+0x802>
 800bd06:	f1bb 0f00 	cmp.w	fp, #0
 800bd0a:	f77f aed9 	ble.w	800bac0 <_dtoa_r+0x920>
 800bd0e:	4656      	mov	r6, sl
 800bd10:	9802      	ldr	r0, [sp, #8]
 800bd12:	4621      	mov	r1, r4
 800bd14:	f7ff f9ba 	bl	800b08c <quorem>
 800bd18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bd1c:	f806 3b01 	strb.w	r3, [r6], #1
 800bd20:	eba6 020a 	sub.w	r2, r6, sl
 800bd24:	4593      	cmp	fp, r2
 800bd26:	ddb4      	ble.n	800bc92 <_dtoa_r+0xaf2>
 800bd28:	9902      	ldr	r1, [sp, #8]
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	220a      	movs	r2, #10
 800bd2e:	4648      	mov	r0, r9
 800bd30:	f000 f968 	bl	800c004 <__multadd>
 800bd34:	9002      	str	r0, [sp, #8]
 800bd36:	e7eb      	b.n	800bd10 <_dtoa_r+0xb70>
 800bd38:	08010239 	.word	0x08010239
 800bd3c:	080101d4 	.word	0x080101d4

0800bd40 <_free_r>:
 800bd40:	b538      	push	{r3, r4, r5, lr}
 800bd42:	4605      	mov	r5, r0
 800bd44:	2900      	cmp	r1, #0
 800bd46:	d041      	beq.n	800bdcc <_free_r+0x8c>
 800bd48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd4c:	1f0c      	subs	r4, r1, #4
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	bfb8      	it	lt
 800bd52:	18e4      	addlt	r4, r4, r3
 800bd54:	f000 f8e8 	bl	800bf28 <__malloc_lock>
 800bd58:	4a1d      	ldr	r2, [pc, #116]	@ (800bdd0 <_free_r+0x90>)
 800bd5a:	6813      	ldr	r3, [r2, #0]
 800bd5c:	b933      	cbnz	r3, 800bd6c <_free_r+0x2c>
 800bd5e:	6063      	str	r3, [r4, #4]
 800bd60:	6014      	str	r4, [r2, #0]
 800bd62:	4628      	mov	r0, r5
 800bd64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd68:	f000 b8e4 	b.w	800bf34 <__malloc_unlock>
 800bd6c:	42a3      	cmp	r3, r4
 800bd6e:	d908      	bls.n	800bd82 <_free_r+0x42>
 800bd70:	6820      	ldr	r0, [r4, #0]
 800bd72:	1821      	adds	r1, r4, r0
 800bd74:	428b      	cmp	r3, r1
 800bd76:	bf01      	itttt	eq
 800bd78:	6819      	ldreq	r1, [r3, #0]
 800bd7a:	685b      	ldreq	r3, [r3, #4]
 800bd7c:	1809      	addeq	r1, r1, r0
 800bd7e:	6021      	streq	r1, [r4, #0]
 800bd80:	e7ed      	b.n	800bd5e <_free_r+0x1e>
 800bd82:	461a      	mov	r2, r3
 800bd84:	685b      	ldr	r3, [r3, #4]
 800bd86:	b10b      	cbz	r3, 800bd8c <_free_r+0x4c>
 800bd88:	42a3      	cmp	r3, r4
 800bd8a:	d9fa      	bls.n	800bd82 <_free_r+0x42>
 800bd8c:	6811      	ldr	r1, [r2, #0]
 800bd8e:	1850      	adds	r0, r2, r1
 800bd90:	42a0      	cmp	r0, r4
 800bd92:	d10b      	bne.n	800bdac <_free_r+0x6c>
 800bd94:	6820      	ldr	r0, [r4, #0]
 800bd96:	4401      	add	r1, r0
 800bd98:	1850      	adds	r0, r2, r1
 800bd9a:	4283      	cmp	r3, r0
 800bd9c:	6011      	str	r1, [r2, #0]
 800bd9e:	d1e0      	bne.n	800bd62 <_free_r+0x22>
 800bda0:	6818      	ldr	r0, [r3, #0]
 800bda2:	685b      	ldr	r3, [r3, #4]
 800bda4:	6053      	str	r3, [r2, #4]
 800bda6:	4408      	add	r0, r1
 800bda8:	6010      	str	r0, [r2, #0]
 800bdaa:	e7da      	b.n	800bd62 <_free_r+0x22>
 800bdac:	d902      	bls.n	800bdb4 <_free_r+0x74>
 800bdae:	230c      	movs	r3, #12
 800bdb0:	602b      	str	r3, [r5, #0]
 800bdb2:	e7d6      	b.n	800bd62 <_free_r+0x22>
 800bdb4:	6820      	ldr	r0, [r4, #0]
 800bdb6:	1821      	adds	r1, r4, r0
 800bdb8:	428b      	cmp	r3, r1
 800bdba:	bf04      	itt	eq
 800bdbc:	6819      	ldreq	r1, [r3, #0]
 800bdbe:	685b      	ldreq	r3, [r3, #4]
 800bdc0:	6063      	str	r3, [r4, #4]
 800bdc2:	bf04      	itt	eq
 800bdc4:	1809      	addeq	r1, r1, r0
 800bdc6:	6021      	streq	r1, [r4, #0]
 800bdc8:	6054      	str	r4, [r2, #4]
 800bdca:	e7ca      	b.n	800bd62 <_free_r+0x22>
 800bdcc:	bd38      	pop	{r3, r4, r5, pc}
 800bdce:	bf00      	nop
 800bdd0:	20001640 	.word	0x20001640

0800bdd4 <malloc>:
 800bdd4:	4b02      	ldr	r3, [pc, #8]	@ (800bde0 <malloc+0xc>)
 800bdd6:	4601      	mov	r1, r0
 800bdd8:	6818      	ldr	r0, [r3, #0]
 800bdda:	f000 b825 	b.w	800be28 <_malloc_r>
 800bdde:	bf00      	nop
 800bde0:	20000094 	.word	0x20000094

0800bde4 <sbrk_aligned>:
 800bde4:	b570      	push	{r4, r5, r6, lr}
 800bde6:	4e0f      	ldr	r6, [pc, #60]	@ (800be24 <sbrk_aligned+0x40>)
 800bde8:	460c      	mov	r4, r1
 800bdea:	6831      	ldr	r1, [r6, #0]
 800bdec:	4605      	mov	r5, r0
 800bdee:	b911      	cbnz	r1, 800bdf6 <sbrk_aligned+0x12>
 800bdf0:	f001 fba8 	bl	800d544 <_sbrk_r>
 800bdf4:	6030      	str	r0, [r6, #0]
 800bdf6:	4621      	mov	r1, r4
 800bdf8:	4628      	mov	r0, r5
 800bdfa:	f001 fba3 	bl	800d544 <_sbrk_r>
 800bdfe:	1c43      	adds	r3, r0, #1
 800be00:	d103      	bne.n	800be0a <sbrk_aligned+0x26>
 800be02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800be06:	4620      	mov	r0, r4
 800be08:	bd70      	pop	{r4, r5, r6, pc}
 800be0a:	1cc4      	adds	r4, r0, #3
 800be0c:	f024 0403 	bic.w	r4, r4, #3
 800be10:	42a0      	cmp	r0, r4
 800be12:	d0f8      	beq.n	800be06 <sbrk_aligned+0x22>
 800be14:	1a21      	subs	r1, r4, r0
 800be16:	4628      	mov	r0, r5
 800be18:	f001 fb94 	bl	800d544 <_sbrk_r>
 800be1c:	3001      	adds	r0, #1
 800be1e:	d1f2      	bne.n	800be06 <sbrk_aligned+0x22>
 800be20:	e7ef      	b.n	800be02 <sbrk_aligned+0x1e>
 800be22:	bf00      	nop
 800be24:	2000163c 	.word	0x2000163c

0800be28 <_malloc_r>:
 800be28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be2c:	1ccd      	adds	r5, r1, #3
 800be2e:	f025 0503 	bic.w	r5, r5, #3
 800be32:	3508      	adds	r5, #8
 800be34:	2d0c      	cmp	r5, #12
 800be36:	bf38      	it	cc
 800be38:	250c      	movcc	r5, #12
 800be3a:	2d00      	cmp	r5, #0
 800be3c:	4606      	mov	r6, r0
 800be3e:	db01      	blt.n	800be44 <_malloc_r+0x1c>
 800be40:	42a9      	cmp	r1, r5
 800be42:	d904      	bls.n	800be4e <_malloc_r+0x26>
 800be44:	230c      	movs	r3, #12
 800be46:	6033      	str	r3, [r6, #0]
 800be48:	2000      	movs	r0, #0
 800be4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bf24 <_malloc_r+0xfc>
 800be52:	f000 f869 	bl	800bf28 <__malloc_lock>
 800be56:	f8d8 3000 	ldr.w	r3, [r8]
 800be5a:	461c      	mov	r4, r3
 800be5c:	bb44      	cbnz	r4, 800beb0 <_malloc_r+0x88>
 800be5e:	4629      	mov	r1, r5
 800be60:	4630      	mov	r0, r6
 800be62:	f7ff ffbf 	bl	800bde4 <sbrk_aligned>
 800be66:	1c43      	adds	r3, r0, #1
 800be68:	4604      	mov	r4, r0
 800be6a:	d158      	bne.n	800bf1e <_malloc_r+0xf6>
 800be6c:	f8d8 4000 	ldr.w	r4, [r8]
 800be70:	4627      	mov	r7, r4
 800be72:	2f00      	cmp	r7, #0
 800be74:	d143      	bne.n	800befe <_malloc_r+0xd6>
 800be76:	2c00      	cmp	r4, #0
 800be78:	d04b      	beq.n	800bf12 <_malloc_r+0xea>
 800be7a:	6823      	ldr	r3, [r4, #0]
 800be7c:	4639      	mov	r1, r7
 800be7e:	4630      	mov	r0, r6
 800be80:	eb04 0903 	add.w	r9, r4, r3
 800be84:	f001 fb5e 	bl	800d544 <_sbrk_r>
 800be88:	4581      	cmp	r9, r0
 800be8a:	d142      	bne.n	800bf12 <_malloc_r+0xea>
 800be8c:	6821      	ldr	r1, [r4, #0]
 800be8e:	1a6d      	subs	r5, r5, r1
 800be90:	4629      	mov	r1, r5
 800be92:	4630      	mov	r0, r6
 800be94:	f7ff ffa6 	bl	800bde4 <sbrk_aligned>
 800be98:	3001      	adds	r0, #1
 800be9a:	d03a      	beq.n	800bf12 <_malloc_r+0xea>
 800be9c:	6823      	ldr	r3, [r4, #0]
 800be9e:	442b      	add	r3, r5
 800bea0:	6023      	str	r3, [r4, #0]
 800bea2:	f8d8 3000 	ldr.w	r3, [r8]
 800bea6:	685a      	ldr	r2, [r3, #4]
 800bea8:	bb62      	cbnz	r2, 800bf04 <_malloc_r+0xdc>
 800beaa:	f8c8 7000 	str.w	r7, [r8]
 800beae:	e00f      	b.n	800bed0 <_malloc_r+0xa8>
 800beb0:	6822      	ldr	r2, [r4, #0]
 800beb2:	1b52      	subs	r2, r2, r5
 800beb4:	d420      	bmi.n	800bef8 <_malloc_r+0xd0>
 800beb6:	2a0b      	cmp	r2, #11
 800beb8:	d917      	bls.n	800beea <_malloc_r+0xc2>
 800beba:	1961      	adds	r1, r4, r5
 800bebc:	42a3      	cmp	r3, r4
 800bebe:	6025      	str	r5, [r4, #0]
 800bec0:	bf18      	it	ne
 800bec2:	6059      	strne	r1, [r3, #4]
 800bec4:	6863      	ldr	r3, [r4, #4]
 800bec6:	bf08      	it	eq
 800bec8:	f8c8 1000 	streq.w	r1, [r8]
 800becc:	5162      	str	r2, [r4, r5]
 800bece:	604b      	str	r3, [r1, #4]
 800bed0:	4630      	mov	r0, r6
 800bed2:	f000 f82f 	bl	800bf34 <__malloc_unlock>
 800bed6:	f104 000b 	add.w	r0, r4, #11
 800beda:	1d23      	adds	r3, r4, #4
 800bedc:	f020 0007 	bic.w	r0, r0, #7
 800bee0:	1ac2      	subs	r2, r0, r3
 800bee2:	bf1c      	itt	ne
 800bee4:	1a1b      	subne	r3, r3, r0
 800bee6:	50a3      	strne	r3, [r4, r2]
 800bee8:	e7af      	b.n	800be4a <_malloc_r+0x22>
 800beea:	6862      	ldr	r2, [r4, #4]
 800beec:	42a3      	cmp	r3, r4
 800beee:	bf0c      	ite	eq
 800bef0:	f8c8 2000 	streq.w	r2, [r8]
 800bef4:	605a      	strne	r2, [r3, #4]
 800bef6:	e7eb      	b.n	800bed0 <_malloc_r+0xa8>
 800bef8:	4623      	mov	r3, r4
 800befa:	6864      	ldr	r4, [r4, #4]
 800befc:	e7ae      	b.n	800be5c <_malloc_r+0x34>
 800befe:	463c      	mov	r4, r7
 800bf00:	687f      	ldr	r7, [r7, #4]
 800bf02:	e7b6      	b.n	800be72 <_malloc_r+0x4a>
 800bf04:	461a      	mov	r2, r3
 800bf06:	685b      	ldr	r3, [r3, #4]
 800bf08:	42a3      	cmp	r3, r4
 800bf0a:	d1fb      	bne.n	800bf04 <_malloc_r+0xdc>
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	6053      	str	r3, [r2, #4]
 800bf10:	e7de      	b.n	800bed0 <_malloc_r+0xa8>
 800bf12:	230c      	movs	r3, #12
 800bf14:	6033      	str	r3, [r6, #0]
 800bf16:	4630      	mov	r0, r6
 800bf18:	f000 f80c 	bl	800bf34 <__malloc_unlock>
 800bf1c:	e794      	b.n	800be48 <_malloc_r+0x20>
 800bf1e:	6005      	str	r5, [r0, #0]
 800bf20:	e7d6      	b.n	800bed0 <_malloc_r+0xa8>
 800bf22:	bf00      	nop
 800bf24:	20001640 	.word	0x20001640

0800bf28 <__malloc_lock>:
 800bf28:	4801      	ldr	r0, [pc, #4]	@ (800bf30 <__malloc_lock+0x8>)
 800bf2a:	f7ff b880 	b.w	800b02e <__retarget_lock_acquire_recursive>
 800bf2e:	bf00      	nop
 800bf30:	20001638 	.word	0x20001638

0800bf34 <__malloc_unlock>:
 800bf34:	4801      	ldr	r0, [pc, #4]	@ (800bf3c <__malloc_unlock+0x8>)
 800bf36:	f7ff b87b 	b.w	800b030 <__retarget_lock_release_recursive>
 800bf3a:	bf00      	nop
 800bf3c:	20001638 	.word	0x20001638

0800bf40 <_Balloc>:
 800bf40:	b570      	push	{r4, r5, r6, lr}
 800bf42:	69c6      	ldr	r6, [r0, #28]
 800bf44:	4604      	mov	r4, r0
 800bf46:	460d      	mov	r5, r1
 800bf48:	b976      	cbnz	r6, 800bf68 <_Balloc+0x28>
 800bf4a:	2010      	movs	r0, #16
 800bf4c:	f7ff ff42 	bl	800bdd4 <malloc>
 800bf50:	4602      	mov	r2, r0
 800bf52:	61e0      	str	r0, [r4, #28]
 800bf54:	b920      	cbnz	r0, 800bf60 <_Balloc+0x20>
 800bf56:	4b18      	ldr	r3, [pc, #96]	@ (800bfb8 <_Balloc+0x78>)
 800bf58:	4818      	ldr	r0, [pc, #96]	@ (800bfbc <_Balloc+0x7c>)
 800bf5a:	216b      	movs	r1, #107	@ 0x6b
 800bf5c:	f7ff f878 	bl	800b050 <__assert_func>
 800bf60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf64:	6006      	str	r6, [r0, #0]
 800bf66:	60c6      	str	r6, [r0, #12]
 800bf68:	69e6      	ldr	r6, [r4, #28]
 800bf6a:	68f3      	ldr	r3, [r6, #12]
 800bf6c:	b183      	cbz	r3, 800bf90 <_Balloc+0x50>
 800bf6e:	69e3      	ldr	r3, [r4, #28]
 800bf70:	68db      	ldr	r3, [r3, #12]
 800bf72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf76:	b9b8      	cbnz	r0, 800bfa8 <_Balloc+0x68>
 800bf78:	2101      	movs	r1, #1
 800bf7a:	fa01 f605 	lsl.w	r6, r1, r5
 800bf7e:	1d72      	adds	r2, r6, #5
 800bf80:	0092      	lsls	r2, r2, #2
 800bf82:	4620      	mov	r0, r4
 800bf84:	f001 faf5 	bl	800d572 <_calloc_r>
 800bf88:	b160      	cbz	r0, 800bfa4 <_Balloc+0x64>
 800bf8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bf8e:	e00e      	b.n	800bfae <_Balloc+0x6e>
 800bf90:	2221      	movs	r2, #33	@ 0x21
 800bf92:	2104      	movs	r1, #4
 800bf94:	4620      	mov	r0, r4
 800bf96:	f001 faec 	bl	800d572 <_calloc_r>
 800bf9a:	69e3      	ldr	r3, [r4, #28]
 800bf9c:	60f0      	str	r0, [r6, #12]
 800bf9e:	68db      	ldr	r3, [r3, #12]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d1e4      	bne.n	800bf6e <_Balloc+0x2e>
 800bfa4:	2000      	movs	r0, #0
 800bfa6:	bd70      	pop	{r4, r5, r6, pc}
 800bfa8:	6802      	ldr	r2, [r0, #0]
 800bfaa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bfae:	2300      	movs	r3, #0
 800bfb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bfb4:	e7f7      	b.n	800bfa6 <_Balloc+0x66>
 800bfb6:	bf00      	nop
 800bfb8:	08010127 	.word	0x08010127
 800bfbc:	0801024a 	.word	0x0801024a

0800bfc0 <_Bfree>:
 800bfc0:	b570      	push	{r4, r5, r6, lr}
 800bfc2:	69c6      	ldr	r6, [r0, #28]
 800bfc4:	4605      	mov	r5, r0
 800bfc6:	460c      	mov	r4, r1
 800bfc8:	b976      	cbnz	r6, 800bfe8 <_Bfree+0x28>
 800bfca:	2010      	movs	r0, #16
 800bfcc:	f7ff ff02 	bl	800bdd4 <malloc>
 800bfd0:	4602      	mov	r2, r0
 800bfd2:	61e8      	str	r0, [r5, #28]
 800bfd4:	b920      	cbnz	r0, 800bfe0 <_Bfree+0x20>
 800bfd6:	4b09      	ldr	r3, [pc, #36]	@ (800bffc <_Bfree+0x3c>)
 800bfd8:	4809      	ldr	r0, [pc, #36]	@ (800c000 <_Bfree+0x40>)
 800bfda:	218f      	movs	r1, #143	@ 0x8f
 800bfdc:	f7ff f838 	bl	800b050 <__assert_func>
 800bfe0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bfe4:	6006      	str	r6, [r0, #0]
 800bfe6:	60c6      	str	r6, [r0, #12]
 800bfe8:	b13c      	cbz	r4, 800bffa <_Bfree+0x3a>
 800bfea:	69eb      	ldr	r3, [r5, #28]
 800bfec:	6862      	ldr	r2, [r4, #4]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bff4:	6021      	str	r1, [r4, #0]
 800bff6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bffa:	bd70      	pop	{r4, r5, r6, pc}
 800bffc:	08010127 	.word	0x08010127
 800c000:	0801024a 	.word	0x0801024a

0800c004 <__multadd>:
 800c004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c008:	690d      	ldr	r5, [r1, #16]
 800c00a:	4607      	mov	r7, r0
 800c00c:	460c      	mov	r4, r1
 800c00e:	461e      	mov	r6, r3
 800c010:	f101 0c14 	add.w	ip, r1, #20
 800c014:	2000      	movs	r0, #0
 800c016:	f8dc 3000 	ldr.w	r3, [ip]
 800c01a:	b299      	uxth	r1, r3
 800c01c:	fb02 6101 	mla	r1, r2, r1, r6
 800c020:	0c1e      	lsrs	r6, r3, #16
 800c022:	0c0b      	lsrs	r3, r1, #16
 800c024:	fb02 3306 	mla	r3, r2, r6, r3
 800c028:	b289      	uxth	r1, r1
 800c02a:	3001      	adds	r0, #1
 800c02c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c030:	4285      	cmp	r5, r0
 800c032:	f84c 1b04 	str.w	r1, [ip], #4
 800c036:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c03a:	dcec      	bgt.n	800c016 <__multadd+0x12>
 800c03c:	b30e      	cbz	r6, 800c082 <__multadd+0x7e>
 800c03e:	68a3      	ldr	r3, [r4, #8]
 800c040:	42ab      	cmp	r3, r5
 800c042:	dc19      	bgt.n	800c078 <__multadd+0x74>
 800c044:	6861      	ldr	r1, [r4, #4]
 800c046:	4638      	mov	r0, r7
 800c048:	3101      	adds	r1, #1
 800c04a:	f7ff ff79 	bl	800bf40 <_Balloc>
 800c04e:	4680      	mov	r8, r0
 800c050:	b928      	cbnz	r0, 800c05e <__multadd+0x5a>
 800c052:	4602      	mov	r2, r0
 800c054:	4b0c      	ldr	r3, [pc, #48]	@ (800c088 <__multadd+0x84>)
 800c056:	480d      	ldr	r0, [pc, #52]	@ (800c08c <__multadd+0x88>)
 800c058:	21ba      	movs	r1, #186	@ 0xba
 800c05a:	f7fe fff9 	bl	800b050 <__assert_func>
 800c05e:	6922      	ldr	r2, [r4, #16]
 800c060:	3202      	adds	r2, #2
 800c062:	f104 010c 	add.w	r1, r4, #12
 800c066:	0092      	lsls	r2, r2, #2
 800c068:	300c      	adds	r0, #12
 800c06a:	f7fe ffe2 	bl	800b032 <memcpy>
 800c06e:	4621      	mov	r1, r4
 800c070:	4638      	mov	r0, r7
 800c072:	f7ff ffa5 	bl	800bfc0 <_Bfree>
 800c076:	4644      	mov	r4, r8
 800c078:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c07c:	3501      	adds	r5, #1
 800c07e:	615e      	str	r6, [r3, #20]
 800c080:	6125      	str	r5, [r4, #16]
 800c082:	4620      	mov	r0, r4
 800c084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c088:	08010239 	.word	0x08010239
 800c08c:	0801024a 	.word	0x0801024a

0800c090 <__hi0bits>:
 800c090:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c094:	4603      	mov	r3, r0
 800c096:	bf36      	itet	cc
 800c098:	0403      	lslcc	r3, r0, #16
 800c09a:	2000      	movcs	r0, #0
 800c09c:	2010      	movcc	r0, #16
 800c09e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c0a2:	bf3c      	itt	cc
 800c0a4:	021b      	lslcc	r3, r3, #8
 800c0a6:	3008      	addcc	r0, #8
 800c0a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c0ac:	bf3c      	itt	cc
 800c0ae:	011b      	lslcc	r3, r3, #4
 800c0b0:	3004      	addcc	r0, #4
 800c0b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c0b6:	bf3c      	itt	cc
 800c0b8:	009b      	lslcc	r3, r3, #2
 800c0ba:	3002      	addcc	r0, #2
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	db05      	blt.n	800c0cc <__hi0bits+0x3c>
 800c0c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c0c4:	f100 0001 	add.w	r0, r0, #1
 800c0c8:	bf08      	it	eq
 800c0ca:	2020      	moveq	r0, #32
 800c0cc:	4770      	bx	lr

0800c0ce <__lo0bits>:
 800c0ce:	6803      	ldr	r3, [r0, #0]
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	f013 0007 	ands.w	r0, r3, #7
 800c0d6:	d00b      	beq.n	800c0f0 <__lo0bits+0x22>
 800c0d8:	07d9      	lsls	r1, r3, #31
 800c0da:	d421      	bmi.n	800c120 <__lo0bits+0x52>
 800c0dc:	0798      	lsls	r0, r3, #30
 800c0de:	bf49      	itett	mi
 800c0e0:	085b      	lsrmi	r3, r3, #1
 800c0e2:	089b      	lsrpl	r3, r3, #2
 800c0e4:	2001      	movmi	r0, #1
 800c0e6:	6013      	strmi	r3, [r2, #0]
 800c0e8:	bf5c      	itt	pl
 800c0ea:	6013      	strpl	r3, [r2, #0]
 800c0ec:	2002      	movpl	r0, #2
 800c0ee:	4770      	bx	lr
 800c0f0:	b299      	uxth	r1, r3
 800c0f2:	b909      	cbnz	r1, 800c0f8 <__lo0bits+0x2a>
 800c0f4:	0c1b      	lsrs	r3, r3, #16
 800c0f6:	2010      	movs	r0, #16
 800c0f8:	b2d9      	uxtb	r1, r3
 800c0fa:	b909      	cbnz	r1, 800c100 <__lo0bits+0x32>
 800c0fc:	3008      	adds	r0, #8
 800c0fe:	0a1b      	lsrs	r3, r3, #8
 800c100:	0719      	lsls	r1, r3, #28
 800c102:	bf04      	itt	eq
 800c104:	091b      	lsreq	r3, r3, #4
 800c106:	3004      	addeq	r0, #4
 800c108:	0799      	lsls	r1, r3, #30
 800c10a:	bf04      	itt	eq
 800c10c:	089b      	lsreq	r3, r3, #2
 800c10e:	3002      	addeq	r0, #2
 800c110:	07d9      	lsls	r1, r3, #31
 800c112:	d403      	bmi.n	800c11c <__lo0bits+0x4e>
 800c114:	085b      	lsrs	r3, r3, #1
 800c116:	f100 0001 	add.w	r0, r0, #1
 800c11a:	d003      	beq.n	800c124 <__lo0bits+0x56>
 800c11c:	6013      	str	r3, [r2, #0]
 800c11e:	4770      	bx	lr
 800c120:	2000      	movs	r0, #0
 800c122:	4770      	bx	lr
 800c124:	2020      	movs	r0, #32
 800c126:	4770      	bx	lr

0800c128 <__i2b>:
 800c128:	b510      	push	{r4, lr}
 800c12a:	460c      	mov	r4, r1
 800c12c:	2101      	movs	r1, #1
 800c12e:	f7ff ff07 	bl	800bf40 <_Balloc>
 800c132:	4602      	mov	r2, r0
 800c134:	b928      	cbnz	r0, 800c142 <__i2b+0x1a>
 800c136:	4b05      	ldr	r3, [pc, #20]	@ (800c14c <__i2b+0x24>)
 800c138:	4805      	ldr	r0, [pc, #20]	@ (800c150 <__i2b+0x28>)
 800c13a:	f240 1145 	movw	r1, #325	@ 0x145
 800c13e:	f7fe ff87 	bl	800b050 <__assert_func>
 800c142:	2301      	movs	r3, #1
 800c144:	6144      	str	r4, [r0, #20]
 800c146:	6103      	str	r3, [r0, #16]
 800c148:	bd10      	pop	{r4, pc}
 800c14a:	bf00      	nop
 800c14c:	08010239 	.word	0x08010239
 800c150:	0801024a 	.word	0x0801024a

0800c154 <__multiply>:
 800c154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c158:	4617      	mov	r7, r2
 800c15a:	690a      	ldr	r2, [r1, #16]
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	429a      	cmp	r2, r3
 800c160:	bfa8      	it	ge
 800c162:	463b      	movge	r3, r7
 800c164:	4689      	mov	r9, r1
 800c166:	bfa4      	itt	ge
 800c168:	460f      	movge	r7, r1
 800c16a:	4699      	movge	r9, r3
 800c16c:	693d      	ldr	r5, [r7, #16]
 800c16e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c172:	68bb      	ldr	r3, [r7, #8]
 800c174:	6879      	ldr	r1, [r7, #4]
 800c176:	eb05 060a 	add.w	r6, r5, sl
 800c17a:	42b3      	cmp	r3, r6
 800c17c:	b085      	sub	sp, #20
 800c17e:	bfb8      	it	lt
 800c180:	3101      	addlt	r1, #1
 800c182:	f7ff fedd 	bl	800bf40 <_Balloc>
 800c186:	b930      	cbnz	r0, 800c196 <__multiply+0x42>
 800c188:	4602      	mov	r2, r0
 800c18a:	4b41      	ldr	r3, [pc, #260]	@ (800c290 <__multiply+0x13c>)
 800c18c:	4841      	ldr	r0, [pc, #260]	@ (800c294 <__multiply+0x140>)
 800c18e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c192:	f7fe ff5d 	bl	800b050 <__assert_func>
 800c196:	f100 0414 	add.w	r4, r0, #20
 800c19a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c19e:	4623      	mov	r3, r4
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	4573      	cmp	r3, lr
 800c1a4:	d320      	bcc.n	800c1e8 <__multiply+0x94>
 800c1a6:	f107 0814 	add.w	r8, r7, #20
 800c1aa:	f109 0114 	add.w	r1, r9, #20
 800c1ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c1b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c1b6:	9302      	str	r3, [sp, #8]
 800c1b8:	1beb      	subs	r3, r5, r7
 800c1ba:	3b15      	subs	r3, #21
 800c1bc:	f023 0303 	bic.w	r3, r3, #3
 800c1c0:	3304      	adds	r3, #4
 800c1c2:	3715      	adds	r7, #21
 800c1c4:	42bd      	cmp	r5, r7
 800c1c6:	bf38      	it	cc
 800c1c8:	2304      	movcc	r3, #4
 800c1ca:	9301      	str	r3, [sp, #4]
 800c1cc:	9b02      	ldr	r3, [sp, #8]
 800c1ce:	9103      	str	r1, [sp, #12]
 800c1d0:	428b      	cmp	r3, r1
 800c1d2:	d80c      	bhi.n	800c1ee <__multiply+0x9a>
 800c1d4:	2e00      	cmp	r6, #0
 800c1d6:	dd03      	ble.n	800c1e0 <__multiply+0x8c>
 800c1d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d055      	beq.n	800c28c <__multiply+0x138>
 800c1e0:	6106      	str	r6, [r0, #16]
 800c1e2:	b005      	add	sp, #20
 800c1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1e8:	f843 2b04 	str.w	r2, [r3], #4
 800c1ec:	e7d9      	b.n	800c1a2 <__multiply+0x4e>
 800c1ee:	f8b1 a000 	ldrh.w	sl, [r1]
 800c1f2:	f1ba 0f00 	cmp.w	sl, #0
 800c1f6:	d01f      	beq.n	800c238 <__multiply+0xe4>
 800c1f8:	46c4      	mov	ip, r8
 800c1fa:	46a1      	mov	r9, r4
 800c1fc:	2700      	movs	r7, #0
 800c1fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c202:	f8d9 3000 	ldr.w	r3, [r9]
 800c206:	fa1f fb82 	uxth.w	fp, r2
 800c20a:	b29b      	uxth	r3, r3
 800c20c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c210:	443b      	add	r3, r7
 800c212:	f8d9 7000 	ldr.w	r7, [r9]
 800c216:	0c12      	lsrs	r2, r2, #16
 800c218:	0c3f      	lsrs	r7, r7, #16
 800c21a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c21e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c222:	b29b      	uxth	r3, r3
 800c224:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c228:	4565      	cmp	r5, ip
 800c22a:	f849 3b04 	str.w	r3, [r9], #4
 800c22e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c232:	d8e4      	bhi.n	800c1fe <__multiply+0xaa>
 800c234:	9b01      	ldr	r3, [sp, #4]
 800c236:	50e7      	str	r7, [r4, r3]
 800c238:	9b03      	ldr	r3, [sp, #12]
 800c23a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c23e:	3104      	adds	r1, #4
 800c240:	f1b9 0f00 	cmp.w	r9, #0
 800c244:	d020      	beq.n	800c288 <__multiply+0x134>
 800c246:	6823      	ldr	r3, [r4, #0]
 800c248:	4647      	mov	r7, r8
 800c24a:	46a4      	mov	ip, r4
 800c24c:	f04f 0a00 	mov.w	sl, #0
 800c250:	f8b7 b000 	ldrh.w	fp, [r7]
 800c254:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c258:	fb09 220b 	mla	r2, r9, fp, r2
 800c25c:	4452      	add	r2, sl
 800c25e:	b29b      	uxth	r3, r3
 800c260:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c264:	f84c 3b04 	str.w	r3, [ip], #4
 800c268:	f857 3b04 	ldr.w	r3, [r7], #4
 800c26c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c270:	f8bc 3000 	ldrh.w	r3, [ip]
 800c274:	fb09 330a 	mla	r3, r9, sl, r3
 800c278:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c27c:	42bd      	cmp	r5, r7
 800c27e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c282:	d8e5      	bhi.n	800c250 <__multiply+0xfc>
 800c284:	9a01      	ldr	r2, [sp, #4]
 800c286:	50a3      	str	r3, [r4, r2]
 800c288:	3404      	adds	r4, #4
 800c28a:	e79f      	b.n	800c1cc <__multiply+0x78>
 800c28c:	3e01      	subs	r6, #1
 800c28e:	e7a1      	b.n	800c1d4 <__multiply+0x80>
 800c290:	08010239 	.word	0x08010239
 800c294:	0801024a 	.word	0x0801024a

0800c298 <__pow5mult>:
 800c298:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c29c:	4615      	mov	r5, r2
 800c29e:	f012 0203 	ands.w	r2, r2, #3
 800c2a2:	4607      	mov	r7, r0
 800c2a4:	460e      	mov	r6, r1
 800c2a6:	d007      	beq.n	800c2b8 <__pow5mult+0x20>
 800c2a8:	4c25      	ldr	r4, [pc, #148]	@ (800c340 <__pow5mult+0xa8>)
 800c2aa:	3a01      	subs	r2, #1
 800c2ac:	2300      	movs	r3, #0
 800c2ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c2b2:	f7ff fea7 	bl	800c004 <__multadd>
 800c2b6:	4606      	mov	r6, r0
 800c2b8:	10ad      	asrs	r5, r5, #2
 800c2ba:	d03d      	beq.n	800c338 <__pow5mult+0xa0>
 800c2bc:	69fc      	ldr	r4, [r7, #28]
 800c2be:	b97c      	cbnz	r4, 800c2e0 <__pow5mult+0x48>
 800c2c0:	2010      	movs	r0, #16
 800c2c2:	f7ff fd87 	bl	800bdd4 <malloc>
 800c2c6:	4602      	mov	r2, r0
 800c2c8:	61f8      	str	r0, [r7, #28]
 800c2ca:	b928      	cbnz	r0, 800c2d8 <__pow5mult+0x40>
 800c2cc:	4b1d      	ldr	r3, [pc, #116]	@ (800c344 <__pow5mult+0xac>)
 800c2ce:	481e      	ldr	r0, [pc, #120]	@ (800c348 <__pow5mult+0xb0>)
 800c2d0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c2d4:	f7fe febc 	bl	800b050 <__assert_func>
 800c2d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c2dc:	6004      	str	r4, [r0, #0]
 800c2de:	60c4      	str	r4, [r0, #12]
 800c2e0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c2e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c2e8:	b94c      	cbnz	r4, 800c2fe <__pow5mult+0x66>
 800c2ea:	f240 2171 	movw	r1, #625	@ 0x271
 800c2ee:	4638      	mov	r0, r7
 800c2f0:	f7ff ff1a 	bl	800c128 <__i2b>
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	f8c8 0008 	str.w	r0, [r8, #8]
 800c2fa:	4604      	mov	r4, r0
 800c2fc:	6003      	str	r3, [r0, #0]
 800c2fe:	f04f 0900 	mov.w	r9, #0
 800c302:	07eb      	lsls	r3, r5, #31
 800c304:	d50a      	bpl.n	800c31c <__pow5mult+0x84>
 800c306:	4631      	mov	r1, r6
 800c308:	4622      	mov	r2, r4
 800c30a:	4638      	mov	r0, r7
 800c30c:	f7ff ff22 	bl	800c154 <__multiply>
 800c310:	4631      	mov	r1, r6
 800c312:	4680      	mov	r8, r0
 800c314:	4638      	mov	r0, r7
 800c316:	f7ff fe53 	bl	800bfc0 <_Bfree>
 800c31a:	4646      	mov	r6, r8
 800c31c:	106d      	asrs	r5, r5, #1
 800c31e:	d00b      	beq.n	800c338 <__pow5mult+0xa0>
 800c320:	6820      	ldr	r0, [r4, #0]
 800c322:	b938      	cbnz	r0, 800c334 <__pow5mult+0x9c>
 800c324:	4622      	mov	r2, r4
 800c326:	4621      	mov	r1, r4
 800c328:	4638      	mov	r0, r7
 800c32a:	f7ff ff13 	bl	800c154 <__multiply>
 800c32e:	6020      	str	r0, [r4, #0]
 800c330:	f8c0 9000 	str.w	r9, [r0]
 800c334:	4604      	mov	r4, r0
 800c336:	e7e4      	b.n	800c302 <__pow5mult+0x6a>
 800c338:	4630      	mov	r0, r6
 800c33a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c33e:	bf00      	nop
 800c340:	080102dc 	.word	0x080102dc
 800c344:	08010127 	.word	0x08010127
 800c348:	0801024a 	.word	0x0801024a

0800c34c <__lshift>:
 800c34c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c350:	460c      	mov	r4, r1
 800c352:	6849      	ldr	r1, [r1, #4]
 800c354:	6923      	ldr	r3, [r4, #16]
 800c356:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c35a:	68a3      	ldr	r3, [r4, #8]
 800c35c:	4607      	mov	r7, r0
 800c35e:	4691      	mov	r9, r2
 800c360:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c364:	f108 0601 	add.w	r6, r8, #1
 800c368:	42b3      	cmp	r3, r6
 800c36a:	db0b      	blt.n	800c384 <__lshift+0x38>
 800c36c:	4638      	mov	r0, r7
 800c36e:	f7ff fde7 	bl	800bf40 <_Balloc>
 800c372:	4605      	mov	r5, r0
 800c374:	b948      	cbnz	r0, 800c38a <__lshift+0x3e>
 800c376:	4602      	mov	r2, r0
 800c378:	4b28      	ldr	r3, [pc, #160]	@ (800c41c <__lshift+0xd0>)
 800c37a:	4829      	ldr	r0, [pc, #164]	@ (800c420 <__lshift+0xd4>)
 800c37c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c380:	f7fe fe66 	bl	800b050 <__assert_func>
 800c384:	3101      	adds	r1, #1
 800c386:	005b      	lsls	r3, r3, #1
 800c388:	e7ee      	b.n	800c368 <__lshift+0x1c>
 800c38a:	2300      	movs	r3, #0
 800c38c:	f100 0114 	add.w	r1, r0, #20
 800c390:	f100 0210 	add.w	r2, r0, #16
 800c394:	4618      	mov	r0, r3
 800c396:	4553      	cmp	r3, sl
 800c398:	db33      	blt.n	800c402 <__lshift+0xb6>
 800c39a:	6920      	ldr	r0, [r4, #16]
 800c39c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3a0:	f104 0314 	add.w	r3, r4, #20
 800c3a4:	f019 091f 	ands.w	r9, r9, #31
 800c3a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c3b0:	d02b      	beq.n	800c40a <__lshift+0xbe>
 800c3b2:	f1c9 0e20 	rsb	lr, r9, #32
 800c3b6:	468a      	mov	sl, r1
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	6818      	ldr	r0, [r3, #0]
 800c3bc:	fa00 f009 	lsl.w	r0, r0, r9
 800c3c0:	4310      	orrs	r0, r2
 800c3c2:	f84a 0b04 	str.w	r0, [sl], #4
 800c3c6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3ca:	459c      	cmp	ip, r3
 800c3cc:	fa22 f20e 	lsr.w	r2, r2, lr
 800c3d0:	d8f3      	bhi.n	800c3ba <__lshift+0x6e>
 800c3d2:	ebac 0304 	sub.w	r3, ip, r4
 800c3d6:	3b15      	subs	r3, #21
 800c3d8:	f023 0303 	bic.w	r3, r3, #3
 800c3dc:	3304      	adds	r3, #4
 800c3de:	f104 0015 	add.w	r0, r4, #21
 800c3e2:	4560      	cmp	r0, ip
 800c3e4:	bf88      	it	hi
 800c3e6:	2304      	movhi	r3, #4
 800c3e8:	50ca      	str	r2, [r1, r3]
 800c3ea:	b10a      	cbz	r2, 800c3f0 <__lshift+0xa4>
 800c3ec:	f108 0602 	add.w	r6, r8, #2
 800c3f0:	3e01      	subs	r6, #1
 800c3f2:	4638      	mov	r0, r7
 800c3f4:	612e      	str	r6, [r5, #16]
 800c3f6:	4621      	mov	r1, r4
 800c3f8:	f7ff fde2 	bl	800bfc0 <_Bfree>
 800c3fc:	4628      	mov	r0, r5
 800c3fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c402:	f842 0f04 	str.w	r0, [r2, #4]!
 800c406:	3301      	adds	r3, #1
 800c408:	e7c5      	b.n	800c396 <__lshift+0x4a>
 800c40a:	3904      	subs	r1, #4
 800c40c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c410:	f841 2f04 	str.w	r2, [r1, #4]!
 800c414:	459c      	cmp	ip, r3
 800c416:	d8f9      	bhi.n	800c40c <__lshift+0xc0>
 800c418:	e7ea      	b.n	800c3f0 <__lshift+0xa4>
 800c41a:	bf00      	nop
 800c41c:	08010239 	.word	0x08010239
 800c420:	0801024a 	.word	0x0801024a

0800c424 <__mcmp>:
 800c424:	690a      	ldr	r2, [r1, #16]
 800c426:	4603      	mov	r3, r0
 800c428:	6900      	ldr	r0, [r0, #16]
 800c42a:	1a80      	subs	r0, r0, r2
 800c42c:	b530      	push	{r4, r5, lr}
 800c42e:	d10e      	bne.n	800c44e <__mcmp+0x2a>
 800c430:	3314      	adds	r3, #20
 800c432:	3114      	adds	r1, #20
 800c434:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c438:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c43c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c440:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c444:	4295      	cmp	r5, r2
 800c446:	d003      	beq.n	800c450 <__mcmp+0x2c>
 800c448:	d205      	bcs.n	800c456 <__mcmp+0x32>
 800c44a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c44e:	bd30      	pop	{r4, r5, pc}
 800c450:	42a3      	cmp	r3, r4
 800c452:	d3f3      	bcc.n	800c43c <__mcmp+0x18>
 800c454:	e7fb      	b.n	800c44e <__mcmp+0x2a>
 800c456:	2001      	movs	r0, #1
 800c458:	e7f9      	b.n	800c44e <__mcmp+0x2a>
	...

0800c45c <__mdiff>:
 800c45c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c460:	4689      	mov	r9, r1
 800c462:	4606      	mov	r6, r0
 800c464:	4611      	mov	r1, r2
 800c466:	4648      	mov	r0, r9
 800c468:	4614      	mov	r4, r2
 800c46a:	f7ff ffdb 	bl	800c424 <__mcmp>
 800c46e:	1e05      	subs	r5, r0, #0
 800c470:	d112      	bne.n	800c498 <__mdiff+0x3c>
 800c472:	4629      	mov	r1, r5
 800c474:	4630      	mov	r0, r6
 800c476:	f7ff fd63 	bl	800bf40 <_Balloc>
 800c47a:	4602      	mov	r2, r0
 800c47c:	b928      	cbnz	r0, 800c48a <__mdiff+0x2e>
 800c47e:	4b3f      	ldr	r3, [pc, #252]	@ (800c57c <__mdiff+0x120>)
 800c480:	f240 2137 	movw	r1, #567	@ 0x237
 800c484:	483e      	ldr	r0, [pc, #248]	@ (800c580 <__mdiff+0x124>)
 800c486:	f7fe fde3 	bl	800b050 <__assert_func>
 800c48a:	2301      	movs	r3, #1
 800c48c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c490:	4610      	mov	r0, r2
 800c492:	b003      	add	sp, #12
 800c494:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c498:	bfbc      	itt	lt
 800c49a:	464b      	movlt	r3, r9
 800c49c:	46a1      	movlt	r9, r4
 800c49e:	4630      	mov	r0, r6
 800c4a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c4a4:	bfba      	itte	lt
 800c4a6:	461c      	movlt	r4, r3
 800c4a8:	2501      	movlt	r5, #1
 800c4aa:	2500      	movge	r5, #0
 800c4ac:	f7ff fd48 	bl	800bf40 <_Balloc>
 800c4b0:	4602      	mov	r2, r0
 800c4b2:	b918      	cbnz	r0, 800c4bc <__mdiff+0x60>
 800c4b4:	4b31      	ldr	r3, [pc, #196]	@ (800c57c <__mdiff+0x120>)
 800c4b6:	f240 2145 	movw	r1, #581	@ 0x245
 800c4ba:	e7e3      	b.n	800c484 <__mdiff+0x28>
 800c4bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c4c0:	6926      	ldr	r6, [r4, #16]
 800c4c2:	60c5      	str	r5, [r0, #12]
 800c4c4:	f109 0310 	add.w	r3, r9, #16
 800c4c8:	f109 0514 	add.w	r5, r9, #20
 800c4cc:	f104 0e14 	add.w	lr, r4, #20
 800c4d0:	f100 0b14 	add.w	fp, r0, #20
 800c4d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c4d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c4dc:	9301      	str	r3, [sp, #4]
 800c4de:	46d9      	mov	r9, fp
 800c4e0:	f04f 0c00 	mov.w	ip, #0
 800c4e4:	9b01      	ldr	r3, [sp, #4]
 800c4e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c4ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c4ee:	9301      	str	r3, [sp, #4]
 800c4f0:	fa1f f38a 	uxth.w	r3, sl
 800c4f4:	4619      	mov	r1, r3
 800c4f6:	b283      	uxth	r3, r0
 800c4f8:	1acb      	subs	r3, r1, r3
 800c4fa:	0c00      	lsrs	r0, r0, #16
 800c4fc:	4463      	add	r3, ip
 800c4fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c502:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c506:	b29b      	uxth	r3, r3
 800c508:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c50c:	4576      	cmp	r6, lr
 800c50e:	f849 3b04 	str.w	r3, [r9], #4
 800c512:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c516:	d8e5      	bhi.n	800c4e4 <__mdiff+0x88>
 800c518:	1b33      	subs	r3, r6, r4
 800c51a:	3b15      	subs	r3, #21
 800c51c:	f023 0303 	bic.w	r3, r3, #3
 800c520:	3415      	adds	r4, #21
 800c522:	3304      	adds	r3, #4
 800c524:	42a6      	cmp	r6, r4
 800c526:	bf38      	it	cc
 800c528:	2304      	movcc	r3, #4
 800c52a:	441d      	add	r5, r3
 800c52c:	445b      	add	r3, fp
 800c52e:	461e      	mov	r6, r3
 800c530:	462c      	mov	r4, r5
 800c532:	4544      	cmp	r4, r8
 800c534:	d30e      	bcc.n	800c554 <__mdiff+0xf8>
 800c536:	f108 0103 	add.w	r1, r8, #3
 800c53a:	1b49      	subs	r1, r1, r5
 800c53c:	f021 0103 	bic.w	r1, r1, #3
 800c540:	3d03      	subs	r5, #3
 800c542:	45a8      	cmp	r8, r5
 800c544:	bf38      	it	cc
 800c546:	2100      	movcc	r1, #0
 800c548:	440b      	add	r3, r1
 800c54a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c54e:	b191      	cbz	r1, 800c576 <__mdiff+0x11a>
 800c550:	6117      	str	r7, [r2, #16]
 800c552:	e79d      	b.n	800c490 <__mdiff+0x34>
 800c554:	f854 1b04 	ldr.w	r1, [r4], #4
 800c558:	46e6      	mov	lr, ip
 800c55a:	0c08      	lsrs	r0, r1, #16
 800c55c:	fa1c fc81 	uxtah	ip, ip, r1
 800c560:	4471      	add	r1, lr
 800c562:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c566:	b289      	uxth	r1, r1
 800c568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c56c:	f846 1b04 	str.w	r1, [r6], #4
 800c570:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c574:	e7dd      	b.n	800c532 <__mdiff+0xd6>
 800c576:	3f01      	subs	r7, #1
 800c578:	e7e7      	b.n	800c54a <__mdiff+0xee>
 800c57a:	bf00      	nop
 800c57c:	08010239 	.word	0x08010239
 800c580:	0801024a 	.word	0x0801024a

0800c584 <__d2b>:
 800c584:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c588:	460f      	mov	r7, r1
 800c58a:	2101      	movs	r1, #1
 800c58c:	ec59 8b10 	vmov	r8, r9, d0
 800c590:	4616      	mov	r6, r2
 800c592:	f7ff fcd5 	bl	800bf40 <_Balloc>
 800c596:	4604      	mov	r4, r0
 800c598:	b930      	cbnz	r0, 800c5a8 <__d2b+0x24>
 800c59a:	4602      	mov	r2, r0
 800c59c:	4b23      	ldr	r3, [pc, #140]	@ (800c62c <__d2b+0xa8>)
 800c59e:	4824      	ldr	r0, [pc, #144]	@ (800c630 <__d2b+0xac>)
 800c5a0:	f240 310f 	movw	r1, #783	@ 0x30f
 800c5a4:	f7fe fd54 	bl	800b050 <__assert_func>
 800c5a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c5ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c5b0:	b10d      	cbz	r5, 800c5b6 <__d2b+0x32>
 800c5b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c5b6:	9301      	str	r3, [sp, #4]
 800c5b8:	f1b8 0300 	subs.w	r3, r8, #0
 800c5bc:	d023      	beq.n	800c606 <__d2b+0x82>
 800c5be:	4668      	mov	r0, sp
 800c5c0:	9300      	str	r3, [sp, #0]
 800c5c2:	f7ff fd84 	bl	800c0ce <__lo0bits>
 800c5c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5ca:	b1d0      	cbz	r0, 800c602 <__d2b+0x7e>
 800c5cc:	f1c0 0320 	rsb	r3, r0, #32
 800c5d0:	fa02 f303 	lsl.w	r3, r2, r3
 800c5d4:	430b      	orrs	r3, r1
 800c5d6:	40c2      	lsrs	r2, r0
 800c5d8:	6163      	str	r3, [r4, #20]
 800c5da:	9201      	str	r2, [sp, #4]
 800c5dc:	9b01      	ldr	r3, [sp, #4]
 800c5de:	61a3      	str	r3, [r4, #24]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	bf0c      	ite	eq
 800c5e4:	2201      	moveq	r2, #1
 800c5e6:	2202      	movne	r2, #2
 800c5e8:	6122      	str	r2, [r4, #16]
 800c5ea:	b1a5      	cbz	r5, 800c616 <__d2b+0x92>
 800c5ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c5f0:	4405      	add	r5, r0
 800c5f2:	603d      	str	r5, [r7, #0]
 800c5f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c5f8:	6030      	str	r0, [r6, #0]
 800c5fa:	4620      	mov	r0, r4
 800c5fc:	b003      	add	sp, #12
 800c5fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c602:	6161      	str	r1, [r4, #20]
 800c604:	e7ea      	b.n	800c5dc <__d2b+0x58>
 800c606:	a801      	add	r0, sp, #4
 800c608:	f7ff fd61 	bl	800c0ce <__lo0bits>
 800c60c:	9b01      	ldr	r3, [sp, #4]
 800c60e:	6163      	str	r3, [r4, #20]
 800c610:	3020      	adds	r0, #32
 800c612:	2201      	movs	r2, #1
 800c614:	e7e8      	b.n	800c5e8 <__d2b+0x64>
 800c616:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c61a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c61e:	6038      	str	r0, [r7, #0]
 800c620:	6918      	ldr	r0, [r3, #16]
 800c622:	f7ff fd35 	bl	800c090 <__hi0bits>
 800c626:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c62a:	e7e5      	b.n	800c5f8 <__d2b+0x74>
 800c62c:	08010239 	.word	0x08010239
 800c630:	0801024a 	.word	0x0801024a

0800c634 <__ssputs_r>:
 800c634:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c638:	688e      	ldr	r6, [r1, #8]
 800c63a:	461f      	mov	r7, r3
 800c63c:	42be      	cmp	r6, r7
 800c63e:	680b      	ldr	r3, [r1, #0]
 800c640:	4682      	mov	sl, r0
 800c642:	460c      	mov	r4, r1
 800c644:	4690      	mov	r8, r2
 800c646:	d82d      	bhi.n	800c6a4 <__ssputs_r+0x70>
 800c648:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c64c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c650:	d026      	beq.n	800c6a0 <__ssputs_r+0x6c>
 800c652:	6965      	ldr	r5, [r4, #20]
 800c654:	6909      	ldr	r1, [r1, #16]
 800c656:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c65a:	eba3 0901 	sub.w	r9, r3, r1
 800c65e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c662:	1c7b      	adds	r3, r7, #1
 800c664:	444b      	add	r3, r9
 800c666:	106d      	asrs	r5, r5, #1
 800c668:	429d      	cmp	r5, r3
 800c66a:	bf38      	it	cc
 800c66c:	461d      	movcc	r5, r3
 800c66e:	0553      	lsls	r3, r2, #21
 800c670:	d527      	bpl.n	800c6c2 <__ssputs_r+0x8e>
 800c672:	4629      	mov	r1, r5
 800c674:	f7ff fbd8 	bl	800be28 <_malloc_r>
 800c678:	4606      	mov	r6, r0
 800c67a:	b360      	cbz	r0, 800c6d6 <__ssputs_r+0xa2>
 800c67c:	6921      	ldr	r1, [r4, #16]
 800c67e:	464a      	mov	r2, r9
 800c680:	f7fe fcd7 	bl	800b032 <memcpy>
 800c684:	89a3      	ldrh	r3, [r4, #12]
 800c686:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c68a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c68e:	81a3      	strh	r3, [r4, #12]
 800c690:	6126      	str	r6, [r4, #16]
 800c692:	6165      	str	r5, [r4, #20]
 800c694:	444e      	add	r6, r9
 800c696:	eba5 0509 	sub.w	r5, r5, r9
 800c69a:	6026      	str	r6, [r4, #0]
 800c69c:	60a5      	str	r5, [r4, #8]
 800c69e:	463e      	mov	r6, r7
 800c6a0:	42be      	cmp	r6, r7
 800c6a2:	d900      	bls.n	800c6a6 <__ssputs_r+0x72>
 800c6a4:	463e      	mov	r6, r7
 800c6a6:	6820      	ldr	r0, [r4, #0]
 800c6a8:	4632      	mov	r2, r6
 800c6aa:	4641      	mov	r1, r8
 800c6ac:	f000 ff0d 	bl	800d4ca <memmove>
 800c6b0:	68a3      	ldr	r3, [r4, #8]
 800c6b2:	1b9b      	subs	r3, r3, r6
 800c6b4:	60a3      	str	r3, [r4, #8]
 800c6b6:	6823      	ldr	r3, [r4, #0]
 800c6b8:	4433      	add	r3, r6
 800c6ba:	6023      	str	r3, [r4, #0]
 800c6bc:	2000      	movs	r0, #0
 800c6be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6c2:	462a      	mov	r2, r5
 800c6c4:	f000 ff7b 	bl	800d5be <_realloc_r>
 800c6c8:	4606      	mov	r6, r0
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	d1e0      	bne.n	800c690 <__ssputs_r+0x5c>
 800c6ce:	6921      	ldr	r1, [r4, #16]
 800c6d0:	4650      	mov	r0, sl
 800c6d2:	f7ff fb35 	bl	800bd40 <_free_r>
 800c6d6:	230c      	movs	r3, #12
 800c6d8:	f8ca 3000 	str.w	r3, [sl]
 800c6dc:	89a3      	ldrh	r3, [r4, #12]
 800c6de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6e2:	81a3      	strh	r3, [r4, #12]
 800c6e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c6e8:	e7e9      	b.n	800c6be <__ssputs_r+0x8a>
	...

0800c6ec <_svfiprintf_r>:
 800c6ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6f0:	4698      	mov	r8, r3
 800c6f2:	898b      	ldrh	r3, [r1, #12]
 800c6f4:	061b      	lsls	r3, r3, #24
 800c6f6:	b09d      	sub	sp, #116	@ 0x74
 800c6f8:	4607      	mov	r7, r0
 800c6fa:	460d      	mov	r5, r1
 800c6fc:	4614      	mov	r4, r2
 800c6fe:	d510      	bpl.n	800c722 <_svfiprintf_r+0x36>
 800c700:	690b      	ldr	r3, [r1, #16]
 800c702:	b973      	cbnz	r3, 800c722 <_svfiprintf_r+0x36>
 800c704:	2140      	movs	r1, #64	@ 0x40
 800c706:	f7ff fb8f 	bl	800be28 <_malloc_r>
 800c70a:	6028      	str	r0, [r5, #0]
 800c70c:	6128      	str	r0, [r5, #16]
 800c70e:	b930      	cbnz	r0, 800c71e <_svfiprintf_r+0x32>
 800c710:	230c      	movs	r3, #12
 800c712:	603b      	str	r3, [r7, #0]
 800c714:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c718:	b01d      	add	sp, #116	@ 0x74
 800c71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c71e:	2340      	movs	r3, #64	@ 0x40
 800c720:	616b      	str	r3, [r5, #20]
 800c722:	2300      	movs	r3, #0
 800c724:	9309      	str	r3, [sp, #36]	@ 0x24
 800c726:	2320      	movs	r3, #32
 800c728:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c72c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c730:	2330      	movs	r3, #48	@ 0x30
 800c732:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c8d0 <_svfiprintf_r+0x1e4>
 800c736:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c73a:	f04f 0901 	mov.w	r9, #1
 800c73e:	4623      	mov	r3, r4
 800c740:	469a      	mov	sl, r3
 800c742:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c746:	b10a      	cbz	r2, 800c74c <_svfiprintf_r+0x60>
 800c748:	2a25      	cmp	r2, #37	@ 0x25
 800c74a:	d1f9      	bne.n	800c740 <_svfiprintf_r+0x54>
 800c74c:	ebba 0b04 	subs.w	fp, sl, r4
 800c750:	d00b      	beq.n	800c76a <_svfiprintf_r+0x7e>
 800c752:	465b      	mov	r3, fp
 800c754:	4622      	mov	r2, r4
 800c756:	4629      	mov	r1, r5
 800c758:	4638      	mov	r0, r7
 800c75a:	f7ff ff6b 	bl	800c634 <__ssputs_r>
 800c75e:	3001      	adds	r0, #1
 800c760:	f000 80a7 	beq.w	800c8b2 <_svfiprintf_r+0x1c6>
 800c764:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c766:	445a      	add	r2, fp
 800c768:	9209      	str	r2, [sp, #36]	@ 0x24
 800c76a:	f89a 3000 	ldrb.w	r3, [sl]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	f000 809f 	beq.w	800c8b2 <_svfiprintf_r+0x1c6>
 800c774:	2300      	movs	r3, #0
 800c776:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c77a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c77e:	f10a 0a01 	add.w	sl, sl, #1
 800c782:	9304      	str	r3, [sp, #16]
 800c784:	9307      	str	r3, [sp, #28]
 800c786:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c78a:	931a      	str	r3, [sp, #104]	@ 0x68
 800c78c:	4654      	mov	r4, sl
 800c78e:	2205      	movs	r2, #5
 800c790:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c794:	484e      	ldr	r0, [pc, #312]	@ (800c8d0 <_svfiprintf_r+0x1e4>)
 800c796:	f7f3 fd1b 	bl	80001d0 <memchr>
 800c79a:	9a04      	ldr	r2, [sp, #16]
 800c79c:	b9d8      	cbnz	r0, 800c7d6 <_svfiprintf_r+0xea>
 800c79e:	06d0      	lsls	r0, r2, #27
 800c7a0:	bf44      	itt	mi
 800c7a2:	2320      	movmi	r3, #32
 800c7a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7a8:	0711      	lsls	r1, r2, #28
 800c7aa:	bf44      	itt	mi
 800c7ac:	232b      	movmi	r3, #43	@ 0x2b
 800c7ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c7b2:	f89a 3000 	ldrb.w	r3, [sl]
 800c7b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c7b8:	d015      	beq.n	800c7e6 <_svfiprintf_r+0xfa>
 800c7ba:	9a07      	ldr	r2, [sp, #28]
 800c7bc:	4654      	mov	r4, sl
 800c7be:	2000      	movs	r0, #0
 800c7c0:	f04f 0c0a 	mov.w	ip, #10
 800c7c4:	4621      	mov	r1, r4
 800c7c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7ca:	3b30      	subs	r3, #48	@ 0x30
 800c7cc:	2b09      	cmp	r3, #9
 800c7ce:	d94b      	bls.n	800c868 <_svfiprintf_r+0x17c>
 800c7d0:	b1b0      	cbz	r0, 800c800 <_svfiprintf_r+0x114>
 800c7d2:	9207      	str	r2, [sp, #28]
 800c7d4:	e014      	b.n	800c800 <_svfiprintf_r+0x114>
 800c7d6:	eba0 0308 	sub.w	r3, r0, r8
 800c7da:	fa09 f303 	lsl.w	r3, r9, r3
 800c7de:	4313      	orrs	r3, r2
 800c7e0:	9304      	str	r3, [sp, #16]
 800c7e2:	46a2      	mov	sl, r4
 800c7e4:	e7d2      	b.n	800c78c <_svfiprintf_r+0xa0>
 800c7e6:	9b03      	ldr	r3, [sp, #12]
 800c7e8:	1d19      	adds	r1, r3, #4
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	9103      	str	r1, [sp, #12]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	bfbb      	ittet	lt
 800c7f2:	425b      	neglt	r3, r3
 800c7f4:	f042 0202 	orrlt.w	r2, r2, #2
 800c7f8:	9307      	strge	r3, [sp, #28]
 800c7fa:	9307      	strlt	r3, [sp, #28]
 800c7fc:	bfb8      	it	lt
 800c7fe:	9204      	strlt	r2, [sp, #16]
 800c800:	7823      	ldrb	r3, [r4, #0]
 800c802:	2b2e      	cmp	r3, #46	@ 0x2e
 800c804:	d10a      	bne.n	800c81c <_svfiprintf_r+0x130>
 800c806:	7863      	ldrb	r3, [r4, #1]
 800c808:	2b2a      	cmp	r3, #42	@ 0x2a
 800c80a:	d132      	bne.n	800c872 <_svfiprintf_r+0x186>
 800c80c:	9b03      	ldr	r3, [sp, #12]
 800c80e:	1d1a      	adds	r2, r3, #4
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	9203      	str	r2, [sp, #12]
 800c814:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c818:	3402      	adds	r4, #2
 800c81a:	9305      	str	r3, [sp, #20]
 800c81c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c8e0 <_svfiprintf_r+0x1f4>
 800c820:	7821      	ldrb	r1, [r4, #0]
 800c822:	2203      	movs	r2, #3
 800c824:	4650      	mov	r0, sl
 800c826:	f7f3 fcd3 	bl	80001d0 <memchr>
 800c82a:	b138      	cbz	r0, 800c83c <_svfiprintf_r+0x150>
 800c82c:	9b04      	ldr	r3, [sp, #16]
 800c82e:	eba0 000a 	sub.w	r0, r0, sl
 800c832:	2240      	movs	r2, #64	@ 0x40
 800c834:	4082      	lsls	r2, r0
 800c836:	4313      	orrs	r3, r2
 800c838:	3401      	adds	r4, #1
 800c83a:	9304      	str	r3, [sp, #16]
 800c83c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c840:	4824      	ldr	r0, [pc, #144]	@ (800c8d4 <_svfiprintf_r+0x1e8>)
 800c842:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c846:	2206      	movs	r2, #6
 800c848:	f7f3 fcc2 	bl	80001d0 <memchr>
 800c84c:	2800      	cmp	r0, #0
 800c84e:	d036      	beq.n	800c8be <_svfiprintf_r+0x1d2>
 800c850:	4b21      	ldr	r3, [pc, #132]	@ (800c8d8 <_svfiprintf_r+0x1ec>)
 800c852:	bb1b      	cbnz	r3, 800c89c <_svfiprintf_r+0x1b0>
 800c854:	9b03      	ldr	r3, [sp, #12]
 800c856:	3307      	adds	r3, #7
 800c858:	f023 0307 	bic.w	r3, r3, #7
 800c85c:	3308      	adds	r3, #8
 800c85e:	9303      	str	r3, [sp, #12]
 800c860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c862:	4433      	add	r3, r6
 800c864:	9309      	str	r3, [sp, #36]	@ 0x24
 800c866:	e76a      	b.n	800c73e <_svfiprintf_r+0x52>
 800c868:	fb0c 3202 	mla	r2, ip, r2, r3
 800c86c:	460c      	mov	r4, r1
 800c86e:	2001      	movs	r0, #1
 800c870:	e7a8      	b.n	800c7c4 <_svfiprintf_r+0xd8>
 800c872:	2300      	movs	r3, #0
 800c874:	3401      	adds	r4, #1
 800c876:	9305      	str	r3, [sp, #20]
 800c878:	4619      	mov	r1, r3
 800c87a:	f04f 0c0a 	mov.w	ip, #10
 800c87e:	4620      	mov	r0, r4
 800c880:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c884:	3a30      	subs	r2, #48	@ 0x30
 800c886:	2a09      	cmp	r2, #9
 800c888:	d903      	bls.n	800c892 <_svfiprintf_r+0x1a6>
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d0c6      	beq.n	800c81c <_svfiprintf_r+0x130>
 800c88e:	9105      	str	r1, [sp, #20]
 800c890:	e7c4      	b.n	800c81c <_svfiprintf_r+0x130>
 800c892:	fb0c 2101 	mla	r1, ip, r1, r2
 800c896:	4604      	mov	r4, r0
 800c898:	2301      	movs	r3, #1
 800c89a:	e7f0      	b.n	800c87e <_svfiprintf_r+0x192>
 800c89c:	ab03      	add	r3, sp, #12
 800c89e:	9300      	str	r3, [sp, #0]
 800c8a0:	462a      	mov	r2, r5
 800c8a2:	4b0e      	ldr	r3, [pc, #56]	@ (800c8dc <_svfiprintf_r+0x1f0>)
 800c8a4:	a904      	add	r1, sp, #16
 800c8a6:	4638      	mov	r0, r7
 800c8a8:	f7fd fc4a 	bl	800a140 <_printf_float>
 800c8ac:	1c42      	adds	r2, r0, #1
 800c8ae:	4606      	mov	r6, r0
 800c8b0:	d1d6      	bne.n	800c860 <_svfiprintf_r+0x174>
 800c8b2:	89ab      	ldrh	r3, [r5, #12]
 800c8b4:	065b      	lsls	r3, r3, #25
 800c8b6:	f53f af2d 	bmi.w	800c714 <_svfiprintf_r+0x28>
 800c8ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c8bc:	e72c      	b.n	800c718 <_svfiprintf_r+0x2c>
 800c8be:	ab03      	add	r3, sp, #12
 800c8c0:	9300      	str	r3, [sp, #0]
 800c8c2:	462a      	mov	r2, r5
 800c8c4:	4b05      	ldr	r3, [pc, #20]	@ (800c8dc <_svfiprintf_r+0x1f0>)
 800c8c6:	a904      	add	r1, sp, #16
 800c8c8:	4638      	mov	r0, r7
 800c8ca:	f7fd fed1 	bl	800a670 <_printf_i>
 800c8ce:	e7ed      	b.n	800c8ac <_svfiprintf_r+0x1c0>
 800c8d0:	080102a3 	.word	0x080102a3
 800c8d4:	080102ad 	.word	0x080102ad
 800c8d8:	0800a141 	.word	0x0800a141
 800c8dc:	0800c635 	.word	0x0800c635
 800c8e0:	080102a9 	.word	0x080102a9

0800c8e4 <_sungetc_r>:
 800c8e4:	b538      	push	{r3, r4, r5, lr}
 800c8e6:	1c4b      	adds	r3, r1, #1
 800c8e8:	4614      	mov	r4, r2
 800c8ea:	d103      	bne.n	800c8f4 <_sungetc_r+0x10>
 800c8ec:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	bd38      	pop	{r3, r4, r5, pc}
 800c8f4:	8993      	ldrh	r3, [r2, #12]
 800c8f6:	f023 0320 	bic.w	r3, r3, #32
 800c8fa:	8193      	strh	r3, [r2, #12]
 800c8fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c8fe:	6852      	ldr	r2, [r2, #4]
 800c900:	b2cd      	uxtb	r5, r1
 800c902:	b18b      	cbz	r3, 800c928 <_sungetc_r+0x44>
 800c904:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c906:	4293      	cmp	r3, r2
 800c908:	dd08      	ble.n	800c91c <_sungetc_r+0x38>
 800c90a:	6823      	ldr	r3, [r4, #0]
 800c90c:	1e5a      	subs	r2, r3, #1
 800c90e:	6022      	str	r2, [r4, #0]
 800c910:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c914:	6863      	ldr	r3, [r4, #4]
 800c916:	3301      	adds	r3, #1
 800c918:	6063      	str	r3, [r4, #4]
 800c91a:	e7e9      	b.n	800c8f0 <_sungetc_r+0xc>
 800c91c:	4621      	mov	r1, r4
 800c91e:	f000 fd9a 	bl	800d456 <__submore>
 800c922:	2800      	cmp	r0, #0
 800c924:	d0f1      	beq.n	800c90a <_sungetc_r+0x26>
 800c926:	e7e1      	b.n	800c8ec <_sungetc_r+0x8>
 800c928:	6921      	ldr	r1, [r4, #16]
 800c92a:	6823      	ldr	r3, [r4, #0]
 800c92c:	b151      	cbz	r1, 800c944 <_sungetc_r+0x60>
 800c92e:	4299      	cmp	r1, r3
 800c930:	d208      	bcs.n	800c944 <_sungetc_r+0x60>
 800c932:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c936:	42a9      	cmp	r1, r5
 800c938:	d104      	bne.n	800c944 <_sungetc_r+0x60>
 800c93a:	3b01      	subs	r3, #1
 800c93c:	3201      	adds	r2, #1
 800c93e:	6023      	str	r3, [r4, #0]
 800c940:	6062      	str	r2, [r4, #4]
 800c942:	e7d5      	b.n	800c8f0 <_sungetc_r+0xc>
 800c944:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800c948:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c94c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c94e:	2303      	movs	r3, #3
 800c950:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c952:	4623      	mov	r3, r4
 800c954:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c958:	6023      	str	r3, [r4, #0]
 800c95a:	2301      	movs	r3, #1
 800c95c:	e7dc      	b.n	800c918 <_sungetc_r+0x34>

0800c95e <__ssrefill_r>:
 800c95e:	b510      	push	{r4, lr}
 800c960:	460c      	mov	r4, r1
 800c962:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c964:	b169      	cbz	r1, 800c982 <__ssrefill_r+0x24>
 800c966:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c96a:	4299      	cmp	r1, r3
 800c96c:	d001      	beq.n	800c972 <__ssrefill_r+0x14>
 800c96e:	f7ff f9e7 	bl	800bd40 <_free_r>
 800c972:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c974:	6063      	str	r3, [r4, #4]
 800c976:	2000      	movs	r0, #0
 800c978:	6360      	str	r0, [r4, #52]	@ 0x34
 800c97a:	b113      	cbz	r3, 800c982 <__ssrefill_r+0x24>
 800c97c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c97e:	6023      	str	r3, [r4, #0]
 800c980:	bd10      	pop	{r4, pc}
 800c982:	6923      	ldr	r3, [r4, #16]
 800c984:	6023      	str	r3, [r4, #0]
 800c986:	2300      	movs	r3, #0
 800c988:	6063      	str	r3, [r4, #4]
 800c98a:	89a3      	ldrh	r3, [r4, #12]
 800c98c:	f043 0320 	orr.w	r3, r3, #32
 800c990:	81a3      	strh	r3, [r4, #12]
 800c992:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c996:	e7f3      	b.n	800c980 <__ssrefill_r+0x22>

0800c998 <__ssvfiscanf_r>:
 800c998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c99c:	460c      	mov	r4, r1
 800c99e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800c9a2:	2100      	movs	r1, #0
 800c9a4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c9a8:	49a6      	ldr	r1, [pc, #664]	@ (800cc44 <__ssvfiscanf_r+0x2ac>)
 800c9aa:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c9ac:	f10d 0804 	add.w	r8, sp, #4
 800c9b0:	49a5      	ldr	r1, [pc, #660]	@ (800cc48 <__ssvfiscanf_r+0x2b0>)
 800c9b2:	4fa6      	ldr	r7, [pc, #664]	@ (800cc4c <__ssvfiscanf_r+0x2b4>)
 800c9b4:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c9b8:	4606      	mov	r6, r0
 800c9ba:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c9bc:	9300      	str	r3, [sp, #0]
 800c9be:	f892 9000 	ldrb.w	r9, [r2]
 800c9c2:	f1b9 0f00 	cmp.w	r9, #0
 800c9c6:	f000 8158 	beq.w	800cc7a <__ssvfiscanf_r+0x2e2>
 800c9ca:	f817 3009 	ldrb.w	r3, [r7, r9]
 800c9ce:	f013 0308 	ands.w	r3, r3, #8
 800c9d2:	f102 0501 	add.w	r5, r2, #1
 800c9d6:	d019      	beq.n	800ca0c <__ssvfiscanf_r+0x74>
 800c9d8:	6863      	ldr	r3, [r4, #4]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	dd0f      	ble.n	800c9fe <__ssvfiscanf_r+0x66>
 800c9de:	6823      	ldr	r3, [r4, #0]
 800c9e0:	781a      	ldrb	r2, [r3, #0]
 800c9e2:	5cba      	ldrb	r2, [r7, r2]
 800c9e4:	0712      	lsls	r2, r2, #28
 800c9e6:	d401      	bmi.n	800c9ec <__ssvfiscanf_r+0x54>
 800c9e8:	462a      	mov	r2, r5
 800c9ea:	e7e8      	b.n	800c9be <__ssvfiscanf_r+0x26>
 800c9ec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c9ee:	3201      	adds	r2, #1
 800c9f0:	9245      	str	r2, [sp, #276]	@ 0x114
 800c9f2:	6862      	ldr	r2, [r4, #4]
 800c9f4:	3301      	adds	r3, #1
 800c9f6:	3a01      	subs	r2, #1
 800c9f8:	6062      	str	r2, [r4, #4]
 800c9fa:	6023      	str	r3, [r4, #0]
 800c9fc:	e7ec      	b.n	800c9d8 <__ssvfiscanf_r+0x40>
 800c9fe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ca00:	4621      	mov	r1, r4
 800ca02:	4630      	mov	r0, r6
 800ca04:	4798      	blx	r3
 800ca06:	2800      	cmp	r0, #0
 800ca08:	d0e9      	beq.n	800c9de <__ssvfiscanf_r+0x46>
 800ca0a:	e7ed      	b.n	800c9e8 <__ssvfiscanf_r+0x50>
 800ca0c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800ca10:	f040 8085 	bne.w	800cb1e <__ssvfiscanf_r+0x186>
 800ca14:	9341      	str	r3, [sp, #260]	@ 0x104
 800ca16:	9343      	str	r3, [sp, #268]	@ 0x10c
 800ca18:	7853      	ldrb	r3, [r2, #1]
 800ca1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ca1c:	bf02      	ittt	eq
 800ca1e:	2310      	moveq	r3, #16
 800ca20:	1c95      	addeq	r5, r2, #2
 800ca22:	9341      	streq	r3, [sp, #260]	@ 0x104
 800ca24:	220a      	movs	r2, #10
 800ca26:	46aa      	mov	sl, r5
 800ca28:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ca2c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800ca30:	2b09      	cmp	r3, #9
 800ca32:	d91e      	bls.n	800ca72 <__ssvfiscanf_r+0xda>
 800ca34:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800cc50 <__ssvfiscanf_r+0x2b8>
 800ca38:	2203      	movs	r2, #3
 800ca3a:	4658      	mov	r0, fp
 800ca3c:	f7f3 fbc8 	bl	80001d0 <memchr>
 800ca40:	b138      	cbz	r0, 800ca52 <__ssvfiscanf_r+0xba>
 800ca42:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ca44:	eba0 000b 	sub.w	r0, r0, fp
 800ca48:	2301      	movs	r3, #1
 800ca4a:	4083      	lsls	r3, r0
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	9341      	str	r3, [sp, #260]	@ 0x104
 800ca50:	4655      	mov	r5, sl
 800ca52:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ca56:	2b78      	cmp	r3, #120	@ 0x78
 800ca58:	d806      	bhi.n	800ca68 <__ssvfiscanf_r+0xd0>
 800ca5a:	2b57      	cmp	r3, #87	@ 0x57
 800ca5c:	d810      	bhi.n	800ca80 <__ssvfiscanf_r+0xe8>
 800ca5e:	2b25      	cmp	r3, #37	@ 0x25
 800ca60:	d05d      	beq.n	800cb1e <__ssvfiscanf_r+0x186>
 800ca62:	d857      	bhi.n	800cb14 <__ssvfiscanf_r+0x17c>
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d075      	beq.n	800cb54 <__ssvfiscanf_r+0x1bc>
 800ca68:	2303      	movs	r3, #3
 800ca6a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ca6c:	230a      	movs	r3, #10
 800ca6e:	9342      	str	r3, [sp, #264]	@ 0x108
 800ca70:	e088      	b.n	800cb84 <__ssvfiscanf_r+0x1ec>
 800ca72:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800ca74:	fb02 1103 	mla	r1, r2, r3, r1
 800ca78:	3930      	subs	r1, #48	@ 0x30
 800ca7a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800ca7c:	4655      	mov	r5, sl
 800ca7e:	e7d2      	b.n	800ca26 <__ssvfiscanf_r+0x8e>
 800ca80:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800ca84:	2a20      	cmp	r2, #32
 800ca86:	d8ef      	bhi.n	800ca68 <__ssvfiscanf_r+0xd0>
 800ca88:	a101      	add	r1, pc, #4	@ (adr r1, 800ca90 <__ssvfiscanf_r+0xf8>)
 800ca8a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ca8e:	bf00      	nop
 800ca90:	0800cb63 	.word	0x0800cb63
 800ca94:	0800ca69 	.word	0x0800ca69
 800ca98:	0800ca69 	.word	0x0800ca69
 800ca9c:	0800cbbd 	.word	0x0800cbbd
 800caa0:	0800ca69 	.word	0x0800ca69
 800caa4:	0800ca69 	.word	0x0800ca69
 800caa8:	0800ca69 	.word	0x0800ca69
 800caac:	0800ca69 	.word	0x0800ca69
 800cab0:	0800ca69 	.word	0x0800ca69
 800cab4:	0800ca69 	.word	0x0800ca69
 800cab8:	0800ca69 	.word	0x0800ca69
 800cabc:	0800cbd3 	.word	0x0800cbd3
 800cac0:	0800cbb9 	.word	0x0800cbb9
 800cac4:	0800cb1b 	.word	0x0800cb1b
 800cac8:	0800cb1b 	.word	0x0800cb1b
 800cacc:	0800cb1b 	.word	0x0800cb1b
 800cad0:	0800ca69 	.word	0x0800ca69
 800cad4:	0800cb75 	.word	0x0800cb75
 800cad8:	0800ca69 	.word	0x0800ca69
 800cadc:	0800ca69 	.word	0x0800ca69
 800cae0:	0800ca69 	.word	0x0800ca69
 800cae4:	0800ca69 	.word	0x0800ca69
 800cae8:	0800cbe3 	.word	0x0800cbe3
 800caec:	0800cb7d 	.word	0x0800cb7d
 800caf0:	0800cb5b 	.word	0x0800cb5b
 800caf4:	0800ca69 	.word	0x0800ca69
 800caf8:	0800ca69 	.word	0x0800ca69
 800cafc:	0800cbdf 	.word	0x0800cbdf
 800cb00:	0800ca69 	.word	0x0800ca69
 800cb04:	0800cbb9 	.word	0x0800cbb9
 800cb08:	0800ca69 	.word	0x0800ca69
 800cb0c:	0800ca69 	.word	0x0800ca69
 800cb10:	0800cb63 	.word	0x0800cb63
 800cb14:	3b45      	subs	r3, #69	@ 0x45
 800cb16:	2b02      	cmp	r3, #2
 800cb18:	d8a6      	bhi.n	800ca68 <__ssvfiscanf_r+0xd0>
 800cb1a:	2305      	movs	r3, #5
 800cb1c:	e031      	b.n	800cb82 <__ssvfiscanf_r+0x1ea>
 800cb1e:	6863      	ldr	r3, [r4, #4]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	dd0d      	ble.n	800cb40 <__ssvfiscanf_r+0x1a8>
 800cb24:	6823      	ldr	r3, [r4, #0]
 800cb26:	781a      	ldrb	r2, [r3, #0]
 800cb28:	454a      	cmp	r2, r9
 800cb2a:	f040 80a6 	bne.w	800cc7a <__ssvfiscanf_r+0x2e2>
 800cb2e:	3301      	adds	r3, #1
 800cb30:	6862      	ldr	r2, [r4, #4]
 800cb32:	6023      	str	r3, [r4, #0]
 800cb34:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800cb36:	3a01      	subs	r2, #1
 800cb38:	3301      	adds	r3, #1
 800cb3a:	6062      	str	r2, [r4, #4]
 800cb3c:	9345      	str	r3, [sp, #276]	@ 0x114
 800cb3e:	e753      	b.n	800c9e8 <__ssvfiscanf_r+0x50>
 800cb40:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800cb42:	4621      	mov	r1, r4
 800cb44:	4630      	mov	r0, r6
 800cb46:	4798      	blx	r3
 800cb48:	2800      	cmp	r0, #0
 800cb4a:	d0eb      	beq.n	800cb24 <__ssvfiscanf_r+0x18c>
 800cb4c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800cb4e:	2800      	cmp	r0, #0
 800cb50:	f040 808b 	bne.w	800cc6a <__ssvfiscanf_r+0x2d2>
 800cb54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cb58:	e08b      	b.n	800cc72 <__ssvfiscanf_r+0x2da>
 800cb5a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800cb5c:	f042 0220 	orr.w	r2, r2, #32
 800cb60:	9241      	str	r2, [sp, #260]	@ 0x104
 800cb62:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800cb64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cb68:	9241      	str	r2, [sp, #260]	@ 0x104
 800cb6a:	2210      	movs	r2, #16
 800cb6c:	2b6e      	cmp	r3, #110	@ 0x6e
 800cb6e:	9242      	str	r2, [sp, #264]	@ 0x108
 800cb70:	d902      	bls.n	800cb78 <__ssvfiscanf_r+0x1e0>
 800cb72:	e005      	b.n	800cb80 <__ssvfiscanf_r+0x1e8>
 800cb74:	2300      	movs	r3, #0
 800cb76:	9342      	str	r3, [sp, #264]	@ 0x108
 800cb78:	2303      	movs	r3, #3
 800cb7a:	e002      	b.n	800cb82 <__ssvfiscanf_r+0x1ea>
 800cb7c:	2308      	movs	r3, #8
 800cb7e:	9342      	str	r3, [sp, #264]	@ 0x108
 800cb80:	2304      	movs	r3, #4
 800cb82:	9347      	str	r3, [sp, #284]	@ 0x11c
 800cb84:	6863      	ldr	r3, [r4, #4]
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	dd39      	ble.n	800cbfe <__ssvfiscanf_r+0x266>
 800cb8a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800cb8c:	0659      	lsls	r1, r3, #25
 800cb8e:	d404      	bmi.n	800cb9a <__ssvfiscanf_r+0x202>
 800cb90:	6823      	ldr	r3, [r4, #0]
 800cb92:	781a      	ldrb	r2, [r3, #0]
 800cb94:	5cba      	ldrb	r2, [r7, r2]
 800cb96:	0712      	lsls	r2, r2, #28
 800cb98:	d438      	bmi.n	800cc0c <__ssvfiscanf_r+0x274>
 800cb9a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800cb9c:	2b02      	cmp	r3, #2
 800cb9e:	dc47      	bgt.n	800cc30 <__ssvfiscanf_r+0x298>
 800cba0:	466b      	mov	r3, sp
 800cba2:	4622      	mov	r2, r4
 800cba4:	a941      	add	r1, sp, #260	@ 0x104
 800cba6:	4630      	mov	r0, r6
 800cba8:	f000 f9ae 	bl	800cf08 <_scanf_chars>
 800cbac:	2801      	cmp	r0, #1
 800cbae:	d064      	beq.n	800cc7a <__ssvfiscanf_r+0x2e2>
 800cbb0:	2802      	cmp	r0, #2
 800cbb2:	f47f af19 	bne.w	800c9e8 <__ssvfiscanf_r+0x50>
 800cbb6:	e7c9      	b.n	800cb4c <__ssvfiscanf_r+0x1b4>
 800cbb8:	220a      	movs	r2, #10
 800cbba:	e7d7      	b.n	800cb6c <__ssvfiscanf_r+0x1d4>
 800cbbc:	4629      	mov	r1, r5
 800cbbe:	4640      	mov	r0, r8
 800cbc0:	f000 fc10 	bl	800d3e4 <__sccl>
 800cbc4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800cbc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbca:	9341      	str	r3, [sp, #260]	@ 0x104
 800cbcc:	4605      	mov	r5, r0
 800cbce:	2301      	movs	r3, #1
 800cbd0:	e7d7      	b.n	800cb82 <__ssvfiscanf_r+0x1ea>
 800cbd2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800cbd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cbd8:	9341      	str	r3, [sp, #260]	@ 0x104
 800cbda:	2300      	movs	r3, #0
 800cbdc:	e7d1      	b.n	800cb82 <__ssvfiscanf_r+0x1ea>
 800cbde:	2302      	movs	r3, #2
 800cbe0:	e7cf      	b.n	800cb82 <__ssvfiscanf_r+0x1ea>
 800cbe2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800cbe4:	06c3      	lsls	r3, r0, #27
 800cbe6:	f53f aeff 	bmi.w	800c9e8 <__ssvfiscanf_r+0x50>
 800cbea:	9b00      	ldr	r3, [sp, #0]
 800cbec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800cbee:	1d19      	adds	r1, r3, #4
 800cbf0:	9100      	str	r1, [sp, #0]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	07c0      	lsls	r0, r0, #31
 800cbf6:	bf4c      	ite	mi
 800cbf8:	801a      	strhmi	r2, [r3, #0]
 800cbfa:	601a      	strpl	r2, [r3, #0]
 800cbfc:	e6f4      	b.n	800c9e8 <__ssvfiscanf_r+0x50>
 800cbfe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800cc00:	4621      	mov	r1, r4
 800cc02:	4630      	mov	r0, r6
 800cc04:	4798      	blx	r3
 800cc06:	2800      	cmp	r0, #0
 800cc08:	d0bf      	beq.n	800cb8a <__ssvfiscanf_r+0x1f2>
 800cc0a:	e79f      	b.n	800cb4c <__ssvfiscanf_r+0x1b4>
 800cc0c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800cc0e:	3201      	adds	r2, #1
 800cc10:	9245      	str	r2, [sp, #276]	@ 0x114
 800cc12:	6862      	ldr	r2, [r4, #4]
 800cc14:	3a01      	subs	r2, #1
 800cc16:	2a00      	cmp	r2, #0
 800cc18:	6062      	str	r2, [r4, #4]
 800cc1a:	dd02      	ble.n	800cc22 <__ssvfiscanf_r+0x28a>
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	6023      	str	r3, [r4, #0]
 800cc20:	e7b6      	b.n	800cb90 <__ssvfiscanf_r+0x1f8>
 800cc22:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800cc24:	4621      	mov	r1, r4
 800cc26:	4630      	mov	r0, r6
 800cc28:	4798      	blx	r3
 800cc2a:	2800      	cmp	r0, #0
 800cc2c:	d0b0      	beq.n	800cb90 <__ssvfiscanf_r+0x1f8>
 800cc2e:	e78d      	b.n	800cb4c <__ssvfiscanf_r+0x1b4>
 800cc30:	2b04      	cmp	r3, #4
 800cc32:	dc0f      	bgt.n	800cc54 <__ssvfiscanf_r+0x2bc>
 800cc34:	466b      	mov	r3, sp
 800cc36:	4622      	mov	r2, r4
 800cc38:	a941      	add	r1, sp, #260	@ 0x104
 800cc3a:	4630      	mov	r0, r6
 800cc3c:	f000 f9be 	bl	800cfbc <_scanf_i>
 800cc40:	e7b4      	b.n	800cbac <__ssvfiscanf_r+0x214>
 800cc42:	bf00      	nop
 800cc44:	0800c8e5 	.word	0x0800c8e5
 800cc48:	0800c95f 	.word	0x0800c95f
 800cc4c:	0800fff5 	.word	0x0800fff5
 800cc50:	080102a9 	.word	0x080102a9
 800cc54:	4b0a      	ldr	r3, [pc, #40]	@ (800cc80 <__ssvfiscanf_r+0x2e8>)
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	f43f aec6 	beq.w	800c9e8 <__ssvfiscanf_r+0x50>
 800cc5c:	466b      	mov	r3, sp
 800cc5e:	4622      	mov	r2, r4
 800cc60:	a941      	add	r1, sp, #260	@ 0x104
 800cc62:	4630      	mov	r0, r6
 800cc64:	f3af 8000 	nop.w
 800cc68:	e7a0      	b.n	800cbac <__ssvfiscanf_r+0x214>
 800cc6a:	89a3      	ldrh	r3, [r4, #12]
 800cc6c:	065b      	lsls	r3, r3, #25
 800cc6e:	f53f af71 	bmi.w	800cb54 <__ssvfiscanf_r+0x1bc>
 800cc72:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800cc76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc7a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800cc7c:	e7f9      	b.n	800cc72 <__ssvfiscanf_r+0x2da>
 800cc7e:	bf00      	nop
 800cc80:	00000000 	.word	0x00000000

0800cc84 <__sfputc_r>:
 800cc84:	6893      	ldr	r3, [r2, #8]
 800cc86:	3b01      	subs	r3, #1
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	b410      	push	{r4}
 800cc8c:	6093      	str	r3, [r2, #8]
 800cc8e:	da08      	bge.n	800cca2 <__sfputc_r+0x1e>
 800cc90:	6994      	ldr	r4, [r2, #24]
 800cc92:	42a3      	cmp	r3, r4
 800cc94:	db01      	blt.n	800cc9a <__sfputc_r+0x16>
 800cc96:	290a      	cmp	r1, #10
 800cc98:	d103      	bne.n	800cca2 <__sfputc_r+0x1e>
 800cc9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc9e:	f7fe b800 	b.w	800aca2 <__swbuf_r>
 800cca2:	6813      	ldr	r3, [r2, #0]
 800cca4:	1c58      	adds	r0, r3, #1
 800cca6:	6010      	str	r0, [r2, #0]
 800cca8:	7019      	strb	r1, [r3, #0]
 800ccaa:	4608      	mov	r0, r1
 800ccac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ccb0:	4770      	bx	lr

0800ccb2 <__sfputs_r>:
 800ccb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccb4:	4606      	mov	r6, r0
 800ccb6:	460f      	mov	r7, r1
 800ccb8:	4614      	mov	r4, r2
 800ccba:	18d5      	adds	r5, r2, r3
 800ccbc:	42ac      	cmp	r4, r5
 800ccbe:	d101      	bne.n	800ccc4 <__sfputs_r+0x12>
 800ccc0:	2000      	movs	r0, #0
 800ccc2:	e007      	b.n	800ccd4 <__sfputs_r+0x22>
 800ccc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ccc8:	463a      	mov	r2, r7
 800ccca:	4630      	mov	r0, r6
 800cccc:	f7ff ffda 	bl	800cc84 <__sfputc_r>
 800ccd0:	1c43      	adds	r3, r0, #1
 800ccd2:	d1f3      	bne.n	800ccbc <__sfputs_r+0xa>
 800ccd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ccd8 <_vfiprintf_r>:
 800ccd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccdc:	460d      	mov	r5, r1
 800ccde:	b09d      	sub	sp, #116	@ 0x74
 800cce0:	4614      	mov	r4, r2
 800cce2:	4698      	mov	r8, r3
 800cce4:	4606      	mov	r6, r0
 800cce6:	b118      	cbz	r0, 800ccf0 <_vfiprintf_r+0x18>
 800cce8:	6a03      	ldr	r3, [r0, #32]
 800ccea:	b90b      	cbnz	r3, 800ccf0 <_vfiprintf_r+0x18>
 800ccec:	f7fd fe6a 	bl	800a9c4 <__sinit>
 800ccf0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ccf2:	07d9      	lsls	r1, r3, #31
 800ccf4:	d405      	bmi.n	800cd02 <_vfiprintf_r+0x2a>
 800ccf6:	89ab      	ldrh	r3, [r5, #12]
 800ccf8:	059a      	lsls	r2, r3, #22
 800ccfa:	d402      	bmi.n	800cd02 <_vfiprintf_r+0x2a>
 800ccfc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccfe:	f7fe f996 	bl	800b02e <__retarget_lock_acquire_recursive>
 800cd02:	89ab      	ldrh	r3, [r5, #12]
 800cd04:	071b      	lsls	r3, r3, #28
 800cd06:	d501      	bpl.n	800cd0c <_vfiprintf_r+0x34>
 800cd08:	692b      	ldr	r3, [r5, #16]
 800cd0a:	b99b      	cbnz	r3, 800cd34 <_vfiprintf_r+0x5c>
 800cd0c:	4629      	mov	r1, r5
 800cd0e:	4630      	mov	r0, r6
 800cd10:	f7fe f806 	bl	800ad20 <__swsetup_r>
 800cd14:	b170      	cbz	r0, 800cd34 <_vfiprintf_r+0x5c>
 800cd16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd18:	07dc      	lsls	r4, r3, #31
 800cd1a:	d504      	bpl.n	800cd26 <_vfiprintf_r+0x4e>
 800cd1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd20:	b01d      	add	sp, #116	@ 0x74
 800cd22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd26:	89ab      	ldrh	r3, [r5, #12]
 800cd28:	0598      	lsls	r0, r3, #22
 800cd2a:	d4f7      	bmi.n	800cd1c <_vfiprintf_r+0x44>
 800cd2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd2e:	f7fe f97f 	bl	800b030 <__retarget_lock_release_recursive>
 800cd32:	e7f3      	b.n	800cd1c <_vfiprintf_r+0x44>
 800cd34:	2300      	movs	r3, #0
 800cd36:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd38:	2320      	movs	r3, #32
 800cd3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cd3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd42:	2330      	movs	r3, #48	@ 0x30
 800cd44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cef4 <_vfiprintf_r+0x21c>
 800cd48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cd4c:	f04f 0901 	mov.w	r9, #1
 800cd50:	4623      	mov	r3, r4
 800cd52:	469a      	mov	sl, r3
 800cd54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd58:	b10a      	cbz	r2, 800cd5e <_vfiprintf_r+0x86>
 800cd5a:	2a25      	cmp	r2, #37	@ 0x25
 800cd5c:	d1f9      	bne.n	800cd52 <_vfiprintf_r+0x7a>
 800cd5e:	ebba 0b04 	subs.w	fp, sl, r4
 800cd62:	d00b      	beq.n	800cd7c <_vfiprintf_r+0xa4>
 800cd64:	465b      	mov	r3, fp
 800cd66:	4622      	mov	r2, r4
 800cd68:	4629      	mov	r1, r5
 800cd6a:	4630      	mov	r0, r6
 800cd6c:	f7ff ffa1 	bl	800ccb2 <__sfputs_r>
 800cd70:	3001      	adds	r0, #1
 800cd72:	f000 80a7 	beq.w	800cec4 <_vfiprintf_r+0x1ec>
 800cd76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd78:	445a      	add	r2, fp
 800cd7a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cd7c:	f89a 3000 	ldrb.w	r3, [sl]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	f000 809f 	beq.w	800cec4 <_vfiprintf_r+0x1ec>
 800cd86:	2300      	movs	r3, #0
 800cd88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cd8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd90:	f10a 0a01 	add.w	sl, sl, #1
 800cd94:	9304      	str	r3, [sp, #16]
 800cd96:	9307      	str	r3, [sp, #28]
 800cd98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cd9c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd9e:	4654      	mov	r4, sl
 800cda0:	2205      	movs	r2, #5
 800cda2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cda6:	4853      	ldr	r0, [pc, #332]	@ (800cef4 <_vfiprintf_r+0x21c>)
 800cda8:	f7f3 fa12 	bl	80001d0 <memchr>
 800cdac:	9a04      	ldr	r2, [sp, #16]
 800cdae:	b9d8      	cbnz	r0, 800cde8 <_vfiprintf_r+0x110>
 800cdb0:	06d1      	lsls	r1, r2, #27
 800cdb2:	bf44      	itt	mi
 800cdb4:	2320      	movmi	r3, #32
 800cdb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cdba:	0713      	lsls	r3, r2, #28
 800cdbc:	bf44      	itt	mi
 800cdbe:	232b      	movmi	r3, #43	@ 0x2b
 800cdc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cdc4:	f89a 3000 	ldrb.w	r3, [sl]
 800cdc8:	2b2a      	cmp	r3, #42	@ 0x2a
 800cdca:	d015      	beq.n	800cdf8 <_vfiprintf_r+0x120>
 800cdcc:	9a07      	ldr	r2, [sp, #28]
 800cdce:	4654      	mov	r4, sl
 800cdd0:	2000      	movs	r0, #0
 800cdd2:	f04f 0c0a 	mov.w	ip, #10
 800cdd6:	4621      	mov	r1, r4
 800cdd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cddc:	3b30      	subs	r3, #48	@ 0x30
 800cdde:	2b09      	cmp	r3, #9
 800cde0:	d94b      	bls.n	800ce7a <_vfiprintf_r+0x1a2>
 800cde2:	b1b0      	cbz	r0, 800ce12 <_vfiprintf_r+0x13a>
 800cde4:	9207      	str	r2, [sp, #28]
 800cde6:	e014      	b.n	800ce12 <_vfiprintf_r+0x13a>
 800cde8:	eba0 0308 	sub.w	r3, r0, r8
 800cdec:	fa09 f303 	lsl.w	r3, r9, r3
 800cdf0:	4313      	orrs	r3, r2
 800cdf2:	9304      	str	r3, [sp, #16]
 800cdf4:	46a2      	mov	sl, r4
 800cdf6:	e7d2      	b.n	800cd9e <_vfiprintf_r+0xc6>
 800cdf8:	9b03      	ldr	r3, [sp, #12]
 800cdfa:	1d19      	adds	r1, r3, #4
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	9103      	str	r1, [sp, #12]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	bfbb      	ittet	lt
 800ce04:	425b      	neglt	r3, r3
 800ce06:	f042 0202 	orrlt.w	r2, r2, #2
 800ce0a:	9307      	strge	r3, [sp, #28]
 800ce0c:	9307      	strlt	r3, [sp, #28]
 800ce0e:	bfb8      	it	lt
 800ce10:	9204      	strlt	r2, [sp, #16]
 800ce12:	7823      	ldrb	r3, [r4, #0]
 800ce14:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce16:	d10a      	bne.n	800ce2e <_vfiprintf_r+0x156>
 800ce18:	7863      	ldrb	r3, [r4, #1]
 800ce1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce1c:	d132      	bne.n	800ce84 <_vfiprintf_r+0x1ac>
 800ce1e:	9b03      	ldr	r3, [sp, #12]
 800ce20:	1d1a      	adds	r2, r3, #4
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	9203      	str	r2, [sp, #12]
 800ce26:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce2a:	3402      	adds	r4, #2
 800ce2c:	9305      	str	r3, [sp, #20]
 800ce2e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cf04 <_vfiprintf_r+0x22c>
 800ce32:	7821      	ldrb	r1, [r4, #0]
 800ce34:	2203      	movs	r2, #3
 800ce36:	4650      	mov	r0, sl
 800ce38:	f7f3 f9ca 	bl	80001d0 <memchr>
 800ce3c:	b138      	cbz	r0, 800ce4e <_vfiprintf_r+0x176>
 800ce3e:	9b04      	ldr	r3, [sp, #16]
 800ce40:	eba0 000a 	sub.w	r0, r0, sl
 800ce44:	2240      	movs	r2, #64	@ 0x40
 800ce46:	4082      	lsls	r2, r0
 800ce48:	4313      	orrs	r3, r2
 800ce4a:	3401      	adds	r4, #1
 800ce4c:	9304      	str	r3, [sp, #16]
 800ce4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce52:	4829      	ldr	r0, [pc, #164]	@ (800cef8 <_vfiprintf_r+0x220>)
 800ce54:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ce58:	2206      	movs	r2, #6
 800ce5a:	f7f3 f9b9 	bl	80001d0 <memchr>
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	d03f      	beq.n	800cee2 <_vfiprintf_r+0x20a>
 800ce62:	4b26      	ldr	r3, [pc, #152]	@ (800cefc <_vfiprintf_r+0x224>)
 800ce64:	bb1b      	cbnz	r3, 800ceae <_vfiprintf_r+0x1d6>
 800ce66:	9b03      	ldr	r3, [sp, #12]
 800ce68:	3307      	adds	r3, #7
 800ce6a:	f023 0307 	bic.w	r3, r3, #7
 800ce6e:	3308      	adds	r3, #8
 800ce70:	9303      	str	r3, [sp, #12]
 800ce72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce74:	443b      	add	r3, r7
 800ce76:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce78:	e76a      	b.n	800cd50 <_vfiprintf_r+0x78>
 800ce7a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce7e:	460c      	mov	r4, r1
 800ce80:	2001      	movs	r0, #1
 800ce82:	e7a8      	b.n	800cdd6 <_vfiprintf_r+0xfe>
 800ce84:	2300      	movs	r3, #0
 800ce86:	3401      	adds	r4, #1
 800ce88:	9305      	str	r3, [sp, #20]
 800ce8a:	4619      	mov	r1, r3
 800ce8c:	f04f 0c0a 	mov.w	ip, #10
 800ce90:	4620      	mov	r0, r4
 800ce92:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce96:	3a30      	subs	r2, #48	@ 0x30
 800ce98:	2a09      	cmp	r2, #9
 800ce9a:	d903      	bls.n	800cea4 <_vfiprintf_r+0x1cc>
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d0c6      	beq.n	800ce2e <_vfiprintf_r+0x156>
 800cea0:	9105      	str	r1, [sp, #20]
 800cea2:	e7c4      	b.n	800ce2e <_vfiprintf_r+0x156>
 800cea4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cea8:	4604      	mov	r4, r0
 800ceaa:	2301      	movs	r3, #1
 800ceac:	e7f0      	b.n	800ce90 <_vfiprintf_r+0x1b8>
 800ceae:	ab03      	add	r3, sp, #12
 800ceb0:	9300      	str	r3, [sp, #0]
 800ceb2:	462a      	mov	r2, r5
 800ceb4:	4b12      	ldr	r3, [pc, #72]	@ (800cf00 <_vfiprintf_r+0x228>)
 800ceb6:	a904      	add	r1, sp, #16
 800ceb8:	4630      	mov	r0, r6
 800ceba:	f7fd f941 	bl	800a140 <_printf_float>
 800cebe:	4607      	mov	r7, r0
 800cec0:	1c78      	adds	r0, r7, #1
 800cec2:	d1d6      	bne.n	800ce72 <_vfiprintf_r+0x19a>
 800cec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cec6:	07d9      	lsls	r1, r3, #31
 800cec8:	d405      	bmi.n	800ced6 <_vfiprintf_r+0x1fe>
 800ceca:	89ab      	ldrh	r3, [r5, #12]
 800cecc:	059a      	lsls	r2, r3, #22
 800cece:	d402      	bmi.n	800ced6 <_vfiprintf_r+0x1fe>
 800ced0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ced2:	f7fe f8ad 	bl	800b030 <__retarget_lock_release_recursive>
 800ced6:	89ab      	ldrh	r3, [r5, #12]
 800ced8:	065b      	lsls	r3, r3, #25
 800ceda:	f53f af1f 	bmi.w	800cd1c <_vfiprintf_r+0x44>
 800cede:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cee0:	e71e      	b.n	800cd20 <_vfiprintf_r+0x48>
 800cee2:	ab03      	add	r3, sp, #12
 800cee4:	9300      	str	r3, [sp, #0]
 800cee6:	462a      	mov	r2, r5
 800cee8:	4b05      	ldr	r3, [pc, #20]	@ (800cf00 <_vfiprintf_r+0x228>)
 800ceea:	a904      	add	r1, sp, #16
 800ceec:	4630      	mov	r0, r6
 800ceee:	f7fd fbbf 	bl	800a670 <_printf_i>
 800cef2:	e7e4      	b.n	800cebe <_vfiprintf_r+0x1e6>
 800cef4:	080102a3 	.word	0x080102a3
 800cef8:	080102ad 	.word	0x080102ad
 800cefc:	0800a141 	.word	0x0800a141
 800cf00:	0800ccb3 	.word	0x0800ccb3
 800cf04:	080102a9 	.word	0x080102a9

0800cf08 <_scanf_chars>:
 800cf08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf0c:	4615      	mov	r5, r2
 800cf0e:	688a      	ldr	r2, [r1, #8]
 800cf10:	4680      	mov	r8, r0
 800cf12:	460c      	mov	r4, r1
 800cf14:	b932      	cbnz	r2, 800cf24 <_scanf_chars+0x1c>
 800cf16:	698a      	ldr	r2, [r1, #24]
 800cf18:	2a00      	cmp	r2, #0
 800cf1a:	bf14      	ite	ne
 800cf1c:	f04f 32ff 	movne.w	r2, #4294967295	@ 0xffffffff
 800cf20:	2201      	moveq	r2, #1
 800cf22:	608a      	str	r2, [r1, #8]
 800cf24:	6822      	ldr	r2, [r4, #0]
 800cf26:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800cfb8 <_scanf_chars+0xb0>
 800cf2a:	06d1      	lsls	r1, r2, #27
 800cf2c:	bf5f      	itttt	pl
 800cf2e:	681a      	ldrpl	r2, [r3, #0]
 800cf30:	1d11      	addpl	r1, r2, #4
 800cf32:	6019      	strpl	r1, [r3, #0]
 800cf34:	6816      	ldrpl	r6, [r2, #0]
 800cf36:	2700      	movs	r7, #0
 800cf38:	69a0      	ldr	r0, [r4, #24]
 800cf3a:	b188      	cbz	r0, 800cf60 <_scanf_chars+0x58>
 800cf3c:	2801      	cmp	r0, #1
 800cf3e:	d107      	bne.n	800cf50 <_scanf_chars+0x48>
 800cf40:	682b      	ldr	r3, [r5, #0]
 800cf42:	781a      	ldrb	r2, [r3, #0]
 800cf44:	6963      	ldr	r3, [r4, #20]
 800cf46:	5c9b      	ldrb	r3, [r3, r2]
 800cf48:	b953      	cbnz	r3, 800cf60 <_scanf_chars+0x58>
 800cf4a:	2f00      	cmp	r7, #0
 800cf4c:	d031      	beq.n	800cfb2 <_scanf_chars+0xaa>
 800cf4e:	e022      	b.n	800cf96 <_scanf_chars+0x8e>
 800cf50:	2802      	cmp	r0, #2
 800cf52:	d120      	bne.n	800cf96 <_scanf_chars+0x8e>
 800cf54:	682b      	ldr	r3, [r5, #0]
 800cf56:	781b      	ldrb	r3, [r3, #0]
 800cf58:	f819 3003 	ldrb.w	r3, [r9, r3]
 800cf5c:	071b      	lsls	r3, r3, #28
 800cf5e:	d41a      	bmi.n	800cf96 <_scanf_chars+0x8e>
 800cf60:	6823      	ldr	r3, [r4, #0]
 800cf62:	06da      	lsls	r2, r3, #27
 800cf64:	bf5e      	ittt	pl
 800cf66:	682b      	ldrpl	r3, [r5, #0]
 800cf68:	781b      	ldrbpl	r3, [r3, #0]
 800cf6a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800cf6e:	682a      	ldr	r2, [r5, #0]
 800cf70:	686b      	ldr	r3, [r5, #4]
 800cf72:	3201      	adds	r2, #1
 800cf74:	602a      	str	r2, [r5, #0]
 800cf76:	68a2      	ldr	r2, [r4, #8]
 800cf78:	3b01      	subs	r3, #1
 800cf7a:	3a01      	subs	r2, #1
 800cf7c:	606b      	str	r3, [r5, #4]
 800cf7e:	3701      	adds	r7, #1
 800cf80:	60a2      	str	r2, [r4, #8]
 800cf82:	b142      	cbz	r2, 800cf96 <_scanf_chars+0x8e>
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	dcd7      	bgt.n	800cf38 <_scanf_chars+0x30>
 800cf88:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cf8c:	4629      	mov	r1, r5
 800cf8e:	4640      	mov	r0, r8
 800cf90:	4798      	blx	r3
 800cf92:	2800      	cmp	r0, #0
 800cf94:	d0d0      	beq.n	800cf38 <_scanf_chars+0x30>
 800cf96:	6823      	ldr	r3, [r4, #0]
 800cf98:	f013 0310 	ands.w	r3, r3, #16
 800cf9c:	d105      	bne.n	800cfaa <_scanf_chars+0xa2>
 800cf9e:	68e2      	ldr	r2, [r4, #12]
 800cfa0:	3201      	adds	r2, #1
 800cfa2:	60e2      	str	r2, [r4, #12]
 800cfa4:	69a2      	ldr	r2, [r4, #24]
 800cfa6:	b102      	cbz	r2, 800cfaa <_scanf_chars+0xa2>
 800cfa8:	7033      	strb	r3, [r6, #0]
 800cfaa:	6923      	ldr	r3, [r4, #16]
 800cfac:	443b      	add	r3, r7
 800cfae:	6123      	str	r3, [r4, #16]
 800cfb0:	2000      	movs	r0, #0
 800cfb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfb6:	bf00      	nop
 800cfb8:	0800fff5 	.word	0x0800fff5

0800cfbc <_scanf_i>:
 800cfbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfc0:	4698      	mov	r8, r3
 800cfc2:	4b74      	ldr	r3, [pc, #464]	@ (800d194 <_scanf_i+0x1d8>)
 800cfc4:	460c      	mov	r4, r1
 800cfc6:	4682      	mov	sl, r0
 800cfc8:	4616      	mov	r6, r2
 800cfca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cfce:	b087      	sub	sp, #28
 800cfd0:	ab03      	add	r3, sp, #12
 800cfd2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cfd6:	4b70      	ldr	r3, [pc, #448]	@ (800d198 <_scanf_i+0x1dc>)
 800cfd8:	69a1      	ldr	r1, [r4, #24]
 800cfda:	4a70      	ldr	r2, [pc, #448]	@ (800d19c <_scanf_i+0x1e0>)
 800cfdc:	2903      	cmp	r1, #3
 800cfde:	bf08      	it	eq
 800cfe0:	461a      	moveq	r2, r3
 800cfe2:	68a3      	ldr	r3, [r4, #8]
 800cfe4:	9201      	str	r2, [sp, #4]
 800cfe6:	1e5a      	subs	r2, r3, #1
 800cfe8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cfec:	bf88      	it	hi
 800cfee:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cff2:	4627      	mov	r7, r4
 800cff4:	bf82      	ittt	hi
 800cff6:	eb03 0905 	addhi.w	r9, r3, r5
 800cffa:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cffe:	60a3      	strhi	r3, [r4, #8]
 800d000:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d004:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800d008:	bf98      	it	ls
 800d00a:	f04f 0900 	movls.w	r9, #0
 800d00e:	6023      	str	r3, [r4, #0]
 800d010:	463d      	mov	r5, r7
 800d012:	f04f 0b00 	mov.w	fp, #0
 800d016:	6831      	ldr	r1, [r6, #0]
 800d018:	ab03      	add	r3, sp, #12
 800d01a:	7809      	ldrb	r1, [r1, #0]
 800d01c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d020:	2202      	movs	r2, #2
 800d022:	f7f3 f8d5 	bl	80001d0 <memchr>
 800d026:	b328      	cbz	r0, 800d074 <_scanf_i+0xb8>
 800d028:	f1bb 0f01 	cmp.w	fp, #1
 800d02c:	d159      	bne.n	800d0e2 <_scanf_i+0x126>
 800d02e:	6862      	ldr	r2, [r4, #4]
 800d030:	b92a      	cbnz	r2, 800d03e <_scanf_i+0x82>
 800d032:	6822      	ldr	r2, [r4, #0]
 800d034:	2108      	movs	r1, #8
 800d036:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d03a:	6061      	str	r1, [r4, #4]
 800d03c:	6022      	str	r2, [r4, #0]
 800d03e:	6822      	ldr	r2, [r4, #0]
 800d040:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800d044:	6022      	str	r2, [r4, #0]
 800d046:	68a2      	ldr	r2, [r4, #8]
 800d048:	1e51      	subs	r1, r2, #1
 800d04a:	60a1      	str	r1, [r4, #8]
 800d04c:	b192      	cbz	r2, 800d074 <_scanf_i+0xb8>
 800d04e:	6832      	ldr	r2, [r6, #0]
 800d050:	1c51      	adds	r1, r2, #1
 800d052:	6031      	str	r1, [r6, #0]
 800d054:	7812      	ldrb	r2, [r2, #0]
 800d056:	f805 2b01 	strb.w	r2, [r5], #1
 800d05a:	6872      	ldr	r2, [r6, #4]
 800d05c:	3a01      	subs	r2, #1
 800d05e:	2a00      	cmp	r2, #0
 800d060:	6072      	str	r2, [r6, #4]
 800d062:	dc07      	bgt.n	800d074 <_scanf_i+0xb8>
 800d064:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800d068:	4631      	mov	r1, r6
 800d06a:	4650      	mov	r0, sl
 800d06c:	4790      	blx	r2
 800d06e:	2800      	cmp	r0, #0
 800d070:	f040 8085 	bne.w	800d17e <_scanf_i+0x1c2>
 800d074:	f10b 0b01 	add.w	fp, fp, #1
 800d078:	f1bb 0f03 	cmp.w	fp, #3
 800d07c:	d1cb      	bne.n	800d016 <_scanf_i+0x5a>
 800d07e:	6863      	ldr	r3, [r4, #4]
 800d080:	b90b      	cbnz	r3, 800d086 <_scanf_i+0xca>
 800d082:	230a      	movs	r3, #10
 800d084:	6063      	str	r3, [r4, #4]
 800d086:	6863      	ldr	r3, [r4, #4]
 800d088:	4945      	ldr	r1, [pc, #276]	@ (800d1a0 <_scanf_i+0x1e4>)
 800d08a:	6960      	ldr	r0, [r4, #20]
 800d08c:	1ac9      	subs	r1, r1, r3
 800d08e:	f000 f9a9 	bl	800d3e4 <__sccl>
 800d092:	f04f 0b00 	mov.w	fp, #0
 800d096:	68a3      	ldr	r3, [r4, #8]
 800d098:	6822      	ldr	r2, [r4, #0]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d03d      	beq.n	800d11a <_scanf_i+0x15e>
 800d09e:	6831      	ldr	r1, [r6, #0]
 800d0a0:	6960      	ldr	r0, [r4, #20]
 800d0a2:	f891 c000 	ldrb.w	ip, [r1]
 800d0a6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d0aa:	2800      	cmp	r0, #0
 800d0ac:	d035      	beq.n	800d11a <_scanf_i+0x15e>
 800d0ae:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800d0b2:	d124      	bne.n	800d0fe <_scanf_i+0x142>
 800d0b4:	0510      	lsls	r0, r2, #20
 800d0b6:	d522      	bpl.n	800d0fe <_scanf_i+0x142>
 800d0b8:	f10b 0b01 	add.w	fp, fp, #1
 800d0bc:	f1b9 0f00 	cmp.w	r9, #0
 800d0c0:	d003      	beq.n	800d0ca <_scanf_i+0x10e>
 800d0c2:	3301      	adds	r3, #1
 800d0c4:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800d0c8:	60a3      	str	r3, [r4, #8]
 800d0ca:	6873      	ldr	r3, [r6, #4]
 800d0cc:	3b01      	subs	r3, #1
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	6073      	str	r3, [r6, #4]
 800d0d2:	dd1b      	ble.n	800d10c <_scanf_i+0x150>
 800d0d4:	6833      	ldr	r3, [r6, #0]
 800d0d6:	3301      	adds	r3, #1
 800d0d8:	6033      	str	r3, [r6, #0]
 800d0da:	68a3      	ldr	r3, [r4, #8]
 800d0dc:	3b01      	subs	r3, #1
 800d0de:	60a3      	str	r3, [r4, #8]
 800d0e0:	e7d9      	b.n	800d096 <_scanf_i+0xda>
 800d0e2:	f1bb 0f02 	cmp.w	fp, #2
 800d0e6:	d1ae      	bne.n	800d046 <_scanf_i+0x8a>
 800d0e8:	6822      	ldr	r2, [r4, #0]
 800d0ea:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800d0ee:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d0f2:	d1c4      	bne.n	800d07e <_scanf_i+0xc2>
 800d0f4:	2110      	movs	r1, #16
 800d0f6:	6061      	str	r1, [r4, #4]
 800d0f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d0fc:	e7a2      	b.n	800d044 <_scanf_i+0x88>
 800d0fe:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800d102:	6022      	str	r2, [r4, #0]
 800d104:	780b      	ldrb	r3, [r1, #0]
 800d106:	f805 3b01 	strb.w	r3, [r5], #1
 800d10a:	e7de      	b.n	800d0ca <_scanf_i+0x10e>
 800d10c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d110:	4631      	mov	r1, r6
 800d112:	4650      	mov	r0, sl
 800d114:	4798      	blx	r3
 800d116:	2800      	cmp	r0, #0
 800d118:	d0df      	beq.n	800d0da <_scanf_i+0x11e>
 800d11a:	6823      	ldr	r3, [r4, #0]
 800d11c:	05d9      	lsls	r1, r3, #23
 800d11e:	d50d      	bpl.n	800d13c <_scanf_i+0x180>
 800d120:	42bd      	cmp	r5, r7
 800d122:	d909      	bls.n	800d138 <_scanf_i+0x17c>
 800d124:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d128:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d12c:	4632      	mov	r2, r6
 800d12e:	4650      	mov	r0, sl
 800d130:	4798      	blx	r3
 800d132:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800d136:	464d      	mov	r5, r9
 800d138:	42bd      	cmp	r5, r7
 800d13a:	d028      	beq.n	800d18e <_scanf_i+0x1d2>
 800d13c:	6822      	ldr	r2, [r4, #0]
 800d13e:	f012 0210 	ands.w	r2, r2, #16
 800d142:	d113      	bne.n	800d16c <_scanf_i+0x1b0>
 800d144:	702a      	strb	r2, [r5, #0]
 800d146:	6863      	ldr	r3, [r4, #4]
 800d148:	9e01      	ldr	r6, [sp, #4]
 800d14a:	4639      	mov	r1, r7
 800d14c:	4650      	mov	r0, sl
 800d14e:	47b0      	blx	r6
 800d150:	f8d8 3000 	ldr.w	r3, [r8]
 800d154:	6821      	ldr	r1, [r4, #0]
 800d156:	1d1a      	adds	r2, r3, #4
 800d158:	f8c8 2000 	str.w	r2, [r8]
 800d15c:	f011 0f20 	tst.w	r1, #32
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	d00f      	beq.n	800d184 <_scanf_i+0x1c8>
 800d164:	6018      	str	r0, [r3, #0]
 800d166:	68e3      	ldr	r3, [r4, #12]
 800d168:	3301      	adds	r3, #1
 800d16a:	60e3      	str	r3, [r4, #12]
 800d16c:	6923      	ldr	r3, [r4, #16]
 800d16e:	1bed      	subs	r5, r5, r7
 800d170:	445d      	add	r5, fp
 800d172:	442b      	add	r3, r5
 800d174:	6123      	str	r3, [r4, #16]
 800d176:	2000      	movs	r0, #0
 800d178:	b007      	add	sp, #28
 800d17a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d17e:	f04f 0b00 	mov.w	fp, #0
 800d182:	e7ca      	b.n	800d11a <_scanf_i+0x15e>
 800d184:	07ca      	lsls	r2, r1, #31
 800d186:	bf4c      	ite	mi
 800d188:	8018      	strhmi	r0, [r3, #0]
 800d18a:	6018      	strpl	r0, [r3, #0]
 800d18c:	e7eb      	b.n	800d166 <_scanf_i+0x1aa>
 800d18e:	2001      	movs	r0, #1
 800d190:	e7f2      	b.n	800d178 <_scanf_i+0x1bc>
 800d192:	bf00      	nop
 800d194:	0800f020 	.word	0x0800f020
 800d198:	08009fe9 	.word	0x08009fe9
 800d19c:	0800d6f9 	.word	0x0800d6f9
 800d1a0:	080102c4 	.word	0x080102c4

0800d1a4 <__sflush_r>:
 800d1a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d1a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1ac:	0716      	lsls	r6, r2, #28
 800d1ae:	4605      	mov	r5, r0
 800d1b0:	460c      	mov	r4, r1
 800d1b2:	d454      	bmi.n	800d25e <__sflush_r+0xba>
 800d1b4:	684b      	ldr	r3, [r1, #4]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	dc02      	bgt.n	800d1c0 <__sflush_r+0x1c>
 800d1ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	dd48      	ble.n	800d252 <__sflush_r+0xae>
 800d1c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d1c2:	2e00      	cmp	r6, #0
 800d1c4:	d045      	beq.n	800d252 <__sflush_r+0xae>
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d1cc:	682f      	ldr	r7, [r5, #0]
 800d1ce:	6a21      	ldr	r1, [r4, #32]
 800d1d0:	602b      	str	r3, [r5, #0]
 800d1d2:	d030      	beq.n	800d236 <__sflush_r+0x92>
 800d1d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d1d6:	89a3      	ldrh	r3, [r4, #12]
 800d1d8:	0759      	lsls	r1, r3, #29
 800d1da:	d505      	bpl.n	800d1e8 <__sflush_r+0x44>
 800d1dc:	6863      	ldr	r3, [r4, #4]
 800d1de:	1ad2      	subs	r2, r2, r3
 800d1e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d1e2:	b10b      	cbz	r3, 800d1e8 <__sflush_r+0x44>
 800d1e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d1e6:	1ad2      	subs	r2, r2, r3
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d1ec:	6a21      	ldr	r1, [r4, #32]
 800d1ee:	4628      	mov	r0, r5
 800d1f0:	47b0      	blx	r6
 800d1f2:	1c43      	adds	r3, r0, #1
 800d1f4:	89a3      	ldrh	r3, [r4, #12]
 800d1f6:	d106      	bne.n	800d206 <__sflush_r+0x62>
 800d1f8:	6829      	ldr	r1, [r5, #0]
 800d1fa:	291d      	cmp	r1, #29
 800d1fc:	d82b      	bhi.n	800d256 <__sflush_r+0xb2>
 800d1fe:	4a2a      	ldr	r2, [pc, #168]	@ (800d2a8 <__sflush_r+0x104>)
 800d200:	40ca      	lsrs	r2, r1
 800d202:	07d6      	lsls	r6, r2, #31
 800d204:	d527      	bpl.n	800d256 <__sflush_r+0xb2>
 800d206:	2200      	movs	r2, #0
 800d208:	6062      	str	r2, [r4, #4]
 800d20a:	04d9      	lsls	r1, r3, #19
 800d20c:	6922      	ldr	r2, [r4, #16]
 800d20e:	6022      	str	r2, [r4, #0]
 800d210:	d504      	bpl.n	800d21c <__sflush_r+0x78>
 800d212:	1c42      	adds	r2, r0, #1
 800d214:	d101      	bne.n	800d21a <__sflush_r+0x76>
 800d216:	682b      	ldr	r3, [r5, #0]
 800d218:	b903      	cbnz	r3, 800d21c <__sflush_r+0x78>
 800d21a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d21c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d21e:	602f      	str	r7, [r5, #0]
 800d220:	b1b9      	cbz	r1, 800d252 <__sflush_r+0xae>
 800d222:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d226:	4299      	cmp	r1, r3
 800d228:	d002      	beq.n	800d230 <__sflush_r+0x8c>
 800d22a:	4628      	mov	r0, r5
 800d22c:	f7fe fd88 	bl	800bd40 <_free_r>
 800d230:	2300      	movs	r3, #0
 800d232:	6363      	str	r3, [r4, #52]	@ 0x34
 800d234:	e00d      	b.n	800d252 <__sflush_r+0xae>
 800d236:	2301      	movs	r3, #1
 800d238:	4628      	mov	r0, r5
 800d23a:	47b0      	blx	r6
 800d23c:	4602      	mov	r2, r0
 800d23e:	1c50      	adds	r0, r2, #1
 800d240:	d1c9      	bne.n	800d1d6 <__sflush_r+0x32>
 800d242:	682b      	ldr	r3, [r5, #0]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d0c6      	beq.n	800d1d6 <__sflush_r+0x32>
 800d248:	2b1d      	cmp	r3, #29
 800d24a:	d001      	beq.n	800d250 <__sflush_r+0xac>
 800d24c:	2b16      	cmp	r3, #22
 800d24e:	d11e      	bne.n	800d28e <__sflush_r+0xea>
 800d250:	602f      	str	r7, [r5, #0]
 800d252:	2000      	movs	r0, #0
 800d254:	e022      	b.n	800d29c <__sflush_r+0xf8>
 800d256:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d25a:	b21b      	sxth	r3, r3
 800d25c:	e01b      	b.n	800d296 <__sflush_r+0xf2>
 800d25e:	690f      	ldr	r7, [r1, #16]
 800d260:	2f00      	cmp	r7, #0
 800d262:	d0f6      	beq.n	800d252 <__sflush_r+0xae>
 800d264:	0793      	lsls	r3, r2, #30
 800d266:	680e      	ldr	r6, [r1, #0]
 800d268:	bf08      	it	eq
 800d26a:	694b      	ldreq	r3, [r1, #20]
 800d26c:	600f      	str	r7, [r1, #0]
 800d26e:	bf18      	it	ne
 800d270:	2300      	movne	r3, #0
 800d272:	eba6 0807 	sub.w	r8, r6, r7
 800d276:	608b      	str	r3, [r1, #8]
 800d278:	f1b8 0f00 	cmp.w	r8, #0
 800d27c:	dde9      	ble.n	800d252 <__sflush_r+0xae>
 800d27e:	6a21      	ldr	r1, [r4, #32]
 800d280:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d282:	4643      	mov	r3, r8
 800d284:	463a      	mov	r2, r7
 800d286:	4628      	mov	r0, r5
 800d288:	47b0      	blx	r6
 800d28a:	2800      	cmp	r0, #0
 800d28c:	dc08      	bgt.n	800d2a0 <__sflush_r+0xfc>
 800d28e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d292:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d296:	81a3      	strh	r3, [r4, #12]
 800d298:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d29c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2a0:	4407      	add	r7, r0
 800d2a2:	eba8 0800 	sub.w	r8, r8, r0
 800d2a6:	e7e7      	b.n	800d278 <__sflush_r+0xd4>
 800d2a8:	20400001 	.word	0x20400001

0800d2ac <_fflush_r>:
 800d2ac:	b538      	push	{r3, r4, r5, lr}
 800d2ae:	690b      	ldr	r3, [r1, #16]
 800d2b0:	4605      	mov	r5, r0
 800d2b2:	460c      	mov	r4, r1
 800d2b4:	b913      	cbnz	r3, 800d2bc <_fflush_r+0x10>
 800d2b6:	2500      	movs	r5, #0
 800d2b8:	4628      	mov	r0, r5
 800d2ba:	bd38      	pop	{r3, r4, r5, pc}
 800d2bc:	b118      	cbz	r0, 800d2c6 <_fflush_r+0x1a>
 800d2be:	6a03      	ldr	r3, [r0, #32]
 800d2c0:	b90b      	cbnz	r3, 800d2c6 <_fflush_r+0x1a>
 800d2c2:	f7fd fb7f 	bl	800a9c4 <__sinit>
 800d2c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d0f3      	beq.n	800d2b6 <_fflush_r+0xa>
 800d2ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d2d0:	07d0      	lsls	r0, r2, #31
 800d2d2:	d404      	bmi.n	800d2de <_fflush_r+0x32>
 800d2d4:	0599      	lsls	r1, r3, #22
 800d2d6:	d402      	bmi.n	800d2de <_fflush_r+0x32>
 800d2d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2da:	f7fd fea8 	bl	800b02e <__retarget_lock_acquire_recursive>
 800d2de:	4628      	mov	r0, r5
 800d2e0:	4621      	mov	r1, r4
 800d2e2:	f7ff ff5f 	bl	800d1a4 <__sflush_r>
 800d2e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d2e8:	07da      	lsls	r2, r3, #31
 800d2ea:	4605      	mov	r5, r0
 800d2ec:	d4e4      	bmi.n	800d2b8 <_fflush_r+0xc>
 800d2ee:	89a3      	ldrh	r3, [r4, #12]
 800d2f0:	059b      	lsls	r3, r3, #22
 800d2f2:	d4e1      	bmi.n	800d2b8 <_fflush_r+0xc>
 800d2f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d2f6:	f7fd fe9b 	bl	800b030 <__retarget_lock_release_recursive>
 800d2fa:	e7dd      	b.n	800d2b8 <_fflush_r+0xc>

0800d2fc <fiprintf>:
 800d2fc:	b40e      	push	{r1, r2, r3}
 800d2fe:	b503      	push	{r0, r1, lr}
 800d300:	4601      	mov	r1, r0
 800d302:	ab03      	add	r3, sp, #12
 800d304:	4805      	ldr	r0, [pc, #20]	@ (800d31c <fiprintf+0x20>)
 800d306:	f853 2b04 	ldr.w	r2, [r3], #4
 800d30a:	6800      	ldr	r0, [r0, #0]
 800d30c:	9301      	str	r3, [sp, #4]
 800d30e:	f7ff fce3 	bl	800ccd8 <_vfiprintf_r>
 800d312:	b002      	add	sp, #8
 800d314:	f85d eb04 	ldr.w	lr, [sp], #4
 800d318:	b003      	add	sp, #12
 800d31a:	4770      	bx	lr
 800d31c:	20000094 	.word	0x20000094

0800d320 <__swhatbuf_r>:
 800d320:	b570      	push	{r4, r5, r6, lr}
 800d322:	460c      	mov	r4, r1
 800d324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d328:	2900      	cmp	r1, #0
 800d32a:	b096      	sub	sp, #88	@ 0x58
 800d32c:	4615      	mov	r5, r2
 800d32e:	461e      	mov	r6, r3
 800d330:	da0d      	bge.n	800d34e <__swhatbuf_r+0x2e>
 800d332:	89a3      	ldrh	r3, [r4, #12]
 800d334:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d338:	f04f 0100 	mov.w	r1, #0
 800d33c:	bf14      	ite	ne
 800d33e:	2340      	movne	r3, #64	@ 0x40
 800d340:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d344:	2000      	movs	r0, #0
 800d346:	6031      	str	r1, [r6, #0]
 800d348:	602b      	str	r3, [r5, #0]
 800d34a:	b016      	add	sp, #88	@ 0x58
 800d34c:	bd70      	pop	{r4, r5, r6, pc}
 800d34e:	466a      	mov	r2, sp
 800d350:	f000 f8d6 	bl	800d500 <_fstat_r>
 800d354:	2800      	cmp	r0, #0
 800d356:	dbec      	blt.n	800d332 <__swhatbuf_r+0x12>
 800d358:	9901      	ldr	r1, [sp, #4]
 800d35a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d35e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d362:	4259      	negs	r1, r3
 800d364:	4159      	adcs	r1, r3
 800d366:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d36a:	e7eb      	b.n	800d344 <__swhatbuf_r+0x24>

0800d36c <__smakebuf_r>:
 800d36c:	898b      	ldrh	r3, [r1, #12]
 800d36e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d370:	079d      	lsls	r5, r3, #30
 800d372:	4606      	mov	r6, r0
 800d374:	460c      	mov	r4, r1
 800d376:	d507      	bpl.n	800d388 <__smakebuf_r+0x1c>
 800d378:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d37c:	6023      	str	r3, [r4, #0]
 800d37e:	6123      	str	r3, [r4, #16]
 800d380:	2301      	movs	r3, #1
 800d382:	6163      	str	r3, [r4, #20]
 800d384:	b003      	add	sp, #12
 800d386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d388:	ab01      	add	r3, sp, #4
 800d38a:	466a      	mov	r2, sp
 800d38c:	f7ff ffc8 	bl	800d320 <__swhatbuf_r>
 800d390:	9f00      	ldr	r7, [sp, #0]
 800d392:	4605      	mov	r5, r0
 800d394:	4639      	mov	r1, r7
 800d396:	4630      	mov	r0, r6
 800d398:	f7fe fd46 	bl	800be28 <_malloc_r>
 800d39c:	b948      	cbnz	r0, 800d3b2 <__smakebuf_r+0x46>
 800d39e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3a2:	059a      	lsls	r2, r3, #22
 800d3a4:	d4ee      	bmi.n	800d384 <__smakebuf_r+0x18>
 800d3a6:	f023 0303 	bic.w	r3, r3, #3
 800d3aa:	f043 0302 	orr.w	r3, r3, #2
 800d3ae:	81a3      	strh	r3, [r4, #12]
 800d3b0:	e7e2      	b.n	800d378 <__smakebuf_r+0xc>
 800d3b2:	89a3      	ldrh	r3, [r4, #12]
 800d3b4:	6020      	str	r0, [r4, #0]
 800d3b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3ba:	81a3      	strh	r3, [r4, #12]
 800d3bc:	9b01      	ldr	r3, [sp, #4]
 800d3be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d3c2:	b15b      	cbz	r3, 800d3dc <__smakebuf_r+0x70>
 800d3c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d3c8:	4630      	mov	r0, r6
 800d3ca:	f000 f8ab 	bl	800d524 <_isatty_r>
 800d3ce:	b128      	cbz	r0, 800d3dc <__smakebuf_r+0x70>
 800d3d0:	89a3      	ldrh	r3, [r4, #12]
 800d3d2:	f023 0303 	bic.w	r3, r3, #3
 800d3d6:	f043 0301 	orr.w	r3, r3, #1
 800d3da:	81a3      	strh	r3, [r4, #12]
 800d3dc:	89a3      	ldrh	r3, [r4, #12]
 800d3de:	431d      	orrs	r5, r3
 800d3e0:	81a5      	strh	r5, [r4, #12]
 800d3e2:	e7cf      	b.n	800d384 <__smakebuf_r+0x18>

0800d3e4 <__sccl>:
 800d3e4:	b570      	push	{r4, r5, r6, lr}
 800d3e6:	780b      	ldrb	r3, [r1, #0]
 800d3e8:	4604      	mov	r4, r0
 800d3ea:	2b5e      	cmp	r3, #94	@ 0x5e
 800d3ec:	bf0b      	itete	eq
 800d3ee:	784b      	ldrbeq	r3, [r1, #1]
 800d3f0:	1c4a      	addne	r2, r1, #1
 800d3f2:	1c8a      	addeq	r2, r1, #2
 800d3f4:	2100      	movne	r1, #0
 800d3f6:	bf08      	it	eq
 800d3f8:	2101      	moveq	r1, #1
 800d3fa:	3801      	subs	r0, #1
 800d3fc:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800d400:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d404:	42a8      	cmp	r0, r5
 800d406:	d1fb      	bne.n	800d400 <__sccl+0x1c>
 800d408:	b90b      	cbnz	r3, 800d40e <__sccl+0x2a>
 800d40a:	1e50      	subs	r0, r2, #1
 800d40c:	bd70      	pop	{r4, r5, r6, pc}
 800d40e:	f081 0101 	eor.w	r1, r1, #1
 800d412:	54e1      	strb	r1, [r4, r3]
 800d414:	4610      	mov	r0, r2
 800d416:	4602      	mov	r2, r0
 800d418:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d41c:	2d2d      	cmp	r5, #45	@ 0x2d
 800d41e:	d005      	beq.n	800d42c <__sccl+0x48>
 800d420:	2d5d      	cmp	r5, #93	@ 0x5d
 800d422:	d016      	beq.n	800d452 <__sccl+0x6e>
 800d424:	2d00      	cmp	r5, #0
 800d426:	d0f1      	beq.n	800d40c <__sccl+0x28>
 800d428:	462b      	mov	r3, r5
 800d42a:	e7f2      	b.n	800d412 <__sccl+0x2e>
 800d42c:	7846      	ldrb	r6, [r0, #1]
 800d42e:	2e5d      	cmp	r6, #93	@ 0x5d
 800d430:	d0fa      	beq.n	800d428 <__sccl+0x44>
 800d432:	42b3      	cmp	r3, r6
 800d434:	dcf8      	bgt.n	800d428 <__sccl+0x44>
 800d436:	3002      	adds	r0, #2
 800d438:	461a      	mov	r2, r3
 800d43a:	3201      	adds	r2, #1
 800d43c:	4296      	cmp	r6, r2
 800d43e:	54a1      	strb	r1, [r4, r2]
 800d440:	dcfb      	bgt.n	800d43a <__sccl+0x56>
 800d442:	1af2      	subs	r2, r6, r3
 800d444:	3a01      	subs	r2, #1
 800d446:	1c5d      	adds	r5, r3, #1
 800d448:	42b3      	cmp	r3, r6
 800d44a:	bfa8      	it	ge
 800d44c:	2200      	movge	r2, #0
 800d44e:	18ab      	adds	r3, r5, r2
 800d450:	e7e1      	b.n	800d416 <__sccl+0x32>
 800d452:	4610      	mov	r0, r2
 800d454:	e7da      	b.n	800d40c <__sccl+0x28>

0800d456 <__submore>:
 800d456:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d45a:	460c      	mov	r4, r1
 800d45c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800d45e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d462:	4299      	cmp	r1, r3
 800d464:	d11d      	bne.n	800d4a2 <__submore+0x4c>
 800d466:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800d46a:	f7fe fcdd 	bl	800be28 <_malloc_r>
 800d46e:	b918      	cbnz	r0, 800d478 <__submore+0x22>
 800d470:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d478:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d47c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800d47e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800d482:	6360      	str	r0, [r4, #52]	@ 0x34
 800d484:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800d488:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800d48c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800d490:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800d494:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800d498:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800d49c:	6020      	str	r0, [r4, #0]
 800d49e:	2000      	movs	r0, #0
 800d4a0:	e7e8      	b.n	800d474 <__submore+0x1e>
 800d4a2:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800d4a4:	0077      	lsls	r7, r6, #1
 800d4a6:	463a      	mov	r2, r7
 800d4a8:	f000 f889 	bl	800d5be <_realloc_r>
 800d4ac:	4605      	mov	r5, r0
 800d4ae:	2800      	cmp	r0, #0
 800d4b0:	d0de      	beq.n	800d470 <__submore+0x1a>
 800d4b2:	eb00 0806 	add.w	r8, r0, r6
 800d4b6:	4601      	mov	r1, r0
 800d4b8:	4632      	mov	r2, r6
 800d4ba:	4640      	mov	r0, r8
 800d4bc:	f7fd fdb9 	bl	800b032 <memcpy>
 800d4c0:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800d4c4:	f8c4 8000 	str.w	r8, [r4]
 800d4c8:	e7e9      	b.n	800d49e <__submore+0x48>

0800d4ca <memmove>:
 800d4ca:	4288      	cmp	r0, r1
 800d4cc:	b510      	push	{r4, lr}
 800d4ce:	eb01 0402 	add.w	r4, r1, r2
 800d4d2:	d902      	bls.n	800d4da <memmove+0x10>
 800d4d4:	4284      	cmp	r4, r0
 800d4d6:	4623      	mov	r3, r4
 800d4d8:	d807      	bhi.n	800d4ea <memmove+0x20>
 800d4da:	1e43      	subs	r3, r0, #1
 800d4dc:	42a1      	cmp	r1, r4
 800d4de:	d008      	beq.n	800d4f2 <memmove+0x28>
 800d4e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4e4:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d4e8:	e7f8      	b.n	800d4dc <memmove+0x12>
 800d4ea:	4402      	add	r2, r0
 800d4ec:	4601      	mov	r1, r0
 800d4ee:	428a      	cmp	r2, r1
 800d4f0:	d100      	bne.n	800d4f4 <memmove+0x2a>
 800d4f2:	bd10      	pop	{r4, pc}
 800d4f4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d4f8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d4fc:	e7f7      	b.n	800d4ee <memmove+0x24>
	...

0800d500 <_fstat_r>:
 800d500:	b538      	push	{r3, r4, r5, lr}
 800d502:	4d07      	ldr	r5, [pc, #28]	@ (800d520 <_fstat_r+0x20>)
 800d504:	2300      	movs	r3, #0
 800d506:	4604      	mov	r4, r0
 800d508:	4608      	mov	r0, r1
 800d50a:	4611      	mov	r1, r2
 800d50c:	602b      	str	r3, [r5, #0]
 800d50e:	f7f5 f888 	bl	8002622 <_fstat>
 800d512:	1c43      	adds	r3, r0, #1
 800d514:	d102      	bne.n	800d51c <_fstat_r+0x1c>
 800d516:	682b      	ldr	r3, [r5, #0]
 800d518:	b103      	cbz	r3, 800d51c <_fstat_r+0x1c>
 800d51a:	6023      	str	r3, [r4, #0]
 800d51c:	bd38      	pop	{r3, r4, r5, pc}
 800d51e:	bf00      	nop
 800d520:	20001634 	.word	0x20001634

0800d524 <_isatty_r>:
 800d524:	b538      	push	{r3, r4, r5, lr}
 800d526:	4d06      	ldr	r5, [pc, #24]	@ (800d540 <_isatty_r+0x1c>)
 800d528:	2300      	movs	r3, #0
 800d52a:	4604      	mov	r4, r0
 800d52c:	4608      	mov	r0, r1
 800d52e:	602b      	str	r3, [r5, #0]
 800d530:	f7f5 f887 	bl	8002642 <_isatty>
 800d534:	1c43      	adds	r3, r0, #1
 800d536:	d102      	bne.n	800d53e <_isatty_r+0x1a>
 800d538:	682b      	ldr	r3, [r5, #0]
 800d53a:	b103      	cbz	r3, 800d53e <_isatty_r+0x1a>
 800d53c:	6023      	str	r3, [r4, #0]
 800d53e:	bd38      	pop	{r3, r4, r5, pc}
 800d540:	20001634 	.word	0x20001634

0800d544 <_sbrk_r>:
 800d544:	b538      	push	{r3, r4, r5, lr}
 800d546:	4d06      	ldr	r5, [pc, #24]	@ (800d560 <_sbrk_r+0x1c>)
 800d548:	2300      	movs	r3, #0
 800d54a:	4604      	mov	r4, r0
 800d54c:	4608      	mov	r0, r1
 800d54e:	602b      	str	r3, [r5, #0]
 800d550:	f7f5 f890 	bl	8002674 <_sbrk>
 800d554:	1c43      	adds	r3, r0, #1
 800d556:	d102      	bne.n	800d55e <_sbrk_r+0x1a>
 800d558:	682b      	ldr	r3, [r5, #0]
 800d55a:	b103      	cbz	r3, 800d55e <_sbrk_r+0x1a>
 800d55c:	6023      	str	r3, [r4, #0]
 800d55e:	bd38      	pop	{r3, r4, r5, pc}
 800d560:	20001634 	.word	0x20001634

0800d564 <abort>:
 800d564:	b508      	push	{r3, lr}
 800d566:	2006      	movs	r0, #6
 800d568:	f000 f8fe 	bl	800d768 <raise>
 800d56c:	2001      	movs	r0, #1
 800d56e:	f7f5 f824 	bl	80025ba <_exit>

0800d572 <_calloc_r>:
 800d572:	b570      	push	{r4, r5, r6, lr}
 800d574:	fba1 5402 	umull	r5, r4, r1, r2
 800d578:	b934      	cbnz	r4, 800d588 <_calloc_r+0x16>
 800d57a:	4629      	mov	r1, r5
 800d57c:	f7fe fc54 	bl	800be28 <_malloc_r>
 800d580:	4606      	mov	r6, r0
 800d582:	b928      	cbnz	r0, 800d590 <_calloc_r+0x1e>
 800d584:	4630      	mov	r0, r6
 800d586:	bd70      	pop	{r4, r5, r6, pc}
 800d588:	220c      	movs	r2, #12
 800d58a:	6002      	str	r2, [r0, #0]
 800d58c:	2600      	movs	r6, #0
 800d58e:	e7f9      	b.n	800d584 <_calloc_r+0x12>
 800d590:	462a      	mov	r2, r5
 800d592:	4621      	mov	r1, r4
 800d594:	f7fd fc2a 	bl	800adec <memset>
 800d598:	e7f4      	b.n	800d584 <_calloc_r+0x12>

0800d59a <__ascii_mbtowc>:
 800d59a:	b082      	sub	sp, #8
 800d59c:	b901      	cbnz	r1, 800d5a0 <__ascii_mbtowc+0x6>
 800d59e:	a901      	add	r1, sp, #4
 800d5a0:	b142      	cbz	r2, 800d5b4 <__ascii_mbtowc+0x1a>
 800d5a2:	b14b      	cbz	r3, 800d5b8 <__ascii_mbtowc+0x1e>
 800d5a4:	7813      	ldrb	r3, [r2, #0]
 800d5a6:	600b      	str	r3, [r1, #0]
 800d5a8:	7812      	ldrb	r2, [r2, #0]
 800d5aa:	1e10      	subs	r0, r2, #0
 800d5ac:	bf18      	it	ne
 800d5ae:	2001      	movne	r0, #1
 800d5b0:	b002      	add	sp, #8
 800d5b2:	4770      	bx	lr
 800d5b4:	4610      	mov	r0, r2
 800d5b6:	e7fb      	b.n	800d5b0 <__ascii_mbtowc+0x16>
 800d5b8:	f06f 0001 	mvn.w	r0, #1
 800d5bc:	e7f8      	b.n	800d5b0 <__ascii_mbtowc+0x16>

0800d5be <_realloc_r>:
 800d5be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5c2:	4607      	mov	r7, r0
 800d5c4:	4614      	mov	r4, r2
 800d5c6:	460d      	mov	r5, r1
 800d5c8:	b921      	cbnz	r1, 800d5d4 <_realloc_r+0x16>
 800d5ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5ce:	4611      	mov	r1, r2
 800d5d0:	f7fe bc2a 	b.w	800be28 <_malloc_r>
 800d5d4:	b92a      	cbnz	r2, 800d5e2 <_realloc_r+0x24>
 800d5d6:	f7fe fbb3 	bl	800bd40 <_free_r>
 800d5da:	4625      	mov	r5, r4
 800d5dc:	4628      	mov	r0, r5
 800d5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5e2:	f000 f8dd 	bl	800d7a0 <_malloc_usable_size_r>
 800d5e6:	4284      	cmp	r4, r0
 800d5e8:	4606      	mov	r6, r0
 800d5ea:	d802      	bhi.n	800d5f2 <_realloc_r+0x34>
 800d5ec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d5f0:	d8f4      	bhi.n	800d5dc <_realloc_r+0x1e>
 800d5f2:	4621      	mov	r1, r4
 800d5f4:	4638      	mov	r0, r7
 800d5f6:	f7fe fc17 	bl	800be28 <_malloc_r>
 800d5fa:	4680      	mov	r8, r0
 800d5fc:	b908      	cbnz	r0, 800d602 <_realloc_r+0x44>
 800d5fe:	4645      	mov	r5, r8
 800d600:	e7ec      	b.n	800d5dc <_realloc_r+0x1e>
 800d602:	42b4      	cmp	r4, r6
 800d604:	4622      	mov	r2, r4
 800d606:	4629      	mov	r1, r5
 800d608:	bf28      	it	cs
 800d60a:	4632      	movcs	r2, r6
 800d60c:	f7fd fd11 	bl	800b032 <memcpy>
 800d610:	4629      	mov	r1, r5
 800d612:	4638      	mov	r0, r7
 800d614:	f7fe fb94 	bl	800bd40 <_free_r>
 800d618:	e7f1      	b.n	800d5fe <_realloc_r+0x40>
	...

0800d61c <_strtoul_l.isra.0>:
 800d61c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d620:	4e34      	ldr	r6, [pc, #208]	@ (800d6f4 <_strtoul_l.isra.0+0xd8>)
 800d622:	4686      	mov	lr, r0
 800d624:	460d      	mov	r5, r1
 800d626:	4628      	mov	r0, r5
 800d628:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d62c:	5d37      	ldrb	r7, [r6, r4]
 800d62e:	f017 0708 	ands.w	r7, r7, #8
 800d632:	d1f8      	bne.n	800d626 <_strtoul_l.isra.0+0xa>
 800d634:	2c2d      	cmp	r4, #45	@ 0x2d
 800d636:	d110      	bne.n	800d65a <_strtoul_l.isra.0+0x3e>
 800d638:	782c      	ldrb	r4, [r5, #0]
 800d63a:	2701      	movs	r7, #1
 800d63c:	1c85      	adds	r5, r0, #2
 800d63e:	f033 0010 	bics.w	r0, r3, #16
 800d642:	d115      	bne.n	800d670 <_strtoul_l.isra.0+0x54>
 800d644:	2c30      	cmp	r4, #48	@ 0x30
 800d646:	d10d      	bne.n	800d664 <_strtoul_l.isra.0+0x48>
 800d648:	7828      	ldrb	r0, [r5, #0]
 800d64a:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d64e:	2858      	cmp	r0, #88	@ 0x58
 800d650:	d108      	bne.n	800d664 <_strtoul_l.isra.0+0x48>
 800d652:	786c      	ldrb	r4, [r5, #1]
 800d654:	3502      	adds	r5, #2
 800d656:	2310      	movs	r3, #16
 800d658:	e00a      	b.n	800d670 <_strtoul_l.isra.0+0x54>
 800d65a:	2c2b      	cmp	r4, #43	@ 0x2b
 800d65c:	bf04      	itt	eq
 800d65e:	782c      	ldrbeq	r4, [r5, #0]
 800d660:	1c85      	addeq	r5, r0, #2
 800d662:	e7ec      	b.n	800d63e <_strtoul_l.isra.0+0x22>
 800d664:	2b00      	cmp	r3, #0
 800d666:	d1f6      	bne.n	800d656 <_strtoul_l.isra.0+0x3a>
 800d668:	2c30      	cmp	r4, #48	@ 0x30
 800d66a:	bf14      	ite	ne
 800d66c:	230a      	movne	r3, #10
 800d66e:	2308      	moveq	r3, #8
 800d670:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 800d674:	2600      	movs	r6, #0
 800d676:	fbb8 f8f3 	udiv	r8, r8, r3
 800d67a:	fb03 f908 	mul.w	r9, r3, r8
 800d67e:	ea6f 0909 	mvn.w	r9, r9
 800d682:	4630      	mov	r0, r6
 800d684:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d688:	f1bc 0f09 	cmp.w	ip, #9
 800d68c:	d810      	bhi.n	800d6b0 <_strtoul_l.isra.0+0x94>
 800d68e:	4664      	mov	r4, ip
 800d690:	42a3      	cmp	r3, r4
 800d692:	dd1e      	ble.n	800d6d2 <_strtoul_l.isra.0+0xb6>
 800d694:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 800d698:	d007      	beq.n	800d6aa <_strtoul_l.isra.0+0x8e>
 800d69a:	4580      	cmp	r8, r0
 800d69c:	d316      	bcc.n	800d6cc <_strtoul_l.isra.0+0xb0>
 800d69e:	d101      	bne.n	800d6a4 <_strtoul_l.isra.0+0x88>
 800d6a0:	45a1      	cmp	r9, r4
 800d6a2:	db13      	blt.n	800d6cc <_strtoul_l.isra.0+0xb0>
 800d6a4:	fb00 4003 	mla	r0, r0, r3, r4
 800d6a8:	2601      	movs	r6, #1
 800d6aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d6ae:	e7e9      	b.n	800d684 <_strtoul_l.isra.0+0x68>
 800d6b0:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d6b4:	f1bc 0f19 	cmp.w	ip, #25
 800d6b8:	d801      	bhi.n	800d6be <_strtoul_l.isra.0+0xa2>
 800d6ba:	3c37      	subs	r4, #55	@ 0x37
 800d6bc:	e7e8      	b.n	800d690 <_strtoul_l.isra.0+0x74>
 800d6be:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d6c2:	f1bc 0f19 	cmp.w	ip, #25
 800d6c6:	d804      	bhi.n	800d6d2 <_strtoul_l.isra.0+0xb6>
 800d6c8:	3c57      	subs	r4, #87	@ 0x57
 800d6ca:	e7e1      	b.n	800d690 <_strtoul_l.isra.0+0x74>
 800d6cc:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 800d6d0:	e7eb      	b.n	800d6aa <_strtoul_l.isra.0+0x8e>
 800d6d2:	1c73      	adds	r3, r6, #1
 800d6d4:	d106      	bne.n	800d6e4 <_strtoul_l.isra.0+0xc8>
 800d6d6:	2322      	movs	r3, #34	@ 0x22
 800d6d8:	f8ce 3000 	str.w	r3, [lr]
 800d6dc:	4630      	mov	r0, r6
 800d6de:	b932      	cbnz	r2, 800d6ee <_strtoul_l.isra.0+0xd2>
 800d6e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6e4:	b107      	cbz	r7, 800d6e8 <_strtoul_l.isra.0+0xcc>
 800d6e6:	4240      	negs	r0, r0
 800d6e8:	2a00      	cmp	r2, #0
 800d6ea:	d0f9      	beq.n	800d6e0 <_strtoul_l.isra.0+0xc4>
 800d6ec:	b106      	cbz	r6, 800d6f0 <_strtoul_l.isra.0+0xd4>
 800d6ee:	1e69      	subs	r1, r5, #1
 800d6f0:	6011      	str	r1, [r2, #0]
 800d6f2:	e7f5      	b.n	800d6e0 <_strtoul_l.isra.0+0xc4>
 800d6f4:	0800fff5 	.word	0x0800fff5

0800d6f8 <_strtoul_r>:
 800d6f8:	f7ff bf90 	b.w	800d61c <_strtoul_l.isra.0>

0800d6fc <__ascii_wctomb>:
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	4608      	mov	r0, r1
 800d700:	b141      	cbz	r1, 800d714 <__ascii_wctomb+0x18>
 800d702:	2aff      	cmp	r2, #255	@ 0xff
 800d704:	d904      	bls.n	800d710 <__ascii_wctomb+0x14>
 800d706:	228a      	movs	r2, #138	@ 0x8a
 800d708:	601a      	str	r2, [r3, #0]
 800d70a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d70e:	4770      	bx	lr
 800d710:	700a      	strb	r2, [r1, #0]
 800d712:	2001      	movs	r0, #1
 800d714:	4770      	bx	lr

0800d716 <_raise_r>:
 800d716:	291f      	cmp	r1, #31
 800d718:	b538      	push	{r3, r4, r5, lr}
 800d71a:	4605      	mov	r5, r0
 800d71c:	460c      	mov	r4, r1
 800d71e:	d904      	bls.n	800d72a <_raise_r+0x14>
 800d720:	2316      	movs	r3, #22
 800d722:	6003      	str	r3, [r0, #0]
 800d724:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d728:	bd38      	pop	{r3, r4, r5, pc}
 800d72a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d72c:	b112      	cbz	r2, 800d734 <_raise_r+0x1e>
 800d72e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d732:	b94b      	cbnz	r3, 800d748 <_raise_r+0x32>
 800d734:	4628      	mov	r0, r5
 800d736:	f000 f831 	bl	800d79c <_getpid_r>
 800d73a:	4622      	mov	r2, r4
 800d73c:	4601      	mov	r1, r0
 800d73e:	4628      	mov	r0, r5
 800d740:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d744:	f000 b818 	b.w	800d778 <_kill_r>
 800d748:	2b01      	cmp	r3, #1
 800d74a:	d00a      	beq.n	800d762 <_raise_r+0x4c>
 800d74c:	1c59      	adds	r1, r3, #1
 800d74e:	d103      	bne.n	800d758 <_raise_r+0x42>
 800d750:	2316      	movs	r3, #22
 800d752:	6003      	str	r3, [r0, #0]
 800d754:	2001      	movs	r0, #1
 800d756:	e7e7      	b.n	800d728 <_raise_r+0x12>
 800d758:	2100      	movs	r1, #0
 800d75a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d75e:	4620      	mov	r0, r4
 800d760:	4798      	blx	r3
 800d762:	2000      	movs	r0, #0
 800d764:	e7e0      	b.n	800d728 <_raise_r+0x12>
	...

0800d768 <raise>:
 800d768:	4b02      	ldr	r3, [pc, #8]	@ (800d774 <raise+0xc>)
 800d76a:	4601      	mov	r1, r0
 800d76c:	6818      	ldr	r0, [r3, #0]
 800d76e:	f7ff bfd2 	b.w	800d716 <_raise_r>
 800d772:	bf00      	nop
 800d774:	20000094 	.word	0x20000094

0800d778 <_kill_r>:
 800d778:	b538      	push	{r3, r4, r5, lr}
 800d77a:	4d07      	ldr	r5, [pc, #28]	@ (800d798 <_kill_r+0x20>)
 800d77c:	2300      	movs	r3, #0
 800d77e:	4604      	mov	r4, r0
 800d780:	4608      	mov	r0, r1
 800d782:	4611      	mov	r1, r2
 800d784:	602b      	str	r3, [r5, #0]
 800d786:	f7f4 ff08 	bl	800259a <_kill>
 800d78a:	1c43      	adds	r3, r0, #1
 800d78c:	d102      	bne.n	800d794 <_kill_r+0x1c>
 800d78e:	682b      	ldr	r3, [r5, #0]
 800d790:	b103      	cbz	r3, 800d794 <_kill_r+0x1c>
 800d792:	6023      	str	r3, [r4, #0]
 800d794:	bd38      	pop	{r3, r4, r5, pc}
 800d796:	bf00      	nop
 800d798:	20001634 	.word	0x20001634

0800d79c <_getpid_r>:
 800d79c:	f7f4 bef5 	b.w	800258a <_getpid>

0800d7a0 <_malloc_usable_size_r>:
 800d7a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7a4:	1f18      	subs	r0, r3, #4
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	bfbc      	itt	lt
 800d7aa:	580b      	ldrlt	r3, [r1, r0]
 800d7ac:	18c0      	addlt	r0, r0, r3
 800d7ae:	4770      	bx	lr

0800d7b0 <_init>:
 800d7b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7b2:	bf00      	nop
 800d7b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7b6:	bc08      	pop	{r3}
 800d7b8:	469e      	mov	lr, r3
 800d7ba:	4770      	bx	lr

0800d7bc <_fini>:
 800d7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7be:	bf00      	nop
 800d7c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d7c2:	bc08      	pop	{r3}
 800d7c4:	469e      	mov	lr, r3
 800d7c6:	4770      	bx	lr
