
*** Running vivado
    with args -log circuit_compteur.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source circuit_compteur.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source circuit_compteur.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2683.582 ; gain = 0.992 ; free physical = 5743 ; free virtual = 20708
Command: read_checkpoint -auto_incremental -incremental /home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/utils_1/imports/synth_1/half_adder.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/utils_1/imports/synth_1/half_adder.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top circuit_compteur -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Vivado_Tcl 4-1101] Global synthesis options have changed for the design, incremental synthesis will not be run
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23367
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2683.691 ; gain = 0.000 ; free physical = 4548 ; free virtual = 19503
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'circuit_compteur' [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/circuit_2.vhd:51]
INFO: [Synth 8-3491] module 'clkdiv_module' declared at '/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/clkdiv_module.vhd:42' bound to instance 'inst_synch' of component 'clkdiv_module' [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/circuit_2.vhd:74]
INFO: [Synth 8-638] synthesizing module 'clkdiv_module' [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/clkdiv_module.vhd:51]
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/clkdiv_module.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'clkdiv_module' (1#1) [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/clkdiv_module.vhd:51]
INFO: [Synth 8-3491] module 'compteur_simple' declared at '/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/compteur_simple.vhd:10' bound to instance 'inst_cpt' of component 'compteur_simple' [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/circuit_2.vhd:81]
INFO: [Synth 8-638] synthesizing module 'compteur_simple' [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/compteur_simple.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'compteur_simple' (2#1) [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/compteur_simple.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'circuit_compteur' (3#1) [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/sources_1/imports/Atelier/circuit_2.vhd:51]
WARNING: [Synth 8-7129] Port i_btn[3] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[2] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[1] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[3] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[2] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[1] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[0] in module circuit_compteur is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2683.691 ; gain = 0.000 ; free physical = 4188 ; free virtual = 19142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2683.691 ; gain = 0.000 ; free physical = 4180 ; free virtual = 19134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2683.691 ; gain = 0.000 ; free physical = 4180 ; free virtual = 19134
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2683.691 ; gain = 0.000 ; free physical = 4170 ; free virtual = 19124
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/constrs_1/imports/Atelier/circuit_2.xdc]
Finished Parsing XDC File [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/constrs_1/imports/Atelier/circuit_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.srcs/constrs_1/imports/Atelier/circuit_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/circuit_compteur_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/circuit_compteur_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.613 ; gain = 0.000 ; free physical = 5024 ; free virtual = 19978
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.613 ; gain = 0.000 ; free physical = 5024 ; free virtual = 19978
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5151 ; free virtual = 20128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5151 ; free virtual = 20128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5151 ; free virtual = 20128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5151 ; free virtual = 20129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5151 ; free virtual = 20129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5152 ; free virtual = 20131
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Global synthesis options have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_btn[3] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[2] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btn[1] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[3] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[2] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[1] in module circuit_compteur is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_sw[0] in module circuit_compteur is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5130 ; free virtual = 20109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5048 ; free virtual = 20009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5038 ; free virtual = 19999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5038 ; free virtual = 19999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5044 ; free virtual = 20005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5044 ; free virtual = 20005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5044 ; free virtual = 20005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5044 ; free virtual = 20005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5044 ; free virtual = 20005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5044 ; free virtual = 20005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     1|
|7     |LUT5   |     1|
|8     |LUT6   |     5|
|9     |FDRE   |    30|
|10    |IBUF   |     2|
|11    |OBUF   |     5|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5044 ; free virtual = 20005
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2747.613 ; gain = 0.000 ; free physical = 5105 ; free virtual = 20065
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2747.613 ; gain = 63.922 ; free physical = 5105 ; free virtual = 20065
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2747.613 ; gain = 0.000 ; free physical = 5103 ; free virtual = 20064
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2747.613 ; gain = 0.000 ; free physical = 5143 ; free virtual = 20104
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 70d58899
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2747.613 ; gain = 64.031 ; free physical = 5336 ; free virtual = 20297
INFO: [Common 17-1381] The checkpoint '/home/raesangur/github/UdeS_S4_APP1/Atelier/atelier/atelier.runs/synth_1/circuit_compteur.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file circuit_compteur_utilization_synth.rpt -pb circuit_compteur_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  3 14:43:34 2022...
