{
    "nl": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/37-openroad-fillinsertion/svm.nl.v",
    "pnl": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/37-openroad-fillinsertion/svm.pnl.v",
    "def": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/37-openroad-fillinsertion/svm.def",
    "lef": null,
    "odb": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/37-openroad-fillinsertion/svm.odb",
    "sdc": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/37-openroad-fillinsertion/svm.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/nom_tt_025C_1v80/svm__nom_tt_025C_1v80.sdf",
        "max_ff_n40C_1v95": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/max_ff_n40C_1v95/svm__max_ff_n40C_1v95.sdf",
        "max_ss_100C_1v60": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/max_ss_100C_1v60/svm__max_ss_100C_1v60.sdf",
        "max_tt_025C_1v80": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/max_tt_025C_1v80/svm__max_tt_025C_1v80.sdf",
        "min_ff_n40C_1v95": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/min_ff_n40C_1v95/svm__min_ff_n40C_1v95.sdf",
        "min_ss_100C_1v60": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/min_ss_100C_1v60/svm__min_ss_100C_1v60.sdf",
        "min_tt_025C_1v80": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/min_tt_025C_1v80/svm__min_tt_025C_1v80.sdf",
        "nom_ff_n40C_1v95": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/nom_ff_n40C_1v95/svm__nom_ff_n40C_1v95.sdf",
        "nom_ss_100C_1v60": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/nom_ss_100C_1v60/svm__nom_ss_100C_1v60.sdf"
    },
    "spef": {
        "nom_*": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/38-openroad-rcx/nom_/svm.nom_.spef",
        "min_*": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/38-openroad-rcx/min_/svm.min_.spef",
        "max_*": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/38-openroad-rcx/max_/svm.max_.spef"
    },
    "lib": {
        "max_ff_n40C_1v95": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/max_ff_n40C_1v95/svm__max_ff_n40C_1v95.lib",
        "max_ss_100C_1v60": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/max_ss_100C_1v60/svm__max_ss_100C_1v60.lib",
        "max_tt_025C_1v80": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/max_tt_025C_1v80/svm__max_tt_025C_1v80.lib",
        "min_ff_n40C_1v95": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/min_ff_n40C_1v95/svm__min_ff_n40C_1v95.lib",
        "min_ss_100C_1v60": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/min_ss_100C_1v60/svm__min_ss_100C_1v60.lib",
        "min_tt_025C_1v80": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/min_tt_025C_1v80/svm__min_tt_025C_1v80.lib",
        "nom_ff_n40C_1v95": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/nom_ff_n40C_1v95/svm__nom_ff_n40C_1v95.lib",
        "nom_ss_100C_1v60": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/nom_ss_100C_1v60/svm__nom_ss_100C_1v60.lib",
        "nom_tt_025C_1v80": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/39-openroad-stapostpnr/nom_tt_025C_1v80/svm__nom_tt_025C_1v80.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/jco1147/393_folder/CE493/sv/svm/runs/RUN_2023-12-03_23-09-36/04-yosys-jsonheader/svm.h.json",
    "metrics": {
        "design__lint_errors__count": 0,
        "design__lint_timing_constructs__count": 0,
        "design__lint_warnings__count": 4,
        "design__latch__count": 0,
        "design__instance__count": 2780,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.002748401602730155,
        "power__switching__total": 0.002836673753336072,
        "power__leakage__total": 2.4786329433368337e-08,
        "power__total": 0.005585100036114454,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.030941,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.030941,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.291256,
        "timing__setup__ws__corner:nom_tt_025C_1v80": -2.861992,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": -151.538498,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": -2.861992,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 67,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count": 22,
        "design__max_fanout_violation__count": 36,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0.047846,
        "clock__skew__worst_setup": 0.047846,
        "timing__hold__ws": 0.088096,
        "timing__setup__ws": -8.401361,
        "timing__hold__tns": 0.0,
        "timing__setup__tns": -2036.2920499999998,
        "timing__hold__wns": 0.0,
        "timing__setup__wns": -8.401361,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 549,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 208.275 218.995",
        "design__core__bbox": "5.52 10.88 202.4 206.72",
        "design__io": 74,
        "design__die__area": 45611.2,
        "design__core__area": 38557,
        "design__instance__area": 18765.5,
        "design__instance__count__stdcell": 2780,
        "design__instance__area__stdcell": 18765.5,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.486695,
        "design__instance__utilization__stdcell": 0.486695,
        "floorplan__design__io": 72,
        "design__io__hpwl": 7630347,
        "timing__drv__floating__nets": "0",
        "timing__drv__floating__pins": "0",
        "design__instance__displacement__total": 104.86,
        "design__instance__displacement__mean": 0.035,
        "design__instance__displacement__max": 8.74,
        "route__wirelength__estimated": 46152.1,
        "design__violations": 0,
        "design__instance__count__setup_buffer": 1,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "antenna__count": 4,
        "route__net": 2284,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 1346,
        "route__wirelength__iter:1": 52373,
        "route__drc_errors__iter:2": 686,
        "route__wirelength__iter:2": 52065,
        "route__drc_errors__iter:3": 760,
        "route__wirelength__iter:3": 51937,
        "route__drc_errors__iter:4": 151,
        "route__wirelength__iter:4": 51873,
        "route__drc_errors__iter:5": 8,
        "route__wirelength__iter:5": 51847,
        "route__drc_errors__iter:6": 1,
        "route__wirelength__iter:6": 51831,
        "route__drc_errors__iter:7": 0,
        "route__wirelength__iter:7": 51831,
        "route__drc_errors": 0,
        "route__wirelength": 51831,
        "route__vias": 15586,
        "route__vias__singlecut": 15586,
        "route__vias__multicut": 0,
        "design__disconnected_pins__count": 0,
        "route__wirelength__max": 420.83,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 11,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.044383,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.044383,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.85077,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -8.270769,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -501.276886,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -8.270769,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 68,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.023437,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.023437,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.089535,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": -0.742293,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": -26.267624,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": -0.742293,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 48,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.029114,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.029114,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.289087,
        "timing__setup__ws__corner:min_tt_025C_1v80": -2.800167,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:min_tt_025C_1v80": -147.680435,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:min_tt_025C_1v80": -2.800167,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 67,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.042038,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.042038,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.847124,
        "timing__setup__ws__corner:min_ss_100C_1v60": -8.128256,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -493.530029,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -8.128256,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 68,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.021795,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.021795,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.088096,
        "timing__setup__ws__corner:min_ff_n40C_1v95": -0.690343,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": -23.881149,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": -0.690343,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 48,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.033757,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.033757,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.293672,
        "timing__setup__ws__corner:max_tt_025C_1v80": -2.916825,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__tns__corner:max_tt_025C_1v80": -155.013443,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
        "timing__setup__wns__corner:max_tt_025C_1v80": -2.916825,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 67,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 11,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.047846,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.047846,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.85525,
        "timing__setup__ws__corner:max_ss_100C_1v60": -8.401361,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -508.777496,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -8.401361,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 68,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.026099,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.026099,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.091173,
        "timing__setup__ws__corner:max_ff_n40C_1v95": -0.786614,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": -28.32649,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": -0.786614,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 48,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79797,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000308313,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00203235,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000308,
        "ir__drop__worst": 0.00203
    }
}