
    component de2_70 is
        port (
            clk_clk       : in    std_logic                     := 'X';             -- clk
            reset_reset_n : in    std_logic                     := 'X';             -- reset_n
            vga_CLK       : out   std_logic;                                        -- CLK
            vga_HS        : out   std_logic;                                        -- HS
            vga_VS        : out   std_logic;                                        -- VS
            vga_BLANK     : out   std_logic;                                        -- BLANK
            vga_SYNC      : out   std_logic;                                        -- SYNC
            vga_R         : out   std_logic_vector(9 downto 0);                     -- R
            vga_G         : out   std_logic_vector(9 downto 0);                     -- G
            vga_B         : out   std_logic_vector(9 downto 0);                     -- B
            sram_DQ       : inout std_logic_vector(31 downto 0) := (others => 'X'); -- DQ
            sram_DPA      : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- DPA
            sram_ADDR     : out   std_logic_vector(18 downto 0);                    -- ADDR
            sram_ADSC_N   : out   std_logic;                                        -- ADSC_N
            sram_ADSP_N   : out   std_logic;                                        -- ADSP_N
            sram_ADV_N    : out   std_logic;                                        -- ADV_N
            sram_BE_N     : out   std_logic_vector(3 downto 0);                     -- BE_N
            sram_CE1_N    : out   std_logic;                                        -- CE1_N
            sram_CE2      : out   std_logic;                                        -- CE2
            sram_CE3_N    : out   std_logic;                                        -- CE3_N
            sram_GW_N     : out   std_logic;                                        -- GW_N
            sram_OE_N     : out   std_logic;                                        -- OE_N
            sram_WE_N     : out   std_logic;                                        -- WE_N
            sram_CLK      : out   std_logic                                         -- CLK
        );
    end component de2_70;

    u0 : component de2_70
        port map (
            clk_clk       => CONNECTED_TO_clk_clk,       --   clk.clk
            reset_reset_n => CONNECTED_TO_reset_reset_n, -- reset.reset_n
            vga_CLK       => CONNECTED_TO_vga_CLK,       --   vga.CLK
            vga_HS        => CONNECTED_TO_vga_HS,        --      .HS
            vga_VS        => CONNECTED_TO_vga_VS,        --      .VS
            vga_BLANK     => CONNECTED_TO_vga_BLANK,     --      .BLANK
            vga_SYNC      => CONNECTED_TO_vga_SYNC,      --      .SYNC
            vga_R         => CONNECTED_TO_vga_R,         --      .R
            vga_G         => CONNECTED_TO_vga_G,         --      .G
            vga_B         => CONNECTED_TO_vga_B,         --      .B
            sram_DQ       => CONNECTED_TO_sram_DQ,       --  sram.DQ
            sram_DPA      => CONNECTED_TO_sram_DPA,      --      .DPA
            sram_ADDR     => CONNECTED_TO_sram_ADDR,     --      .ADDR
            sram_ADSC_N   => CONNECTED_TO_sram_ADSC_N,   --      .ADSC_N
            sram_ADSP_N   => CONNECTED_TO_sram_ADSP_N,   --      .ADSP_N
            sram_ADV_N    => CONNECTED_TO_sram_ADV_N,    --      .ADV_N
            sram_BE_N     => CONNECTED_TO_sram_BE_N,     --      .BE_N
            sram_CE1_N    => CONNECTED_TO_sram_CE1_N,    --      .CE1_N
            sram_CE2      => CONNECTED_TO_sram_CE2,      --      .CE2
            sram_CE3_N    => CONNECTED_TO_sram_CE3_N,    --      .CE3_N
            sram_GW_N     => CONNECTED_TO_sram_GW_N,     --      .GW_N
            sram_OE_N     => CONNECTED_TO_sram_OE_N,     --      .OE_N
            sram_WE_N     => CONNECTED_TO_sram_WE_N,     --      .WE_N
            sram_CLK      => CONNECTED_TO_sram_CLK       --      .CLK
        );
