

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label0'
================================================================
* Date:           Sat Nov  9 22:01:37 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      501|  60.000 ns|  5.010 us|    6|  501|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- decoder_label0  |        4|      499|         1|          1|          1|  4 ~ 499|       yes|
        +------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.36>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_1 = alloca i32 1"   --->   Operation 4 'alloca' 'in_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cnt1 = alloca i32 1"   --->   Operation 5 'alloca' 'cnt1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Result_14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_Result_14"   --->   Operation 6 'read' 'p_Result_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%num1_cast_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %num1_cast"   --->   Operation 7 'read' 'num1_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i5 0, i5 %cnt1"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln0 = store i6 30, i6 %in_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_1_2 = load i6 %in_1" [decoder.cpp:40]   --->   Operation 11 'load' 'in_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cnt1_1 = load i5 %cnt1" [decoder.cpp:43]   --->   Operation 12 'load' 'cnt1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %in_1_2, i32 5" [decoder.cpp:40]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.86ns)   --->   "%cnt1_2 = add i5 %cnt1_1, i5 1" [decoder.cpp:43]   --->   Operation 15 'add' 'cnt1_2' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %tmp, void %for.body.split, void %for.body.for.end_crit_edge.exitStub" [decoder.cpp:40]   --->   Operation 16 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%in_1_cast = zext i6 %in_1_2" [decoder.cpp:40]   --->   Operation 17 'zext' 'in_1_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 499, i64 251" [decoder.cpp:41]   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln961 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17"   --->   Operation 19 'specloopname' 'specloopname_ln961' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln961 = shl i31 1, i31 %in_1_cast"   --->   Operation 20 'shl' 'shl_ln961' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln961 = and i31 %shl_ln961, i31 %num1_cast_read"   --->   Operation 21 'and' 'and_ln961' <Predicate = (!tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.79ns) (out node of the LUT)   --->   "%p_Result_s = icmp_ne  i31 %and_ln961, i31 0"   --->   Operation 22 'icmp' 'p_Result_s' <Predicate = (!tmp)> <Delay = 2.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "%xor_ln951 = xor i1 %p_Result_s, i1 %p_Result_14_read"   --->   Operation 23 'xor' 'xor_ln951' <Predicate = (!tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %xor_ln951, void %for.inc, void %for.body.split.for.end_crit_edge.exitStub" [decoder.cpp:42]   --->   Operation 24 'br' 'br_ln42' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.94ns)   --->   "%in_1_3 = add i6 %in_1_2, i6 63" [decoder.cpp:40]   --->   Operation 25 'add' 'in_1_3' <Predicate = (!tmp & !xor_ln951)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln40 = store i5 %cnt1_2, i5 %cnt1" [decoder.cpp:40]   --->   Operation 26 'store' 'store_ln40' <Predicate = (!tmp & !xor_ln951)> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln40 = store i6 %in_1_3, i6 %in_1" [decoder.cpp:40]   --->   Operation 27 'store' 'store_ln40' <Predicate = (!tmp & !xor_ln951)> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body" [decoder.cpp:40]   --->   Operation 28 'br' 'br_ln40' <Predicate = (!tmp & !xor_ln951)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %cnt1_out, i5 %cnt1_1" [decoder.cpp:43]   --->   Operation 29 'write' 'write_ln43' <Predicate = (!tmp & xor_ln951)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %in_1_out, i6 %in_1_2" [decoder.cpp:40]   --->   Operation 30 'write' 'write_ln40' <Predicate = (!tmp & xor_ln951)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!tmp & xor_ln951)> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln43 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %cnt1_out, i5 %cnt1_1" [decoder.cpp:43]   --->   Operation 32 'write' 'write_ln43' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %in_1_out, i6 63"   --->   Operation 33 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.61ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 34 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 1.61>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %for.body.split.for.end_crit_edge.exitStub"   --->   Operation 35 'phi' 'UnifiedRetVal' <Predicate = (xor_ln951) | (tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (xor_ln951) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num1_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_Result_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ in_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_1                   (alloca           ) [ 01]
cnt1                   (alloca           ) [ 01]
p_Result_14_read       (read             ) [ 00]
num1_cast_read         (read             ) [ 00]
store_ln0              (store            ) [ 00]
store_ln0              (store            ) [ 00]
br_ln0                 (br               ) [ 00]
in_1_2                 (load             ) [ 00]
cnt1_1                 (load             ) [ 00]
specpipeline_ln0       (specpipeline     ) [ 00]
tmp                    (bitselect        ) [ 01]
cnt1_2                 (add              ) [ 00]
br_ln40                (br               ) [ 00]
in_1_cast              (zext             ) [ 00]
speclooptripcount_ln41 (speclooptripcount) [ 00]
specloopname_ln961     (specloopname     ) [ 00]
shl_ln961              (shl              ) [ 00]
and_ln961              (and              ) [ 00]
p_Result_s             (icmp             ) [ 00]
xor_ln951              (xor              ) [ 01]
br_ln42                (br               ) [ 00]
in_1_3                 (add              ) [ 00]
store_ln40             (store            ) [ 00]
store_ln40             (store            ) [ 00]
br_ln40                (br               ) [ 00]
write_ln43             (write            ) [ 00]
write_ln40             (write            ) [ 00]
br_ln0                 (br               ) [ 00]
write_ln43             (write            ) [ 00]
write_ln0              (write            ) [ 00]
br_ln0                 (br               ) [ 00]
UnifiedRetVal          (phi              ) [ 00]
ret_ln0                (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num1_cast">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num1_cast"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_Result_14">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cnt1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="in_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="cnt1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_Result_14_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Result_14_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="num1_cast_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="31" slack="0"/>
<pin id="74" dir="0" index="1" bw="31" slack="0"/>
<pin id="75" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num1_cast_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="5" slack="0"/>
<pin id="81" dir="0" index="2" bw="5" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/1 write_ln43/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="6" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/1 write_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1005" name="UnifiedRetVal_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="95" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="UnifiedRetVal_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="5" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="6" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_1_2_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="6" slack="0"/>
<pin id="116" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_2/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cnt1_1_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt1_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="6" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="cnt1_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt1_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="in_1_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="in_1_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shl_ln961_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln961/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln961_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="0" index="1" bw="31" slack="0"/>
<pin id="149" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln961/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Result_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="31" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xor_ln951_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln951/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="in_1_3_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_1_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln40_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln40_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="0" index="1" bw="6" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="in_1_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="0"/>
<pin id="182" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="in_1 "/>
</bind>
</comp>

<comp id="187" class="1005" name="cnt1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="cnt1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="50" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="56" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="114" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="121"><net_src comp="118" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="114" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="134"><net_src comp="118" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="114" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="72" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="66" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="114" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="130" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="164" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="58" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="190"><net_src comp="62" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cnt1_out | {1 }
	Port: in_1_out | {1 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label0 : num1_cast | {1 }
	Port: decoder_Pipeline_decoder_label0 : p_Result_14 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		in_1_2 : 1
		cnt1_1 : 1
		tmp : 2
		cnt1_2 : 2
		br_ln40 : 3
		in_1_cast : 2
		shl_ln961 : 3
		and_ln961 : 4
		p_Result_s : 4
		xor_ln951 : 5
		br_ln42 : 5
		in_1_3 : 2
		store_ln40 : 3
		store_ln40 : 3
		write_ln43 : 2
		write_ln40 : 2
		write_ln43 : 2
		UnifiedRetVal : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln961_fu_146      |    0    |    31   |
|----------|-----------------------------|---------|---------|
|    add   |        cnt1_2_fu_130        |    0    |    13   |
|          |        in_1_3_fu_164        |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   icmp   |      p_Result_s_fu_152      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln961_fu_140      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln951_fu_158      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | p_Result_14_read_read_fu_66 |    0    |    0    |
|          |  num1_cast_read_read_fu_72  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_78       |    0    |    0    |
|          |       grp_write_fu_85       |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|          tmp_fu_122         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       in_1_cast_fu_136      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    90   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|UnifiedRetVal_reg_93|    1   |
|    cnt1_reg_187    |    5   |
|    in_1_reg_180    |    6   |
+--------------------+--------+
|        Total       |   12   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_85 |  p2  |   2  |   6  |   12   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   12   ||   1.61  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   90   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   12   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   12   |   99   |
+-----------+--------+--------+--------+
