# write into memsim.hex as hash table
from pathlib import Path
import atexit
from pathlib import Path
from bitstring import Bits


class Mem:
    def __init__(
        self, start_pc: int, input_file: str, mem_format: str
    ) -> None:
        self.memory: dict[int, int] = {}
        self.meminit_bases: set[int] = (
            set()
        )  # word-aligned addrs from init (include zeros on dump)
        self.endianness = "little"
        self._stack_base: int = 0
        self._stack_end: int = 0
        addr = start_pc

        p = Path(input_file)
        if not p.exists():
            raise FileNotFoundError(f"Program file not found: {p}")

        with p.open("r", encoding="utf-8") as f:
            for line_no, raw in enumerate(f, start=1):
                line_clean = raw.split("//")[0].split("#")[0].strip()
                if not line_clean:
                    continue

                word = 0
                if mem_format == "hex":
                    parts = (
                        line_clean.split()
                    )  # Split by whitespace to check for "ADDR DATA" pair

                    if len(parts) == 2:  # Format: 0xADDR 0xDATA
                        explicit_addr = int(parts[0], 16)
                        word = int(parts[1], 16)
                        addr = explicit_addr

                    elif len(parts) == 1:  # Format: 0xDATA (Legacy/Sequential)
                        word = int(parts[0], 16)
                    else:
                        raise ValueError(
                            f"Line {line_no}: Expected 1 or 2 hex tokens, got {len(parts)}"
                        )

                    word &= 0xFFFF_FFFF

                elif mem_format == "bin":
                    # Legacy binary handling (strict 32-bit string)
                    bits = line_clean.replace("_", "").upper()
                    if len(bits) != 32 or any(c not in "01" for c in bits):
                        raise ValueError(
                            f"Line {line_no}: expected 32 bits, got {bits!r}"
                        )
                    word = int(bits, 2) & 0xFFFF_FFFF

                # Track word-aligned base for meminit (so we include zeros on dump)
                self.meminit_bases.add(addr & ~0x3)

                # Write to Memory (Endianness Handling)
                if self.endianness == "little":
                    b0 = (word >> 0) & 0xFF
                    b1 = (word >> 8) & 0xFF
                    b2 = (word >> 16) & 0xFF
                    b3 = (word >> 24) & 0xFF
                else:  # big-endian
                    b3 = (word >> 0) & 0xFF
                    b2 = (word >> 8) & 0xFF
                    b1 = (word >> 16) & 0xFF
                    b0 = (word >> 24) & 0xFF

                self.memory[addr + 0] = b0
                self.memory[addr + 1] = b1
                self.memory[addr + 2] = b2
                self.memory[addr + 3] = b3

                # Auto-increment address for the next line (unless overridden by explicit addr)
                addr += 4

        atexit.register(self.dump_on_exit)

    def read(self, addr: int, bytes: int) -> Bits:
        addr = (
            addr & 0xFFFFFFFF
        )  # Normalize to 32-bit unsigned (handles sign-extension from .int)
        val = 0

        for i in range(bytes):  # reads LSB first
            b = self.memory[addr + i] & 0xFF  # endianness
            val |= b << (8 * i)

        print(
            f"* Read from address {addr:#010x} for {bytes} bytes: {val:#010x}"
        )
        return Bits(uint=val, length=8 * bytes)

    def write(self, addr: Bits, data: Bits, bytes_t: int) -> None:
        addr = addr & 0xFFFFFFFF  # Normalize to 32-bit unsigned
        print(
            f"\tWrite to address {addr:#010x} for {bytes_t} bytes: {data.uint:#010x}"
        )
        for i in range(bytes_t):
            self.memory[addr + i] = (data.uint >> (8 * i)) & 0xFF

    def set_stack_range(self, stack_base: int, stack_end: int) -> None:
        """Store the stack address range so dump_on_exit can filter it even on crash."""
        self._stack_base = stack_base
        self._stack_end = stack_end

    def dump_on_exit(self) -> None:
        try:
            self.dump("memsim.hex", stack_base=self._stack_base, stack_end=self._stack_end)
        except Exception:
            print("oopsie")
            pass

    # CAN CHANGE THIS SHIT LATER IF WE WANT TO PRINT OUT MORE INFO
    def dump(self, path: str = "memsim.hex", stack_base: int = 0, stack_end: int = 0) -> None:
        """
        Dump memory one 32-bit word per line.
        Groups consecutive bytes [addr, addr+1, addr+2, addr+3] into one word.
        Skips words that are entirely zero (uninitialized), except for addresses
        present in meminit, which are always included. Output is uppercase hex.

        If stack_base and stack_end are non-zero, addresses in
        [stack_base, stack_end) are excluded from the dump so that stack writes
        do not produce false diffs against the cpusim expected output.
        """
        # Include all word bases from memory; also include meminit bases (even if zero)
        word_bases = {
            addr & ~0x3 for addr in self.memory.keys()
        } | self.meminit_bases

        ignore_stack = stack_base != 0 and stack_end != 0 and stack_end > stack_base

        with open(path, "w", encoding="utf-8") as f:
            for base in sorted(word_bases):
                if ignore_stack and stack_base <= base < stack_end:
                    continue  # skip stack region

                # collect 4 bytes for this word
                b0 = self.memory.get(base + 0, 0) & 0xFF
                b1 = self.memory.get(base + 1, 0) & 0xFF
                b2 = self.memory.get(base + 2, 0) & 0xFF
                b3 = self.memory.get(base + 3, 0) & 0xFF
                if (b0 | b1 | b2 | b3) == 0 and base not in self.meminit_bases:
                    continue  # skip all-zero words (unless address was in meminit)

                if self.endianness == "little":
                    # Little Endian: Addr+0 is LSB
                    word = b0 | (b1 << 8) | (b2 << 16) | (b3 << 24)
                else:
                    # Big Endian: Addr+0 is MSB
                    word = (b0 << 24) | (b1 << 16) | (b2 << 8) | b3

                f.write(f"{base:#010x} {word:#010x}\n")

    # dump into memsim.hex
    # copy meminit.hex into memsim
