#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 22 15:32:24 2019
# Process ID: 11540
# Current directory: C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/lab11_1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7264 C:\Users\SET253-10U.HCCMAIN\Documents\GitHub\ENES247_TRUC\lab11-ASM\lab11_1_2\lab11_1_2\lab11_1_2.xpr
# Log file: C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/lab11_1_2/vivado.log
# Journal file: C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/lab11_1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/lab11_1_2/lab11_1_2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/lab11_1_2'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 730.723 ; gain = 137.555
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1578.398 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1578.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1693.926 ; gain = 928.547
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: mult_3x3
WARNING: [Synth 8-2507] parameter declaration becomes local in mult_3x3 with formal parameter declaration list [C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/mult_3x3.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1713.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mult_3x3' [C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/mult_3x3.v:6]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/mult_3x3.v:55]
INFO: [Synth 8-6155] done synthesizing module 'mult_3x3' (1#1) [C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/mult_3x3.v:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1713.438 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1713.438 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1713.438 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET253-10U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab11-ASM/lab11_1_2/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1713.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1713.438 ; gain = 0.000
6 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1713.438 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 22 15:46:20 2019...
