# do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is fede@fede-Lenovo-V330-15IKB.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:54:20 on Aug 26,2023
# vcom ../src/constants.vhd 
# -- Loading package STANDARD
# -- Compiling package CONSTANTS
# -- Compiling package body CONSTANTS
# -- Loading package CONSTANTS
# End time: 14:54:20 on Aug 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:54:20 on Aug 26,2023
# vcom ../src/registerfileWindowing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package CONSTANTS
# -- Compiling entity REGISTER_FILE_WINDOWING
# -- Compiling architecture BEHAVIORAL of REGISTER_FILE_WINDOWING
# -- Compiling configuration CFG_RF_BEH
# -- Loading package CONSTANTS
# -- Loading entity REGISTER_FILE_WINDOWING
# -- Loading architecture BEHAVIORAL of REGISTER_FILE_WINDOWING
# End time: 14:54:20 on Aug 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 14:54:20 on Aug 26,2023
# vlog -F compile_sv.f 
# -- Compiling package generic_pkg
# -- Compiling package rf_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) ../tb/rf_pkg.sv(7): Using implicit +incdir+/home/fede/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package generic_pkg
# -- Compiling package rf_if_sv_unit
# -- Compiling interface rf_if
# -- Compiling module rf_wrap
# -- Compiling package top_sv_unit
# -- Importing package rf_pkg
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:54:20 on Aug 26,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" top "+UVM_TESTNAME=verbose_test" "+UVM_NO_RELNOTES" 
# Start time: 14:54:20 on Aug 26,2023
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.rf_if(fast)
# Loading work.generic_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.rf_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.rf_if_sv_unit(fast)
# Loading work.rf_if(fast__2)
# Loading work.rf_wrap(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.constants(body)
# Loading work.register_file_windowing(behavioral)#1
# Loading /home/fede/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test verbose_test...
# UVM_INFO ../tb/test_seq.svh(16) @ 0: uvm_test_top.t_env.seqr@@tst [run] First, we set the RESET signal
# 
# UVM_INFO @ 21: uvm_test_top.t_env.req_prt [run] The signal reset was set, all registers are put to 0
# 
# UVM_INFO ../tb/test_seq.svh(20) @ 41: uvm_test_top.t_env.seqr@@tst [run] We are about to initialize the registers in all the windows
# UVM_INFO @ 41: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 61: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): fb80d34e96898767 op: write
# UVM_INFO @ 81: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 017573d2520ac34a op: write
# UVM_INFO @ 101: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): 9965b4b3fe9dcfb9 op: write
# UVM_INFO @ 121: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): a2eab39857ad645d op: write
# UVM_INFO @ 141: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): f974e10ad50a3af0 op: write
# UVM_INFO @ 161: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 0cfac622b138fe0e op: write
# UVM_INFO @ 181: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 440ed42c5a9d861b op: write
# UVM_INFO @ 201: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): a968da80f310d088 op: write
# UVM_INFO @ 221: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 24aeb9443fbae623 op: write
# UVM_INFO @ 241: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 2ca06ab510ce88e3 op: write
# UVM_INFO @ 261: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 90848a42dd65d4de op: write
# UVM_INFO @ 281: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): da3d80cbb65e5a8e op: write
# UVM_INFO @ 301: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): e77cb17164ea46ff op: write
# UVM_INFO @ 321: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): d643077e65937f7d op: write
# 
# 
# UVM_INFO @ 341: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 361: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 381: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 6a45315d3fbaeb31 op: write
# UVM_INFO @ 401: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 6016439e8a708d0b op: write
# UVM_INFO @ 421: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): fce5238fbb8b8015 op: write
# UVM_INFO @ 441: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 817c51647aeee22b op: write
# UVM_INFO @ 461: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): 377af34ab2397b83 op: write
# UVM_INFO @ 481: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 31cd60a648b989c8 op: write
# UVM_INFO @ 501: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 83aa93ecf7788d80 op: write
# UVM_INFO @ 521: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): d89476e469f195f1 op: write
# UVM_INFO @ 541: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 1b81fffae47aeda2 op: write
# UVM_INFO @ 561: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 0d81f4f879121ce4 op: write
# UVM_INFO @ 581: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 97a5d6f65583c861 op: write
# UVM_INFO @ 601: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 79c48b0991673eba op: write
# UVM_INFO @ 621: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 52af06d044dbb73c op: write
# UVM_INFO @ 641: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 58744185dd9de776 op: write
# 
# 
# UVM_INFO @ 661: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 681: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 701: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 53acc02412a1d934 op: write
# UVM_INFO @ 721: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 785658f4a9e88f2d op: write
# UVM_INFO @ 741: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): e4796afdb7c4bc53 op: write
# UVM_INFO @ 761: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): 16b7770fb2191184 op: write
# UVM_INFO @ 781: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): e1f0c6269d22ae3a op: write
# UVM_INFO @ 801: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): ec2396bd0d92a635 op: write
# UVM_INFO @ 821: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): ba03994811f8522a op: write
# UVM_INFO @ 841: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): f5fb8d38785b9092 op: write
# UVM_INFO @ 861: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 84e032abc1803715 op: write
# UVM_INFO @ 881: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 18a038c50665530e op: write
# UVM_INFO @ 901: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): af72da2937ee06e2 op: write
# UVM_INFO @ 921: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 6dd26866b69abbb2 op: write
# UVM_INFO @ 941: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 2067df47b6d5c3db op: write
# UVM_INFO @ 961: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): b453da67d96fa587 op: write
# 
# 
# UVM_INFO @ 981: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 1001: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1021: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: write
# UVM_INFO @ 1041: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: write
# UVM_INFO @ 1061: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: write
# UVM_INFO @ 1081: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: write
# UVM_INFO @ 1101: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: write
# UVM_INFO @ 1121: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): bfbcd0995281f61c op: write
# UVM_INFO @ 1141: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 529e6feab649b3f4 op: write
# UVM_INFO @ 1161: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): d2fb9048f3bb3830 op: write
# UVM_INFO @ 1181: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): f264e1dc6c75a7ae op: write
# UVM_INFO @ 1201: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 554347bb8f318f83 op: write
# UVM_INFO @ 1221: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): ea365f8e711a7487 op: write
# UVM_INFO @ 1241: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 189c8822d7104c7b op: write
# UVM_INFO @ 1261: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 92ab8aae71e50f82 op: write
# UVM_INFO @ 1281: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): e2eb1512535ac92c op: write
# 
# UVM_INFO @ 1301: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 1301: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 1321: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 1321: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 1341: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 1341: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 1361: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 1361: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 1381: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 1381: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 1401: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): bfbcd0995281f61c op: read
# UVM_INFO @ 1401: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): bfbcd0995281f61c
# UVM_INFO @ 1421: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 529e6feab649b3f4 op: read
# UVM_INFO @ 1421: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 529e6feab649b3f4
# UVM_INFO @ 1441: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): d2fb9048f3bb3830 op: read
# UVM_INFO @ 1441: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): d2fb9048f3bb3830
# UVM_INFO @ 1461: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): f264e1dc6c75a7ae op: read
# UVM_INFO @ 1461: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): f264e1dc6c75a7ae
# UVM_INFO @ 1481: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 554347bb8f318f83 op: read
# UVM_INFO @ 1481: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 554347bb8f318f83
# UVM_INFO @ 1501: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): ea365f8e711a7487 op: read
# UVM_INFO @ 1501: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): ea365f8e711a7487
# UVM_INFO @ 1521: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 189c8822d7104c7b op: read
# UVM_INFO @ 1521: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 189c8822d7104c7b
# UVM_INFO @ 1541: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 92ab8aae71e50f82 op: read
# UVM_INFO @ 1541: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 92ab8aae71e50f82
# UVM_INFO @ 1561: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): e2eb1512535ac92c op: read
# UVM_INFO @ 1561: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): e2eb1512535ac92c
# 
# 
# UVM_INFO @ 1581: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 1601: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1621: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 1621: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 1641: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 1641: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 1661: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 1661: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 1681: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 1681: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 1701: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 1701: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 1721: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): ec2396bd0d92a635 op: read
# UVM_INFO @ 1721: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): ec2396bd0d92a635
# UVM_INFO @ 1741: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): ba03994811f8522a op: read
# UVM_INFO @ 1741: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): ba03994811f8522a
# UVM_INFO @ 1761: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): f5fb8d38785b9092 op: read
# UVM_INFO @ 1761: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): f5fb8d38785b9092
# UVM_INFO @ 1781: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 84e032abc1803715 op: read
# UVM_INFO @ 1781: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 84e032abc1803715
# UVM_INFO @ 1801: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 18a038c50665530e op: read
# UVM_INFO @ 1801: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 18a038c50665530e
# UVM_INFO @ 1821: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): af72da2937ee06e2 op: read
# UVM_INFO @ 1821: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): af72da2937ee06e2
# UVM_INFO @ 1841: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): bfbcd0995281f61c op: read
# UVM_INFO @ 1841: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): bfbcd0995281f61c
# UVM_INFO @ 1861: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 529e6feab649b3f4 op: read
# UVM_INFO @ 1861: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 529e6feab649b3f4
# UVM_INFO @ 1881: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): d2fb9048f3bb3830 op: read
# UVM_INFO @ 1881: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): d2fb9048f3bb3830
# 
# 
# UVM_INFO @ 1901: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 1921: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 1941: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 1941: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 1961: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 1961: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 1981: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 1981: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 2001: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 2001: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 2021: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 2021: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 2041: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 31cd60a648b989c8 op: read
# UVM_INFO @ 2041: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 31cd60a648b989c8
# UVM_INFO @ 2061: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 83aa93ecf7788d80 op: read
# UVM_INFO @ 2061: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 83aa93ecf7788d80
# UVM_INFO @ 2081: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): d89476e469f195f1 op: read
# UVM_INFO @ 2081: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): d89476e469f195f1
# UVM_INFO @ 2101: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 1b81fffae47aeda2 op: read
# UVM_INFO @ 2101: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 1b81fffae47aeda2
# UVM_INFO @ 2121: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 0d81f4f879121ce4 op: read
# UVM_INFO @ 2121: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 0d81f4f879121ce4
# UVM_INFO @ 2141: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 97a5d6f65583c861 op: read
# UVM_INFO @ 2141: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 97a5d6f65583c861
# UVM_INFO @ 2161: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): ec2396bd0d92a635 op: read
# UVM_INFO @ 2161: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): ec2396bd0d92a635
# UVM_INFO @ 2181: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): ba03994811f8522a op: read
# UVM_INFO @ 2181: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): ba03994811f8522a
# UVM_INFO @ 2201: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): f5fb8d38785b9092 op: read
# UVM_INFO @ 2201: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): f5fb8d38785b9092
# 
# 
# UVM_INFO @ 2221: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 2241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2261: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 2261: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 2281: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 2281: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 2301: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 2301: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 2321: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 2321: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 2341: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 2341: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 2361: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 0cfac622b138fe0e op: read
# UVM_INFO @ 2361: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 0cfac622b138fe0e
# UVM_INFO @ 2381: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 440ed42c5a9d861b op: read
# UVM_INFO @ 2381: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 440ed42c5a9d861b
# UVM_INFO @ 2401: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): a968da80f310d088 op: read
# UVM_INFO @ 2401: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): a968da80f310d088
# UVM_INFO @ 2421: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 24aeb9443fbae623 op: read
# UVM_INFO @ 2421: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 24aeb9443fbae623
# UVM_INFO @ 2441: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 2ca06ab510ce88e3 op: read
# UVM_INFO @ 2441: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 2ca06ab510ce88e3
# UVM_INFO @ 2461: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 90848a42dd65d4de op: read
# UVM_INFO @ 2461: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 90848a42dd65d4de
# UVM_INFO @ 2481: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 31cd60a648b989c8 op: read
# UVM_INFO @ 2481: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 31cd60a648b989c8
# UVM_INFO @ 2501: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 83aa93ecf7788d80 op: read
# UVM_INFO @ 2501: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 83aa93ecf7788d80
# UVM_INFO @ 2521: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): d89476e469f195f1 op: read
# UVM_INFO @ 2521: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): d89476e469f195f1
# 
# UVM_INFO ../tb/test_seq.svh(40) @ 2522: uvm_test_top.t_env.seqr@@tst [run] Now we are going to call our first subroutine and read all the registers in the window
# 
# UVM_INFO @ 2541: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO @ 2561: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2581: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 2581: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 2601: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 2601: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 2621: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 2621: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 2641: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 2641: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 2661: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 2661: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 2681: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 31cd60a648b989c8 op: read
# UVM_INFO @ 2681: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 31cd60a648b989c8
# UVM_INFO @ 2701: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 83aa93ecf7788d80 op: read
# UVM_INFO @ 2701: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 83aa93ecf7788d80
# UVM_INFO @ 2721: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): d89476e469f195f1 op: read
# UVM_INFO @ 2721: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): d89476e469f195f1
# UVM_INFO @ 2741: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 1b81fffae47aeda2 op: read
# UVM_INFO @ 2741: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 1b81fffae47aeda2
# UVM_INFO @ 2761: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 0d81f4f879121ce4 op: read
# UVM_INFO @ 2761: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 0d81f4f879121ce4
# UVM_INFO @ 2781: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 97a5d6f65583c861 op: read
# UVM_INFO @ 2781: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 97a5d6f65583c861
# UVM_INFO @ 2801: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): ec2396bd0d92a635 op: read
# UVM_INFO @ 2801: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): ec2396bd0d92a635
# UVM_INFO @ 2821: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): ba03994811f8522a op: read
# UVM_INFO @ 2821: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): ba03994811f8522a
# UVM_INFO @ 2841: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): f5fb8d38785b9092 op: read
# UVM_INFO @ 2841: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): f5fb8d38785b9092
# 
# UVM_INFO ../tb/test_seq.svh(45) @ 2842: uvm_test_top.t_env.seqr@@tst [run] Returning from the subroutine, SIGRETURN is set
# 
# UVM_INFO @ 2861: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO ../tb/test_seq.svh(47) @ 2881: uvm_test_top.t_env.seqr@@tst [run] Now we are going to read all the registers in the current window
# UVM_INFO @ 2881: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 2901: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 2901: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 2921: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 2921: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 2941: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 2941: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 2961: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 2961: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 2981: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 2981: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 3001: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 0cfac622b138fe0e op: read
# UVM_INFO @ 3001: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 0cfac622b138fe0e
# UVM_INFO @ 3021: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 440ed42c5a9d861b op: read
# UVM_INFO @ 3021: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 440ed42c5a9d861b
# UVM_INFO @ 3041: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): a968da80f310d088 op: read
# UVM_INFO @ 3041: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): a968da80f310d088
# UVM_INFO @ 3061: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 24aeb9443fbae623 op: read
# UVM_INFO @ 3061: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 24aeb9443fbae623
# UVM_INFO @ 3081: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 2ca06ab510ce88e3 op: read
# UVM_INFO @ 3081: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 2ca06ab510ce88e3
# UVM_INFO @ 3101: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 90848a42dd65d4de op: read
# UVM_INFO @ 3101: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 90848a42dd65d4de
# UVM_INFO @ 3121: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 31cd60a648b989c8 op: read
# UVM_INFO @ 3121: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 31cd60a648b989c8
# UVM_INFO @ 3141: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 83aa93ecf7788d80 op: read
# UVM_INFO @ 3141: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 83aa93ecf7788d80
# UVM_INFO @ 3161: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): d89476e469f195f1 op: read
# UVM_INFO @ 3161: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): d89476e469f195f1
# 
# 
# UVM_INFO ../tb/test_seq.svh(53) @ 3162: uvm_test_top.t_env.seqr@@tst [run] Subroutine 1
# 
# UVM_INFO @ 3181: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(55) @ 3201: uvm_test_top.t_env.seqr@@tst [run] Subroutine 2
# 
# UVM_INFO @ 3201: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3221: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(57) @ 3241: uvm_test_top.t_env.seqr@@tst [run] Subroutine 3
# 
# UVM_INFO @ 3241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3261: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/test_seq.svh(59) @ 3281: uvm_test_top.t_env.seqr@@tst [run] Subroutine 4
# 
# UVM_INFO @ 3281: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(100) @ 3300: uvm_test_top.t_env.pred [Monitor] SPILL signal changed
# UVM_INFO ../tb/predictor.svh(72) @ 3301: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3301: uvm_test_top.t_env.req_prt [run] The signal call was set, we increase the CWP
# 
# UVM_INFO ../tb/predictor.svh(72) @ 3321: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3321: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(72) @ 3341: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3341: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(72) @ 3361: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3361: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(72) @ 3381: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3381: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(72) @ 3401: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3401: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO ../tb/predictor.svh(72) @ 3421: uvm_test_top.t_env.pred [Monitor] Register SPILLED in memory
# UVM_INFO @ 3421: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3441: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3461: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 1dfa7fd19b374750 op: write
# UVM_INFO @ 3481: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 687fc76772c56da4 op: write
# UVM_INFO @ 3501: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7b9646da9b0c52f5 op: write
# UVM_INFO @ 3521: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): f4546d7ac2f22e8f op: write
# UVM_INFO @ 3541: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 945eb3c47f5897d7 op: write
# UVM_INFO @ 3561: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 32db4c66151813c9 op: write
# UVM_INFO @ 3581: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 952665703d640b60 op: write
# UVM_INFO @ 3601: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 40b3e5699d1ec1ea op: write
# 
# UVM_INFO @ 3621: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 3621: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 3641: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 3641: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 3661: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 3661: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 3681: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 3681: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 3701: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 3701: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 3721: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 0cfac622b138fe0e op: read
# UVM_INFO @ 3721: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 0cfac622b138fe0e
# UVM_INFO @ 3741: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 1dfa7fd19b374750 op: read
# UVM_INFO @ 3741: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 1dfa7fd19b374750
# UVM_INFO @ 3761: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 687fc76772c56da4 op: read
# UVM_INFO @ 3761: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 687fc76772c56da4
# UVM_INFO @ 3781: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 7b9646da9b0c52f5 op: read
# UVM_INFO @ 3781: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 7b9646da9b0c52f5
# UVM_INFO @ 3801: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): f4546d7ac2f22e8f op: read
# UVM_INFO @ 3801: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): f4546d7ac2f22e8f
# UVM_INFO @ 3821: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 945eb3c47f5897d7 op: read
# UVM_INFO @ 3821: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 945eb3c47f5897d7
# UVM_INFO @ 3841: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 32db4c66151813c9 op: read
# UVM_INFO @ 3841: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 32db4c66151813c9
# UVM_INFO @ 3861: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 952665703d640b60 op: read
# UVM_INFO @ 3861: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 952665703d640b60
# UVM_INFO @ 3881: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 40b3e5699d1ec1ea op: read
# UVM_INFO @ 3881: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 40b3e5699d1ec1ea
# 
# 
# UVM_INFO @ 3901: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 3921: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 3941: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 3941: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 3961: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 3961: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 3981: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 3981: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 4001: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 4001: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 4021: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 4021: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 4041: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): bfbcd0995281f61c op: read
# UVM_INFO @ 4041: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): bfbcd0995281f61c
# UVM_INFO @ 4061: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 529e6feab649b3f4 op: read
# UVM_INFO @ 4061: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 529e6feab649b3f4
# UVM_INFO @ 4081: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): d2fb9048f3bb3830 op: read
# UVM_INFO @ 4081: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): d2fb9048f3bb3830
# UVM_INFO @ 4101: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): f264e1dc6c75a7ae op: read
# UVM_INFO @ 4101: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): f264e1dc6c75a7ae
# UVM_INFO @ 4121: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 554347bb8f318f83 op: read
# UVM_INFO @ 4121: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 554347bb8f318f83
# UVM_INFO @ 4141: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): ea365f8e711a7487 op: read
# UVM_INFO @ 4141: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): ea365f8e711a7487
# UVM_INFO @ 4161: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 189c8822d7104c7b op: read
# UVM_INFO @ 4161: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 189c8822d7104c7b
# UVM_INFO @ 4181: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 92ab8aae71e50f82 op: read
# UVM_INFO @ 4181: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 92ab8aae71e50f82
# UVM_INFO @ 4201: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): e2eb1512535ac92c op: read
# UVM_INFO @ 4201: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): e2eb1512535ac92c
# 
# 
# UVM_INFO @ 4221: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 4241: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4261: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 4261: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 4281: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 4281: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 4301: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 4301: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 4321: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 4321: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 4341: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 4341: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 4361: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): ec2396bd0d92a635 op: read
# UVM_INFO @ 4361: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): ec2396bd0d92a635
# UVM_INFO @ 4381: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): ba03994811f8522a op: read
# UVM_INFO @ 4381: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): ba03994811f8522a
# UVM_INFO @ 4401: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): f5fb8d38785b9092 op: read
# UVM_INFO @ 4401: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): f5fb8d38785b9092
# UVM_INFO @ 4421: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 84e032abc1803715 op: read
# UVM_INFO @ 4421: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 84e032abc1803715
# UVM_INFO @ 4441: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 18a038c50665530e op: read
# UVM_INFO @ 4441: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 18a038c50665530e
# UVM_INFO @ 4461: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): af72da2937ee06e2 op: read
# UVM_INFO @ 4461: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): af72da2937ee06e2
# UVM_INFO @ 4481: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): bfbcd0995281f61c op: read
# UVM_INFO @ 4481: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): bfbcd0995281f61c
# UVM_INFO @ 4501: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 529e6feab649b3f4 op: read
# UVM_INFO @ 4501: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 529e6feab649b3f4
# UVM_INFO @ 4521: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): d2fb9048f3bb3830 op: read
# UVM_INFO @ 4521: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): d2fb9048f3bb3830
# 
# 
# UVM_INFO @ 4541: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 4561: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4581: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): 5cdf8b5c786d0fc2 op: read
# UVM_INFO @ 4581: uvm_test_top.t_env.cmp [run] Passed: addr: 0 data (port 0): 5cdf8b5c786d0fc2
# UVM_INFO @ 4601: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): 3c3915a32e0b5cc9 op: read
# UVM_INFO @ 4601: uvm_test_top.t_env.cmp [run] Passed: addr: 1 data (port 0): 3c3915a32e0b5cc9
# UVM_INFO @ 4621: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): d5da8bad965090c4 op: read
# UVM_INFO @ 4621: uvm_test_top.t_env.cmp [run] Passed: addr: 2 data (port 0): d5da8bad965090c4
# UVM_INFO @ 4641: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): fb1cbeb7a2c08988 op: read
# UVM_INFO @ 4641: uvm_test_top.t_env.cmp [run] Passed: addr: 3 data (port 0): fb1cbeb7a2c08988
# UVM_INFO @ 4661: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): a8f10defd9fb6fb8 op: read
# UVM_INFO @ 4661: uvm_test_top.t_env.cmp [run] Passed: addr: 4 data (port 0): a8f10defd9fb6fb8
# UVM_INFO @ 4681: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): 32db4c66151813c9 op: read
# UVM_INFO @ 4681: uvm_test_top.t_env.cmp [run] Passed: addr: 5 data (port 0): 32db4c66151813c9
# UVM_INFO @ 4701: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): 952665703d640b60 op: read
# UVM_INFO @ 4701: uvm_test_top.t_env.cmp [run] Passed: addr: 6 data (port 0): 952665703d640b60
# UVM_INFO @ 4721: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): 40b3e5699d1ec1ea op: read
# UVM_INFO @ 4721: uvm_test_top.t_env.cmp [run] Passed: addr: 7 data (port 0): 40b3e5699d1ec1ea
# UVM_INFO @ 4741: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): 1b81fffae47aeda2 op: read
# UVM_INFO @ 4741: uvm_test_top.t_env.cmp [run] Passed: addr: 8 data (port 0): 1b81fffae47aeda2
# UVM_INFO @ 4761: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): 0d81f4f879121ce4 op: read
# UVM_INFO @ 4761: uvm_test_top.t_env.cmp [run] Passed: addr: 9 data (port 0): 0d81f4f879121ce4
# UVM_INFO @ 4781: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): 97a5d6f65583c861 op: read
# UVM_INFO @ 4781: uvm_test_top.t_env.cmp [run] Passed: addr: a data (port 0): 97a5d6f65583c861
# UVM_INFO @ 4801: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): ec2396bd0d92a635 op: read
# UVM_INFO @ 4801: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): ec2396bd0d92a635
# UVM_INFO @ 4821: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): ba03994811f8522a op: read
# UVM_INFO @ 4821: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): ba03994811f8522a
# UVM_INFO @ 4841: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): f5fb8d38785b9092 op: read
# UVM_INFO @ 4841: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): f5fb8d38785b9092
# 
# THE FOLLOWING SHOULD FAIL!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!! 
# 
# UVM_INFO @ 4861: uvm_test_top.t_env.req_prt [run] The signal ret was set, we decrease the CWP
# 
# UVM_INFO @ 4881: uvm_test_top.t_env.req_prt [run] nop Operation, no changes
# UVM_INFO @ 4901: uvm_test_top.t_env.req_prt [run] addr: 0 data (port 0): f5fb8d38785b9092 op: read
# UVM_ERROR @ 4901: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 0 data (port 0): 5cdf8b5c786d0fc2, Actual: addr: 0 data (port 0): f5fb8d38785b9092
# UVM_INFO @ 4921: uvm_test_top.t_env.req_prt [run] addr: 1 data (port 0): f5fb8d38785b9092 op: read
# UVM_ERROR @ 4921: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 1 data (port 0): 3c3915a32e0b5cc9, Actual: addr: 1 data (port 0): f5fb8d38785b9092
# UVM_INFO @ 4941: uvm_test_top.t_env.req_prt [run] addr: 2 data (port 0): f5fb8d38785b9092 op: read
# UVM_ERROR @ 4941: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 2 data (port 0): d5da8bad965090c4, Actual: addr: 2 data (port 0): f5fb8d38785b9092
# UVM_INFO @ 4961: uvm_test_top.t_env.req_prt [run] addr: 3 data (port 0): f5fb8d38785b9092 op: read
# UVM_ERROR @ 4961: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 3 data (port 0): fb1cbeb7a2c08988, Actual: addr: 3 data (port 0): f5fb8d38785b9092
# UVM_INFO @ 4981: uvm_test_top.t_env.req_prt [run] addr: 4 data (port 0): f5fb8d38785b9092 op: read
# UVM_ERROR @ 4981: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 4 data (port 0): a8f10defd9fb6fb8, Actual: addr: 4 data (port 0): f5fb8d38785b9092
# UVM_INFO @ 5001: uvm_test_top.t_env.req_prt [run] addr: 5 data (port 0): f5fb8d38785b9092 op: read
# UVM_ERROR @ 5001: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 5 data (port 0): 0cfac622b138fe0e, Actual: addr: 5 data (port 0): f5fb8d38785b9092
# UVM_INFO @ 5021: uvm_test_top.t_env.req_prt [run] addr: 6 data (port 0): xxxxxxxxxxxxxxxx op: read
# UVM_ERROR @ 5021: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 6 data (port 0): 1dfa7fd19b374750, Actual: addr: 6 data (port 0): xxxxxxxxxxxxxxxx
# UVM_INFO @ 5041: uvm_test_top.t_env.req_prt [run] addr: 7 data (port 0): xxxxxxxxxxxxxxxx op: read
# UVM_ERROR @ 5041: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 7 data (port 0): 687fc76772c56da4, Actual: addr: 7 data (port 0): xxxxxxxxxxxxxxxx
# UVM_INFO @ 5061: uvm_test_top.t_env.req_prt [run] addr: 8 data (port 0): xxxxxxxxxxxxxxxx op: read
# UVM_ERROR @ 5061: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 8 data (port 0): 7b9646da9b0c52f5, Actual: addr: 8 data (port 0): xxxxxxxxxxxxxxxx
# UVM_INFO @ 5081: uvm_test_top.t_env.req_prt [run] addr: 9 data (port 0): xxxxxxxxxxxxxxxx op: read
# UVM_ERROR @ 5081: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: 9 data (port 0): f4546d7ac2f22e8f, Actual: addr: 9 data (port 0): xxxxxxxxxxxxxxxx
# UVM_INFO @ 5101: uvm_test_top.t_env.req_prt [run] addr: a data (port 0): xxxxxxxxxxxxxxxx op: read
# UVM_ERROR @ 5101: uvm_test_top.t_env.cmp [run] ERROR - Expected: addr: a data (port 0): 945eb3c47f5897d7, Actual: addr: a data (port 0): xxxxxxxxxxxxxxxx
# UVM_INFO @ 5121: uvm_test_top.t_env.req_prt [run] addr: b data (port 0): 32db4c66151813c9 op: read
# UVM_INFO @ 5121: uvm_test_top.t_env.cmp [run] Passed: addr: b data (port 0): 32db4c66151813c9
# UVM_INFO @ 5141: uvm_test_top.t_env.req_prt [run] addr: c data (port 0): 952665703d640b60 op: read
# UVM_INFO @ 5141: uvm_test_top.t_env.cmp [run] Passed: addr: c data (port 0): 952665703d640b60
# UVM_INFO @ 5161: uvm_test_top.t_env.req_prt [run] addr: d data (port 0): 40b3e5699d1ec1ea op: read
# UVM_INFO @ 5161: uvm_test_top.t_env.cmp [run] Passed: addr: d data (port 0): 40b3e5699d1ec1ea
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5162: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  422
# UVM_WARNING :    0
# UVM_ERROR :   11
# UVM_FATAL :    0
# ** Report counts by id
# [Monitor]     8
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [run]   421
# ** Note: $finish    : /home/fede/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5162 ns  Iteration: 60  Instance: /top
# End time: 14:54:26 on Aug 26,2023, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
