// Seed: 400607366
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  module_2();
endmodule
module module_1;
  function id_1(output id_2, output id_3, output id_4, input id_5, output id_6);
    id_3.id_4 <= 1;
    assert (id_6)
      if (id_3) id_6 <= 1 * 1;
      else @(posedge 1 or negedge id_2 or posedge id_2 or negedge id_3) @(posedge 1) id_4 <= 1;
    id_6 <= id_4;
  endfunction
  module_0();
  wire id_7;
endmodule : id_8
module module_2;
  wire id_1;
  tri1 id_3;
  wire id_4 = 1;
  wire id_5;
  assign id_3 = 1'b0;
  tri1 id_6 = 1'b0;
endmodule
