#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 23 14:51:54 2023
# Process ID: 6968
# Current directory: C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14712 C:\Users\Starks\Git\ECE-5508\sysverilog\crc_16\crc_16.xpr
# Log file: C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/vivado.log
# Journal file: C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16\vivado.jou
# Running On: DESKTOP-JTQ69AP, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 8, Host memory: 16912 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Barrett/Git/ISU-ECE-5508-S23/sysverilog/crc_16' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 1173.562 ; gain = 258.844
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:30]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
inputData=00000000, poly=00000000, crc=00000000, checksum=11111111
inputData=11011110, poly=10011011, crc=00000000, checksum=11111111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1205.496 ; gain = 31.934
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
inputData=00000000, poly=00000000, crc=00000000, checksum=11111111
inputData=11011110, poly=10011011, crc=00000000, checksum=11111111
$finish called at time : 20 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1210.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=00000000, poly=00000000, crc=00000000, checksum=11111111
inputData=11011110, poly=10011011, crc=00000000, checksum=11111111
$finish called at time : 20 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.000 ; gain = 2.199
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
inputData=00000000, poly=00000000, crc=00000000, checksum=11111111
inputData=11011110, poly=00000000, crc=00000000, checksum=11111111
inputData=11011110, poly=10011011, crc=00000000, checksum=11111111
$finish called at time : 25 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Apr 23 15:13:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.runs/synth_1

reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1216.961 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=11011110, poly=10011011, crc=00000000, checksum=11111111
$finish called at time : 10 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1219.926 ; gain = 2.965
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=11011110, poly=10011011, crc=00000000, checksum=11111111
inputData=00010001, poly=10011011, crc=00000000, checksum=11111111
$finish called at time : 15 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:37]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:39]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:42]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=11011110, poly=10011011, crc=00000000, checksum=11111111
inputData=00010001, poly=10011011, crc=00000000, checksum=11111111
$finish called at time : 15 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:37]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:39]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:42]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:37]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:39]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:42]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:37]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:38]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:41]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:44]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:34]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:39]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:41]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:44]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:34]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:39]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:41]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'crc' [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:44]
WARNING: [VRFC 10-3823] variable 'crc' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=11011110, poly=10011011, crc=00000000, checksum=10100101
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=00010001, poly=10011011, crc=00000000, checksum=00100100
$finish called at time : 15 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=11011110, poly=10011011, crc=00000000, checksum=10100101
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=10111110, poly=10011011, crc=00000000, checksum=10001011
Hello
Hello
Hello
Hello
Hello
Hello
Hello
Hello
inputData=11001010, poly=10011011, crc=00000000, checksum=11101110
$finish called at time : 15 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
inputData=11011110, poly=10011011, checksum=10100101
inputData=10111110, poly=10011011, checksum=10001011
inputData=11001010, poly=10011011, checksum=11101110
$finish called at time : 15 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'crc_8_encoder_testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'crc_8_encoder_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj crc_8_encoder_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sources_1/new/crc_8_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_8_encoder_testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot crc_8_encoder_testbench_behav xil_defaultlib.crc_8_encoder_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'checksum' might have multiple concurrent drivers [C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crc_8_encoder
Compiling module xil_defaultlib.crc_8_encoder_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot crc_8_encoder_testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "crc_8_encoder_testbench_behav -key {Behavioral:sim_1:Functional:crc_8_encoder_testbench} -tclbatch {crc_8_encoder_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source crc_8_encoder_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
inputData=11011110, poly=10011011, checksum=10100101
inputData=10111110, poly=10011011, checksum=11000101
inputData=11001010, poly=10011011, checksum=10110001
$finish called at time : 15 ns : File "C:/Users/Starks/Git/ECE-5508/sysverilog/crc_16/crc_16.srcs/sim_1/new/crc_8_encoder_tb.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'crc_8_encoder_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 23 15:36:16 2023...
