,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/wrapped_newmot,wrapped_newmot,15-06_05-42,Flow_completed,0h4m59s,0h3m15s,83000.0,0.09,41500.0,45,603.11,3735,0,0,0,0,0,0,0,4,0,-1,-1,149059,29699,-4.0,-4.0,0.0,-0.77,0.0,-126.5,-126.5,0.0,0.0,0.0,96574602,0.0,35.99,33.82,2.56,1.6,-1,3627,3929,660,962,0,0,0,3735,102,17,179,249,466,324,99,870,742,851,37,204,1092,29,1325,50.0,20.0,20,AREA 0,5,50,1,153.6,153.18,0.5,0,sky130_fd_sc_hd,4,3
