0.7
2020.2
May 22 2024
19:03:11
C:/FPGA_lab/lab/floating point divison/floating point divison.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/FPGA_lab/lab/floating point divison/floating point divison.srcs/sim_1/new/tb.v,1743407527,verilog,,,,tb,,,,,,,,
C:/FPGA_lab/lab/floating point divison/floating point divison.srcs/sources_1/new/fp_division.v,1743408384,verilog,,C:/FPGA_lab/lab/floating point divison/floating point divison.srcs/sim_1/new/tb.v,,fp_division,,,,,,,,
