{
    "identifiers": [
        "dir",
        "nf_regmap",
        "update"
    ],
    "literals": [
        "\"firewall\"",
        "\"FIREWALL\"",
        "\"Firewall to parser packets based in TCP port using register interface\"",
        "'nf_regmap'",
        "\"DEV_ID_MD5_0_REG\"",
        "\"DEV_ID_MD5_1_REG\"",
        "\"DEV_ID_MD5_2_REG\"",
        "\"DEV_ID_MD5_3_REG\"",
        "\"DEV_ID_DEVICE_ID_REG\"",
        "\"DEV_ID_VERSION_REG\"",
        "\"DEV_ID_CPCI_ID_REG\"",
        "\"DEV_ID_PROJ_DIR_0_REG\"",
        "\"DEV_ID_PROJ_DIR_1_REG\"",
        "\"DEV_ID_PROJ_DIR_2_REG\"",
        "\"DEV_ID_PROJ_DIR_3_REG\"",
        "\"DEV_ID_PROJ_DIR_4_REG\"",
        "\"DEV_ID_PROJ_DIR_5_REG\"",
        "\"DEV_ID_PROJ_DIR_6_REG\"",
        "\"DEV_ID_PROJ_DIR_7_REG\"",
        "\"DEV_ID_PROJ_DIR_8_REG\"",
        "\"DEV_ID_PROJ_DIR_9_REG\"",
        "\"DEV_ID_PROJ_DIR_10_REG\"",
        "\"DEV_ID_PROJ_DIR_11_REG\"",
        "\"DEV_ID_PROJ_DIR_12_REG\"",
        "\"DEV_ID_PROJ_DIR_13_REG\"",
        "\"DEV_ID_PROJ_DIR_14_REG\"",
        "\"DEV_ID_PROJ_DIR_15_REG\"",
        "\"DEV_ID_PROJ_NAME_0_REG\"",
        "\"DEV_ID_PROJ_NAME_1_REG\"",
        "\"DEV_ID_PROJ_NAME_2_REG\"",
        "\"DEV_ID_PROJ_NAME_3_REG\"",
        "\"DEV_ID_PROJ_NAME_4_REG\"",
        "\"DEV_ID_PROJ_NAME_5_REG\"",
        "\"DEV_ID_PROJ_NAME_6_REG\"",
        "\"DEV_ID_PROJ_NAME_7_REG\"",
        "\"DEV_ID_PROJ_NAME_8_REG\"",
        "\"DEV_ID_PROJ_NAME_9_REG\"",
        "\"DEV_ID_PROJ_NAME_10_REG\"",
        "\"DEV_ID_PROJ_NAME_11_REG\"",
        "\"DEV_ID_PROJ_NAME_12_REG\"",
        "\"DEV_ID_PROJ_NAME_13_REG\"",
        "\"DEV_ID_PROJ_NAME_14_REG\"",
        "\"DEV_ID_PROJ_NAME_15_REG\"",
        "\"DEV_ID_PROJ_DESC_0_REG\"",
        "\"DEV_ID_PROJ_DESC_1_REG\"",
        "\"DEV_ID_PROJ_DESC_2_REG\"",
        "\"DEV_ID_PROJ_DESC_3_REG\"",
        "\"DEV_ID_PROJ_DESC_4_REG\"",
        "\"DEV_ID_PROJ_DESC_5_REG\"",
        "\"DEV_ID_PROJ_DESC_6_REG\"",
        "\"DEV_ID_PROJ_DESC_7_REG\"",
        "\"DEV_ID_PROJ_DESC_8_REG\"",
        "\"DEV_ID_PROJ_DESC_9_REG\"",
        "\"DEV_ID_PROJ_DESC_10_REG\"",
        "\"DEV_ID_PROJ_DESC_11_REG\"",
        "\"DEV_ID_PROJ_DESC_12_REG\"",
        "\"DEV_ID_PROJ_DESC_13_REG\"",
        "\"DEV_ID_PROJ_DESC_14_REG\"",
        "\"DEV_ID_PROJ_DESC_15_REG\"",
        "\"DEV_ID_PROJ_DESC_16_REG\"",
        "\"DEV_ID_PROJ_DESC_17_REG\"",
        "\"DEV_ID_PROJ_DESC_18_REG\"",
        "\"DEV_ID_PROJ_DESC_19_REG\"",
        "\"DEV_ID_PROJ_DESC_20_REG\"",
        "\"DEV_ID_PROJ_DESC_21_REG\"",
        "\"DEV_ID_PROJ_DESC_22_REG\"",
        "\"DEV_ID_PROJ_DESC_23_REG\"",
        "\"DEV_ID_PROJ_DESC_24_REG\"",
        "\"MDIO_PHY_0_CONTROL_REG\"",
        "\"MDIO_PHY_0_STATUS_REG\"",
        "\"MDIO_PHY_0_PHY_ID_HI_REG\"",
        "\"MDIO_PHY_0_PHY_ID_LO_REG\"",
        "\"MDIO_PHY_0_AUTONEGOTIATION_ADVERT_REG\"",
        "\"MDIO_PHY_0_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG\"",
        "\"MDIO_PHY_0_AUTONEG_EXPANSION_REG\"",
        "\"MDIO_PHY_0_AUTONEG_NEXT_PAGE_TX_REG\"",
        "\"MDIO_PHY_0_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG\"",
        "\"MDIO_PHY_0_MASTER_SLAVE_CTRL_REG\"",
        "\"MDIO_PHY_0_MASTER_SLAVE_STATUS_REG\"",
        "\"MDIO_PHY_0_PSE_CTRL_REG\"",
        "\"MDIO_PHY_0_PSE_STATUS_REG\"",
        "\"MDIO_PHY_0_MMD_ACCESS_CTRL_REG\"",
        "\"MDIO_PHY_0_MMD_ACCESS_STATUS_REG\"",
        "\"MDIO_PHY_0_EXTENDED_STATUS_REG\"",
        "\"MDIO_PHY_0_PHY_EXTENDED_CTRL_REG\"",
        "\"MDIO_PHY_0_PHY_EXTENDED_STATUS_REG\"",
        "\"MDIO_PHY_0_RX_ERROR_COUNT_REG\"",
        "\"MDIO_PHY_0_FALSE_CARRIER_SENSE_COUNT_REG\"",
        "\"MDIO_PHY_0_RX_NOT_OK_COUNT_REG\"",
        "\"MDIO_PHY_0_EXPANSION_1_REG\"",
        "\"MDIO_PHY_0_EXPANSION_2_REG\"",
        "\"MDIO_PHY_0_EXPANSION_REG_ACCESS_REG\"",
        "\"MDIO_PHY_0_SHADOW_18_REG\"",
        "\"MDIO_PHY_0_AUX_STATUS_REG\"",
        "\"MDIO_PHY_0_INT_STATUS_REG\"",
        "\"MDIO_PHY_0_INT_MASK_REG\"",
        "\"MDIO_PHY_0_SHADOW_1C_REG\"",
        "\"MDIO_PHY_0_SHADOW_1D_REG\"",
        "\"MDIO_PHY_0_TEST_REG\"",
        "\"MDIO_PHY_0_RESERVED_REG\"",
        "\"MDIO_PHY_1_CONTROL_REG\"",
        "\"MDIO_PHY_1_STATUS_REG\"",
        "\"MDIO_PHY_1_PHY_ID_HI_REG\"",
        "\"MDIO_PHY_1_PHY_ID_LO_REG\"",
        "\"MDIO_PHY_1_AUTONEGOTIATION_ADVERT_REG\"",
        "\"MDIO_PHY_1_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG\"",
        "\"MDIO_PHY_1_AUTONEG_EXPANSION_REG\"",
        "\"MDIO_PHY_1_AUTONEG_NEXT_PAGE_TX_REG\"",
        "\"MDIO_PHY_1_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG\"",
        "\"MDIO_PHY_1_MASTER_SLAVE_CTRL_REG\"",
        "\"MDIO_PHY_1_MASTER_SLAVE_STATUS_REG\"",
        "\"MDIO_PHY_1_PSE_CTRL_REG\"",
        "\"MDIO_PHY_1_PSE_STATUS_REG\"",
        "\"MDIO_PHY_1_MMD_ACCESS_CTRL_REG\"",
        "\"MDIO_PHY_1_MMD_ACCESS_STATUS_REG\"",
        "\"MDIO_PHY_1_EXTENDED_STATUS_REG\"",
        "\"MDIO_PHY_1_PHY_EXTENDED_CTRL_REG\"",
        "\"MDIO_PHY_1_PHY_EXTENDED_STATUS_REG\"",
        "\"MDIO_PHY_1_RX_ERROR_COUNT_REG\"",
        "\"MDIO_PHY_1_FALSE_CARRIER_SENSE_COUNT_REG\"",
        "\"MDIO_PHY_1_RX_NOT_OK_COUNT_REG\"",
        "\"MDIO_PHY_1_EXPANSION_1_REG\"",
        "\"MDIO_PHY_1_EXPANSION_2_REG\"",
        "\"MDIO_PHY_1_EXPANSION_REG_ACCESS_REG\"",
        "\"MDIO_PHY_1_SHADOW_18_REG\"",
        "\"MDIO_PHY_1_AUX_STATUS_REG\"",
        "\"MDIO_PHY_1_INT_STATUS_REG\"",
        "\"MDIO_PHY_1_INT_MASK_REG\"",
        "\"MDIO_PHY_1_SHADOW_1C_REG\"",
        "\"MDIO_PHY_1_SHADOW_1D_REG\"",
        "\"MDIO_PHY_1_TEST_REG\"",
        "\"MDIO_PHY_1_RESERVED_REG\"",
        "\"MDIO_PHY_2_CONTROL_REG\"",
        "\"MDIO_PHY_2_STATUS_REG\"",
        "\"MDIO_PHY_2_PHY_ID_HI_REG\"",
        "\"MDIO_PHY_2_PHY_ID_LO_REG\"",
        "\"MDIO_PHY_2_AUTONEGOTIATION_ADVERT_REG\"",
        "\"MDIO_PHY_2_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG\"",
        "\"MDIO_PHY_2_AUTONEG_EXPANSION_REG\"",
        "\"MDIO_PHY_2_AUTONEG_NEXT_PAGE_TX_REG\"",
        "\"MDIO_PHY_2_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG\"",
        "\"MDIO_PHY_2_MASTER_SLAVE_CTRL_REG\"",
        "\"MDIO_PHY_2_MASTER_SLAVE_STATUS_REG\"",
        "\"MDIO_PHY_2_PSE_CTRL_REG\"",
        "\"MDIO_PHY_2_PSE_STATUS_REG\"",
        "\"MDIO_PHY_2_MMD_ACCESS_CTRL_REG\"",
        "\"MDIO_PHY_2_MMD_ACCESS_STATUS_REG\"",
        "\"MDIO_PHY_2_EXTENDED_STATUS_REG\"",
        "\"MDIO_PHY_2_PHY_EXTENDED_CTRL_REG\"",
        "\"MDIO_PHY_2_PHY_EXTENDED_STATUS_REG\"",
        "\"MDIO_PHY_2_RX_ERROR_COUNT_REG\"",
        "\"MDIO_PHY_2_FALSE_CARRIER_SENSE_COUNT_REG\"",
        "\"MDIO_PHY_2_RX_NOT_OK_COUNT_REG\"",
        "\"MDIO_PHY_2_EXPANSION_1_REG\"",
        "\"MDIO_PHY_2_EXPANSION_2_REG\"",
        "\"MDIO_PHY_2_EXPANSION_REG_ACCESS_REG\"",
        "\"MDIO_PHY_2_SHADOW_18_REG\"",
        "\"MDIO_PHY_2_AUX_STATUS_REG\"",
        "\"MDIO_PHY_2_INT_STATUS_REG\"",
        "\"MDIO_PHY_2_INT_MASK_REG\"",
        "\"MDIO_PHY_2_SHADOW_1C_REG\"",
        "\"MDIO_PHY_2_SHADOW_1D_REG\"",
        "\"MDIO_PHY_2_TEST_REG\"",
        "\"MDIO_PHY_2_RESERVED_REG\"",
        "\"MDIO_PHY_3_CONTROL_REG\"",
        "\"MDIO_PHY_3_STATUS_REG\"",
        "\"MDIO_PHY_3_PHY_ID_HI_REG\"",
        "\"MDIO_PHY_3_PHY_ID_LO_REG\"",
        "\"MDIO_PHY_3_AUTONEGOTIATION_ADVERT_REG\"",
        "\"MDIO_PHY_3_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG\"",
        "\"MDIO_PHY_3_AUTONEG_EXPANSION_REG\"",
        "\"MDIO_PHY_3_AUTONEG_NEXT_PAGE_TX_REG\"",
        "\"MDIO_PHY_3_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG\"",
        "\"MDIO_PHY_3_MASTER_SLAVE_CTRL_REG\"",
        "\"MDIO_PHY_3_MASTER_SLAVE_STATUS_REG\"",
        "\"MDIO_PHY_3_PSE_CTRL_REG\"",
        "\"MDIO_PHY_3_PSE_STATUS_REG\"",
        "\"MDIO_PHY_3_MMD_ACCESS_CTRL_REG\"",
        "\"MDIO_PHY_3_MMD_ACCESS_STATUS_REG\"",
        "\"MDIO_PHY_3_EXTENDED_STATUS_REG\"",
        "\"MDIO_PHY_3_PHY_EXTENDED_CTRL_REG\"",
        "\"MDIO_PHY_3_PHY_EXTENDED_STATUS_REG\"",
        "\"MDIO_PHY_3_RX_ERROR_COUNT_REG\"",
        "\"MDIO_PHY_3_FALSE_CARRIER_SENSE_COUNT_REG\"",
        "\"MDIO_PHY_3_RX_NOT_OK_COUNT_REG\"",
        "\"MDIO_PHY_3_EXPANSION_1_REG\"",
        "\"MDIO_PHY_3_EXPANSION_2_REG\"",
        "\"MDIO_PHY_3_EXPANSION_REG_ACCESS_REG\"",
        "\"MDIO_PHY_3_SHADOW_18_REG\"",
        "\"MDIO_PHY_3_AUX_STATUS_REG\"",
        "\"MDIO_PHY_3_INT_STATUS_REG\"",
        "\"MDIO_PHY_3_INT_MASK_REG\"",
        "\"MDIO_PHY_3_SHADOW_1C_REG\"",
        "\"MDIO_PHY_3_SHADOW_1D_REG\"",
        "\"MDIO_PHY_3_TEST_REG\"",
        "\"MDIO_PHY_3_RESERVED_REG\"",
        "\"DMA_CTRL_REG\"",
        "\"DMA_NUM_INGRESS_PKTS_REG\"",
        "\"DMA_NUM_INGRESS_BYTES_REG\"",
        "\"DMA_NUM_EGRESS_PKTS_REG\"",
        "\"DMA_NUM_EGRESS_BYTES_REG\"",
        "\"DMA_NUM_TIMEOUTS_REG\"",
        "\"MAC_GRP_0_CONTROL_REG\"",
        "\"MAC_GRP_0_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"MAC_GRP_0_RX_QUEUE_NUM_PKTS_STORED_REG\"",
        "\"MAC_GRP_0_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG\"",
        "\"MAC_GRP_0_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG\"",
        "\"MAC_GRP_0_RX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"MAC_GRP_0_RX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"MAC_GRP_0_RX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"MAC_GRP_0_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"MAC_GRP_0_TX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"MAC_GRP_0_TX_QUEUE_NUM_PKTS_SENT_REG\"",
        "\"MAC_GRP_0_TX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"MAC_GRP_0_TX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"MAC_GRP_1_CONTROL_REG\"",
        "\"MAC_GRP_1_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"MAC_GRP_1_RX_QUEUE_NUM_PKTS_STORED_REG\"",
        "\"MAC_GRP_1_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG\"",
        "\"MAC_GRP_1_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG\"",
        "\"MAC_GRP_1_RX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"MAC_GRP_1_RX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"MAC_GRP_1_RX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"MAC_GRP_1_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"MAC_GRP_1_TX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"MAC_GRP_1_TX_QUEUE_NUM_PKTS_SENT_REG\"",
        "\"MAC_GRP_1_TX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"MAC_GRP_1_TX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"MAC_GRP_2_CONTROL_REG\"",
        "\"MAC_GRP_2_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"MAC_GRP_2_RX_QUEUE_NUM_PKTS_STORED_REG\"",
        "\"MAC_GRP_2_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG\"",
        "\"MAC_GRP_2_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG\"",
        "\"MAC_GRP_2_RX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"MAC_GRP_2_RX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"MAC_GRP_2_RX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"MAC_GRP_2_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"MAC_GRP_2_TX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"MAC_GRP_2_TX_QUEUE_NUM_PKTS_SENT_REG\"",
        "\"MAC_GRP_2_TX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"MAC_GRP_2_TX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"MAC_GRP_3_CONTROL_REG\"",
        "\"MAC_GRP_3_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"MAC_GRP_3_RX_QUEUE_NUM_PKTS_STORED_REG\"",
        "\"MAC_GRP_3_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG\"",
        "\"MAC_GRP_3_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG\"",
        "\"MAC_GRP_3_RX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"MAC_GRP_3_RX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"MAC_GRP_3_RX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"MAC_GRP_3_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"MAC_GRP_3_TX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"MAC_GRP_3_TX_QUEUE_NUM_PKTS_SENT_REG\"",
        "\"MAC_GRP_3_TX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"MAC_GRP_3_TX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"CPU_QUEUE_0_CONTROL_REG\"",
        "\"CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG\"",
        "\"CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"CPU_QUEUE_0_RX_QUEUE_NUM_UNDERRUNS_REG\"",
        "\"CPU_QUEUE_0_RX_QUEUE_NUM_OVERRUNS_REG\"",
        "\"CPU_QUEUE_0_RX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"CPU_QUEUE_0_RX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"CPU_QUEUE_0_TX_QUEUE_NUM_UNDERRUNS_REG\"",
        "\"CPU_QUEUE_0_TX_QUEUE_NUM_OVERRUNS_REG\"",
        "\"CPU_QUEUE_0_TX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"CPU_QUEUE_0_TX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"CPU_QUEUE_1_CONTROL_REG\"",
        "\"CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG\"",
        "\"CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"CPU_QUEUE_1_RX_QUEUE_NUM_UNDERRUNS_REG\"",
        "\"CPU_QUEUE_1_RX_QUEUE_NUM_OVERRUNS_REG\"",
        "\"CPU_QUEUE_1_RX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"CPU_QUEUE_1_RX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"CPU_QUEUE_1_TX_QUEUE_NUM_UNDERRUNS_REG\"",
        "\"CPU_QUEUE_1_TX_QUEUE_NUM_OVERRUNS_REG\"",
        "\"CPU_QUEUE_1_TX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"CPU_QUEUE_1_TX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"CPU_QUEUE_2_CONTROL_REG\"",
        "\"CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG\"",
        "\"CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"CPU_QUEUE_2_RX_QUEUE_NUM_UNDERRUNS_REG\"",
        "\"CPU_QUEUE_2_RX_QUEUE_NUM_OVERRUNS_REG\"",
        "\"CPU_QUEUE_2_RX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"CPU_QUEUE_2_RX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"CPU_QUEUE_2_TX_QUEUE_NUM_UNDERRUNS_REG\"",
        "\"CPU_QUEUE_2_TX_QUEUE_NUM_OVERRUNS_REG\"",
        "\"CPU_QUEUE_2_TX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"CPU_QUEUE_2_TX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"CPU_QUEUE_3_CONTROL_REG\"",
        "\"CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG\"",
        "\"CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"CPU_QUEUE_3_RX_QUEUE_NUM_UNDERRUNS_REG\"",
        "\"CPU_QUEUE_3_RX_QUEUE_NUM_OVERRUNS_REG\"",
        "\"CPU_QUEUE_3_RX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"CPU_QUEUE_3_RX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG\"",
        "\"CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_ENQUEUED_REG\"",
        "\"CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_DEQUEUED_REG\"",
        "\"CPU_QUEUE_3_TX_QUEUE_NUM_UNDERRUNS_REG\"",
        "\"CPU_QUEUE_3_TX_QUEUE_NUM_OVERRUNS_REG\"",
        "\"CPU_QUEUE_3_TX_QUEUE_NUM_WORDS_PUSHED_REG\"",
        "\"CPU_QUEUE_3_TX_QUEUE_NUM_BYTES_PUSHED_REG\"",
        "\"IN_ARB_NUM_PKTS_SENT_REG\"",
        "\"IN_ARB_LAST_PKT_WORD_0_HI_REG\"",
        "\"IN_ARB_LAST_PKT_WORD_0_LO_REG\"",
        "\"IN_ARB_LAST_PKT_CTRL_0_REG\"",
        "\"IN_ARB_LAST_PKT_WORD_1_HI_REG\"",
        "\"IN_ARB_LAST_PKT_WORD_1_LO_REG\"",
        "\"IN_ARB_LAST_PKT_CTRL_1_REG\"",
        "\"IN_ARB_STATE_REG\"",
        "\"FIREWALL_DPORT1_REG\"",
        "\"FIREWALL_DPORT2_REG\"",
        "\"FIREWALL_DPORT3_REG\"",
        "\"FIREWALL_DPORT4_REG\"",
        "\"BRAM_OQ_DISABLE_QUEUES_REG\"",
        "\"BRAM_OQ_QUEUE_0_NUM_PKT_BYTES_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_0_NUM_PKTS_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_0_NUM_PKTS_DROPPED_REG\"",
        "\"BRAM_OQ_QUEUE_0_NUM_WORDS_IN_QUEUE_REG\"",
        "\"BRAM_OQ_QUEUE_1_NUM_PKT_BYTES_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_1_NUM_PKTS_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_1_NUM_PKTS_DROPPED_REG\"",
        "\"BRAM_OQ_QUEUE_1_NUM_WORDS_IN_QUEUE_REG\"",
        "\"BRAM_OQ_QUEUE_2_NUM_PKT_BYTES_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_2_NUM_PKTS_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_2_NUM_PKTS_DROPPED_REG\"",
        "\"BRAM_OQ_QUEUE_2_NUM_WORDS_IN_QUEUE_REG\"",
        "\"BRAM_OQ_QUEUE_3_NUM_PKT_BYTES_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_3_NUM_PKTS_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_3_NUM_PKTS_DROPPED_REG\"",
        "\"BRAM_OQ_QUEUE_3_NUM_WORDS_IN_QUEUE_REG\"",
        "\"BRAM_OQ_QUEUE_4_NUM_PKT_BYTES_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_4_NUM_PKTS_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_4_NUM_PKTS_DROPPED_REG\"",
        "\"BRAM_OQ_QUEUE_4_NUM_WORDS_IN_QUEUE_REG\"",
        "\"BRAM_OQ_QUEUE_5_NUM_PKT_BYTES_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_5_NUM_PKTS_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_5_NUM_PKTS_DROPPED_REG\"",
        "\"BRAM_OQ_QUEUE_5_NUM_WORDS_IN_QUEUE_REG\"",
        "\"BRAM_OQ_QUEUE_6_NUM_PKT_BYTES_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_6_NUM_PKTS_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_6_NUM_PKTS_DROPPED_REG\"",
        "\"BRAM_OQ_QUEUE_6_NUM_WORDS_IN_QUEUE_REG\"",
        "\"BRAM_OQ_QUEUE_7_NUM_PKT_BYTES_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_7_NUM_PKTS_RECEIVED_REG\"",
        "\"BRAM_OQ_QUEUE_7_NUM_PKTS_DROPPED_REG\"",
        "\"BRAM_OQ_QUEUE_7_NUM_WORDS_IN_QUEUE_REG\""
    ],
    "variables": [
        "nf_regmap"
    ],
    "comments": [
        "!/usr/bin/python",
        "",
        "",
        "Python register defines",
        "",
        "Project: FIREWALL (firewall)",
        "Description: Firewall to parser packets based in TCP port using register interface",
        "",
        "",
        "-------------------------------------",
        "Version Information",
        "-------------------------------------",
        "-------------------------------------",
        "Constants",
        "-------------------------------------",
        "===== File: lib/verilog/core/common/xml/global.xml =====",
        "Maximum number of phy ports",
        "PCI address bus width",
        "PCI data bus width",
        "PCI byte enable bus width",
        "CPCI--CNET address bus width. This is byte addresses even though bottom bits are zero.",
        "CPCI--CNET data bus width",
        "CPCI--Virtex address bus width. This is byte addresses even though bottom bits are zero.",
        "CPCI--Virtex data bus width",
        "DMA data bus width",
        "DMA control bus width",
        "CPCI debug bus width",
        "SRAM address width",
        "SRAM data width",
        "DRAM address width",
        "===== File: lib/verilog/core/common/xml/nf_defines.xml =====",
        "Clock period of 125 MHz clock in ns",
        "Clock period of 62.5 MHz clock in ns",
        "Header value used by the IO queues",
        "Data path data width",
        "Data path control width",
        "===== File: lib/verilog/core/utils/xml/device_id_reg.xml =====",
        "Total number of registers",
        "Number of non string registers",
        "Length of MD5 sum (bits)",
        "Project directory length (in words, not chars)",
        "Project directory length (in bytes/chars)",
        "Project directory length (in bits)",
        "Project name length (in words, not chars)",
        "Project name length (in bytes/chars)",
        "Project name length (in bits)",
        "Device description length (in words, not chars)",
        "Device description length (in bytes/chars)",
        "Device description length (in bits)",
        "MD5 identifier (v1): MD5 sum of the string \"device_id.v\"",
        "MD5 identifier (v2): MD5 sum of the string \"device_id.v:v2\"",
        "Total number of registers (v1)",
        "Number of non string registers (v1)",
        "Project name length (v1: in words, not chars)",
        "Project name length (v1: in bytes/chars)",
        "Project name length (v1: in bits)",
        "===== File: lib/verilog/core/io_queues/cpu_dma_queue/xml/cpu_dma_queue.xml =====",
        "===== File: lib/verilog/core/output_queues/bram_output_queues/xml/bram_output_queues.xml =====",
        "===== File: lib/verilog/core/io_queues/ethernet_queue/xml/ethernet_mac.xml =====",
        "TX queue disable bit",
        "RX queue disable bit",
        "Reset MAC bit",
        "MAC TX queue disable bit",
        "MAC RX queue disable bit",
        "MAC disable jumbo TX bit",
        "MAC disable jumbo RX bit",
        "MAC disable crc check disable bit",
        "MAC disable crc generate bit",
        "-------------------------------------",
        "Modules",
        "-------------------------------------",
        "Module tags",
        "-------------------------------------",
        "Registers",
        "-------------------------------------",
        "Name: device_id (DEV_ID)",
        "Description: Device identification",
        "File: lib/verilog/core/utils/xml/device_id_reg.xml",
        "Name: mdio (MDIO)",
        "Description: MDIO interface",
        "File: lib/verilog/core/io/mdio/xml/mdio.xml",
        "Name: dma (DMA)",
        "Description: DMA transfer module",
        "File: lib/verilog/core/dma/xml/dma.xml",
        "Name: nf2_mac_grp (MAC_GRP_0)",
        "Description: Ethernet MAC group",
        "File: lib/verilog/core/io_queues/ethernet_queue/xml/ethernet_mac.xml",
        "Name: nf2_mac_grp (MAC_GRP_1)",
        "Description: Ethernet MAC group",
        "File: lib/verilog/core/io_queues/ethernet_queue/xml/ethernet_mac.xml",
        "Name: nf2_mac_grp (MAC_GRP_2)",
        "Description: Ethernet MAC group",
        "File: lib/verilog/core/io_queues/ethernet_queue/xml/ethernet_mac.xml",
        "Name: nf2_mac_grp (MAC_GRP_3)",
        "Description: Ethernet MAC group",
        "File: lib/verilog/core/io_queues/ethernet_queue/xml/ethernet_mac.xml",
        "Name: cpu_dma_queue (CPU_QUEUE_0)",
        "Description: CPU DMA queue",
        "File: lib/verilog/core/io_queues/cpu_dma_queue/xml/cpu_dma_queue.xml",
        "Name: cpu_dma_queue (CPU_QUEUE_1)",
        "Description: CPU DMA queue",
        "File: lib/verilog/core/io_queues/cpu_dma_queue/xml/cpu_dma_queue.xml",
        "Name: cpu_dma_queue (CPU_QUEUE_2)",
        "Description: CPU DMA queue",
        "File: lib/verilog/core/io_queues/cpu_dma_queue/xml/cpu_dma_queue.xml",
        "Name: cpu_dma_queue (CPU_QUEUE_3)",
        "Description: CPU DMA queue",
        "File: lib/verilog/core/io_queues/cpu_dma_queue/xml/cpu_dma_queue.xml",
        "Name: SRAM (SRAM)",
        "Description: SRAM",
        "Name: in_arb (IN_ARB)",
        "Description: Round-robin input arbiter",
        "File: lib/verilog/core/input_arbiter/rr_input_arbiter/xml/rr_input_arbiter.xml",
        "Name: firewall (FIREWALL)",
        "Description: Registers for firewall",
        "File: projects/firewall/include/firewall.xml",
        "Name: bram_output_queues (BRAM_OQ)",
        "Description: BRAM-based output queues",
        "File: lib/verilog/core/output_queues/bram_output_queues/xml/bram_output_queues.xml",
        "Name: DRAM (DRAM)",
        "Description: DRAM",
        "-------------------------------------",
        "Bitmasks",
        "-------------------------------------",
        "Type: dma_iface_ctrl",
        "Description: DMA interface control register",
        "File: lib/verilog/core/dma/xml/dma.xml",
        "Part 1: bit positions",
        "Part 2: masks/values",
        "Type: mii_ctrl",
        "Description: MII control register",
        "File: lib/verilog/core/io/mdio/xml/mdio.xml",
        "Part 1: bit positions",
        "Part 2: masks/values",
        "Type: mii_status",
        "Description: MII status register",
        "File: lib/verilog/core/io/mdio/xml/mdio.xml",
        "Part 1: bit positions",
        "Part 2: masks/values",
        "Type: cpu_queue_control",
        "Description: DMA queue control register",
        "File: lib/verilog/core/io_queues/cpu_dma_queue/xml/cpu_dma_queue.xml",
        "Part 1: bit positions",
        "Part 2: masks/values",
        "Type: mac_grp_control",
        "Description: MAC group control register",
        "File: lib/verilog/core/io_queues/ethernet_queue/xml/ethernet_mac.xml",
        "Part 1: bit positions",
        "Part 2: masks/values",
        "-------------------------------------",
        "Register map",
        "-------------------------------------",
        "End of File"
    ],
    "docstrings": [],
    "functions": [
        "DEVICE_ID",
        "DEVICE_MAJOR",
        "DEVICE_MINOR",
        "DEVICE_REVISION",
        "DEVICE_PROJ_DIR",
        "DEVICE_PROJ_NAME",
        "DEVICE_PROJ_DESC",
        "MAX_PHY_PORTS",
        "PCI_ADDR_WIDTH",
        "PCI_DATA_WIDTH",
        "PCI_BE_WIDTH",
        "CPCI_CNET_ADDR_WIDTH",
        "CPCI_CNET_DATA_WIDTH",
        "CPCI_NF2_ADDR_WIDTH",
        "CPCI_NF2_DATA_WIDTH",
        "DMA_DATA_WIDTH",
        "DMA_CTRL_WIDTH",
        "CPCI_DEBUG_DATA_WIDTH",
        "SRAM_ADDR_WIDTH",
        "SRAM_DATA_WIDTH",
        "DRAM_ADDR_WIDTH",
        "FAST_CLK_PERIOD",
        "SLOW_CLK_PERIOD",
        "IO_QUEUE_STAGE_NUM",
        "DATA_WIDTH",
        "CTRL_WIDTH",
        "DEV_ID_NUM_REGS",
        "DEV_ID_NON_STR_REGS",
        "DEV_ID_MD5SUM_LENGTH",
        "DEV_ID_PROJ_DIR_WORD_LEN",
        "DEV_ID_PROJ_DIR_BYTE_LEN",
        "DEV_ID_PROJ_DIR_BIT_LEN",
        "DEV_ID_PROJ_NAME_WORD_LEN",
        "DEV_ID_PROJ_NAME_BYTE_LEN",
        "DEV_ID_PROJ_NAME_BIT_LEN",
        "DEV_ID_PROJ_DESC_WORD_LEN",
        "DEV_ID_PROJ_DESC_BYTE_LEN",
        "DEV_ID_PROJ_DESC_BIT_LEN",
        "DEV_ID_MD5_VALUE_V1_0",
        "DEV_ID_MD5_VALUE_V1_1",
        "DEV_ID_MD5_VALUE_V1_2",
        "DEV_ID_MD5_VALUE_V1_3",
        "DEV_ID_MD5_VALUE_V2_0",
        "DEV_ID_MD5_VALUE_V2_1",
        "DEV_ID_MD5_VALUE_V2_2",
        "DEV_ID_MD5_VALUE_V2_3",
        "DEV_ID_NUM_REGS_V1",
        "DEV_ID_NON_STR_REGS_V1",
        "DEV_ID_PROJ_NAME_WORD_LEN_V1",
        "DEV_ID_PROJ_NAME_BYTE_LEN_V1",
        "DEV_ID_PROJ_NAME_BIT_LEN_V1",
        "CPU_QUEUE_REGS_ENABLE",
        "CPU_QUEUE_REGS_DISABLE",
        "NUM_OUTPUT_QUEUES",
        "MAC_GRP_TX_QUEUE_DISABLE_BIT_NUM",
        "MAC_GRP_RX_QUEUE_DISABLE_BIT_NUM",
        "MAC_GRP_RESET_MAC_BIT_NUM",
        "MAC_GRP_MAC_DISABLE_TX_BIT_NUM",
        "MAC_GRP_MAC_DISABLE_RX_BIT_NUM",
        "MAC_GRP_MAC_DIS_JUMBO_TX_BIT_NUM",
        "MAC_GRP_MAC_DIS_JUMBO_RX_BIT_NUM",
        "MAC_GRP_MAC_DIS_CRC_CHECK_BIT_NUM",
        "MAC_GRP_MAC_DIS_CRC_GEN_BIT_NUM",
        "CORE_BASE_ADDR",
        "DEV_ID_BASE_ADDR",
        "MDIO_BASE_ADDR",
        "DMA_BASE_ADDR",
        "MAC_GRP_0_BASE_ADDR",
        "MAC_GRP_1_BASE_ADDR",
        "MAC_GRP_2_BASE_ADDR",
        "MAC_GRP_3_BASE_ADDR",
        "CPU_QUEUE_0_BASE_ADDR",
        "CPU_QUEUE_1_BASE_ADDR",
        "CPU_QUEUE_2_BASE_ADDR",
        "CPU_QUEUE_3_BASE_ADDR",
        "SRAM_BASE_ADDR",
        "UDP_BASE_ADDR",
        "IN_ARB_BASE_ADDR",
        "FIREWALL_BASE_ADDR",
        "BRAM_OQ_BASE_ADDR",
        "DRAM_BASE_ADDR",
        "CPU_QUEUE_OFFSET",
        "MAC_GRP_OFFSET",
        "DEV_ID_MD5_0_REG",
        "DEV_ID_MD5_1_REG",
        "DEV_ID_MD5_2_REG",
        "DEV_ID_MD5_3_REG",
        "DEV_ID_DEVICE_ID_REG",
        "DEV_ID_VERSION_REG",
        "DEV_ID_CPCI_ID_REG",
        "DEV_ID_PROJ_DIR_0_REG",
        "DEV_ID_PROJ_DIR_1_REG",
        "DEV_ID_PROJ_DIR_2_REG",
        "DEV_ID_PROJ_DIR_3_REG",
        "DEV_ID_PROJ_DIR_4_REG",
        "DEV_ID_PROJ_DIR_5_REG",
        "DEV_ID_PROJ_DIR_6_REG",
        "DEV_ID_PROJ_DIR_7_REG",
        "DEV_ID_PROJ_DIR_8_REG",
        "DEV_ID_PROJ_DIR_9_REG",
        "DEV_ID_PROJ_DIR_10_REG",
        "DEV_ID_PROJ_DIR_11_REG",
        "DEV_ID_PROJ_DIR_12_REG",
        "DEV_ID_PROJ_DIR_13_REG",
        "DEV_ID_PROJ_DIR_14_REG",
        "DEV_ID_PROJ_DIR_15_REG",
        "DEV_ID_PROJ_NAME_0_REG",
        "DEV_ID_PROJ_NAME_1_REG",
        "DEV_ID_PROJ_NAME_2_REG",
        "DEV_ID_PROJ_NAME_3_REG",
        "DEV_ID_PROJ_NAME_4_REG",
        "DEV_ID_PROJ_NAME_5_REG",
        "DEV_ID_PROJ_NAME_6_REG",
        "DEV_ID_PROJ_NAME_7_REG",
        "DEV_ID_PROJ_NAME_8_REG",
        "DEV_ID_PROJ_NAME_9_REG",
        "DEV_ID_PROJ_NAME_10_REG",
        "DEV_ID_PROJ_NAME_11_REG",
        "DEV_ID_PROJ_NAME_12_REG",
        "DEV_ID_PROJ_NAME_13_REG",
        "DEV_ID_PROJ_NAME_14_REG",
        "DEV_ID_PROJ_NAME_15_REG",
        "DEV_ID_PROJ_DESC_0_REG",
        "DEV_ID_PROJ_DESC_1_REG",
        "DEV_ID_PROJ_DESC_2_REG",
        "DEV_ID_PROJ_DESC_3_REG",
        "DEV_ID_PROJ_DESC_4_REG",
        "DEV_ID_PROJ_DESC_5_REG",
        "DEV_ID_PROJ_DESC_6_REG",
        "DEV_ID_PROJ_DESC_7_REG",
        "DEV_ID_PROJ_DESC_8_REG",
        "DEV_ID_PROJ_DESC_9_REG",
        "DEV_ID_PROJ_DESC_10_REG",
        "DEV_ID_PROJ_DESC_11_REG",
        "DEV_ID_PROJ_DESC_12_REG",
        "DEV_ID_PROJ_DESC_13_REG",
        "DEV_ID_PROJ_DESC_14_REG",
        "DEV_ID_PROJ_DESC_15_REG",
        "DEV_ID_PROJ_DESC_16_REG",
        "DEV_ID_PROJ_DESC_17_REG",
        "DEV_ID_PROJ_DESC_18_REG",
        "DEV_ID_PROJ_DESC_19_REG",
        "DEV_ID_PROJ_DESC_20_REG",
        "DEV_ID_PROJ_DESC_21_REG",
        "DEV_ID_PROJ_DESC_22_REG",
        "DEV_ID_PROJ_DESC_23_REG",
        "DEV_ID_PROJ_DESC_24_REG",
        "MDIO_PHY_0_CONTROL_REG",
        "MDIO_PHY_0_STATUS_REG",
        "MDIO_PHY_0_PHY_ID_HI_REG",
        "MDIO_PHY_0_PHY_ID_LO_REG",
        "MDIO_PHY_0_AUTONEGOTIATION_ADVERT_REG",
        "MDIO_PHY_0_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG",
        "MDIO_PHY_0_AUTONEG_EXPANSION_REG",
        "MDIO_PHY_0_AUTONEG_NEXT_PAGE_TX_REG",
        "MDIO_PHY_0_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG",
        "MDIO_PHY_0_MASTER_SLAVE_CTRL_REG",
        "MDIO_PHY_0_MASTER_SLAVE_STATUS_REG",
        "MDIO_PHY_0_PSE_CTRL_REG",
        "MDIO_PHY_0_PSE_STATUS_REG",
        "MDIO_PHY_0_MMD_ACCESS_CTRL_REG",
        "MDIO_PHY_0_MMD_ACCESS_STATUS_REG",
        "MDIO_PHY_0_EXTENDED_STATUS_REG",
        "MDIO_PHY_0_PHY_EXTENDED_CTRL_REG",
        "MDIO_PHY_0_PHY_EXTENDED_STATUS_REG",
        "MDIO_PHY_0_RX_ERROR_COUNT_REG",
        "MDIO_PHY_0_FALSE_CARRIER_SENSE_COUNT_REG",
        "MDIO_PHY_0_RX_NOT_OK_COUNT_REG",
        "MDIO_PHY_0_EXPANSION_1_REG",
        "MDIO_PHY_0_EXPANSION_2_REG",
        "MDIO_PHY_0_EXPANSION_REG_ACCESS_REG",
        "MDIO_PHY_0_SHADOW_18_REG",
        "MDIO_PHY_0_AUX_STATUS_REG",
        "MDIO_PHY_0_INT_STATUS_REG",
        "MDIO_PHY_0_INT_MASK_REG",
        "MDIO_PHY_0_SHADOW_1C_REG",
        "MDIO_PHY_0_SHADOW_1D_REG",
        "MDIO_PHY_0_TEST_REG",
        "MDIO_PHY_0_RESERVED_REG",
        "MDIO_PHY_1_CONTROL_REG",
        "MDIO_PHY_1_STATUS_REG",
        "MDIO_PHY_1_PHY_ID_HI_REG",
        "MDIO_PHY_1_PHY_ID_LO_REG",
        "MDIO_PHY_1_AUTONEGOTIATION_ADVERT_REG",
        "MDIO_PHY_1_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG",
        "MDIO_PHY_1_AUTONEG_EXPANSION_REG",
        "MDIO_PHY_1_AUTONEG_NEXT_PAGE_TX_REG",
        "MDIO_PHY_1_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG",
        "MDIO_PHY_1_MASTER_SLAVE_CTRL_REG",
        "MDIO_PHY_1_MASTER_SLAVE_STATUS_REG",
        "MDIO_PHY_1_PSE_CTRL_REG",
        "MDIO_PHY_1_PSE_STATUS_REG",
        "MDIO_PHY_1_MMD_ACCESS_CTRL_REG",
        "MDIO_PHY_1_MMD_ACCESS_STATUS_REG",
        "MDIO_PHY_1_EXTENDED_STATUS_REG",
        "MDIO_PHY_1_PHY_EXTENDED_CTRL_REG",
        "MDIO_PHY_1_PHY_EXTENDED_STATUS_REG",
        "MDIO_PHY_1_RX_ERROR_COUNT_REG",
        "MDIO_PHY_1_FALSE_CARRIER_SENSE_COUNT_REG",
        "MDIO_PHY_1_RX_NOT_OK_COUNT_REG",
        "MDIO_PHY_1_EXPANSION_1_REG",
        "MDIO_PHY_1_EXPANSION_2_REG",
        "MDIO_PHY_1_EXPANSION_REG_ACCESS_REG",
        "MDIO_PHY_1_SHADOW_18_REG",
        "MDIO_PHY_1_AUX_STATUS_REG",
        "MDIO_PHY_1_INT_STATUS_REG",
        "MDIO_PHY_1_INT_MASK_REG",
        "MDIO_PHY_1_SHADOW_1C_REG",
        "MDIO_PHY_1_SHADOW_1D_REG",
        "MDIO_PHY_1_TEST_REG",
        "MDIO_PHY_1_RESERVED_REG",
        "MDIO_PHY_2_CONTROL_REG",
        "MDIO_PHY_2_STATUS_REG",
        "MDIO_PHY_2_PHY_ID_HI_REG",
        "MDIO_PHY_2_PHY_ID_LO_REG",
        "MDIO_PHY_2_AUTONEGOTIATION_ADVERT_REG",
        "MDIO_PHY_2_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG",
        "MDIO_PHY_2_AUTONEG_EXPANSION_REG",
        "MDIO_PHY_2_AUTONEG_NEXT_PAGE_TX_REG",
        "MDIO_PHY_2_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG",
        "MDIO_PHY_2_MASTER_SLAVE_CTRL_REG",
        "MDIO_PHY_2_MASTER_SLAVE_STATUS_REG",
        "MDIO_PHY_2_PSE_CTRL_REG",
        "MDIO_PHY_2_PSE_STATUS_REG",
        "MDIO_PHY_2_MMD_ACCESS_CTRL_REG",
        "MDIO_PHY_2_MMD_ACCESS_STATUS_REG",
        "MDIO_PHY_2_EXTENDED_STATUS_REG",
        "MDIO_PHY_2_PHY_EXTENDED_CTRL_REG",
        "MDIO_PHY_2_PHY_EXTENDED_STATUS_REG",
        "MDIO_PHY_2_RX_ERROR_COUNT_REG",
        "MDIO_PHY_2_FALSE_CARRIER_SENSE_COUNT_REG",
        "MDIO_PHY_2_RX_NOT_OK_COUNT_REG",
        "MDIO_PHY_2_EXPANSION_1_REG",
        "MDIO_PHY_2_EXPANSION_2_REG",
        "MDIO_PHY_2_EXPANSION_REG_ACCESS_REG",
        "MDIO_PHY_2_SHADOW_18_REG",
        "MDIO_PHY_2_AUX_STATUS_REG",
        "MDIO_PHY_2_INT_STATUS_REG",
        "MDIO_PHY_2_INT_MASK_REG",
        "MDIO_PHY_2_SHADOW_1C_REG",
        "MDIO_PHY_2_SHADOW_1D_REG",
        "MDIO_PHY_2_TEST_REG",
        "MDIO_PHY_2_RESERVED_REG",
        "MDIO_PHY_3_CONTROL_REG",
        "MDIO_PHY_3_STATUS_REG",
        "MDIO_PHY_3_PHY_ID_HI_REG",
        "MDIO_PHY_3_PHY_ID_LO_REG",
        "MDIO_PHY_3_AUTONEGOTIATION_ADVERT_REG",
        "MDIO_PHY_3_AUTONEG_LINK_PARTNER_BASE_PAGE_ABILITY_REG",
        "MDIO_PHY_3_AUTONEG_EXPANSION_REG",
        "MDIO_PHY_3_AUTONEG_NEXT_PAGE_TX_REG",
        "MDIO_PHY_3_AUTONEG_LINK_PARTNER_RCVD_NEXT_PAGE_REG",
        "MDIO_PHY_3_MASTER_SLAVE_CTRL_REG",
        "MDIO_PHY_3_MASTER_SLAVE_STATUS_REG",
        "MDIO_PHY_3_PSE_CTRL_REG",
        "MDIO_PHY_3_PSE_STATUS_REG",
        "MDIO_PHY_3_MMD_ACCESS_CTRL_REG",
        "MDIO_PHY_3_MMD_ACCESS_STATUS_REG",
        "MDIO_PHY_3_EXTENDED_STATUS_REG",
        "MDIO_PHY_3_PHY_EXTENDED_CTRL_REG",
        "MDIO_PHY_3_PHY_EXTENDED_STATUS_REG",
        "MDIO_PHY_3_RX_ERROR_COUNT_REG",
        "MDIO_PHY_3_FALSE_CARRIER_SENSE_COUNT_REG",
        "MDIO_PHY_3_RX_NOT_OK_COUNT_REG",
        "MDIO_PHY_3_EXPANSION_1_REG",
        "MDIO_PHY_3_EXPANSION_2_REG",
        "MDIO_PHY_3_EXPANSION_REG_ACCESS_REG",
        "MDIO_PHY_3_SHADOW_18_REG",
        "MDIO_PHY_3_AUX_STATUS_REG",
        "MDIO_PHY_3_INT_STATUS_REG",
        "MDIO_PHY_3_INT_MASK_REG",
        "MDIO_PHY_3_SHADOW_1C_REG",
        "MDIO_PHY_3_SHADOW_1D_REG",
        "MDIO_PHY_3_TEST_REG",
        "MDIO_PHY_3_RESERVED_REG",
        "MDIO_PHY_GROUP_BASE_ADDR",
        "MDIO_PHY_GROUP_INST_OFFSET",
        "DMA_CTRL_REG",
        "DMA_NUM_INGRESS_PKTS_REG",
        "DMA_NUM_INGRESS_BYTES_REG",
        "DMA_NUM_EGRESS_PKTS_REG",
        "DMA_NUM_EGRESS_BYTES_REG",
        "DMA_NUM_TIMEOUTS_REG",
        "MAC_GRP_0_CONTROL_REG",
        "MAC_GRP_0_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "MAC_GRP_0_RX_QUEUE_NUM_PKTS_STORED_REG",
        "MAC_GRP_0_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG",
        "MAC_GRP_0_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG",
        "MAC_GRP_0_RX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "MAC_GRP_0_RX_QUEUE_NUM_WORDS_PUSHED_REG",
        "MAC_GRP_0_RX_QUEUE_NUM_BYTES_PUSHED_REG",
        "MAC_GRP_0_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "MAC_GRP_0_TX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "MAC_GRP_0_TX_QUEUE_NUM_PKTS_SENT_REG",
        "MAC_GRP_0_TX_QUEUE_NUM_WORDS_PUSHED_REG",
        "MAC_GRP_0_TX_QUEUE_NUM_BYTES_PUSHED_REG",
        "MAC_GRP_1_CONTROL_REG",
        "MAC_GRP_1_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "MAC_GRP_1_RX_QUEUE_NUM_PKTS_STORED_REG",
        "MAC_GRP_1_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG",
        "MAC_GRP_1_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG",
        "MAC_GRP_1_RX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "MAC_GRP_1_RX_QUEUE_NUM_WORDS_PUSHED_REG",
        "MAC_GRP_1_RX_QUEUE_NUM_BYTES_PUSHED_REG",
        "MAC_GRP_1_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "MAC_GRP_1_TX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "MAC_GRP_1_TX_QUEUE_NUM_PKTS_SENT_REG",
        "MAC_GRP_1_TX_QUEUE_NUM_WORDS_PUSHED_REG",
        "MAC_GRP_1_TX_QUEUE_NUM_BYTES_PUSHED_REG",
        "MAC_GRP_2_CONTROL_REG",
        "MAC_GRP_2_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "MAC_GRP_2_RX_QUEUE_NUM_PKTS_STORED_REG",
        "MAC_GRP_2_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG",
        "MAC_GRP_2_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG",
        "MAC_GRP_2_RX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "MAC_GRP_2_RX_QUEUE_NUM_WORDS_PUSHED_REG",
        "MAC_GRP_2_RX_QUEUE_NUM_BYTES_PUSHED_REG",
        "MAC_GRP_2_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "MAC_GRP_2_TX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "MAC_GRP_2_TX_QUEUE_NUM_PKTS_SENT_REG",
        "MAC_GRP_2_TX_QUEUE_NUM_WORDS_PUSHED_REG",
        "MAC_GRP_2_TX_QUEUE_NUM_BYTES_PUSHED_REG",
        "MAC_GRP_3_CONTROL_REG",
        "MAC_GRP_3_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "MAC_GRP_3_RX_QUEUE_NUM_PKTS_STORED_REG",
        "MAC_GRP_3_RX_QUEUE_NUM_PKTS_DROPPED_FULL_REG",
        "MAC_GRP_3_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG",
        "MAC_GRP_3_RX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "MAC_GRP_3_RX_QUEUE_NUM_WORDS_PUSHED_REG",
        "MAC_GRP_3_RX_QUEUE_NUM_BYTES_PUSHED_REG",
        "MAC_GRP_3_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "MAC_GRP_3_TX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "MAC_GRP_3_TX_QUEUE_NUM_PKTS_SENT_REG",
        "MAC_GRP_3_TX_QUEUE_NUM_WORDS_PUSHED_REG",
        "MAC_GRP_3_TX_QUEUE_NUM_BYTES_PUSHED_REG",
        "CPU_QUEUE_0_CONTROL_REG",
        "CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG",
        "CPU_QUEUE_0_RX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "CPU_QUEUE_0_RX_QUEUE_NUM_UNDERRUNS_REG",
        "CPU_QUEUE_0_RX_QUEUE_NUM_OVERRUNS_REG",
        "CPU_QUEUE_0_RX_QUEUE_NUM_WORDS_PUSHED_REG",
        "CPU_QUEUE_0_RX_QUEUE_NUM_BYTES_PUSHED_REG",
        "CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "CPU_QUEUE_0_TX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "CPU_QUEUE_0_TX_QUEUE_NUM_UNDERRUNS_REG",
        "CPU_QUEUE_0_TX_QUEUE_NUM_OVERRUNS_REG",
        "CPU_QUEUE_0_TX_QUEUE_NUM_WORDS_PUSHED_REG",
        "CPU_QUEUE_0_TX_QUEUE_NUM_BYTES_PUSHED_REG",
        "CPU_QUEUE_1_CONTROL_REG",
        "CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG",
        "CPU_QUEUE_1_RX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "CPU_QUEUE_1_RX_QUEUE_NUM_UNDERRUNS_REG",
        "CPU_QUEUE_1_RX_QUEUE_NUM_OVERRUNS_REG",
        "CPU_QUEUE_1_RX_QUEUE_NUM_WORDS_PUSHED_REG",
        "CPU_QUEUE_1_RX_QUEUE_NUM_BYTES_PUSHED_REG",
        "CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "CPU_QUEUE_1_TX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "CPU_QUEUE_1_TX_QUEUE_NUM_UNDERRUNS_REG",
        "CPU_QUEUE_1_TX_QUEUE_NUM_OVERRUNS_REG",
        "CPU_QUEUE_1_TX_QUEUE_NUM_WORDS_PUSHED_REG",
        "CPU_QUEUE_1_TX_QUEUE_NUM_BYTES_PUSHED_REG",
        "CPU_QUEUE_2_CONTROL_REG",
        "CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG",
        "CPU_QUEUE_2_RX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "CPU_QUEUE_2_RX_QUEUE_NUM_UNDERRUNS_REG",
        "CPU_QUEUE_2_RX_QUEUE_NUM_OVERRUNS_REG",
        "CPU_QUEUE_2_RX_QUEUE_NUM_WORDS_PUSHED_REG",
        "CPU_QUEUE_2_RX_QUEUE_NUM_BYTES_PUSHED_REG",
        "CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "CPU_QUEUE_2_TX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "CPU_QUEUE_2_TX_QUEUE_NUM_UNDERRUNS_REG",
        "CPU_QUEUE_2_TX_QUEUE_NUM_OVERRUNS_REG",
        "CPU_QUEUE_2_TX_QUEUE_NUM_WORDS_PUSHED_REG",
        "CPU_QUEUE_2_TX_QUEUE_NUM_BYTES_PUSHED_REG",
        "CPU_QUEUE_3_CONTROL_REG",
        "CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_DROPPED_BAD_REG",
        "CPU_QUEUE_3_RX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "CPU_QUEUE_3_RX_QUEUE_NUM_UNDERRUNS_REG",
        "CPU_QUEUE_3_RX_QUEUE_NUM_OVERRUNS_REG",
        "CPU_QUEUE_3_RX_QUEUE_NUM_WORDS_PUSHED_REG",
        "CPU_QUEUE_3_RX_QUEUE_NUM_BYTES_PUSHED_REG",
        "CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_IN_QUEUE_REG",
        "CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_ENQUEUED_REG",
        "CPU_QUEUE_3_TX_QUEUE_NUM_PKTS_DEQUEUED_REG",
        "CPU_QUEUE_3_TX_QUEUE_NUM_UNDERRUNS_REG",
        "CPU_QUEUE_3_TX_QUEUE_NUM_OVERRUNS_REG",
        "CPU_QUEUE_3_TX_QUEUE_NUM_WORDS_PUSHED_REG",
        "CPU_QUEUE_3_TX_QUEUE_NUM_BYTES_PUSHED_REG",
        "IN_ARB_NUM_PKTS_SENT_REG",
        "IN_ARB_LAST_PKT_WORD_0_HI_REG",
        "IN_ARB_LAST_PKT_WORD_0_LO_REG",
        "IN_ARB_LAST_PKT_CTRL_0_REG",
        "IN_ARB_LAST_PKT_WORD_1_HI_REG",
        "IN_ARB_LAST_PKT_WORD_1_LO_REG",
        "IN_ARB_LAST_PKT_CTRL_1_REG",
        "IN_ARB_STATE_REG",
        "FIREWALL_DPORT1_REG",
        "FIREWALL_DPORT2_REG",
        "FIREWALL_DPORT3_REG",
        "FIREWALL_DPORT4_REG",
        "BRAM_OQ_DISABLE_QUEUES_REG",
        "BRAM_OQ_QUEUE_0_NUM_PKT_BYTES_RECEIVED_REG",
        "BRAM_OQ_QUEUE_0_NUM_PKTS_RECEIVED_REG",
        "BRAM_OQ_QUEUE_0_NUM_PKTS_DROPPED_REG",
        "BRAM_OQ_QUEUE_0_NUM_WORDS_IN_QUEUE_REG",
        "BRAM_OQ_QUEUE_1_NUM_PKT_BYTES_RECEIVED_REG",
        "BRAM_OQ_QUEUE_1_NUM_PKTS_RECEIVED_REG",
        "BRAM_OQ_QUEUE_1_NUM_PKTS_DROPPED_REG",
        "BRAM_OQ_QUEUE_1_NUM_WORDS_IN_QUEUE_REG",
        "BRAM_OQ_QUEUE_2_NUM_PKT_BYTES_RECEIVED_REG",
        "BRAM_OQ_QUEUE_2_NUM_PKTS_RECEIVED_REG",
        "BRAM_OQ_QUEUE_2_NUM_PKTS_DROPPED_REG",
        "BRAM_OQ_QUEUE_2_NUM_WORDS_IN_QUEUE_REG",
        "BRAM_OQ_QUEUE_3_NUM_PKT_BYTES_RECEIVED_REG",
        "BRAM_OQ_QUEUE_3_NUM_PKTS_RECEIVED_REG",
        "BRAM_OQ_QUEUE_3_NUM_PKTS_DROPPED_REG",
        "BRAM_OQ_QUEUE_3_NUM_WORDS_IN_QUEUE_REG",
        "BRAM_OQ_QUEUE_4_NUM_PKT_BYTES_RECEIVED_REG",
        "BRAM_OQ_QUEUE_4_NUM_PKTS_RECEIVED_REG",
        "BRAM_OQ_QUEUE_4_NUM_PKTS_DROPPED_REG",
        "BRAM_OQ_QUEUE_4_NUM_WORDS_IN_QUEUE_REG",
        "BRAM_OQ_QUEUE_5_NUM_PKT_BYTES_RECEIVED_REG",
        "BRAM_OQ_QUEUE_5_NUM_PKTS_RECEIVED_REG",
        "BRAM_OQ_QUEUE_5_NUM_PKTS_DROPPED_REG",
        "BRAM_OQ_QUEUE_5_NUM_WORDS_IN_QUEUE_REG",
        "BRAM_OQ_QUEUE_6_NUM_PKT_BYTES_RECEIVED_REG",
        "BRAM_OQ_QUEUE_6_NUM_PKTS_RECEIVED_REG",
        "BRAM_OQ_QUEUE_6_NUM_PKTS_DROPPED_REG",
        "BRAM_OQ_QUEUE_6_NUM_WORDS_IN_QUEUE_REG",
        "BRAM_OQ_QUEUE_7_NUM_PKT_BYTES_RECEIVED_REG",
        "BRAM_OQ_QUEUE_7_NUM_PKTS_RECEIVED_REG",
        "BRAM_OQ_QUEUE_7_NUM_PKTS_DROPPED_REG",
        "BRAM_OQ_QUEUE_7_NUM_WORDS_IN_QUEUE_REG",
        "BRAM_OQ_QUEUE_GROUP_BASE_ADDR",
        "BRAM_OQ_QUEUE_GROUP_INST_OFFSET",
        "DMA_IFACE_CTRL_DISABLE_POS",
        "DMA_IFACE_CTRL_RESET_POS",
        "DMA_IFACE_CTRL_DISABLE",
        "DMA_IFACE_CTRL_RESET",
        "MII_CTRL_RESET_POS",
        "MII_CTRL_INTERNAL_LOOPBACK_POS",
        "MII_CTRL_SPEED_SEL_LO_POS",
        "MII_CTRL_AUTONEG_ENABLE_POS",
        "MII_CTRL_PWR_DOWN_POS",
        "MII_CTRL_ISOLATE_POS",
        "MII_CTRL_RESTART_AUTONEG_POS",
        "MII_CTRL_DUPLEX_MODE_POS",
        "MII_CTRL_COLLISION_TEST_EN_POS",
        "MII_CTRL_SPEED_SEL_HI_POS",
        "MII_CTRL_RESET",
        "MII_CTRL_INTERNAL_LOOPBACK",
        "MII_CTRL_SPEED_SEL_LO",
        "MII_CTRL_AUTONEG_ENABLE",
        "MII_CTRL_PWR_DOWN",
        "MII_CTRL_ISOLATE",
        "MII_CTRL_RESTART_AUTONEG",
        "MII_CTRL_DUPLEX_MODE",
        "MII_CTRL_COLLISION_TEST_EN",
        "MII_CTRL_SPEED_SEL_HI",
        "MII_STATUS_100BASE_T4_CAPABLE_POS",
        "MII_STATUS_100BASE_X_FULL_DPLX_CAPABLE_POS",
        "MII_STATUS_100BASE_X_HALF_DPLX_CAPABLE_POS",
        "MII_STATUS_10BASE_T_FULL_DPLX_CAPABLE_POS",
        "MII_STATUS_10BASE_T_HALF_DPLX_CAPABLE_POS",
        "MII_STATUS_10BASE_T2_FULL_DPLX_CAPABLE_POS",
        "MII_STATUS_10BASE_T2_HALF_DPLX_CAPABLE_POS",
        "MII_STATUS_EXTENDED_STATUS_POS",
        "MII_STATUS_MF_PREAMBLE_SUPPRESS_POS",
        "MII_STATUS_AUTONEG_COMPLETE_POS",
        "MII_STATUS_REMOTE_FAULT_POS",
        "MII_STATUS_AUTONEG_ABILITY_POS",
        "MII_STATUS_LINK_STATUS_POS",
        "MII_STATUS_JABBER_DETECT_POS",
        "MII_STATUS_EXTENDED_CAPABILITY_POS",
        "MII_STATUS_100BASE_T4_CAPABLE",
        "MII_STATUS_100BASE_X_FULL_DPLX_CAPABLE",
        "MII_STATUS_100BASE_X_HALF_DPLX_CAPABLE",
        "MII_STATUS_10BASE_T_FULL_DPLX_CAPABLE",
        "MII_STATUS_10BASE_T_HALF_DPLX_CAPABLE",
        "MII_STATUS_10BASE_T2_FULL_DPLX_CAPABLE",
        "MII_STATUS_10BASE_T2_HALF_DPLX_CAPABLE",
        "MII_STATUS_EXTENDED_STATUS",
        "MII_STATUS_MF_PREAMBLE_SUPPRESS",
        "MII_STATUS_AUTONEG_COMPLETE",
        "MII_STATUS_REMOTE_FAULT",
        "MII_STATUS_AUTONEG_ABILITY",
        "MII_STATUS_LINK_STATUS",
        "MII_STATUS_JABBER_DETECT",
        "MII_STATUS_EXTENDED_CAPABILITY",
        "CPU_QUEUE_CONTROL_TX_QUEUE_DISABLE_POS",
        "CPU_QUEUE_CONTROL_RX_QUEUE_DISABLE_POS",
        "CPU_QUEUE_CONTROL_TX_QUEUE_DISABLE",
        "CPU_QUEUE_CONTROL_RX_QUEUE_DISABLE",
        "MAC_GRP_CONTROL_TX_QUEUE_DISABLE_POS",
        "MAC_GRP_CONTROL_RX_QUEUE_DISABLE_POS",
        "MAC_GRP_CONTROL_RESET_MAC_POS",
        "MAC_GRP_CONTROL_MAC_DISABLE_TX_POS",
        "MAC_GRP_CONTROL_MAC_DISABLE_RX_POS",
        "MAC_GRP_CONTROL_MAC_DISABLE_JUMBO_TX_POS",
        "MAC_GRP_CONTROL_MAC_DISABLE_JUMBO_RX_POS",
        "MAC_GRP_CONTROL_MAC_DISABLE_CRC_CHECK_POS",
        "MAC_GRP_CONTROL_MAC_DISABLE_CRC_GEN_POS",
        "MAC_GRP_CONTROL_TX_QUEUE_DISABLE",
        "MAC_GRP_CONTROL_RX_QUEUE_DISABLE",
        "MAC_GRP_CONTROL_RESET_MAC",
        "MAC_GRP_CONTROL_MAC_DISABLE_TX",
        "MAC_GRP_CONTROL_MAC_DISABLE_RX",
        "MAC_GRP_CONTROL_MAC_DISABLE_JUMBO_TX",
        "MAC_GRP_CONTROL_MAC_DISABLE_JUMBO_RX",
        "MAC_GRP_CONTROL_MAC_DISABLE_CRC_CHECK",
        "MAC_GRP_CONTROL_MAC_DISABLE_CRC_GEN"
    ],
    "classes": []
}