m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/quartus_prj/simulation/questa
T_opt
!s110 1729686443
Vj`EoH=?k8zg^[O87^7Cng2
04 12 4 work tb_flip_flop fast 0
=1-f8fe5e5cddc5-6718ebaa-320-3a98
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vflip_flop
2D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/rtl/flip_flop.v
Z3 !s110 1729686442
!i10b 1
!s100 hmYV49UX6JiVSMZa3e;:f3
IzF^0o?jEJD;XUg1aa915g1
R1
w1729678934
8D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/rtl/flip_flop.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/rtl/flip_flop.v
!i122 0
L0 1 15
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1729686442.000000
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/rtl/flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/rtl|D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/rtl/flip_flop.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_flip_flop
2D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/quartus_prj/../sim/tb_flip_flop.v
R3
!i10b 1
!s100 X:=Xcmz6h21RZ?]<66j=;1
IDEzEn0L^Yn6dbl`>;>hS[2
R1
w1729686402
8D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/quartus_prj/../sim/tb_flip_flop.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/quartus_prj/../sim/tb_flip_flop.v
!i122 1
L0 3 56
R4
R5
r1
!s85 0
31
R6
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/quartus_prj/../sim/tb_flip_flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/quartus_prj/../sim|D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/quartus_prj/../sim/tb_flip_flop.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab2/flip_flop/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
