// Seed: 1595648005
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2
);
  id_4(
      .id_0(id_2), .id_1(1)
  );
  assign module_2.id_0 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wor id_0,
    output wor id_1
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input tri1 id_6
    , id_16,
    output logic id_7,
    output wire id_8,
    input tri1 id_9,
    input uwire id_10,
    output wire id_11,
    input wire id_12,
    input wand id_13,
    input uwire id_14
);
  initial id_7 <= 1 - id_9;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14
  );
endmodule
