<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="finalproj.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xpwr.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pixel_itr_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pixel_itr_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="screen_design.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="screen_design.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="screen_design.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="screen_design.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="screen_design.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="screen_design.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="screen_design.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="screen_design.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="screen_design.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="screen_design.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="screen_design.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="screen_design.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="screen_design.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="screen_design.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="screen_design.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_POWER_REPORT" xil_pn:name="screen_design.pwr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="screen_design.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="screen_design.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="screen_design.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="screen_design.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="screen_design.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="screen_design.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="screen_design.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="screen_design.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="screen_design_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="screen_design_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="screen_design_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="screen_design_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="screen_design_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="screen_design_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="screen_design_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="screen_design_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="screen_design_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="screen_design_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="screen_design_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="screen_design_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="screen_design_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="screen_design_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="screen_design_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="screen_design_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="screen_design_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="screen_design_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1573033419" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1573033419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573059512" xil_pn:in_ck="-5363985073536489412" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1573059512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../final/pixel_itr.v"/>
      <outfile xil_pn:name="../final/pixel_itr_tb.v"/>
      <outfile xil_pn:name="../final/screen_design.v"/>
      <outfile xil_pn:name="../final/screen_design_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1573059512" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1396513141988094203" xil_pn:start_ts="1573059512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573059512" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6705658025795766649" xil_pn:start_ts="1573059512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573033419" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5813654628307061368" xil_pn:start_ts="1573033419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573059512" xil_pn:in_ck="-5363985073536489412" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1573059512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../final/pixel_itr.v"/>
      <outfile xil_pn:name="../final/pixel_itr_tb.v"/>
      <outfile xil_pn:name="../final/screen_design.v"/>
      <outfile xil_pn:name="../final/screen_design_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1573059513" xil_pn:in_ck="-5363985073536489412" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1000993182114092267" xil_pn:start_ts="1573059512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="screen_design_tb_beh.prj"/>
      <outfile xil_pn:name="screen_design_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1573059514" xil_pn:in_ck="-1745027284459691696" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1198386756776661451" xil_pn:start_ts="1573059513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="screen_design_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1573033254" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1573033254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573033254" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6006139311395664782" xil_pn:start_ts="1573033254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573033254" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5813654628307061368" xil_pn:start_ts="1573033254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573033254" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1573033254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573033254" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2005729233419426800" xil_pn:start_ts="1573033254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573033254" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1573033254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573033254" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7973398155032796610" xil_pn:start_ts="1573033254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573059451" xil_pn:in_ck="-7338040670143717351" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-8409523188333007541" xil_pn:start_ts="1573059445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="screen_design.lso"/>
      <outfile xil_pn:name="screen_design.ngc"/>
      <outfile xil_pn:name="screen_design.ngr"/>
      <outfile xil_pn:name="screen_design.prj"/>
      <outfile xil_pn:name="screen_design.stx"/>
      <outfile xil_pn:name="screen_design.syr"/>
      <outfile xil_pn:name="screen_design.xst"/>
      <outfile xil_pn:name="screen_design_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1573047311" xil_pn:in_ck="-6438633262652537403" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4159266258188268699" xil_pn:start_ts="1573047311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1573059456" xil_pn:in_ck="-4225694844355386940" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7603596002106154469" xil_pn:start_ts="1573059452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="screen_design.bld"/>
      <outfile xil_pn:name="screen_design.ngd"/>
      <outfile xil_pn:name="screen_design_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573059460" xil_pn:in_ck="-4225694844355386939" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1573059456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="screen_design.pcf"/>
      <outfile xil_pn:name="screen_design_map.map"/>
      <outfile xil_pn:name="screen_design_map.mrp"/>
      <outfile xil_pn:name="screen_design_map.ncd"/>
      <outfile xil_pn:name="screen_design_map.ngm"/>
      <outfile xil_pn:name="screen_design_map.xrpt"/>
      <outfile xil_pn:name="screen_design_summary.xml"/>
      <outfile xil_pn:name="screen_design_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573059473" xil_pn:in_ck="-5526726392700892322" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1573059460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="screen_design.ncd"/>
      <outfile xil_pn:name="screen_design.pad"/>
      <outfile xil_pn:name="screen_design.par"/>
      <outfile xil_pn:name="screen_design.ptwx"/>
      <outfile xil_pn:name="screen_design.unroutes"/>
      <outfile xil_pn:name="screen_design.xpi"/>
      <outfile xil_pn:name="screen_design_pad.csv"/>
      <outfile xil_pn:name="screen_design_pad.txt"/>
      <outfile xil_pn:name="screen_design_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1573049769" xil_pn:in_ck="3194371952724654300" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1573049763">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="screen_design.bgn"/>
      <outfile xil_pn:name="screen_design.bit"/>
      <outfile xil_pn:name="screen_design.drc"/>
      <outfile xil_pn:name="screen_design.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1573059590" xil_pn:in_ck="3194371952724654300" xil_pn:name="TRAN_genPowerData" xil_pn:prop_ck="1078175547964976294" xil_pn:start_ts="1573059587">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xpwr.xmsgs"/>
      <outfile xil_pn:name="screen_design.pwr"/>
    </transform>
    <transform xil_pn:end_ts="1573059473" xil_pn:in_ck="-4225694844355387071" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1573059471">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="screen_design.twr"/>
      <outfile xil_pn:name="screen_design.twx"/>
    </transform>
  </transforms>

</generated_project>
