{"vcs1":{"timestamp_begin":1696248300.815533536, "rt":16.55, "ut":14.47, "st":0.68}}
{"vcselab":{"timestamp_begin":1696248317.464432667, "rt":1.73, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1696248319.265384472, "rt":0.49, "ut":0.28, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696248299.968539774}
{"VCS_COMP_START_TIME": 1696248299.968539774}
{"VCS_COMP_END_TIME": 1696248319.937502229}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390384}}
{"stitch_vcselab": {"peak_mem": 227708}}
