#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Oct 17 15:44:38 2023
# Process ID: 23676
# Current directory: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18756 C:\Users\Rui\Rui\MSc_Dissertation\SoC\RVfpgaAccelerator\rvfpga_interconnect\rvfpga_interconnect.xpr
# Log file: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/vivado.log
# Journal file: C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect\vivado.jou
# Running On: DESKTOP-8UFOBMP, OS: Windows, CPU Frequency: 1997 MHz, CPU Physical cores: 14, Host memory: 16869 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_interconnect/rvfpga_interconnect.xpr
update_compile_order -fileset sources_1
save_project_as rvfpga_accelerator C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator -exclude_run_results -force
import_files
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rvfpganexys [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd}
close_bd_design [get_bd_designs interconnect]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top swervolf_syscon [current_fileset]
set_property top_lib xil_defaultlib [current_fileset]
set_property top_file C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/imports/src/SweRVolfSoC/Peripherals/SystemController/swervolf_syscon.v [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top rvfpganexys [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property include_dirs {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include} [current_fileset]
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd}
open_run impl_1
report_utilization -name utilization_1
add_files -norecurse -scan_for_includes C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/src/SweRVolfSoC/BootROM/sw/boot_main.mem
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd]
export_ip_user_files -of_objects [get_files C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd]
export_simulation -of_objects [get_files C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd] -directory C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.ip_user_files -ipstatic_source_dir C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.cache/compile_simlib/questa} {riviera=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run synth_1 -name synth_1
report_utilization -name utilization_1
open_bd_design {C:/Users/Rui/Rui/MSc_Dissertation/SoC/RVfpgaAccelerator/rvfpga_accelerator/rvfpga_accelerator.srcs/sources_1/bd/interconnect/interconnect.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
undo
report_utilization -name utilization_1
save_bd_design
