

================================================================
== Vitis HLS Report for 'scale_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Wed Jul 23 15:31:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        scale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V, void @empty_9"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V, void @empty_10"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_out_V_dest_V, i5 %ch_out_V_id_V, i1 %ch_out_V_last_V, i2 %ch_out_V_user_V, i4 %ch_out_V_strb_V, i4 %ch_out_V_keep_V, i32 %ch_out_V_data_V, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %ch_in_V_dest_V, i5 %ch_in_V_id_V, i1 %ch_in_V_last_V, i2 %ch_in_V_user_V, i4 %ch_in_V_strb_V, i4 %ch_in_V_keep_V, i32 %ch_in_V_data_V, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%scale_factor_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %scale_factor"   --->   Operation 13 'read' 'scale_factor_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%total_data_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %total_data"   --->   Operation 14 'read' 'total_data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 16 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 17 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 18 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%icmp_ln23 = icmp_slt  i32 %i_cast, i32 %total_data_read" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 19 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %for.end.loopexit.exitStub, void %for.inc.split" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 20 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i_load, i31 1" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 21 'add' 'add_ln23' <Predicate = (icmp_ln23)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln23 = store i31 %add_ln23, i31 %i" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 22 'store' 'store_ln23' <Predicate = (icmp_ln23)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 23 [1/1] (0.51ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_in_V_data_V, i4 %ch_in_V_keep_V, i4 %ch_in_V_strb_V, i2 %ch_in_V_user_V, i1 %ch_in_V_last_V, i5 %ch_in_V_id_V, i6 %ch_in_V_dest_V" [/home/jeanleo2/yuv_tp/scale.cpp:27]   --->   Operation 23 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%p_tmp_data_1 = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:27]   --->   Operation 24 'extractvalue' 'p_tmp_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_tmp_keep = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:27]   --->   Operation 25 'extractvalue' 'p_tmp_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_tmp_strb = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:27]   --->   Operation 26 'extractvalue' 'p_tmp_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_tmp_user = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:27]   --->   Operation 27 'extractvalue' 'p_tmp_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_tmp_last = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:27]   --->   Operation 28 'extractvalue' 'p_tmp_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_tmp_id = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:27]   --->   Operation 29 'extractvalue' 'p_tmp_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_tmp_dest = extractvalue i54 %empty" [/home/jeanleo2/yuv_tp/scale.cpp:27]   --->   Operation 30 'extractvalue' 'p_tmp_dest' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 31 [2/2] (6.91ns)   --->   "%mul_ln29 = mul i32 %p_tmp_data_1, i32 %scale_factor_read" [/home/jeanleo2/yuv_tp/scale.cpp:29]   --->   Operation 31 'mul' 'mul_ln29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 32 [1/2] (6.91ns)   --->   "%mul_ln29 = mul i32 %p_tmp_data_1, i32 %scale_factor_read" [/home/jeanleo2/yuv_tp/scale.cpp:29]   --->   Operation 32 'mul' 'mul_ln29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_out = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %mul_ln29, i32 7, i32 31" [/home/jeanleo2/yuv_tp/scale.cpp:29]   --->   Operation 33 'partselect' 'tmp_out' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (!icmp_ln23)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 34 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 35 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i25 %tmp_out" [/home/jeanleo2/yuv_tp/scale.cpp:29]   --->   Operation 36 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.29ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %ch_out_V_data_V, i4 %ch_out_V_keep_V, i4 %ch_out_V_strb_V, i2 %ch_out_V_user_V, i1 %ch_out_V_last_V, i5 %ch_out_V_id_V, i6 %ch_out_V_dest_V, i32 %sext_ln29, i4 %p_tmp_keep, i4 %p_tmp_strb, i2 %p_tmp_user, i1 %p_tmp_last, i5 %p_tmp_id, i6 %p_tmp_dest" [/home/jeanleo2/yuv_tp/scale.cpp:32]   --->   Operation 37 'write' 'write_ln32' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [/home/jeanleo2/yuv_tp/scale.cpp:23]   --->   Operation 38 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ total_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ scale_factor]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ ch_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
specinterface_ln0       (specinterface      ) [ 000000]
scale_factor_read       (read               ) [ 011110]
total_data_read         (read               ) [ 000000]
store_ln0               (store              ) [ 000000]
br_ln23                 (br                 ) [ 000000]
i_load                  (load               ) [ 000000]
i_cast                  (zext               ) [ 000000]
icmp_ln23               (icmp               ) [ 011110]
br_ln23                 (br                 ) [ 000000]
add_ln23                (add                ) [ 000000]
store_ln23              (store              ) [ 000000]
empty                   (read               ) [ 000000]
p_tmp_data_1            (extractvalue       ) [ 010110]
p_tmp_keep              (extractvalue       ) [ 010111]
p_tmp_strb              (extractvalue       ) [ 010111]
p_tmp_user              (extractvalue       ) [ 010111]
p_tmp_last              (extractvalue       ) [ 010111]
p_tmp_id                (extractvalue       ) [ 010111]
p_tmp_dest              (extractvalue       ) [ 010111]
mul_ln29                (mul                ) [ 000000]
tmp_out                 (partselect         ) [ 010001]
specpipeline_ln23       (specpipeline       ) [ 000000]
specloopname_ln23       (specloopname       ) [ 000000]
sext_ln29               (sext               ) [ 000000]
write_ln32              (write              ) [ 000000]
br_ln23                 (br                 ) [ 000000]
ret_ln0                 (ret                ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="total_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ch_in_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ch_in_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_in_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ch_in_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ch_in_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ch_in_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ch_in_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="scale_factor">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_factor"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ch_out_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ch_out_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ch_out_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ch_out_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ch_out_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ch_out_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ch_out_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="scale_factor_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_factor_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="total_data_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="total_data_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="54" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="2" slack="0"/>
<pin id="96" dir="0" index="5" bw="1" slack="0"/>
<pin id="97" dir="0" index="6" bw="5" slack="0"/>
<pin id="98" dir="0" index="7" bw="6" slack="0"/>
<pin id="99" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln32_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="0" index="3" bw="4" slack="0"/>
<pin id="113" dir="0" index="4" bw="2" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="5" slack="0"/>
<pin id="116" dir="0" index="7" bw="6" slack="0"/>
<pin id="117" dir="0" index="8" bw="25" slack="0"/>
<pin id="118" dir="0" index="9" bw="4" slack="3"/>
<pin id="119" dir="0" index="10" bw="4" slack="3"/>
<pin id="120" dir="0" index="11" bw="2" slack="3"/>
<pin id="121" dir="0" index="12" bw="1" slack="3"/>
<pin id="122" dir="0" index="13" bw="5" slack="3"/>
<pin id="123" dir="0" index="14" bw="6" slack="3"/>
<pin id="124" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="2"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln29/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln0_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="31" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_load_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="31" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln23_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="31" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln23_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln23_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="31" slack="0"/>
<pin id="163" dir="0" index="1" bw="31" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_tmp_data_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="54" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_data_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_tmp_keep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="54" slack="0"/>
<pin id="172" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_keep/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_tmp_strb_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="54" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_strb/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_tmp_user_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="54" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_user/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_tmp_last_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="54" slack="0"/>
<pin id="184" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_last/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_tmp_id_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="54" slack="0"/>
<pin id="188" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_id/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_tmp_dest_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="54" slack="0"/>
<pin id="192" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_tmp_dest/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_out_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="25" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="0" index="3" bw="6" slack="0"/>
<pin id="199" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_out/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln29_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="25" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/5 "/>
</bind>
</comp>

<comp id="208" class="1005" name="i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="215" class="1005" name="scale_factor_read_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2"/>
<pin id="217" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="scale_factor_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln23_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="3"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="224" class="1005" name="p_tmp_data_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_data_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="p_tmp_keep_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="3"/>
<pin id="231" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_keep "/>
</bind>
</comp>

<comp id="234" class="1005" name="p_tmp_strb_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="3"/>
<pin id="236" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_strb "/>
</bind>
</comp>

<comp id="239" class="1005" name="p_tmp_user_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="2" slack="3"/>
<pin id="241" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_user "/>
</bind>
</comp>

<comp id="244" class="1005" name="p_tmp_last_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="3"/>
<pin id="246" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_last "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_tmp_id_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="3"/>
<pin id="251" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_id "/>
</bind>
</comp>

<comp id="254" class="1005" name="p_tmp_dest_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="3"/>
<pin id="256" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="p_tmp_dest "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_out_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="25" slack="1"/>
<pin id="261" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="90" pin=5"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="84" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="142" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="56" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="90" pin="8"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="90" pin="8"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="90" pin="8"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="90" pin="8"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="90" pin="8"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="90" pin="8"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="90" pin="8"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="133" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="64" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="211"><net_src comp="74" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="218"><net_src comp="78" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="223"><net_src comp="149" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="166" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="232"><net_src comp="170" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="237"><net_src comp="174" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="242"><net_src comp="178" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="247"><net_src comp="182" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="252"><net_src comp="186" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="108" pin=13"/></net>

<net id="257"><net_src comp="190" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="108" pin=14"/></net>

<net id="262"><net_src comp="194" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="204" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ch_out_V_data_V | {5 }
	Port: ch_out_V_keep_V | {5 }
	Port: ch_out_V_strb_V | {5 }
	Port: ch_out_V_user_V | {5 }
	Port: ch_out_V_last_V | {5 }
	Port: ch_out_V_id_V | {5 }
	Port: ch_out_V_dest_V | {5 }
 - Input state : 
	Port: scale_Pipeline_VITIS_LOOP_23_1 : total_data | {1 }
	Port: scale_Pipeline_VITIS_LOOP_23_1 : ch_in_V_data_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_23_1 : ch_in_V_keep_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_23_1 : ch_in_V_strb_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_23_1 : ch_in_V_user_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_23_1 : ch_in_V_last_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_23_1 : ch_in_V_id_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_23_1 : ch_in_V_dest_V | {2 }
	Port: scale_Pipeline_VITIS_LOOP_23_1 : scale_factor | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		i_cast : 2
		icmp_ln23 : 3
		br_ln23 : 4
		add_ln23 : 2
		store_ln23 : 3
	State 2
	State 3
	State 4
		tmp_out : 1
	State 5
		write_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_133          |    3    |   165   |    50   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln23_fu_149       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln23_fu_155       |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|          | scale_factor_read_read_fu_78 |    0    |    0    |    0    |
|   read   |  total_data_read_read_fu_84  |    0    |    0    |    0    |
|          |       empty_read_fu_90       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln32_write_fu_108   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |         i_cast_fu_145        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      p_tmp_data_1_fu_166     |    0    |    0    |    0    |
|          |       p_tmp_keep_fu_170      |    0    |    0    |    0    |
|          |       p_tmp_strb_fu_174      |    0    |    0    |    0    |
|extractvalue|       p_tmp_user_fu_178      |    0    |    0    |    0    |
|          |       p_tmp_last_fu_182      |    0    |    0    |    0    |
|          |        p_tmp_id_fu_186       |    0    |    0    |    0    |
|          |       p_tmp_dest_fu_190      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        tmp_out_fu_194        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln29_fu_204       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   165   |   127   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_208        |   31   |
|    icmp_ln23_reg_220    |    1   |
|   p_tmp_data_1_reg_224  |   32   |
|    p_tmp_dest_reg_254   |    6   |
|     p_tmp_id_reg_249    |    5   |
|    p_tmp_keep_reg_229   |    4   |
|    p_tmp_last_reg_244   |    1   |
|    p_tmp_strb_reg_234   |    4   |
|    p_tmp_user_reg_239   |    2   |
|scale_factor_read_reg_215|   32   |
|     tmp_out_reg_259     |   25   |
+-------------------------+--------+
|          Total          |   143  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   165  |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   143  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   308  |   127  |
+-----------+--------+--------+--------+
