begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* Assemble Matsushita MN10200 instructions.    Copyright 1996, 1997, 2000 Free Software Foundation, Inc.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2 of the License, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|"opcode/mn10200.h"
end_include

begin_escape
end_escape

begin_decl_stmt
specifier|const
name|struct
name|mn10200_operand
name|mn10200_operands
index|[]
init|=
block|{
define|#
directive|define
name|UNUSED
value|0
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|,
comment|/* dn register in the first register operand position.  */
define|#
directive|define
name|DN0
value|(UNUSED+1)
block|{
literal|2
block|,
literal|0
block|,
name|MN10200_OPERAND_DREG
block|}
block|,
comment|/* dn register in the second register operand position.  */
define|#
directive|define
name|DN1
value|(DN0+1)
block|{
literal|2
block|,
literal|2
block|,
name|MN10200_OPERAND_DREG
block|}
block|,
comment|/* dm register in the first register operand position.  */
define|#
directive|define
name|DM0
value|(DN1+1)
block|{
literal|2
block|,
literal|0
block|,
name|MN10200_OPERAND_DREG
block|}
block|,
comment|/* dm register in the second register operand position.  */
define|#
directive|define
name|DM1
value|(DM0+1)
block|{
literal|2
block|,
literal|2
block|,
name|MN10200_OPERAND_DREG
block|}
block|,
comment|/* an register in the first register operand position.  */
define|#
directive|define
name|AN0
value|(DM1+1)
block|{
literal|2
block|,
literal|0
block|,
name|MN10200_OPERAND_AREG
block|}
block|,
comment|/* an register in the second register operand position.  */
define|#
directive|define
name|AN1
value|(AN0+1)
block|{
literal|2
block|,
literal|2
block|,
name|MN10200_OPERAND_AREG
block|}
block|,
comment|/* am register in the first register operand position.  */
define|#
directive|define
name|AM0
value|(AN1+1)
block|{
literal|2
block|,
literal|0
block|,
name|MN10200_OPERAND_AREG
block|}
block|,
comment|/* am register in the second register operand position.  */
define|#
directive|define
name|AM1
value|(AM0+1)
block|{
literal|2
block|,
literal|2
block|,
name|MN10200_OPERAND_AREG
block|}
block|,
comment|/* 8 bit unsigned immediate which may promote to a 16bit    unsigned immediate.  */
define|#
directive|define
name|IMM8
value|(AM1+1)
block|{
literal|8
block|,
literal|0
block|,
name|MN10200_OPERAND_PROMOTE
block|}
block|,
comment|/* 16 bit unsigned immediate which may promote to a 32bit    unsigned immediate.  */
define|#
directive|define
name|IMM16
value|(IMM8+1)
block|{
literal|16
block|,
literal|0
block|,
name|MN10200_OPERAND_PROMOTE
block|}
block|,
comment|/* 16 bit pc-relative immediate which may promote to a 16bit    pc-relative immediate.  */
define|#
directive|define
name|IMM16_PCREL
value|(IMM16+1)
block|{
literal|16
block|,
literal|0
block|,
name|MN10200_OPERAND_PCREL
operator||
name|MN10200_OPERAND_RELAX
operator||
name|MN10200_OPERAND_SIGNED
block|}
block|,
comment|/* 16bit unsigned dispacement in a memory operation which    may promote to a 32bit displacement.  */
define|#
directive|define
name|IMM16_MEM
value|(IMM16_PCREL+1)
block|{
literal|16
block|,
literal|0
block|,
name|MN10200_OPERAND_PROMOTE
operator||
name|MN10200_OPERAND_MEMADDR
block|}
block|,
comment|/* 24 immediate, low 16 bits in the main instruction    word, 8 in the extension word.  */
define|#
directive|define
name|IMM24
value|(IMM16_MEM+1)
block|{
literal|24
block|,
literal|0
block|,
name|MN10200_OPERAND_EXTENDED
block|}
block|,
comment|/* 32bit pc-relative offset.  */
define|#
directive|define
name|IMM24_PCREL
value|(IMM24+1)
block|{
literal|24
block|,
literal|0
block|,
name|MN10200_OPERAND_EXTENDED
operator||
name|MN10200_OPERAND_PCREL
operator||
name|MN10200_OPERAND_SIGNED
block|}
block|,
comment|/* 32bit memory offset.  */
define|#
directive|define
name|IMM24_MEM
value|(IMM24_PCREL+1)
block|{
literal|24
block|,
literal|0
block|,
name|MN10200_OPERAND_EXTENDED
operator||
name|MN10200_OPERAND_MEMADDR
block|}
block|,
comment|/* Processor status word.  */
define|#
directive|define
name|PSW
value|(IMM24_MEM+1)
block|{
literal|0
block|,
literal|0
block|,
name|MN10200_OPERAND_PSW
block|}
block|,
comment|/* MDR register.  */
define|#
directive|define
name|MDR
value|(PSW+1)
block|{
literal|0
block|,
literal|0
block|,
name|MN10200_OPERAND_MDR
block|}
block|,
comment|/* Index register.  */
define|#
directive|define
name|DI
value|(MDR+1)
block|{
literal|2
block|,
literal|4
block|,
name|MN10200_OPERAND_DREG
block|}
block|,
comment|/* 8 bit signed displacement, may promote to 16bit signed dispacement.  */
define|#
directive|define
name|SD8
value|(DI+1)
block|{
literal|8
block|,
literal|0
block|,
name|MN10200_OPERAND_SIGNED
operator||
name|MN10200_OPERAND_PROMOTE
block|}
block|,
comment|/* 16 bit signed displacement, may promote to 32bit dispacement.  */
define|#
directive|define
name|SD16
value|(SD8+1)
block|{
literal|16
block|,
literal|0
block|,
name|MN10200_OPERAND_SIGNED
operator||
name|MN10200_OPERAND_PROMOTE
block|}
block|,
comment|/* 8 bit pc-relative displacement.  */
define|#
directive|define
name|SD8N_PCREL
value|(SD16+1)
block|{
literal|8
block|,
literal|0
block|,
name|MN10200_OPERAND_SIGNED
operator||
name|MN10200_OPERAND_PCREL
operator||
name|MN10200_OPERAND_RELAX
block|}
block|,
comment|/* 8 bit signed immediate which may promote to 16bit signed immediate.  */
define|#
directive|define
name|SIMM8
value|(SD8N_PCREL+1)
block|{
literal|8
block|,
literal|0
block|,
name|MN10200_OPERAND_SIGNED
operator||
name|MN10200_OPERAND_PROMOTE
block|}
block|,
comment|/* 16 bit signed immediate which may promote to 32bit  immediate.  */
define|#
directive|define
name|SIMM16
value|(SIMM8+1)
block|{
literal|16
block|,
literal|0
block|,
name|MN10200_OPERAND_SIGNED
operator||
name|MN10200_OPERAND_PROMOTE
block|}
block|,
comment|/* 16 bit signed immediate which may not promote.  */
define|#
directive|define
name|SIMM16N
value|(SIMM16+1)
block|{
literal|16
block|,
literal|0
block|,
name|MN10200_OPERAND_SIGNED
operator||
name|MN10200_OPERAND_NOCHECK
block|}
block|,
comment|/* Either an open paren or close paren.  */
define|#
directive|define
name|PAREN
value|(SIMM16N+1)
block|{
literal|0
block|,
literal|0
block|,
name|MN10200_OPERAND_PAREN
block|}
block|,
comment|/* dn register that appears in the first and second register positions.  */
define|#
directive|define
name|DN01
value|(PAREN+1)
block|{
literal|2
block|,
literal|0
block|,
name|MN10200_OPERAND_DREG
operator||
name|MN10200_OPERAND_REPEATED
block|}
block|,
comment|/* an register that appears in the first and second register positions.  */
define|#
directive|define
name|AN01
value|(DN01+1)
block|{
literal|2
block|,
literal|0
block|,
name|MN10200_OPERAND_AREG
operator||
name|MN10200_OPERAND_REPEATED
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|MEM
parameter_list|(
name|ADDR
parameter_list|)
value|PAREN, ADDR, PAREN
end_define

begin_define
define|#
directive|define
name|MEM2
parameter_list|(
name|ADDR1
parameter_list|,
name|ADDR2
parameter_list|)
value|PAREN, ADDR1, ADDR2, PAREN
end_define

begin_escape
end_escape

begin_comment
comment|/* The opcode table.     The format of the opcode table is:     NAME		OPCODE		MASK		{ OPERANDS }     NAME is the name of the instruction.    OPCODE is the instruction opcode.    MASK is the opcode mask; this is used to tell the disassembler      which bits in the actual opcode must match OPCODE.    OPERANDS is the list of operands.     The disassembler reads the table in order and prints the first    instruction which matches, so this table is sorted to put more    specific instructions before more general instructions.  It is also    sorted by major opcode.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|mn10200_opcode
name|mn10200_opcodes
index|[]
init|=
block|{
block|{
literal|"mov"
block|,
literal|0x8000
block|,
literal|0xf000
block|,
name|FMT_2
block|,
block|{
name|SIMM8
block|,
name|DN01
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x80
block|,
literal|0xf0
block|,
name|FMT_1
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf230
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DM1
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf2f0
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|AN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf270
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|AN1
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf3f0
block|,
literal|0xfffc
block|,
name|FMT_4
block|,
block|{
name|PSW
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf3d0
block|,
literal|0xfff3
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|PSW
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf3e0
block|,
literal|0xfffc
block|,
name|FMT_4
block|,
block|{
name|MDR
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf3c0
block|,
literal|0xfff3
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|MDR
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x20
block|,
literal|0xf0
block|,
name|FMT_1
block|,
block|{
name|MEM
argument_list|(
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x6000
block|,
literal|0xf000
block|,
name|FMT_2
block|,
block|{
name|MEM2
argument_list|(
name|SD8
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf7c00000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|MEM2
argument_list|(
name|SD16
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4800000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|MEM2
argument_list|(
name|IMM24
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf140
block|,
literal|0xffc0
block|,
name|FMT_4
block|,
block|{
name|MEM2
argument_list|(
name|DI
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xc80000
block|,
literal|0xfc0000
block|,
name|FMT_3
block|,
block|{
name|MEM
argument_list|(
name|IMM16_MEM
argument_list|)
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4c00000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|MEM
argument_list|(
name|IMM24_MEM
argument_list|)
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x7000
block|,
literal|0xf000
block|,
name|FMT_2
block|,
block|{
name|MEM2
argument_list|(
name|SD8
argument_list|,
name|AN1
argument_list|)
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x7000
block|,
literal|0xf000
block|,
name|FMT_2
block|,
block|{
name|MEM
argument_list|(
name|AN1
argument_list|)
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf7b00000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|MEM2
argument_list|(
name|SD16
argument_list|,
name|AN1
argument_list|)
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4f00000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|MEM2
argument_list|(
name|IMM24
argument_list|,
name|AN1
argument_list|)
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf100
block|,
literal|0xffc0
block|,
name|FMT_4
block|,
block|{
name|MEM2
argument_list|(
name|DI
argument_list|,
name|AN1
argument_list|)
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf7300000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|MEM
argument_list|(
name|IMM16_MEM
argument_list|)
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4d00000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|MEM
argument_list|(
name|IMM24_MEM
argument_list|)
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x00
block|,
literal|0xf0
block|,
name|FMT_1
block|,
block|{
name|DM0
block|,
name|MEM
argument_list|(
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x4000
block|,
literal|0xf000
block|,
name|FMT_2
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|SD8
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf7800000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|SD16
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4000000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|IMM24
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf1c0
block|,
literal|0xffc0
block|,
name|FMT_4
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|DI
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xc00000
block|,
literal|0xfc0000
block|,
name|FMT_3
block|,
block|{
name|DN0
block|,
name|MEM
argument_list|(
argument|IMM16_MEM
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4400000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|DN0
block|,
name|MEM
argument_list|(
argument|IMM24_MEM
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x5000
block|,
literal|0xf000
block|,
name|FMT_2
block|,
block|{
name|AM0
block|,
name|MEM2
argument_list|(
argument|SD8
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0x5000
block|,
literal|0xf000
block|,
name|FMT_2
block|,
block|{
name|AM0
block|,
name|MEM
argument_list|(
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf7a00000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|AM0
block|,
name|MEM2
argument_list|(
argument|SD16
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4100000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|AM0
block|,
name|MEM2
argument_list|(
argument|IMM24
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf180
block|,
literal|0xffc0
block|,
name|FMT_4
block|,
block|{
name|AM0
block|,
name|MEM2
argument_list|(
argument|DI
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf7200000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|AN0
block|,
name|MEM
argument_list|(
argument|IMM16_MEM
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4500000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|AN0
block|,
name|MEM
argument_list|(
argument|IMM24_MEM
argument_list|)
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf80000
block|,
literal|0xfc0000
block|,
name|FMT_3
block|,
block|{
name|SIMM16
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4700000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|IMM24
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xdc0000
block|,
literal|0xfc0000
block|,
name|FMT_3
block|,
block|{
name|IMM16
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"mov"
block|,
literal|0xf4740000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|IMM24
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"movx"
block|,
literal|0xf57000
block|,
literal|0xfff000
block|,
name|FMT_5
block|,
block|{
name|MEM2
argument_list|(
name|SD8
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movx"
block|,
literal|0xf7700000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|MEM2
argument_list|(
name|SD16
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movx"
block|,
literal|0xf4b00000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|MEM2
argument_list|(
name|IMM24
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movx"
block|,
literal|0xf55000
block|,
literal|0xfff000
block|,
name|FMT_5
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|SD8
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"movx"
block|,
literal|0xf7600000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|SD16
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"movx"
block|,
literal|0xf4300000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|IMM24
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf52000
block|,
literal|0xfff000
block|,
name|FMT_5
block|,
block|{
name|MEM2
argument_list|(
name|SD8
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf7d00000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|MEM2
argument_list|(
name|SD16
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf4a00000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|MEM2
argument_list|(
name|IMM24
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf040
block|,
literal|0xffc0
block|,
name|FMT_4
block|,
block|{
name|MEM2
argument_list|(
name|DI
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf4c40000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|MEM
argument_list|(
name|IMM24_MEM
argument_list|)
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0x10
block|,
literal|0xf0
block|,
name|FMT_1
block|,
block|{
name|DM0
block|,
name|MEM
argument_list|(
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf51000
block|,
literal|0xfff000
block|,
name|FMT_5
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|SD8
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf7900000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|SD16
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf4200000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|IMM24
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf0c0
block|,
literal|0xffc0
block|,
name|FMT_4
block|,
block|{
name|DM0
block|,
name|MEM2
argument_list|(
argument|DI
argument_list|,
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xc40000
block|,
literal|0xfc0000
block|,
name|FMT_3
block|,
block|{
name|DN0
block|,
name|MEM
argument_list|(
argument|IMM16_MEM
argument_list|)
block|}
block|}
block|,
block|{
literal|"movb"
block|,
literal|0xf4440000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|DN0
block|,
name|MEM
argument_list|(
argument|IMM24_MEM
argument_list|)
block|}
block|}
block|,
block|{
literal|"movbu"
block|,
literal|0x30
block|,
literal|0xf0
block|,
name|FMT_1
block|,
block|{
name|MEM
argument_list|(
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movbu"
block|,
literal|0xf53000
block|,
literal|0xfff000
block|,
name|FMT_5
block|,
block|{
name|MEM2
argument_list|(
name|SD8
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movbu"
block|,
literal|0xf7500000
block|,
literal|0xfff00000
block|,
name|FMT_6
block|,
block|{
name|MEM2
argument_list|(
name|SD16
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movbu"
block|,
literal|0xf4900000
block|,
literal|0xfff00000
block|,
name|FMT_7
block|,
block|{
name|MEM2
argument_list|(
name|IMM24
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movbu"
block|,
literal|0xf080
block|,
literal|0xffc0
block|,
name|FMT_4
block|,
block|{
name|MEM2
argument_list|(
name|DI
argument_list|,
name|AN1
argument_list|)
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"movbu"
block|,
literal|0xcc0000
block|,
literal|0xfc0000
block|,
name|FMT_3
block|,
block|{
name|MEM
argument_list|(
name|IMM16_MEM
argument_list|)
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"movbu"
block|,
literal|0xf4c80000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|MEM
argument_list|(
name|IMM24_MEM
argument_list|)
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"ext"
block|,
literal|0xf3c1
block|,
literal|0xfff3
block|,
name|FMT_4
block|,
block|{
name|DN1
block|}
block|}
block|,
block|{
literal|"extx"
block|,
literal|0xb0
block|,
literal|0xfc
block|,
name|FMT_1
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"extxu"
block|,
literal|0xb4
block|,
literal|0xfc
block|,
name|FMT_1
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"extxb"
block|,
literal|0xb8
block|,
literal|0xfc
block|,
name|FMT_1
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"extxbu"
block|,
literal|0xbc
block|,
literal|0xfc
block|,
name|FMT_1
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0x90
block|,
literal|0xf0
block|,
name|FMT_1
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xf200
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DM1
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xf2c0
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|AN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xf240
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|AN1
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xd400
block|,
literal|0xfc00
block|,
name|FMT_2
block|,
block|{
name|SIMM8
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xf7180000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xf4600000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|IMM24
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xd000
block|,
literal|0xfc00
block|,
name|FMT_2
block|,
block|{
name|SIMM8
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xf7080000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"add"
block|,
literal|0xf4640000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|IMM24
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"addc"
block|,
literal|0xf280
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"addnf"
block|,
literal|0xf50c00
block|,
literal|0xfffc00
block|,
name|FMT_5
block|,
block|{
name|SIMM8
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|0xa0
block|,
literal|0xf0
block|,
name|FMT_1
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|0xf210
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|0xf2d0
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|AN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|0xf250
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|AN1
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|0xf71c0000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|IMM16
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|0xf4680000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|IMM24
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|0xf70c0000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|IMM16
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"sub"
block|,
literal|0xf46c0000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|IMM24
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"subc"
block|,
literal|0xf290
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mul"
block|,
literal|0xf340
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"mulu"
block|,
literal|0xf350
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"divu"
block|,
literal|0xf360
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xf390
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xf220
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DM1
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xf2e0
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|AN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xf260
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|AN1
block|,
name|AM0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xd800
block|,
literal|0xfc00
block|,
name|FMT_2
block|,
block|{
name|SIMM8
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xf7480000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xf4780000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|IMM24
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xec0000
block|,
literal|0xfc0000
block|,
name|FMT_3
block|,
block|{
name|IMM16
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"cmp"
block|,
literal|0xf47c0000
block|,
literal|0xfffc0000
block|,
name|FMT_7
block|,
block|{
name|IMM24
block|,
name|AN0
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|0xf300
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|0xf50000
block|,
literal|0xfffc00
block|,
name|FMT_5
block|,
block|{
name|IMM8
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|0xf7000000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16N
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"and"
block|,
literal|0xf7100000
block|,
literal|0xffff0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16N
block|,
name|PSW
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|0xf310
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|0xf50800
block|,
literal|0xfffc00
block|,
name|FMT_5
block|,
block|{
name|IMM8
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|0xf7400000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16N
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"or"
block|,
literal|0xf7140000
block|,
literal|0xffff0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16N
block|,
name|PSW
block|}
block|}
block|,
block|{
literal|"xor"
block|,
literal|0xf320
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DN1
block|,
name|DM0
block|}
block|}
block|,
block|{
literal|"xor"
block|,
literal|0xf74c0000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16N
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"not"
block|,
literal|0xf3e4
block|,
literal|0xfffc
block|,
name|FMT_4
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"asr"
block|,
literal|0xf338
block|,
literal|0xfffc
block|,
name|FMT_4
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"lsr"
block|,
literal|0xf33c
block|,
literal|0xfffc
block|,
name|FMT_4
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"ror"
block|,
literal|0xf334
block|,
literal|0xfffc
block|,
name|FMT_4
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"rol"
block|,
literal|0xf330
block|,
literal|0xfffc
block|,
name|FMT_4
block|,
block|{
name|DN0
block|}
block|}
block|,
block|{
literal|"btst"
block|,
literal|0xf50400
block|,
literal|0xfffc00
block|,
name|FMT_5
block|,
block|{
name|IMM8
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"btst"
block|,
literal|0xf7040000
block|,
literal|0xfffc0000
block|,
name|FMT_6
block|,
block|{
name|SIMM16N
block|,
name|DN0
block|}
block|}
block|,
block|{
literal|"bset"
block|,
literal|0xf020
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DM0
block|,
name|MEM
argument_list|(
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"bclr"
block|,
literal|0xf030
block|,
literal|0xfff0
block|,
name|FMT_4
block|,
block|{
name|DM0
block|,
name|MEM
argument_list|(
argument|AN1
argument_list|)
block|}
block|}
block|,
block|{
literal|"beq"
block|,
literal|0xe800
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bne"
block|,
literal|0xe900
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"blt"
block|,
literal|0xe000
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"ble"
block|,
literal|0xe300
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bge"
block|,
literal|0xe200
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bgt"
block|,
literal|0xe100
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bcs"
block|,
literal|0xe400
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bls"
block|,
literal|0xe700
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bcc"
block|,
literal|0xe600
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bhi"
block|,
literal|0xe500
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bvc"
block|,
literal|0xf5fc00
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bvs"
block|,
literal|0xf5fd00
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bnc"
block|,
literal|0xf5fe00
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bns"
block|,
literal|0xf5ff00
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bra"
block|,
literal|0xea00
block|,
literal|0xff00
block|,
name|FMT_2
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"beqx"
block|,
literal|0xf5e800
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bnex"
block|,
literal|0xf5e900
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bltx"
block|,
literal|0xf5e000
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"blex"
block|,
literal|0xf5e300
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bgex"
block|,
literal|0xf5e200
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bgtx"
block|,
literal|0xf5e100
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bcsx"
block|,
literal|0xf5e400
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"blsx"
block|,
literal|0xf5e700
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bccx"
block|,
literal|0xf5e600
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bhix"
block|,
literal|0xf5e500
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bvcx"
block|,
literal|0xf5ec00
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bvsx"
block|,
literal|0xf5ed00
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bncx"
block|,
literal|0xf5ee00
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"bnsx"
block|,
literal|0xf5ef00
block|,
literal|0xffff00
block|,
name|FMT_5
block|,
block|{
name|SD8N_PCREL
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
literal|0xfc0000
block|,
literal|0xff0000
block|,
name|FMT_3
block|,
block|{
name|IMM16_PCREL
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
literal|0xf4e00000
block|,
literal|0xffff0000
block|,
name|FMT_7
block|,
block|{
name|IMM24_PCREL
block|}
block|}
block|,
block|{
literal|"jmp"
block|,
literal|0xf000
block|,
literal|0xfff3
block|,
name|FMT_4
block|,
block|{
name|PAREN
block|,
name|AN1
block|,
name|PAREN
block|}
block|}
block|,
block|{
literal|"jsr"
block|,
literal|0xfd0000
block|,
literal|0xff0000
block|,
name|FMT_3
block|,
block|{
name|IMM16_PCREL
block|}
block|}
block|,
block|{
literal|"jsr"
block|,
literal|0xf4e10000
block|,
literal|0xffff0000
block|,
name|FMT_7
block|,
block|{
name|IMM24_PCREL
block|}
block|}
block|,
block|{
literal|"jsr"
block|,
literal|0xf001
block|,
literal|0xfff3
block|,
name|FMT_4
block|,
block|{
name|PAREN
block|,
name|AN1
block|,
name|PAREN
block|}
block|}
block|,
block|{
literal|"nop"
block|,
literal|0xf6
block|,
literal|0xff
block|,
name|FMT_1
block|,
block|{
name|UNUSED
block|}
block|}
block|,
block|{
literal|"rts"
block|,
literal|0xfe
block|,
literal|0xff
block|,
name|FMT_1
block|,
block|{
name|UNUSED
block|}
block|}
block|,
block|{
literal|"rti"
block|,
literal|0xeb
block|,
literal|0xff
block|,
name|FMT_1
block|,
block|{
name|UNUSED
block|}
block|}
block|,
comment|/* Extension.  We need some instruction to trigger "emulated syscalls"    for our simulator.  */
block|{
literal|"syscall"
block|,
literal|0xf010
block|,
literal|0xffff
block|,
name|FMT_4
block|,
block|{
name|UNUSED
block|}
block|}
block|,
comment|/* Extension.  When talking to the simulator, gdb requires some instruction    that will trigger a "breakpoint" (really just an instruction that isn't    otherwise used by the tools.  This instruction must be the same size    as the smallest instruction on the target machine.  In the case of the    mn10x00 the "break" instruction must be one byte.  0xff is available on    both mn10x00 architectures.  */
block|{
literal|"break"
block|,
literal|0xff
block|,
literal|0xff
block|,
name|FMT_1
block|,
block|{
name|UNUSED
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|}
block|}
block|,  }
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|mn10200_num_opcodes
init|=
sizeof|sizeof
argument_list|(
name|mn10200_opcodes
argument_list|)
operator|/
sizeof|sizeof
argument_list|(
name|mn10200_opcodes
index|[
literal|0
index|]
argument_list|)
decl_stmt|;
end_decl_stmt

begin_escape
end_escape

end_unit

