"""
Address / Register definitions for the ESP32 SoC
"""

DR_REG_DPORT_BASE = 0x3FF00000
DR_REG_AES_BASE = 0x3FF01000
DR_REG_RSA_BASE = 0x3FF02000
DR_REG_SHA_BASE = 0x3FF03000
DR_REG_FLASH_MMU_TABLE_PRO = 0x3FF10000
DR_REG_FLASH_MMU_TABLE_APP = 0x3FF12000
DR_REG_DPORT_END = 0x3FF13FFC
DR_REG_UART_BASE = 0x3FF40000
DR_REG_SPI1_BASE = 0x3FF42000
DR_REG_SPI0_BASE = 0x3FF43000
DR_REG_GPIO_BASE = 0x3FF44000
DR_REG_GPIO_SD_BASE = 0x3FF44F00
DR_REG_FE2_BASE = 0x3FF45000
DR_REG_FE_BASE = 0x3FF46000
DR_REG_FRC_TIMER_BASE = 0x3FF47000
DR_REG_RTCCNTL_BASE = 0x3FF48000
DR_REG_RTCIO_BASE = 0x3FF48400
DR_REG_SENS_BASE = 0x3FF48800
DR_REG_RTC_I2C_BASE = 0x3FF48C00
DR_REG_IO_MUX_BASE = 0x3FF49000
DR_REG_HINF_BASE = 0x3FF4B000
DR_REG_UHCI1_BASE = 0x3FF4C000
DR_REG_I2S_BASE = 0x3FF4F000
DR_REG_UART1_BASE = 0x3FF50000
DR_REG_BT_BASE = 0x3FF51000
DR_REG_I2C_EXT_BASE = 0x3FF53000
DR_REG_UHCI0_BASE = 0x3FF54000
DR_REG_SLCHOST_BASE = 0x3FF55000
DR_REG_RMT_BASE = 0x3FF56000
DR_REG_PCNT_BASE = 0x3FF57000
DR_REG_SLC_BASE = 0x3FF58000
DR_REG_LEDC_BASE = 0x3FF59000
DR_REG_EFUSE_BASE = 0x3FF5A000
DR_REG_SPI_ENCRYPT_BASE = 0x3FF5B000
DR_REG_NRX_BASE = 0x3FF5CC00
DR_REG_BB_BASE = 0x3FF5D000
DR_REG_PWM_BASE = 0x3FF5E000
DR_REG_TIMERGROUP0_BASE = 0x3FF5F000
DR_REG_TIMERGROUP1_BASE = 0x3FF60000
DR_REG_RTCMEM0_BASE = 0x3FF61000
DR_REG_RTCMEM1_BASE = 0x3FF62000
DR_REG_RTCMEM2_BASE = 0x3FF63000
DR_REG_SPI2_BASE = 0x3FF64000
DR_REG_SPI3_BASE = 0x3FF65000
DR_REG_SYSCON_BASE = 0x3FF66000
DR_REG_APB_CTRL_BASE = 0x3FF66000
DR_REG_I2C1_EXT_BASE = 0x3FF67000
DR_REG_SDMMC_BASE = 0x3FF68000
DR_REG_EMAC_BASE = 0x3FF69000
DR_REG_PWM1_BASE = 0x3FF6C000
DR_REG_I2S1_BASE = 0x3FF6D000
DR_REG_UART2_BASE = 0x3FF6E000
DR_REG_PWM2_BASE = 0x3FF6F000
DR_REG_PWM3_BASE = 0x3FF70000
