INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/Labproject/Labproject.srcs/sources_1/new/RISC_V_Processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V_Processor
INFO: [VRFC 10-311] analyzing module Adder_64_bit
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Instruction_Parser
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-311] analyzing module Immediate_Data_Generator
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/Labproject/Labproject.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aa05432/Downloads/CAProject (2)/CAProject/Labproject/Labproject.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
