<sld_project_info>
  <project>
    <hash md5_digest_80b="a4e50929efd3e62a6db2"/>
  </project>
  <file_info>
    <file device="EP4CE115F29C7" path="Adder_Subtractor_Verilog.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
