==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
WARNING: [HLS 207-5558] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (SPMV_CSR_src/accelerator/accelerator.cpp:11:38)
WARNING: [HLS 207-5558] Array_Partition/Array_Reshape pragma is ignored, because variable is scalar type  (SPMV_CSR_src/accelerator/accelerator.cpp:12:38)
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 46.27 seconds. CPU system time: 2.59 seconds. Elapsed time: 47.67 seconds; current allocated memory: 116.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:28:14)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:28:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:14:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'reducer::reduce(int&, int, int)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:33:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.43 seconds. Elapsed time: 4.13 seconds; current allocated memory: 117.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 118.434 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (SPMV_CSR_src/accelerator/reducer.hpp:13) in function 'accelerate' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Partitioning array 'multiplier_outs' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (SPMV_CSR_src/accelerator/reducer.cpp:31:1) in function 'reducer_level::add'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:10:59) to (SPMV_CSR_src/accelerator/reducer.cpp:35:20) in function 'accelerate'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 140.566 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'storage' (SPMV_CSR_src/accelerator/accelerator.cpp:6:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.883 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 161.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 161.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adders' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adders'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'adders'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 161.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 44.5 seconds. CPU system time: 1.82 seconds. Elapsed time: 45.16 seconds; current allocated memory: 116.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:28:14)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:28:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:25:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:14:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'reducer::reduce(int&, int, int)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.51 seconds; current allocated memory: 117.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 117.996 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 118.312 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (SPMV_CSR_src/accelerator/reducer.hpp:13) in function 'accelerate' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (SPMV_CSR_src/accelerator/reducer.cpp:31:1) in function 'reducer_level::add'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:10:64) to (SPMV_CSR_src/accelerator/reducer.cpp:35:20) in function 'accelerate'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 140.453 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.789 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.05 seconds; current allocated memory: 161.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 161.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adders' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adders'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'adders'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 161.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.406 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 45.29 seconds. CPU system time: 2.37 seconds. Elapsed time: 46.31 seconds; current allocated memory: 116.762 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:35:14)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:35:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:30:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:19:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (SPMV_CSR_src/accelerator/accelerator.cpp:9:19) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer::reduce(int&, int, int)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:41:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.33 seconds; current allocated memory: 117.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.520 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 118.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 118.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (SPMV_CSR_src/accelerator/reducer.hpp:13) in function 'accelerate' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (SPMV_CSR_src/accelerator/reducer.cpp:31:1) in function 'reducer_level::add'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:15:64) to (SPMV_CSR_src/accelerator/reducer.cpp:35:20) in function 'accelerate'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 140.828 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 159.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.09 seconds; current allocated memory: 161.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 161.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adders' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'adders'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'adders'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 161.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 579.406 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 47.4 seconds. CPU system time: 2.73 seconds. Elapsed time: 48.64 seconds; current allocated memory: 116.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:19:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (SPMV_CSR_src/accelerator/accelerator.cpp:9:19) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reduce(int&, int, int)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:41:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.31 seconds; current allocated memory: 117.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 118.156 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 118.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:34) in function 'adders' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (SPMV_CSR_src/accelerator/reducer.hpp:13) in function 'accelerate' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:48) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (SPMV_CSR_src/accelerator/reducer.cpp:31:1) in function 'reducer_level::add'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:15:64) to (SPMV_CSR_src/accelerator/accelerator.cpp:34:14) in function 'accelerate'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 140.660 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 160.184 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 161.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 161.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_adder_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_tree'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'adder_tree'
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 579.406 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 48.72 seconds. CPU system time: 2.75 seconds. Elapsed time: 49.72 seconds; current allocated memory: 116.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:19:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_1' (SPMV_CSR_src/accelerator/accelerator.cpp:9:19) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:41:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.41 seconds; current allocated memory: 117.461 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.461 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 118.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:48) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 118.430 MB.
INFO: [XFORM 203-510] Pipelining loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:34) in function 'adders' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (SPMV_CSR_src/accelerator/reducer.hpp:23) in function 'accelerate' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (SPMV_CSR_src/accelerator/reducer.hpp:13) in function 'accelerate' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:15:64) to (SPMV_CSR_src/accelerator/accelerator.cpp:34:14) in function 'accelerate'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 140.781 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 160.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 161.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 161.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_adder_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_tree'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'adder_tree'
INFO: [SCHED 204-11] Finished scheduling.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 46.63 seconds. CPU system time: 2.51 seconds. Elapsed time: 48.09 seconds; current allocated memory: 116.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:35:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:20:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:13:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:35:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:31:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:35:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:31:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:20:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:13:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to 'vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.8 seconds; current allocated memory: 117.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 118.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 118.477 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:64) to (SPMV_CSR_src/accelerator/accelerator.cpp:54:1) in function 'accelerate'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 141.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 143.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 143.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 143.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 143.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 144.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_15' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 579.406 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 47.11 seconds. CPU system time: 3.19 seconds. Elapsed time: 49.33 seconds; current allocated memory: 116.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:35:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:20:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:13:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:35:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:31:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:35:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:31:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:20:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:13:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to 'vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.19 seconds; current allocated memory: 117.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 118.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:52) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 118.480 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:52) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:64) to (SPMV_CSR_src/accelerator/accelerator.cpp:54:1) in function 'accelerate'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 140.273 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 141.117 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 143.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 143.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 143.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 143.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 144.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_15' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 579.406 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 45.63 seconds. CPU system time: 2.26 seconds. Elapsed time: 46.3 seconds; current allocated memory: 116.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:36:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:21:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:13:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:36:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:32:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:36:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:21:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:13:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to 'vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.46 seconds. Elapsed time: 4.26 seconds; current allocated memory: 117.559 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.559 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.17 seconds; current allocated memory: 118.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:53) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 118.492 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:53) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:64) to (SPMV_CSR_src/accelerator/accelerator.cpp:55:1) in function 'accelerate'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 140.547 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 141.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 143.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 143.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 144.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 144.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 144.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbibS0_E7storage_11' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 579.406 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 46.28 seconds. CPU system time: 2.63 seconds. Elapsed time: 47.21 seconds; current allocated memory: 116.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:36:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:21:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:13:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:36:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:32:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:36:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:21:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:13:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to 'vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.94 seconds; current allocated memory: 117.547 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 118.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 118.766 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:64) to (SPMV_CSR_src/accelerator/accelerator.cpp:58:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 140.887 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 141.941 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 144.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 144.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 145.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 145.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 145.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage_3' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 45.72 seconds. CPU system time: 2.29 seconds. Elapsed time: 47.45 seconds; current allocated memory: 117.012 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:13:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:13:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.14 seconds; current allocated memory: 117.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 117.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 118.723 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 119.078 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:60:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 141.203 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 142.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 144.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 144.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 146.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 146.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 146.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 45.87 seconds. CPU system time: 2.21 seconds. Elapsed time: 47.13 seconds; current allocated memory: 116.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:13:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:13:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:13:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, bool, int*)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbibS0_E7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.42 seconds. Elapsed time: 4.38 seconds; current allocated memory: 117.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 117.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 118.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 119.035 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:60:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 141.176 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 142.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 144.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 144.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 146.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 146.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 146.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_bool_int_storage' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.78 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.47 seconds. Elapsed time: 4 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.895 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:60:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.016 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.45 seconds. CPU system time: 0.77 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.69 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.895 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:60:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.016 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 138.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.75 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.65 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 112.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.895 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:60:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.020 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 139.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
WARNING: [HLS 207-5556] Only for/while/do support the pipeline  pragma (SPMV_CSR_src/accelerator/accelerator.cpp:58:9)
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.36 seconds. CPU system time: 0.69 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.67 seconds; current allocated memory: 111.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 113.051 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (SPMV_CSR_src/accelerator/reducer.hpp:24) in function 'accelerate' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (SPMV_CSR_src/accelerator/reducer.hpp:24) in function 'accelerate' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (SPMV_CSR_src/accelerator/reducer.hpp:14) in function 'accelerate' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'accelerate'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 136.211 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 155.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 157.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 157.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate_Pipeline_adder_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_tree'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'adder_tree'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 157.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 157.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 159.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 159.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 159.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 159.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate_Pipeline_adder_tree' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate_Pipeline_adder_tree' pipeline 'adder_tree' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_43_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate_Pipeline_adder_tree'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 160.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 161.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.5 seconds. CPU system time: 0.7 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.7 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.898 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 138.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 139.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.52 seconds. CPU system time: 0.75 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.82 seconds; current allocated memory: 112.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.023 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.457 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 136.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 138.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sum' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2332_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.27 seconds; current allocated memory: 142.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 149.680 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 154.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerate.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerate.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.87 seconds. CPU system time: 1.24 seconds. Elapsed time: 6.87 seconds; current allocated memory: -893.469 MB.
INFO: [HLS 200-112] Total CPU user time: 8.29 seconds. Total CPU system time: 1.56 seconds. Total elapsed time: 8.22 seconds; peak allocated memory: 1.024 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.77 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:36:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:21:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:8:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:36:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:32:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:36:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:32:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:21:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:8:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:43:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.73 seconds; current allocated memory: 111.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.855 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.645 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.812 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:15:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:10:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 134.656 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'storage' (SPMV_CSR_src/accelerator/accelerator.cpp:10:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 138.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('4_write_ln10', SPMV_CSR_src/accelerator/accelerator.cpp:10) of variable 'init_vector_4_read', SPMV_CSR_src/accelerator/accelerator.cpp:10 on array 'storage' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('2_write_ln10', SPMV_CSR_src/accelerator/accelerator.cpp:10) of variable 'init_vector_2_read', SPMV_CSR_src/accelerator/accelerator.cpp:10 on array 'storage' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('3_write_ln10', SPMV_CSR_src/accelerator/accelerator.cpp:10) of variable 'init_vector_3_read', SPMV_CSR_src/accelerator/accelerator.cpp:10 on array 'storage' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('4_write_ln10', SPMV_CSR_src/accelerator/accelerator.cpp:10) of variable 'init_vector_4_read', SPMV_CSR_src/accelerator/accelerator.cpp:10 on array 'storage' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('19_write_ln10', SPMV_CSR_src/accelerator/accelerator.cpp:10) of variable 'init_vector_19_read', SPMV_CSR_src/accelerator/accelerator.cpp:10 on array 'storage' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('21_write_ln10', SPMV_CSR_src/accelerator/accelerator.cpp:10) of variable 'init_vector_21_read', SPMV_CSR_src/accelerator/accelerator.cpp:10 on array 'storage' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('22_write_ln10', SPMV_CSR_src/accelerator/accelerator.cpp:10) of variable 'init_vector_22_read', SPMV_CSR_src/accelerator/accelerator.cpp:10 on array 'storage' due to limited memory ports (II = 22). Please consider using a memory core with more ports or partitioning the array 'storage'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 23, Depth = 23, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 138.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 138.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.72 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.81 seconds; current allocated memory: 112.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.789 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.012 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.203 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 136.102 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 138.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 138.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 139.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sum' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2332_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 142.562 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 149.246 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 154.117 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerate.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerate.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.79 seconds. CPU system time: 1.18 seconds. Elapsed time: 6.8 seconds; current allocated memory: -893.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.38 seconds. CPU system time: 0.77 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 0.45 seconds. Elapsed time: 4.07 seconds; current allocated memory: 111.988 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.988 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:61) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.824 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:61) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 134.672 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'storage' (SPMV_CSR_src/accelerator/accelerator.cpp:11:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.676 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 138.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('4_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_4_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('2_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_2_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('3_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_3_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('4_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_4_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('19_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_19_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('21_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_21_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 21). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('22_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_22_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 22). Please consider using a memory core with more ports or partitioning the array 'storage'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 23, Depth = 23, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 138.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 138.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 138.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'init' (SPMV_CSR_src/accelerator/accelerator.cpp:47:178)
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.78 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:40:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:25:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:25:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:47:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.05 seconds; current allocated memory: 111.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.512 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.629 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 133.930 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 133.977 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:51): 'storage' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 136.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 136.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 136.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'accelerate/subrow_vals_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/subrow_vals_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/subrow_vals_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/subrow_vals_3' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/subrow_col_indices_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/subrow_col_indices_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/subrow_col_indices_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/subrow_col_indices_3' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/mult_enables_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/mult_enables_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/mult_enables_2' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/mult_enables_3' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_address0' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_we0' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'init' (SPMV_CSR_src/accelerator/accelerator.cpp:45:178)
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.49 seconds. CPU system time: 0.73 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.88 seconds; current allocated memory: 111.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.672 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (SPMV_CSR_src/accelerator/accelerator.cpp:60:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:25:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 134.277 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 134.480 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 137.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 137.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 137.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 137.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 137.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'sum' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_address0' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_we0' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_d0' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_address1' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'accelerate/init_vector_we1' to 0.
WARNING: [RTGEN 206-101] Port 'accelerate/init_vector_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.75 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.73 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.92 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.023 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:61:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 136.324 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 139.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 139.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 140.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 140.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 140.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sum' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2332_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 143.105 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 150.230 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 155.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerate.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerate.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.02 seconds. CPU system time: 1.25 seconds. Elapsed time: 7 seconds; current allocated memory: -892.523 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.52 seconds. CPU system time: 0.75 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.91 seconds; current allocated memory: 112.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.660 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.832 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:61:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 134.863 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'storage' (SPMV_CSR_src/accelerator/accelerator.cpp:11:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 138.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('1_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_1_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('3_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_3_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('5_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_5_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('7_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_7_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('21_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_21_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('22_write_ln11', SPMV_CSR_src/accelerator/accelerator.cpp:11) of variable 'init_vector_22_read', SPMV_CSR_src/accelerator/accelerator.cpp:11 on array 'storage' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'storage'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 23, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 138.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 138.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.71 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.96 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.12 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.793 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.020 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:61:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.387 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.332 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_T2P_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:50) on 'accelerate_int_int_int_bool_int_int_bool_storage', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 139.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 139.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 140.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 140.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 140.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sum' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2332_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 143.051 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 150.215 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 155.141 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerate.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerate.
INFO: [HLS 200-789] **** Estimated Fmax: 144.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7.31 seconds. CPU system time: 1.23 seconds. Elapsed time: 7.33 seconds; current allocated memory: -892.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.76 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.8 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.895 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:58) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:60:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:8:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.016 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 138.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.85 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.8 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.895 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:59) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:61:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.266 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 138.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 139.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.79 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.98 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.898 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.211 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 139.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.51 seconds. CPU system time: 0.73 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.93 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.898 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 134.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 135.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.67 seconds. CPU system time: 0.86 seconds. Elapsed time: 1.89 seconds; current allocated memory: 110.996 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.22 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.758 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 112.898 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 134.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 135.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.18 seconds; current allocated memory: 138.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 138.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 139.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 579.555 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.86 seconds. CPU system time: 1.36 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.15 seconds; current allocated memory: 111.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 112.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.883 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 134.949 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 138.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-24] TB preprocess failed : In file included from /usr/include/bits/errno.h:26:0,
                 from /usr/include/errno.h:28,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/cerrno:42,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/ext/string_conversions.h:44,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/bits/basic_string.h:5402,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/string:52,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/bits/locale_classes.h:40,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/bits/ios_base.h:41,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/ios:42,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/ostream:38,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/iostream:39,
                 from /home/akileshkannan/SPMV_CSR_src/main.cpp:1:
/usr/include/linux/errno.h:1:23: fatal error: asm/errno.h: No such file or directory
 #include <asm/errno.h>
                       ^
compilation terminated.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.76 seconds. Elapsed time: 1.42 seconds; current allocated memory: 111.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.15 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 112.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.883 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 134.941 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 135.777 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 138.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 139.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 139.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-24] TB preprocess failed : In file included from /usr/include/bits/errno.h:26:0,
                 from /usr/include/errno.h:28,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/cerrno:42,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/ext/string_conversions.h:44,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/bits/basic_string.h:5402,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/string:52,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/bits/locale_classes.h:40,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/bits/ios_base.h:41,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/ios:42,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/ostream:38,
                 from /opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/include/c++/6.2.0/iostream:39,
                 from /opt/Xilinx/Vitis_HLS/2021.2/include/hls_stream_thread_unsafe.h:70,
                 from /opt/Xilinx/Vitis_HLS/2021.2/include/hls_stream.h:61,
                 from /home/akileshkannan/SPMV_CSR_src/main.cpp:3:
/usr/include/linux/errno.h:1:23: fatal error: asm/errno.h: No such file or directory
 #include <asm/errno.h>
                       ^
compilation terminated.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.23 seconds. CPU system time: 0.71 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.83 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.879 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.191 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 135.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 138.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 139.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.78 seconds. CPU system time: 0.73 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 0.48 seconds. Elapsed time: 3.89 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 112.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 112.879 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 135.188 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.773 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 138.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 0.9 seconds. Elapsed time: 1.52 seconds; current allocated memory: 111.613 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.21 seconds; current allocated memory: 111.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.840 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 112.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.883 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 134.949 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 135.785 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 138.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 138.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 139.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.45 seconds. CPU system time: 0.67 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.63 seconds; current allocated memory: 111.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.863 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 134.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 139.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.46 seconds. CPU system time: 0.61 seconds. Elapsed time: 0.95 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:38:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:23:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:9:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:38:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:34:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:23:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:9:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:45:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.74 seconds. CPU system time: 0.68 seconds. Elapsed time: 3.87 seconds; current allocated memory: 111.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.879 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:16:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:11:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.945 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.781 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 138.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 139.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.79 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:20)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:39:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:24:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:20) in function 'accelerate' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:24:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.84 seconds; current allocated memory: 111.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.785 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.910 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:17:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:12:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.250 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 135.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 139.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.52 seconds. CPU system time: 0.77 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_2' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:67:20)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:39:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:24:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:20) in function 'accelerate' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_2' (SPMV_CSR_src/accelerator/accelerator.cpp:67:20) in function 'accelerate' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:24:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.8 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:70) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.930 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:70) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:17:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:12:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 134.996 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 135.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 138.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.76 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_2' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:67:20)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:39:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:24:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:20) in function 'accelerate' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_67_2' (SPMV_CSR_src/accelerator/accelerator.cpp:67:20) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:24:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.72 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.980 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:70) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.934 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:70) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:17:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:12:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.270 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 135.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 138.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.81 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_2' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:68:20)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:50:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:39:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:24:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:39:19)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:20) in function 'accelerate' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_2' (SPMV_CSR_src/accelerator/accelerator.cpp:68:20) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:50:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:44:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:24:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (SPMV_CSR_src/accelerator/reducer.cpp:39:19) in function 'reducer::set_levels' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.cpp:38:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:44:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer::set_levels()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.04 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.87 seconds; current allocated memory: 111.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 112.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.039 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.curr_level' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:71) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:17:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:12:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 135.434 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 136.090 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-880] The II Violation in module 'accelerate' (function 'accelerate'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('reducer_circuit_adder_levels_curr_level_1_write_ln40', SPMV_CSR_src/accelerator/reducer.cpp:40) of constant 1 on static variable 'reducer_circuit_adder_levels_curr_level_1' and 'call' operation ('_ln72', SPMV_CSR_src/accelerator/accelerator.cpp:72) to 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 139.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.48 seconds. CPU system time: 0.67 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_2' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:68:20)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:52:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:39:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:24:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_39_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:39:19)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:24:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:20) in function 'accelerate' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_2' (SPMV_CSR_src/accelerator/accelerator.cpp:68:20) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:52:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:39:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:24:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_1' (SPMV_CSR_src/accelerator/reducer.cpp:39:19) in function 'reducer::set_levels' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.cpp:38:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'set_storage' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:24:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:24:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'set_storage(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer::set_levels()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:50:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:46:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.34 seconds. Elapsed time: 4 seconds; current allocated memory: 112.008 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.008 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:71) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.039 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.curr_level' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:71) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:17:63) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:12:1)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.438 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-880] The II Violation in module 'accelerate' (function 'accelerate'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('reducer_circuit_adder_levels_curr_level_1_write_ln41', SPMV_CSR_src/accelerator/reducer.cpp:41) of constant 1 on static variable 'reducer_circuit_adder_levels_curr_level_1' and 'call' operation ('_ln72', SPMV_CSR_src/accelerator/accelerator.cpp:72) to 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 139.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 139.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.06 seconds. CPU system time: 0.78 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:61:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:52:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:44:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (SPMV_CSR_src/accelerator/accelerator.cpp:61:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:52:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:55:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.08 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.66 seconds; current allocated memory: 111.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 112.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.492 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 133.742 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 133.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 135.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.72 seconds. CPU system time: 0.79 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:58:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:52:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:44:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (SPMV_CSR_src/accelerator/accelerator.cpp:58:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:52:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.69 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.47 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 112.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.480 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 133.727 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 133.734 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.48 seconds. CPU system time: 0.83 seconds. Elapsed time: 1.56 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:58:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:52:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:44:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (SPMV_CSR_src/accelerator/accelerator.cpp:58:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:52:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.64 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.14 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 112.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.480 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 133.727 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 133.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.07 seconds; current allocated memory: 135.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.6 seconds. CPU system time: 0.8 seconds. Elapsed time: 1.65 seconds; current allocated memory: 111.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:58:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:44:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (SPMV_CSR_src/accelerator/accelerator.cpp:58:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.03 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 112.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.500 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 133.703 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 133.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 135.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.08 seconds. CPU system time: 1.15 seconds. Elapsed time: 2.4 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:58:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:44:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (SPMV_CSR_src/accelerator/accelerator.cpp:58:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.19 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.25 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 112.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.480 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 133.703 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 133.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 135.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.891 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.87 seconds. CPU system time: 1.06 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:58:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:44:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_1' (SPMV_CSR_src/accelerator/accelerator.cpp:58:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:44:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:51:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.31 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 112.340 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.480 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 133.703 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 133.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 135.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 579.559 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 1.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:45:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.59 seconds. Elapsed time: 3.97 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.06 seconds; current allocated memory: 112.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.477 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 133.699 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 133.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 135.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.79 seconds. CPU system time: 1.52 seconds. Elapsed time: 1.99 seconds; current allocated memory: 111.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:45:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.39 seconds. Elapsed time: 4.26 seconds; current allocated memory: 111.688 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.688 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 112.324 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.477 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 133.684 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 133.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 135.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 135.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 135.879 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.99 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:45:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.58 seconds; current allocated memory: 111.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 111.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.484 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 133.680 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 133.715 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 135.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 135.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 135.883 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram initialise storage 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.26 seconds. CPU system time: 0.84 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:45:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.92 seconds. CPU system time: 0.33 seconds. Elapsed time: 3.82 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.582 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 133.828 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 133.828 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 136.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 136.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'accelerate'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram initialise storage 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram multipliers storage 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.47 seconds. CPU system time: 0.71 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:60:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:45:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SPMV_CSR_src/accelerator/accelerator.cpp:60:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.48 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.832 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.594 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 133.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 133.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 136.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram initialise storage 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram multipliers storage 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.58 seconds. CPU system time: 0.95 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:61:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:45:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-291] Loop 'set_levels_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:14:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_1' (SPMV_CSR_src/accelerator/accelerator.cpp:61:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'set_levels_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:14:20) in function 'initialise' completely with a factor of 2 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.37 seconds. Elapsed time: 3.7 seconds; current allocated memory: 111.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.078 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.curr_level' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:64) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:22:22) to (SPMV_CSR_src/accelerator/accelerator.cpp:67:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:5:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 135.590 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_0', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 139.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 139.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-880] The II Violation in module 'accelerate' (function 'accelerate'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln66', SPMV_CSR_src/accelerator/accelerator.cpp:66) to 'reduce' and 'store' operation ('reducer_circuit_adder_levels_curr_level_1_write_ln16', SPMV_CSR_src/accelerator/accelerator.cpp:16) of constant 1 on static variable 'reducer_circuit_adder_levels_curr_level_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerate' (function 'accelerate'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln66', SPMV_CSR_src/accelerator/accelerator.cpp:66) to 'reduce' and 'store' operation ('reducer_circuit_adder_levels_curr_level_1_write_ln16', SPMV_CSR_src/accelerator/accelerator.cpp:16) of constant 1 on static variable 'reducer_circuit_adder_levels_curr_level_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerate' (function 'accelerate'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln66', SPMV_CSR_src/accelerator/accelerator.cpp:66) to 'reduce' and 'store' operation ('reducer_circuit_adder_levels_curr_level_1_write_ln16', SPMV_CSR_src/accelerator/accelerator.cpp:16) of constant 1 on static variable 'reducer_circuit_adder_levels_curr_level_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 10, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 140.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 140.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 140.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram initialise storage 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram multipliers storage 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.63 seconds. CPU system time: 1.02 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:62:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:45:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-291] Loop 'set_levels_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:14:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_1' (SPMV_CSR_src/accelerator/accelerator.cpp:62:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'set_levels_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:14:20) in function 'initialise' completely with a factor of 2 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.52 seconds; current allocated memory: 111.996 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.996 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 112.824 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.078 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.curr_level' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:22:22) to (SPMV_CSR_src/accelerator/accelerator.cpp:68:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:5:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 135.613 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_0', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 139.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-880] The II Violation in module 'accelerate' (function 'accelerate'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln67', SPMV_CSR_src/accelerator/accelerator.cpp:67) to 'reduce' and 'store' operation ('reducer_circuit_adder_levels_curr_level_1_write_ln16', SPMV_CSR_src/accelerator/accelerator.cpp:16) of constant 1 on static variable 'reducer_circuit_adder_levels_curr_level_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerate' (function 'accelerate'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln67', SPMV_CSR_src/accelerator/accelerator.cpp:67) to 'reduce' and 'store' operation ('reducer_circuit_adder_levels_curr_level_1_write_ln16', SPMV_CSR_src/accelerator/accelerator.cpp:16) of constant 1 on static variable 'reducer_circuit_adder_levels_curr_level_1'.
WARNING: [HLS 200-880] The II Violation in module 'accelerate' (function 'accelerate'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln67', SPMV_CSR_src/accelerator/accelerator.cpp:67) to 'reduce' and 'store' operation ('reducer_circuit_adder_levels_curr_level_1_write_ln16', SPMV_CSR_src/accelerator/accelerator.cpp:16) of constant 1 on static variable 'reducer_circuit_adder_levels_curr_level_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 10, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 140.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 140.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 140.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram initialise storage 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_1wnr -impl bram multipliers storage 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.57 seconds. CPU system time: 0.65 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:62:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:45:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_1' (SPMV_CSR_src/accelerator/accelerator.cpp:62:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:45:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:29:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:22:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:53:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.36 seconds. Elapsed time: 3.89 seconds; current allocated memory: 111.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 111.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 112.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 113.000 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:22:22) to (SPMV_CSR_src/accelerator/accelerator.cpp:68:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:5:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.586 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:5) on 'p_ZL7storage_0', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:22) on 'p_ZL7storage_0', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 139.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 140.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 140.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 140.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL7storage_13' is power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.31 seconds. CPU system time: 0.71 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:62:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:46:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:30:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:11:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_1' (SPMV_CSR_src/accelerator/accelerator.cpp:62:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:54:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:46:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:41:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:46:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:30:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:11:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:54:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:54:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:54:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:54:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:54:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.39 seconds. Elapsed time: 3.84 seconds; current allocated memory: 112.004 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 112.004 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 112.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:65) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.918 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:65) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:23:22) to (SPMV_CSR_src/accelerator/accelerator.cpp:68:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:7:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 135.086 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 136.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_0', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 138.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 138.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 140.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 140.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 140.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 579.566 MB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.52 seconds. CPU system time: 0.66 seconds. Elapsed time: 1.21 seconds; current allocated memory: 579.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:57:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:41:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:26:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:11:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (SPMV_CSR_src/accelerator/accelerator.cpp:57:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:41:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:41:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:26:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:11:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.98 seconds. CPU system time: 0.76 seconds. Elapsed time: 4.12 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.863 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:19:22) to (SPMV_CSR_src/accelerator/accelerator.cpp:63:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:7:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.281 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_0', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.15 seconds; current allocated memory: 138.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 138.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 139.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.79 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:57:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:41:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:26:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:11:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (SPMV_CSR_src/accelerator/accelerator.cpp:57:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:41:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:41:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:26:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:11:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:10:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.hpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:49:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.8 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.867 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:60) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:19:22) to (SPMV_CSR_src/accelerator/accelerator.cpp:63:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:7:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.289 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.176 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:7) on 'p_ZL7storage_0', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 138.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 138.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 139.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 139.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 139.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.4 seconds. CPU system time: 1.61 seconds. Elapsed time: 2.17 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:63:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:40:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:25:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_1' (SPMV_CSR_src/accelerator/accelerator.cpp:63:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:25:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:56:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:52:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.51 seconds. Elapsed time: 4.14 seconds; current allocated memory: 112.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.016 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 112.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 113.016 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:18:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:69:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:9:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 135.184 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.340 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_9', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_8', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_7', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_6', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_5', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_4', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_3', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_2', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage_1', which is not an array.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1WnR_BRAM' (SPMV_CSR_src/accelerator/accelerator.cpp:52) on 'accelerate_int_int_int_bool_int_int_bool_storage', which is not an array.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 139.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 139.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 140.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 140.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 140.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accelerate_int_int_int_bool_int_int_bool_storage_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2332_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.31 seconds; current allocated memory: 142.996 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 150.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.77 seconds. CPU system time: 1.13 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:63:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:40:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:25:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_1' (SPMV_CSR_src/accelerator/accelerator.cpp:63:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:25:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:56:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.28 seconds. CPU system time: 0.44 seconds. Elapsed time: 3.99 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.520 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.648 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:27:5) to (SPMV_CSR_src/accelerator/accelerator.cpp:69:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:48)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 134.223 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'storage' (SPMV_CSR_src/accelerator/accelerator.cpp:12:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 134.938 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 137.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 137.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_1', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_3', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_5', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_7', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'store' operation ('18_write_ln12', SPMV_CSR_src/accelerator/accelerator.cpp:12) of variable 'init_vector_load_18', SPMV_CSR_src/accelerator/accelerator.cpp:12 on array 'storage' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'storage'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_18', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 23). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_18', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 24). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 35, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 138.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 138.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 138.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 141.242 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerate_storage_RAM_1WNR_BRAM_1R1W_ram (RAM_1WnR_BRAM)' using block RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.65 seconds. CPU system time: 0.84 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:63:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:40:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:25:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_1' (SPMV_CSR_src/accelerator/accelerator.cpp:63:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:25:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:56:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.83 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.62 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 112.668 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:18:111) to (SPMV_CSR_src/accelerator/accelerator.cpp:69:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:9:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 134.230 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'storage' (SPMV_CSR_src/accelerator/accelerator.cpp:12:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 135.031 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 137.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 137.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_1', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_3', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_5', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_7', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_21', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
WARNING: [HLS 200-885] The II Violation in module 'accelerate' (function 'accelerate'): Unable to schedule 'load' operation ('init_vector_load_5', SPMV_CSR_src/accelerator/accelerator.cpp:12) on array 'init_vector' due to limited memory ports (II = 13). Please consider using a memory core with more ports or partitioning the array 'init_vector'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 14, Depth = 24, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 138.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 138.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 138.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerate' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'accelerate' pipeline 'accelerate' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerate'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 140.879 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerate_storage_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.74 seconds. CPU system time: 0.76 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_63_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:63:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:40:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:25:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:10:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_1' (SPMV_CSR_src/accelerator/accelerator.cpp:63:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:40:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:25:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:10:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:56:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:52:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:48:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.82 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.48 seconds; current allocated memory: 112.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 112.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 112.859 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 112.996 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:66) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:18:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:69:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:9:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 136.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 138.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 138.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 139.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 139.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 139.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_18' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete initialise init_vector 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete initialise storage 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete multipliers multiplier_outs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete multipliers mult_enables 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete multipliers subrow_vals 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete multipliers subrow_col_indices 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete multipliers storage 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete adders multiplier_outs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete accelerate subrow_vals 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete accelerate subrow_col_indices 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.85 seconds. CPU system time: 0.85 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:48:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:16:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:7:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (SPMV_CSR_src/accelerator/accelerator.cpp:48:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:29:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:26:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:29:14) in function 'adders' has been removed because the loop is unrolled completely (SPMV_CSR_src/accelerator/accelerator.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:16:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:7:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:37:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:42:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:40:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:37:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:37:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.35 seconds. Elapsed time: 3.95 seconds; current allocated memory: 112.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 113.391 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:15:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:54:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:6:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 135.441 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.523 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 139.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 139.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 140.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 140.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 140.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/akileshkannan/SPMV_CSR_src
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output /home/akileshkannan/SPMV_CSR_src -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 initialise init_vector 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 initialise storage 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 multipliers multiplier_outs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 multipliers mult_enables 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 multipliers subrow_vals 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 multipliers subrow_col_indices 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 multipliers storage 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 adders multiplier_outs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 accelerate subrow_vals 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 accelerate subrow_col_indices 
INFO: [HLS 200-1510] Running: set_directive_top -name accelerate accelerate 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/accelerator.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'SPMV_CSR_src/accelerator/reducer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 0.83 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_48_1' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:48:19)
INFO: [HLS 214-291] Loop 'reducer_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.cpp:45:16)
INFO: [HLS 214-291] Loop 'adder_tree' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:29:14)
INFO: [HLS 214-291] Loop 'multipliers_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:16:20)
INFO: [HLS 214-291] Loop 'set_storage_loop' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/accelerator.cpp:7:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:23:7)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (SPMV_CSR_src/accelerator/reducer.hpp:14:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_1' (SPMV_CSR_src/accelerator/accelerator.cpp:48:19) in function 'accelerate' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-186] Unrolling loop 'reducer_loop' (SPMV_CSR_src/accelerator/reducer.cpp:45:16) in function 'reducer::reduce' completely with a factor of 1 (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-186] Unrolling loop 'adder_tree' (SPMV_CSR_src/accelerator/accelerator.cpp:29:14) in function 'adders' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:26:0)
INFO: [HLS 214-186] Unrolling loop 'multipliers_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:16:20) in function 'multipliers' completely with a factor of 4 (SPMV_CSR_src/accelerator/accelerator.cpp:15:0)
INFO: [HLS 214-186] Unrolling loop 'set_storage_loop' (SPMV_CSR_src/accelerator/accelerator.cpp:7:21) in function 'initialise' completely with a factor of 23 (SPMV_CSR_src/accelerator/accelerator.cpp:5:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:23:7) in function 'reducer::reducer' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (SPMV_CSR_src/accelerator/reducer.hpp:14:7) in function 'reducer_level::reducer_level' completely with a factor of 2 (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer_level::reducer_level()' (SPMV_CSR_src/accelerator/reducer.hpp:14:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::reducer_level()' into 'reducer::reducer()' (SPMV_CSR_src/accelerator/reducer.hpp:23:0)
INFO: [HLS 214-178] Inlining function 'reducer_data::reducer_data(int, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::insert(reducer_data)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer_level::add(reducer_data&, int)' into 'reducer::reduce(int&, int, int)' (SPMV_CSR_src/accelerator/reducer.cpp:39:0)
INFO: [HLS 214-178] Inlining function 'reducer::reducer()' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'initialise(int*, int*, bool)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-178] Inlining function 'multipliers(int*, int*, int*, int*, bool*)' into 'accelerate(int&, int*, int*, bool*, int, int*, bool)' (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE15multiplier_outs': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:41:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10accelerateRiPiS0_PbiS0_bE7storage': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:39:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_vals': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'subrow_col_indices': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'mult_enables': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-248] Applying array_partition to 'init_vector': Complete partitioning on dimension 1. (SPMV_CSR_src/accelerator/accelerator.cpp:36:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.47 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.09 seconds; current allocated memory: 112.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 112.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:51) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 113.402 MB.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.valid' automatically.
INFO: [XFORM 203-102] Partitioning array 'reducer_circuit.adder_levels.num_items' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.value' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'reducer_circuit.adder_levels.buffer.label' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.value' in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'reducer_circuit.adder_levels.buffer.label' in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'adders' into 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SPMV_CSR_src/accelerator/accelerator.cpp:15:63) to (SPMV_CSR_src/accelerator/accelerator.cpp:54:1) in function 'accelerate'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'accelerate' (SPMV_CSR_src/accelerator/accelerator.cpp:6:1)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 135.453 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 136.543 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerate' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'reduce'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 139.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 139.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'accelerate'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'accelerate'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 140.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 140.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_num_items_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_valid_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_value_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'reducer_circuit_adder_levels_buffer_label_1_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reduce' pipeline 'reduce' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 140.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/out_r' to 'ap_ovld' (last_write_notify).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_vals_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/subrow_col_indices_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/mult_enables_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/label_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerate/init_vector_9' to 'ap_none'.
INFO: [RTGEN 206-500]