
../repos/daq-2.0.7/sfbpf/.libs/libsfbpf.so.0.0.1:     file format elf32-littlearm


Disassembly of section .init:

00000d78 <_init>:
 d78:	push	{r3, lr}
 d7c:	bl	fb4 <call_weak_fn>
 d80:	pop	{r3, pc}

Disassembly of section .plt:

00000d84 <.plt>:
 d84:	push	{lr}		; (str lr, [sp, #-4]!)
 d88:	ldr	lr, [pc, #4]	; d94 <.plt+0x10>
 d8c:	add	lr, pc, lr
 d90:	ldr	pc, [lr, #8]!
 d94:	.word	0x0003926c

00000d98 <calloc@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #233472	; 0x39000
 da0:	ldr	pc, [ip, #620]!	; 0x26c

00000da4 <raise@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #233472	; 0x39000
 dac:	ldr	pc, [ip, #612]!	; 0x264

00000db0 <strcmp@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #233472	; 0x39000
 db8:	ldr	pc, [ip, #604]!	; 0x25c

00000dbc <__cxa_finalize@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #233472	; 0x39000
 dc4:	ldr	pc, [ip, #596]!	; 0x254

00000dc8 <printf@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #233472	; 0x39000
 dd0:	ldr	pc, [ip, #588]!	; 0x24c

00000dd4 <fopen@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #233472	; 0x39000
 ddc:	ldr	pc, [ip, #580]!	; 0x244

00000de0 <getprotobyname@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #233472	; 0x39000
 de8:	ldr	pc, [ip, #572]!	; 0x23c

00000dec <longjmp@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #233472	; 0x39000
 df4:	ldr	pc, [ip, #564]!	; 0x234

00000df8 <_setjmp@plt>:
 df8:	add	ip, pc, #0, 12
 dfc:	add	ip, ip, #233472	; 0x39000
 e00:	ldr	pc, [ip, #556]!	; 0x22c

00000e04 <free@plt>:
 e04:	add	ip, pc, #0, 12
 e08:	add	ip, ip, #233472	; 0x39000
 e0c:	ldr	pc, [ip, #548]!	; 0x224

00000e10 <getnetbyname@plt>:
 e10:	add	ip, pc, #0, 12
 e14:	add	ip, ip, #233472	; 0x39000
 e18:	ldr	pc, [ip, #540]!	; 0x21c

00000e1c <ferror@plt>:
 e1c:	add	ip, pc, #0, 12
 e20:	add	ip, ip, #233472	; 0x39000
 e24:	ldr	pc, [ip, #532]!	; 0x214

00000e28 <memcpy@plt>:
 e28:	add	ip, pc, #0, 12
 e2c:	add	ip, ip, #233472	; 0x39000
 e30:	ldr	pc, [ip, #524]!	; 0x20c

00000e34 <strdup@plt>:
 e34:	add	ip, pc, #0, 12
 e38:	add	ip, ip, #233472	; 0x39000
 e3c:	ldr	pc, [ip, #516]!	; 0x204

00000e40 <rewind@plt>:
 e40:	add	ip, pc, #0, 12
 e44:	add	ip, ip, #233472	; 0x39000
 e48:	ldr	pc, [ip, #508]!	; 0x1fc

00000e4c <realloc@plt>:
 e4c:	add	ip, pc, #0, 12
 e50:	add	ip, ip, #233472	; 0x39000
 e54:	ldr	pc, [ip, #500]!	; 0x1f4

00000e58 <fwrite@plt>:
 e58:	add	ip, pc, #0, 12
 e5c:	add	ip, ip, #233472	; 0x39000
 e60:	ldr	pc, [ip, #492]!	; 0x1ec

00000e64 <fread@plt>:
 e64:	add	ip, pc, #0, 12
 e68:	add	ip, ip, #233472	; 0x39000
 e6c:	ldr	pc, [ip, #484]!	; 0x1e4

00000e70 <puts@plt>:
 e70:	add	ip, pc, #0, 12
 e74:	add	ip, ip, #233472	; 0x39000
 e78:	ldr	pc, [ip, #476]!	; 0x1dc

00000e7c <malloc@plt>:
 e7c:	add	ip, pc, #0, 12
 e80:	add	ip, ip, #233472	; 0x39000
 e84:	ldr	pc, [ip, #468]!	; 0x1d4

00000e88 <__gmon_start__@plt>:
 e88:	add	ip, pc, #0, 12
 e8c:	add	ip, ip, #233472	; 0x39000
 e90:	ldr	pc, [ip, #460]!	; 0x1cc

00000e94 <ntohl@plt>:
 e94:	add	ip, pc, #0, 12
 e98:	add	ip, ip, #233472	; 0x39000
 e9c:	ldr	pc, [ip, #452]!	; 0x1c4

00000ea0 <__ctype_b_loc@plt>:
 ea0:	add	ip, pc, #0, 12
 ea4:	add	ip, ip, #233472	; 0x39000
 ea8:	ldr	pc, [ip, #444]!	; 0x1bc

00000eac <exit@plt>:
 eac:	add	ip, pc, #0, 12
 eb0:	add	ip, ip, #233472	; 0x39000
 eb4:	ldr	pc, [ip, #436]!	; 0x1b4

00000eb8 <strlen@plt>:
 eb8:	add	ip, pc, #0, 12
 ebc:	add	ip, ip, #233472	; 0x39000
 ec0:	ldr	pc, [ip, #428]!	; 0x1ac

00000ec4 <strchr@plt>:
 ec4:	add	ip, pc, #0, 12
 ec8:	add	ip, ip, #233472	; 0x39000
 ecc:	ldr	pc, [ip, #420]!	; 0x1a4

00000ed0 <fprintf@plt>:
 ed0:	add	ip, pc, #0, 12
 ed4:	add	ip, ip, #233472	; 0x39000
 ed8:	ldr	pc, [ip, #412]!	; 0x19c

00000edc <__errno_location@plt>:
 edc:	add	ip, pc, #0, 12
 ee0:	add	ip, ip, #233472	; 0x39000
 ee4:	ldr	pc, [ip, #404]!	; 0x194

00000ee8 <getservbyname@plt>:
 ee8:	add	ip, pc, #0, 12
 eec:	add	ip, ip, #233472	; 0x39000
 ef0:	ldr	pc, [ip, #396]!	; 0x18c

00000ef4 <memset@plt>:
 ef4:	add	ip, pc, #0, 12
 ef8:	add	ip, ip, #233472	; 0x39000
 efc:	ldr	pc, [ip, #388]!	; 0x184

00000f00 <putchar@plt>:
 f00:	add	ip, pc, #0, 12
 f04:	add	ip, ip, #233472	; 0x39000
 f08:	ldr	pc, [ip, #380]!	; 0x17c

00000f0c <strncpy@plt>:
 f0c:	add	ip, pc, #0, 12
 f10:	add	ip, ip, #233472	; 0x39000
 f14:	ldr	pc, [ip, #372]!	; 0x174

00000f18 <fileno@plt>:
 f18:	add	ip, pc, #0, 12
 f1c:	add	ip, ip, #233472	; 0x39000
 f20:	ldr	pc, [ip, #364]!	; 0x16c

00000f24 <htonl@plt>:
 f24:	add	ip, pc, #0, 12
 f28:	add	ip, ip, #233472	; 0x39000
 f2c:	ldr	pc, [ip, #356]!	; 0x164

00000f30 <ntohs@plt>:
 f30:	add	ip, pc, #0, 12
 f34:	add	ip, ip, #233472	; 0x39000
 f38:	ldr	pc, [ip, #348]!	; 0x15c

00000f3c <sscanf@plt>:
 f3c:	add	ip, pc, #0, 12
 f40:	add	ip, ip, #233472	; 0x39000
 f44:	ldr	pc, [ip, #340]!	; 0x154

00000f48 <clearerr@plt>:
 f48:	add	ip, pc, #0, 12
 f4c:	add	ip, ip, #233472	; 0x39000
 f50:	ldr	pc, [ip, #332]!	; 0x14c

00000f54 <vsnprintf@plt>:
 f54:	add	ip, pc, #0, 12
 f58:	add	ip, ip, #233472	; 0x39000
 f5c:	ldr	pc, [ip, #324]!	; 0x144

00000f60 <freeaddrinfo@plt>:
 f60:	add	ip, pc, #0, 12
 f64:	add	ip, ip, #233472	; 0x39000
 f68:	ldr	pc, [ip, #316]!	; 0x13c

00000f6c <getaddrinfo@plt>:
 f6c:	add	ip, pc, #0, 12
 f70:	add	ip, ip, #233472	; 0x39000
 f74:	ldr	pc, [ip, #308]!	; 0x134

00000f78 <ffs@plt>:
 f78:	add	ip, pc, #0, 12
 f7c:	add	ip, ip, #233472	; 0x39000
 f80:	ldr	pc, [ip, #300]!	; 0x12c

00000f84 <gethostbyname@plt>:
 f84:	add	ip, pc, #0, 12
 f88:	add	ip, ip, #233472	; 0x39000
 f8c:	ldr	pc, [ip, #292]!	; 0x124

00000f90 <isatty@plt>:
 f90:	add	ip, pc, #0, 12
 f94:	add	ip, ip, #233472	; 0x39000
 f98:	ldr	pc, [ip, #284]!	; 0x11c

00000f9c <abort@plt>:
 f9c:	add	ip, pc, #0, 12
 fa0:	add	ip, ip, #233472	; 0x39000
 fa4:	ldr	pc, [ip, #276]!	; 0x114

00000fa8 <getc@plt>:
 fa8:	add	ip, pc, #0, 12
 fac:	add	ip, ip, #233472	; 0x39000
 fb0:	ldr	pc, [ip, #268]!	; 0x10c

Disassembly of section .text:

00000fb4 <call_weak_fn>:
     fb4:	ldr	r3, [pc, #20]	; fd0 <call_weak_fn+0x1c>
     fb8:	ldr	r2, [pc, #20]	; fd4 <call_weak_fn+0x20>
     fbc:	add	r3, pc, r3
     fc0:	ldr	r2, [r3, r2]
     fc4:	cmp	r2, #0
     fc8:	bxeq	lr
     fcc:	b	e88 <__gmon_start__@plt>
     fd0:	.word	0x0003903c
     fd4:	.word	0x000000ec

00000fd8 <deregister_tm_clones>:
     fd8:	ldr	r3, [pc, #52]	; 1014 <deregister_tm_clones+0x3c>
     fdc:	ldr	r0, [pc, #52]	; 1018 <deregister_tm_clones+0x40>
     fe0:	add	r3, pc, r3
     fe4:	add	r0, pc, r0
     fe8:	add	r3, r3, #3
     fec:	sub	r3, r3, r0
     ff0:	cmp	r3, #6
     ff4:	ldr	r3, [pc, #32]	; 101c <deregister_tm_clones+0x44>
     ff8:	add	r3, pc, r3
     ffc:	bxls	lr
    1000:	ldr	r2, [pc, #24]	; 1020 <deregister_tm_clones+0x48>
    1004:	ldr	r3, [r3, r2]
    1008:	cmp	r3, #0
    100c:	bxeq	lr
    1010:	bx	r3
    1014:	.word	0x00039390
    1018:	.word	0x0003938c
    101c:	.word	0x00039000
    1020:	.word	0x000000cc

00001024 <register_tm_clones>:
    1024:	ldr	r1, [pc, #56]	; 1064 <register_tm_clones+0x40>
    1028:	ldr	r0, [pc, #56]	; 1068 <register_tm_clones+0x44>
    102c:	add	r1, pc, r1
    1030:	add	r0, pc, r0
    1034:	sub	r1, r1, r0
    1038:	ldr	r3, [pc, #44]	; 106c <register_tm_clones+0x48>
    103c:	asr	r1, r1, #2
    1040:	add	r3, pc, r3
    1044:	add	r1, r1, r1, lsr #31
    1048:	asrs	r1, r1, #1
    104c:	bxeq	lr
    1050:	ldr	r2, [pc, #24]	; 1070 <register_tm_clones+0x4c>
    1054:	ldr	r3, [r3, r2]
    1058:	cmp	r3, #0
    105c:	bxeq	lr
    1060:	bx	r3
    1064:	.word	0x00039344
    1068:	.word	0x00039340
    106c:	.word	0x00038fb8
    1070:	.word	0x0000010c

00001074 <__do_global_dtors_aux>:
    1074:	ldr	r3, [pc, #76]	; 10c8 <__do_global_dtors_aux+0x54>
    1078:	ldr	r2, [pc, #76]	; 10cc <__do_global_dtors_aux+0x58>
    107c:	add	r3, pc, r3
    1080:	add	r2, pc, r2
    1084:	ldrb	r3, [r3]
    1088:	cmp	r3, #0
    108c:	bxne	lr
    1090:	ldr	r3, [pc, #56]	; 10d0 <__do_global_dtors_aux+0x5c>
    1094:	push	{r4, lr}
    1098:	ldr	r3, [r2, r3]
    109c:	cmp	r3, #0
    10a0:	beq	10b0 <__do_global_dtors_aux+0x3c>
    10a4:	ldr	r3, [pc, #40]	; 10d4 <__do_global_dtors_aux+0x60>
    10a8:	ldr	r0, [pc, r3]
    10ac:	bl	dbc <__cxa_finalize@plt>
    10b0:	bl	fd8 <deregister_tm_clones>
    10b4:	ldr	r3, [pc, #28]	; 10d8 <__do_global_dtors_aux+0x64>
    10b8:	mov	r2, #1
    10bc:	add	r3, pc, r3
    10c0:	strb	r2, [r3]
    10c4:	pop	{r4, pc}
    10c8:	.word	0x000392f4
    10cc:	.word	0x00038f78
    10d0:	.word	0x000000c8
    10d4:	.word	0x00039068
    10d8:	.word	0x000392b4

000010dc <frame_dummy>:
    10dc:	ldr	r0, [pc, #56]	; 111c <frame_dummy+0x40>
    10e0:	ldr	r3, [pc, #56]	; 1120 <frame_dummy+0x44>
    10e4:	add	r0, pc, r0
    10e8:	ldr	r2, [r0]
    10ec:	add	r3, pc, r3
    10f0:	cmp	r2, #0
    10f4:	bne	10fc <frame_dummy+0x20>
    10f8:	b	1024 <register_tm_clones>
    10fc:	ldr	r2, [pc, #32]	; 1124 <frame_dummy+0x48>
    1100:	ldr	r3, [r3, r2]
    1104:	cmp	r3, #0
    1108:	beq	10f8 <frame_dummy+0x1c>
    110c:	push	{r4, lr}
    1110:	blx	r3
    1114:	pop	{r4, lr}
    1118:	b	1024 <register_tm_clones>
    111c:	.word	0x00038c78
    1120:	.word	0x00038f0c
    1124:	.word	0x00000104

00001128 <sfbpf_filter>:
    1128:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
    112c:	add	fp, sp, #28
    1130:	sub	sp, sp, #72	; 0x48
    1134:	mov	r4, r0
    1138:	mov	r7, r1
    113c:	str	r2, [fp, #-96]	; 0xffffffa0
    1140:	mov	r8, r3
    1144:	cmp	r4, #0
    1148:	bne	1154 <sfbpf_filter+0x2c>
    114c:	mvn	r3, #0
    1150:	b	195c <sfbpf_filter+0x834>
    1154:	mov	r5, #0
    1158:	mov	r6, #0
    115c:	sub	r4, r4, #8
    1160:	add	r4, r4, #8
    1164:	ldrh	r3, [r4]
    1168:	cmp	r3, #177	; 0xb1
    116c:	addls	pc, pc, r3, lsl #2
    1170:	b	143c <sfbpf_filter+0x314>
    1174:	b	16a8 <sfbpf_filter+0x580>
    1178:	b	16b0 <sfbpf_filter+0x588>
    117c:	b	16f0 <sfbpf_filter+0x5c8>
    1180:	b	170c <sfbpf_filter+0x5e4>
    1184:	b	18d0 <sfbpf_filter+0x7a8>
    1188:	b	1728 <sfbpf_filter+0x600>
    118c:	b	1440 <sfbpf_filter+0x318>
    1190:	b	1948 <sfbpf_filter+0x820>
    1194:	b	143c <sfbpf_filter+0x314>
    1198:	b	143c <sfbpf_filter+0x314>
    119c:	b	143c <sfbpf_filter+0x314>
    11a0:	b	143c <sfbpf_filter+0x314>
    11a4:	b	1870 <sfbpf_filter+0x748>
    11a8:	b	143c <sfbpf_filter+0x314>
    11ac:	b	143c <sfbpf_filter+0x314>
    11b0:	b	143c <sfbpf_filter+0x314>
    11b4:	b	143c <sfbpf_filter+0x314>
    11b8:	b	143c <sfbpf_filter+0x314>
    11bc:	b	143c <sfbpf_filter+0x314>
    11c0:	b	143c <sfbpf_filter+0x314>
    11c4:	b	18dc <sfbpf_filter+0x7b4>
    11c8:	b	1788 <sfbpf_filter+0x660>
    11cc:	b	1448 <sfbpf_filter+0x320>
    11d0:	b	143c <sfbpf_filter+0x314>
    11d4:	b	143c <sfbpf_filter+0x314>
    11d8:	b	143c <sfbpf_filter+0x314>
    11dc:	b	143c <sfbpf_filter+0x314>
    11e0:	b	143c <sfbpf_filter+0x314>
    11e4:	b	1878 <sfbpf_filter+0x750>
    11e8:	b	1824 <sfbpf_filter+0x6fc>
    11ec:	b	143c <sfbpf_filter+0x314>
    11f0:	b	143c <sfbpf_filter+0x314>
    11f4:	b	1450 <sfbpf_filter+0x328>
    11f8:	b	143c <sfbpf_filter+0x314>
    11fc:	b	143c <sfbpf_filter+0x314>
    1200:	b	143c <sfbpf_filter+0x314>
    1204:	b	18e8 <sfbpf_filter+0x7c0>
    1208:	b	1738 <sfbpf_filter+0x610>
    120c:	b	143c <sfbpf_filter+0x314>
    1210:	b	143c <sfbpf_filter+0x314>
    1214:	b	14c8 <sfbpf_filter+0x3a0>
    1218:	b	143c <sfbpf_filter+0x314>
    121c:	b	143c <sfbpf_filter+0x314>
    1220:	b	143c <sfbpf_filter+0x314>
    1224:	b	1880 <sfbpf_filter+0x758>
    1228:	b	17dc <sfbpf_filter+0x6b4>
    122c:	b	143c <sfbpf_filter+0x314>
    1230:	b	143c <sfbpf_filter+0x314>
    1234:	b	1524 <sfbpf_filter+0x3fc>
    1238:	b	143c <sfbpf_filter+0x314>
    123c:	b	143c <sfbpf_filter+0x314>
    1240:	b	143c <sfbpf_filter+0x314>
    1244:	b	18f4 <sfbpf_filter+0x7cc>
    1248:	b	1760 <sfbpf_filter+0x638>
    124c:	b	143c <sfbpf_filter+0x314>
    1250:	b	143c <sfbpf_filter+0x314>
    1254:	b	143c <sfbpf_filter+0x314>
    1258:	b	143c <sfbpf_filter+0x314>
    125c:	b	143c <sfbpf_filter+0x314>
    1260:	b	143c <sfbpf_filter+0x314>
    1264:	b	1888 <sfbpf_filter+0x760>
    1268:	b	1800 <sfbpf_filter+0x6d8>
    126c:	b	143c <sfbpf_filter+0x314>
    1270:	b	143c <sfbpf_filter+0x314>
    1274:	b	1564 <sfbpf_filter+0x43c>
    1278:	b	143c <sfbpf_filter+0x314>
    127c:	b	143c <sfbpf_filter+0x314>
    1280:	b	143c <sfbpf_filter+0x314>
    1284:	b	191c <sfbpf_filter+0x7f4>
    1288:	b	17b0 <sfbpf_filter+0x688>
    128c:	b	143c <sfbpf_filter+0x314>
    1290:	b	143c <sfbpf_filter+0x314>
    1294:	b	15e0 <sfbpf_filter+0x4b8>
    1298:	b	143c <sfbpf_filter+0x314>
    129c:	b	143c <sfbpf_filter+0x314>
    12a0:	b	143c <sfbpf_filter+0x314>
    12a4:	b	18b8 <sfbpf_filter+0x790>
    12a8:	b	1848 <sfbpf_filter+0x720>
    12ac:	b	143c <sfbpf_filter+0x314>
    12b0:	b	143c <sfbpf_filter+0x314>
    12b4:	b	1640 <sfbpf_filter+0x518>
    12b8:	b	143c <sfbpf_filter+0x314>
    12bc:	b	143c <sfbpf_filter+0x314>
    12c0:	b	143c <sfbpf_filter+0x314>
    12c4:	b	1910 <sfbpf_filter+0x7e8>
    12c8:	b	143c <sfbpf_filter+0x314>
    12cc:	b	143c <sfbpf_filter+0x314>
    12d0:	b	143c <sfbpf_filter+0x314>
    12d4:	b	143c <sfbpf_filter+0x314>
    12d8:	b	143c <sfbpf_filter+0x314>
    12dc:	b	143c <sfbpf_filter+0x314>
    12e0:	b	143c <sfbpf_filter+0x314>
    12e4:	b	18b0 <sfbpf_filter+0x788>
    12e8:	b	143c <sfbpf_filter+0x314>
    12ec:	b	143c <sfbpf_filter+0x314>
    12f0:	b	143c <sfbpf_filter+0x314>
    12f4:	b	16b8 <sfbpf_filter+0x590>
    12f8:	b	16d4 <sfbpf_filter+0x5ac>
    12fc:	b	143c <sfbpf_filter+0x314>
    1300:	b	143c <sfbpf_filter+0x314>
    1304:	b	1928 <sfbpf_filter+0x800>
    1308:	b	143c <sfbpf_filter+0x314>
    130c:	b	143c <sfbpf_filter+0x314>
    1310:	b	143c <sfbpf_filter+0x314>
    1314:	b	143c <sfbpf_filter+0x314>
    1318:	b	143c <sfbpf_filter+0x314>
    131c:	b	143c <sfbpf_filter+0x314>
    1320:	b	143c <sfbpf_filter+0x314>
    1324:	b	18c0 <sfbpf_filter+0x798>
    1328:	b	143c <sfbpf_filter+0x314>
    132c:	b	143c <sfbpf_filter+0x314>
    1330:	b	143c <sfbpf_filter+0x314>
    1334:	b	143c <sfbpf_filter+0x314>
    1338:	b	143c <sfbpf_filter+0x314>
    133c:	b	143c <sfbpf_filter+0x314>
    1340:	b	143c <sfbpf_filter+0x314>
    1344:	b	1934 <sfbpf_filter+0x80c>
    1348:	b	143c <sfbpf_filter+0x314>
    134c:	b	143c <sfbpf_filter+0x314>
    1350:	b	143c <sfbpf_filter+0x314>
    1354:	b	143c <sfbpf_filter+0x314>
    1358:	b	143c <sfbpf_filter+0x314>
    135c:	b	143c <sfbpf_filter+0x314>
    1360:	b	143c <sfbpf_filter+0x314>
    1364:	b	18c8 <sfbpf_filter+0x7a0>
    1368:	b	143c <sfbpf_filter+0x314>
    136c:	b	143c <sfbpf_filter+0x314>
    1370:	b	143c <sfbpf_filter+0x314>
    1374:	b	1554 <sfbpf_filter+0x42c>
    1378:	b	155c <sfbpf_filter+0x434>
    137c:	b	143c <sfbpf_filter+0x314>
    1380:	b	143c <sfbpf_filter+0x314>
    1384:	b	1940 <sfbpf_filter+0x818>
    1388:	b	143c <sfbpf_filter+0x314>
    138c:	b	143c <sfbpf_filter+0x314>
    1390:	b	1950 <sfbpf_filter+0x828>
    1394:	b	143c <sfbpf_filter+0x314>
    1398:	b	143c <sfbpf_filter+0x314>
    139c:	b	143c <sfbpf_filter+0x314>
    13a0:	b	143c <sfbpf_filter+0x314>
    13a4:	b	143c <sfbpf_filter+0x314>
    13a8:	b	143c <sfbpf_filter+0x314>
    13ac:	b	143c <sfbpf_filter+0x314>
    13b0:	b	143c <sfbpf_filter+0x314>
    13b4:	b	143c <sfbpf_filter+0x314>
    13b8:	b	143c <sfbpf_filter+0x314>
    13bc:	b	143c <sfbpf_filter+0x314>
    13c0:	b	143c <sfbpf_filter+0x314>
    13c4:	b	143c <sfbpf_filter+0x314>
    13c8:	b	143c <sfbpf_filter+0x314>
    13cc:	b	143c <sfbpf_filter+0x314>
    13d0:	b	143c <sfbpf_filter+0x314>
    13d4:	b	143c <sfbpf_filter+0x314>
    13d8:	b	143c <sfbpf_filter+0x314>
    13dc:	b	143c <sfbpf_filter+0x314>
    13e0:	b	143c <sfbpf_filter+0x314>
    13e4:	b	143c <sfbpf_filter+0x314>
    13e8:	b	143c <sfbpf_filter+0x314>
    13ec:	b	143c <sfbpf_filter+0x314>
    13f0:	b	143c <sfbpf_filter+0x314>
    13f4:	b	143c <sfbpf_filter+0x314>
    13f8:	b	143c <sfbpf_filter+0x314>
    13fc:	b	143c <sfbpf_filter+0x314>
    1400:	b	143c <sfbpf_filter+0x314>
    1404:	b	143c <sfbpf_filter+0x314>
    1408:	b	143c <sfbpf_filter+0x314>
    140c:	b	143c <sfbpf_filter+0x314>
    1410:	b	143c <sfbpf_filter+0x314>
    1414:	b	143c <sfbpf_filter+0x314>
    1418:	b	143c <sfbpf_filter+0x314>
    141c:	b	143c <sfbpf_filter+0x314>
    1420:	b	143c <sfbpf_filter+0x314>
    1424:	b	143c <sfbpf_filter+0x314>
    1428:	b	143c <sfbpf_filter+0x314>
    142c:	b	143c <sfbpf_filter+0x314>
    1430:	b	143c <sfbpf_filter+0x314>
    1434:	b	143c <sfbpf_filter+0x314>
    1438:	b	1674 <sfbpf_filter+0x54c>
    143c:	bl	f9c <abort@plt>
    1440:	ldr	r3, [r4, #4]
    1444:	b	195c <sfbpf_filter+0x834>
    1448:	mov	r3, r5
    144c:	b	195c <sfbpf_filter+0x834>
    1450:	ldr	r3, [r4, #4]
    1454:	mov	r9, r3
    1458:	mov	r3, r9
    145c:	add	r3, r3, #4
    1460:	cmp	r3, r8
    1464:	bls	1470 <sfbpf_filter+0x348>
    1468:	mov	r3, #0
    146c:	b	195c <sfbpf_filter+0x834>
    1470:	mov	r3, r9
    1474:	add	r3, r7, r3
    1478:	ldrb	r3, [r3]
    147c:	lsl	r2, r3, #24
    1480:	mov	r3, r9
    1484:	add	r3, r7, r3
    1488:	add	r3, r3, #1
    148c:	ldrb	r3, [r3]
    1490:	lsl	r3, r3, #16
    1494:	orr	r2, r2, r3
    1498:	mov	r3, r9
    149c:	add	r3, r7, r3
    14a0:	add	r3, r3, #2
    14a4:	ldrb	r3, [r3]
    14a8:	lsl	r3, r3, #8
    14ac:	orr	r3, r2, r3
    14b0:	mov	r2, r9
    14b4:	add	r2, r7, r2
    14b8:	add	r2, r2, #3
    14bc:	ldrb	r2, [r2]
    14c0:	orr	r5, r3, r2
    14c4:	b	1958 <sfbpf_filter+0x830>
    14c8:	ldr	r3, [r4, #4]
    14cc:	mov	r9, r3
    14d0:	mov	r3, r9
    14d4:	add	r3, r3, #2
    14d8:	cmp	r3, r8
    14dc:	bls	14e8 <sfbpf_filter+0x3c0>
    14e0:	mov	r3, #0
    14e4:	b	195c <sfbpf_filter+0x834>
    14e8:	mov	r3, r9
    14ec:	add	r3, r7, r3
    14f0:	ldrb	r3, [r3]
    14f4:	lsl	r3, r3, #8
    14f8:	sxth	r2, r3
    14fc:	mov	r3, r9
    1500:	add	r3, r7, r3
    1504:	add	r3, r3, #1
    1508:	ldrb	r3, [r3]
    150c:	sxth	r3, r3
    1510:	orr	r3, r2, r3
    1514:	sxth	r3, r3
    1518:	uxth	r3, r3
    151c:	mov	r5, r3
    1520:	b	1958 <sfbpf_filter+0x830>
    1524:	ldr	r3, [r4, #4]
    1528:	mov	r9, r3
    152c:	mov	r3, r9
    1530:	cmp	r3, r8
    1534:	bcc	1540 <sfbpf_filter+0x418>
    1538:	mov	r3, #0
    153c:	b	195c <sfbpf_filter+0x834>
    1540:	mov	r3, r9
    1544:	add	r3, r7, r3
    1548:	ldrb	r3, [r3]
    154c:	mov	r5, r3
    1550:	b	1958 <sfbpf_filter+0x830>
    1554:	ldr	r5, [fp, #-96]	; 0xffffffa0
    1558:	b	1958 <sfbpf_filter+0x830>
    155c:	ldr	r6, [fp, #-96]	; 0xffffffa0
    1560:	b	1958 <sfbpf_filter+0x830>
    1564:	ldr	r3, [r4, #4]
    1568:	add	r3, r3, r6
    156c:	mov	r9, r3
    1570:	mov	r3, r9
    1574:	add	r3, r3, #4
    1578:	cmp	r3, r8
    157c:	bls	1588 <sfbpf_filter+0x460>
    1580:	mov	r3, #0
    1584:	b	195c <sfbpf_filter+0x834>
    1588:	mov	r3, r9
    158c:	add	r3, r7, r3
    1590:	ldrb	r3, [r3]
    1594:	lsl	r2, r3, #24
    1598:	mov	r3, r9
    159c:	add	r3, r7, r3
    15a0:	add	r3, r3, #1
    15a4:	ldrb	r3, [r3]
    15a8:	lsl	r3, r3, #16
    15ac:	orr	r2, r2, r3
    15b0:	mov	r3, r9
    15b4:	add	r3, r7, r3
    15b8:	add	r3, r3, #2
    15bc:	ldrb	r3, [r3]
    15c0:	lsl	r3, r3, #8
    15c4:	orr	r3, r2, r3
    15c8:	mov	r2, r9
    15cc:	add	r2, r7, r2
    15d0:	add	r2, r2, #3
    15d4:	ldrb	r2, [r2]
    15d8:	orr	r5, r3, r2
    15dc:	b	1958 <sfbpf_filter+0x830>
    15e0:	ldr	r3, [r4, #4]
    15e4:	add	r3, r3, r6
    15e8:	mov	r9, r3
    15ec:	mov	r3, r9
    15f0:	add	r3, r3, #2
    15f4:	cmp	r3, r8
    15f8:	bls	1604 <sfbpf_filter+0x4dc>
    15fc:	mov	r3, #0
    1600:	b	195c <sfbpf_filter+0x834>
    1604:	mov	r3, r9
    1608:	add	r3, r7, r3
    160c:	ldrb	r3, [r3]
    1610:	lsl	r3, r3, #8
    1614:	sxth	r2, r3
    1618:	mov	r3, r9
    161c:	add	r3, r7, r3
    1620:	add	r3, r3, #1
    1624:	ldrb	r3, [r3]
    1628:	sxth	r3, r3
    162c:	orr	r3, r2, r3
    1630:	sxth	r3, r3
    1634:	uxth	r3, r3
    1638:	mov	r5, r3
    163c:	b	1958 <sfbpf_filter+0x830>
    1640:	ldr	r3, [r4, #4]
    1644:	add	r3, r3, r6
    1648:	mov	r9, r3
    164c:	mov	r3, r9
    1650:	cmp	r3, r8
    1654:	bcc	1660 <sfbpf_filter+0x538>
    1658:	mov	r3, #0
    165c:	b	195c <sfbpf_filter+0x834>
    1660:	mov	r3, r9
    1664:	add	r3, r7, r3
    1668:	ldrb	r3, [r3]
    166c:	mov	r5, r3
    1670:	b	1958 <sfbpf_filter+0x830>
    1674:	ldr	r3, [r4, #4]
    1678:	mov	r9, r3
    167c:	mov	r3, r9
    1680:	cmp	r3, r8
    1684:	bcc	1690 <sfbpf_filter+0x568>
    1688:	mov	r3, #0
    168c:	b	195c <sfbpf_filter+0x834>
    1690:	ldr	r3, [r4, #4]
    1694:	add	r3, r7, r3
    1698:	ldrb	r3, [r3]
    169c:	lsl	r3, r3, #2
    16a0:	and	r6, r3, #60	; 0x3c
    16a4:	b	1958 <sfbpf_filter+0x830>
    16a8:	ldr	r5, [r4, #4]
    16ac:	b	1958 <sfbpf_filter+0x830>
    16b0:	ldr	r6, [r4, #4]
    16b4:	b	1958 <sfbpf_filter+0x830>
    16b8:	ldr	r3, [r4, #4]
    16bc:	lsl	r3, r3, #2
    16c0:	sub	r2, fp, #28
    16c4:	add	r3, r2, r3
    16c8:	ldr	r3, [r3, #-64]	; 0xffffffc0
    16cc:	mov	r5, r3
    16d0:	b	1958 <sfbpf_filter+0x830>
    16d4:	ldr	r3, [r4, #4]
    16d8:	lsl	r3, r3, #2
    16dc:	sub	r2, fp, #28
    16e0:	add	r3, r2, r3
    16e4:	ldr	r3, [r3, #-64]	; 0xffffffc0
    16e8:	mov	r6, r3
    16ec:	b	1958 <sfbpf_filter+0x830>
    16f0:	ldr	r3, [r4, #4]
    16f4:	mov	r2, r5
    16f8:	lsl	r3, r3, #2
    16fc:	sub	r1, fp, #28
    1700:	add	r3, r1, r3
    1704:	str	r2, [r3, #-64]	; 0xffffffc0
    1708:	b	1958 <sfbpf_filter+0x830>
    170c:	ldr	r3, [r4, #4]
    1710:	mov	r2, r6
    1714:	lsl	r3, r3, #2
    1718:	sub	r1, fp, #28
    171c:	add	r3, r1, r3
    1720:	str	r2, [r3, #-64]	; 0xffffffc0
    1724:	b	1958 <sfbpf_filter+0x830>
    1728:	ldr	r3, [r4, #4]
    172c:	lsl	r3, r3, #3
    1730:	add	r4, r4, r3
    1734:	b	1958 <sfbpf_filter+0x830>
    1738:	ldr	r3, [r4, #4]
    173c:	cmp	r3, r5
    1740:	bcs	1750 <sfbpf_filter+0x628>
    1744:	ldrb	r3, [r4, #2]
    1748:	lsl	r3, r3, #3
    174c:	b	1758 <sfbpf_filter+0x630>
    1750:	ldrb	r3, [r4, #3]
    1754:	lsl	r3, r3, #3
    1758:	add	r4, r4, r3
    175c:	b	1958 <sfbpf_filter+0x830>
    1760:	ldr	r3, [r4, #4]
    1764:	cmp	r3, r5
    1768:	bhi	1778 <sfbpf_filter+0x650>
    176c:	ldrb	r3, [r4, #2]
    1770:	lsl	r3, r3, #3
    1774:	b	1780 <sfbpf_filter+0x658>
    1778:	ldrb	r3, [r4, #3]
    177c:	lsl	r3, r3, #3
    1780:	add	r4, r4, r3
    1784:	b	1958 <sfbpf_filter+0x830>
    1788:	ldr	r3, [r4, #4]
    178c:	cmp	r3, r5
    1790:	bne	17a0 <sfbpf_filter+0x678>
    1794:	ldrb	r3, [r4, #2]
    1798:	lsl	r3, r3, #3
    179c:	b	17a8 <sfbpf_filter+0x680>
    17a0:	ldrb	r3, [r4, #3]
    17a4:	lsl	r3, r3, #3
    17a8:	add	r4, r4, r3
    17ac:	b	1958 <sfbpf_filter+0x830>
    17b0:	ldr	r3, [r4, #4]
    17b4:	and	r3, r3, r5
    17b8:	cmp	r3, #0
    17bc:	beq	17cc <sfbpf_filter+0x6a4>
    17c0:	ldrb	r3, [r4, #2]
    17c4:	lsl	r3, r3, #3
    17c8:	b	17d4 <sfbpf_filter+0x6ac>
    17cc:	ldrb	r3, [r4, #3]
    17d0:	lsl	r3, r3, #3
    17d4:	add	r4, r4, r3
    17d8:	b	1958 <sfbpf_filter+0x830>
    17dc:	cmp	r5, r6
    17e0:	bls	17f0 <sfbpf_filter+0x6c8>
    17e4:	ldrb	r3, [r4, #2]
    17e8:	lsl	r3, r3, #3
    17ec:	b	17f8 <sfbpf_filter+0x6d0>
    17f0:	ldrb	r3, [r4, #3]
    17f4:	lsl	r3, r3, #3
    17f8:	add	r4, r4, r3
    17fc:	b	1958 <sfbpf_filter+0x830>
    1800:	cmp	r5, r6
    1804:	bcc	1814 <sfbpf_filter+0x6ec>
    1808:	ldrb	r3, [r4, #2]
    180c:	lsl	r3, r3, #3
    1810:	b	181c <sfbpf_filter+0x6f4>
    1814:	ldrb	r3, [r4, #3]
    1818:	lsl	r3, r3, #3
    181c:	add	r4, r4, r3
    1820:	b	1958 <sfbpf_filter+0x830>
    1824:	cmp	r5, r6
    1828:	bne	1838 <sfbpf_filter+0x710>
    182c:	ldrb	r3, [r4, #2]
    1830:	lsl	r3, r3, #3
    1834:	b	1840 <sfbpf_filter+0x718>
    1838:	ldrb	r3, [r4, #3]
    183c:	lsl	r3, r3, #3
    1840:	add	r4, r4, r3
    1844:	b	1958 <sfbpf_filter+0x830>
    1848:	and	r3, r5, r6
    184c:	cmp	r3, #0
    1850:	beq	1860 <sfbpf_filter+0x738>
    1854:	ldrb	r3, [r4, #2]
    1858:	lsl	r3, r3, #3
    185c:	b	1868 <sfbpf_filter+0x740>
    1860:	ldrb	r3, [r4, #3]
    1864:	lsl	r3, r3, #3
    1868:	add	r4, r4, r3
    186c:	b	1958 <sfbpf_filter+0x830>
    1870:	add	r5, r5, r6
    1874:	b	1958 <sfbpf_filter+0x830>
    1878:	sub	r5, r5, r6
    187c:	b	1958 <sfbpf_filter+0x830>
    1880:	mul	r5, r6, r5
    1884:	b	1958 <sfbpf_filter+0x830>
    1888:	cmp	r6, #0
    188c:	bne	1898 <sfbpf_filter+0x770>
    1890:	mov	r3, #0
    1894:	b	195c <sfbpf_filter+0x834>
    1898:	mov	r1, r6
    189c:	mov	r0, r5
    18a0:	bl	1bd00 <__udivsi3>
    18a4:	mov	r3, r0
    18a8:	mov	r5, r3
    18ac:	b	1958 <sfbpf_filter+0x830>
    18b0:	and	r5, r5, r6
    18b4:	b	1958 <sfbpf_filter+0x830>
    18b8:	orr	r5, r5, r6
    18bc:	b	1958 <sfbpf_filter+0x830>
    18c0:	lsl	r5, r5, r6
    18c4:	b	1958 <sfbpf_filter+0x830>
    18c8:	lsr	r5, r5, r6
    18cc:	b	1958 <sfbpf_filter+0x830>
    18d0:	ldr	r3, [r4, #4]
    18d4:	add	r5, r5, r3
    18d8:	b	1958 <sfbpf_filter+0x830>
    18dc:	ldr	r3, [r4, #4]
    18e0:	sub	r5, r5, r3
    18e4:	b	1958 <sfbpf_filter+0x830>
    18e8:	ldr	r3, [r4, #4]
    18ec:	mul	r5, r3, r5
    18f0:	b	1958 <sfbpf_filter+0x830>
    18f4:	ldr	r3, [r4, #4]
    18f8:	mov	r1, r3
    18fc:	mov	r0, r5
    1900:	bl	1bd00 <__udivsi3>
    1904:	mov	r3, r0
    1908:	mov	r5, r3
    190c:	b	1958 <sfbpf_filter+0x830>
    1910:	ldr	r3, [r4, #4]
    1914:	and	r5, r5, r3
    1918:	b	1958 <sfbpf_filter+0x830>
    191c:	ldr	r3, [r4, #4]
    1920:	orr	r5, r5, r3
    1924:	b	1958 <sfbpf_filter+0x830>
    1928:	ldr	r3, [r4, #4]
    192c:	lsl	r5, r5, r3
    1930:	b	1958 <sfbpf_filter+0x830>
    1934:	ldr	r3, [r4, #4]
    1938:	lsr	r5, r5, r3
    193c:	b	1958 <sfbpf_filter+0x830>
    1940:	rsb	r5, r5, #0
    1944:	b	1958 <sfbpf_filter+0x830>
    1948:	mov	r6, r5
    194c:	b	1958 <sfbpf_filter+0x830>
    1950:	mov	r5, r6
    1954:	nop			; (mov r0, r0)
    1958:	b	1160 <sfbpf_filter+0x38>
    195c:	mov	r0, r3
    1960:	sub	sp, fp, #28
    1964:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00001968 <sfbpf_validate>:
    1968:	push	{fp}		; (str fp, [sp, #-4]!)
    196c:	add	fp, sp, #0
    1970:	sub	sp, sp, #28
    1974:	str	r0, [fp, #-24]	; 0xffffffe8
    1978:	str	r1, [fp, #-28]	; 0xffffffe4
    197c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1980:	cmp	r3, #0
    1984:	bgt	1990 <sfbpf_validate+0x28>
    1988:	mov	r3, #0
    198c:	b	1c78 <sfbpf_validate+0x310>
    1990:	mov	r3, #0
    1994:	str	r3, [fp, #-8]
    1998:	b	1c3c <sfbpf_validate+0x2d4>
    199c:	ldr	r3, [fp, #-8]
    19a0:	lsl	r3, r3, #3
    19a4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    19a8:	add	r3, r2, r3
    19ac:	str	r3, [fp, #-12]
    19b0:	ldr	r3, [fp, #-12]
    19b4:	ldrh	r3, [r3]
    19b8:	and	r3, r3, #7
    19bc:	cmp	r3, #7
    19c0:	addls	pc, pc, r3, lsl #2
    19c4:	b	1c1c <sfbpf_validate+0x2b4>
    19c8:	b	19e8 <sfbpf_validate+0x80>
    19cc:	b	19e8 <sfbpf_validate+0x80>
    19d0:	b	1a70 <sfbpf_validate+0x108>
    19d4:	b	1a70 <sfbpf_validate+0x108>
    19d8:	b	1a88 <sfbpf_validate+0x120>
    19dc:	b	1b48 <sfbpf_validate+0x1e0>
    19e0:	b	1c24 <sfbpf_validate+0x2bc>
    19e4:	b	1c24 <sfbpf_validate+0x2bc>
    19e8:	ldr	r3, [fp, #-12]
    19ec:	ldrh	r3, [r3]
    19f0:	and	r3, r3, #224	; 0xe0
    19f4:	cmp	r3, #64	; 0x40
    19f8:	beq	1a50 <sfbpf_validate+0xe8>
    19fc:	cmp	r3, #64	; 0x40
    1a00:	bgt	1a18 <sfbpf_validate+0xb0>
    1a04:	cmp	r3, #0
    1a08:	beq	1a58 <sfbpf_validate+0xf0>
    1a0c:	cmp	r3, #32
    1a10:	beq	1a50 <sfbpf_validate+0xe8>
    1a14:	b	1a48 <sfbpf_validate+0xe0>
    1a18:	cmp	r3, #128	; 0x80
    1a1c:	beq	1a60 <sfbpf_validate+0xf8>
    1a20:	cmp	r3, #160	; 0xa0
    1a24:	beq	1a50 <sfbpf_validate+0xe8>
    1a28:	cmp	r3, #96	; 0x60
    1a2c:	bne	1a48 <sfbpf_validate+0xe0>
    1a30:	ldr	r3, [fp, #-12]
    1a34:	ldr	r3, [r3, #4]
    1a38:	cmp	r3, #15
    1a3c:	bls	1a68 <sfbpf_validate+0x100>
    1a40:	mov	r3, #0
    1a44:	b	1c78 <sfbpf_validate+0x310>
    1a48:	mov	r3, #0
    1a4c:	b	1c78 <sfbpf_validate+0x310>
    1a50:	nop			; (mov r0, r0)
    1a54:	b	1c30 <sfbpf_validate+0x2c8>
    1a58:	nop			; (mov r0, r0)
    1a5c:	b	1c30 <sfbpf_validate+0x2c8>
    1a60:	nop			; (mov r0, r0)
    1a64:	b	1c30 <sfbpf_validate+0x2c8>
    1a68:	nop			; (mov r0, r0)
    1a6c:	b	1c30 <sfbpf_validate+0x2c8>
    1a70:	ldr	r3, [fp, #-12]
    1a74:	ldr	r3, [r3, #4]
    1a78:	cmp	r3, #15
    1a7c:	bls	1c2c <sfbpf_validate+0x2c4>
    1a80:	mov	r3, #0
    1a84:	b	1c78 <sfbpf_validate+0x310>
    1a88:	ldr	r3, [fp, #-12]
    1a8c:	ldrh	r3, [r3]
    1a90:	and	r3, r3, #240	; 0xf0
    1a94:	cmp	r3, #64	; 0x40
    1a98:	beq	1b38 <sfbpf_validate+0x1d0>
    1a9c:	cmp	r3, #64	; 0x40
    1aa0:	bgt	1ad4 <sfbpf_validate+0x16c>
    1aa4:	cmp	r3, #16
    1aa8:	beq	1b38 <sfbpf_validate+0x1d0>
    1aac:	cmp	r3, #16
    1ab0:	bgt	1ac0 <sfbpf_validate+0x158>
    1ab4:	cmp	r3, #0
    1ab8:	beq	1b38 <sfbpf_validate+0x1d0>
    1abc:	b	1b30 <sfbpf_validate+0x1c8>
    1ac0:	cmp	r3, #32
    1ac4:	beq	1b38 <sfbpf_validate+0x1d0>
    1ac8:	cmp	r3, #48	; 0x30
    1acc:	beq	1b04 <sfbpf_validate+0x19c>
    1ad0:	b	1b30 <sfbpf_validate+0x1c8>
    1ad4:	cmp	r3, #96	; 0x60
    1ad8:	beq	1b38 <sfbpf_validate+0x1d0>
    1adc:	cmp	r3, #96	; 0x60
    1ae0:	bgt	1af0 <sfbpf_validate+0x188>
    1ae4:	cmp	r3, #80	; 0x50
    1ae8:	beq	1b38 <sfbpf_validate+0x1d0>
    1aec:	b	1b30 <sfbpf_validate+0x1c8>
    1af0:	cmp	r3, #112	; 0x70
    1af4:	beq	1b38 <sfbpf_validate+0x1d0>
    1af8:	cmp	r3, #128	; 0x80
    1afc:	beq	1b38 <sfbpf_validate+0x1d0>
    1b00:	b	1b30 <sfbpf_validate+0x1c8>
    1b04:	ldr	r3, [fp, #-12]
    1b08:	ldrh	r3, [r3]
    1b0c:	and	r3, r3, #24
    1b10:	cmp	r3, #0
    1b14:	bne	1b40 <sfbpf_validate+0x1d8>
    1b18:	ldr	r3, [fp, #-12]
    1b1c:	ldr	r3, [r3, #4]
    1b20:	cmp	r3, #0
    1b24:	bne	1b40 <sfbpf_validate+0x1d8>
    1b28:	mov	r3, #0
    1b2c:	b	1c78 <sfbpf_validate+0x310>
    1b30:	mov	r3, #0
    1b34:	b	1c78 <sfbpf_validate+0x310>
    1b38:	nop			; (mov r0, r0)
    1b3c:	b	1c30 <sfbpf_validate+0x2c8>
    1b40:	nop			; (mov r0, r0)
    1b44:	b	1c30 <sfbpf_validate+0x2c8>
    1b48:	ldr	r3, [fp, #-8]
    1b4c:	add	r3, r3, #1
    1b50:	str	r3, [fp, #-16]
    1b54:	ldr	r3, [fp, #-12]
    1b58:	ldrh	r3, [r3]
    1b5c:	and	r3, r3, #240	; 0xf0
    1b60:	cmp	r3, #32
    1b64:	beq	1bbc <sfbpf_validate+0x254>
    1b68:	cmp	r3, #32
    1b6c:	bgt	1b84 <sfbpf_validate+0x21c>
    1b70:	cmp	r3, #0
    1b74:	beq	1b98 <sfbpf_validate+0x230>
    1b78:	cmp	r3, #16
    1b7c:	beq	1bbc <sfbpf_validate+0x254>
    1b80:	b	1c04 <sfbpf_validate+0x29c>
    1b84:	cmp	r3, #48	; 0x30
    1b88:	beq	1bbc <sfbpf_validate+0x254>
    1b8c:	cmp	r3, #64	; 0x40
    1b90:	beq	1bbc <sfbpf_validate+0x254>
    1b94:	b	1c04 <sfbpf_validate+0x29c>
    1b98:	ldr	r3, [fp, #-12]
    1b9c:	ldr	r2, [r3, #4]
    1ba0:	ldr	r3, [fp, #-16]
    1ba4:	add	r2, r2, r3
    1ba8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1bac:	cmp	r2, r3
    1bb0:	bcc	1c0c <sfbpf_validate+0x2a4>
    1bb4:	mov	r3, #0
    1bb8:	b	1c78 <sfbpf_validate+0x310>
    1bbc:	ldr	r3, [fp, #-12]
    1bc0:	ldrb	r3, [r3, #2]
    1bc4:	mov	r2, r3
    1bc8:	ldr	r3, [fp, #-16]
    1bcc:	add	r2, r2, r3
    1bd0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1bd4:	cmp	r2, r3
    1bd8:	bcs	1bfc <sfbpf_validate+0x294>
    1bdc:	ldr	r3, [fp, #-12]
    1be0:	ldrb	r3, [r3, #3]
    1be4:	mov	r2, r3
    1be8:	ldr	r3, [fp, #-16]
    1bec:	add	r2, r2, r3
    1bf0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1bf4:	cmp	r2, r3
    1bf8:	bcc	1c14 <sfbpf_validate+0x2ac>
    1bfc:	mov	r3, #0
    1c00:	b	1c78 <sfbpf_validate+0x310>
    1c04:	mov	r3, #0
    1c08:	b	1c78 <sfbpf_validate+0x310>
    1c0c:	nop			; (mov r0, r0)
    1c10:	b	1c30 <sfbpf_validate+0x2c8>
    1c14:	nop			; (mov r0, r0)
    1c18:	b	1c30 <sfbpf_validate+0x2c8>
    1c1c:	mov	r3, #0
    1c20:	b	1c78 <sfbpf_validate+0x310>
    1c24:	nop			; (mov r0, r0)
    1c28:	b	1c30 <sfbpf_validate+0x2c8>
    1c2c:	nop			; (mov r0, r0)
    1c30:	ldr	r3, [fp, #-8]
    1c34:	add	r3, r3, #1
    1c38:	str	r3, [fp, #-8]
    1c3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1c40:	ldr	r2, [fp, #-8]
    1c44:	cmp	r2, r3
    1c48:	bcc	199c <sfbpf_validate+0x34>
    1c4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1c50:	sub	r3, r3, #-536870911	; 0xe0000001
    1c54:	lsl	r3, r3, #3
    1c58:	ldr	r2, [fp, #-24]	; 0xffffffe8
    1c5c:	add	r3, r2, r3
    1c60:	ldrh	r3, [r3]
    1c64:	and	r3, r3, #7
    1c68:	cmp	r3, #6
    1c6c:	moveq	r3, #1
    1c70:	movne	r3, #0
    1c74:	uxtb	r3, r3
    1c78:	mov	r0, r3
    1c7c:	add	sp, fp, #0
    1c80:	pop	{fp}		; (ldr fp, [sp], #4)
    1c84:	bx	lr

00001c88 <get_code_name>:
    1c88:	push	{fp}		; (str fp, [sp, #-4]!)
    1c8c:	add	fp, sp, #0
    1c90:	sub	sp, sp, #20
    1c94:	str	r0, [fp, #-16]
    1c98:	str	r1, [fp, #-20]	; 0xffffffec
    1c9c:	mov	r3, #0
    1ca0:	str	r3, [fp, #-8]
    1ca4:	b	1cec <get_code_name+0x64>
    1ca8:	ldr	r3, [fp, #-8]
    1cac:	lsl	r3, r3, #3
    1cb0:	ldr	r2, [fp, #-16]
    1cb4:	add	r3, r2, r3
    1cb8:	ldr	r2, [r3]
    1cbc:	ldr	r3, [fp, #-20]	; 0xffffffec
    1cc0:	cmp	r2, r3
    1cc4:	bne	1ce0 <get_code_name+0x58>
    1cc8:	ldr	r3, [fp, #-8]
    1ccc:	lsl	r3, r3, #3
    1cd0:	ldr	r2, [fp, #-16]
    1cd4:	add	r3, r2, r3
    1cd8:	ldr	r3, [r3, #4]
    1cdc:	b	1d0c <get_code_name+0x84>
    1ce0:	ldr	r3, [fp, #-8]
    1ce4:	add	r3, r3, #1
    1ce8:	str	r3, [fp, #-8]
    1cec:	ldr	r3, [fp, #-8]
    1cf0:	lsl	r3, r3, #3
    1cf4:	ldr	r2, [fp, #-16]
    1cf8:	add	r3, r2, r3
    1cfc:	ldr	r3, [r3, #4]
    1d00:	cmp	r3, #0
    1d04:	bne	1ca8 <get_code_name+0x20>
    1d08:	mov	r3, #0
    1d0c:	mov	r0, r3
    1d10:	add	sp, fp, #0
    1d14:	pop	{fp}		; (ldr fp, [sp], #4)
    1d18:	bx	lr

00001d1c <get_size>:
    1d1c:	push	{fp}		; (str fp, [sp, #-4]!)
    1d20:	add	fp, sp, #0
    1d24:	sub	sp, sp, #12
    1d28:	str	r0, [fp, #-8]
    1d2c:	ldr	r3, [fp, #-8]
    1d30:	and	r3, r3, #24
    1d34:	str	r3, [fp, #-8]
    1d38:	ldr	r3, [fp, #-8]
    1d3c:	cmp	r3, #0
    1d40:	bne	1d4c <get_size+0x30>
    1d44:	mov	r3, #4
    1d48:	b	1d78 <get_size+0x5c>
    1d4c:	ldr	r3, [fp, #-8]
    1d50:	cmp	r3, #8
    1d54:	bne	1d60 <get_size+0x44>
    1d58:	mov	r3, #2
    1d5c:	b	1d78 <get_size+0x5c>
    1d60:	ldr	r3, [fp, #-8]
    1d64:	cmp	r3, #16
    1d68:	bne	1d74 <get_size+0x58>
    1d6c:	mov	r3, #1
    1d70:	b	1d78 <get_size+0x5c>
    1d74:	mov	r3, #0
    1d78:	mov	r0, r3
    1d7c:	add	sp, fp, #0
    1d80:	pop	{fp}		; (ldr fp, [sp], #4)
    1d84:	bx	lr

00001d88 <print_ld>:
    1d88:	push	{r4, fp, lr}
    1d8c:	add	fp, sp, #8
    1d90:	sub	sp, sp, #12
    1d94:	str	r0, [fp, #-16]
    1d98:	ldr	r3, [pc, #308]	; 1ed4 <print_ld+0x14c>
    1d9c:	add	r3, pc, r3
    1da0:	mov	r0, r3
    1da4:	bl	dc8 <printf@plt>
    1da8:	ldr	r3, [fp, #-16]
    1dac:	ldrh	r3, [r3]
    1db0:	and	r3, r3, #224	; 0xe0
    1db4:	cmp	r3, #64	; 0x40
    1db8:	beq	1e24 <print_ld+0x9c>
    1dbc:	cmp	r3, #64	; 0x40
    1dc0:	bgt	1dd8 <print_ld+0x50>
    1dc4:	cmp	r3, #0
    1dc8:	beq	1e70 <print_ld+0xe8>
    1dcc:	cmp	r3, #32
    1dd0:	beq	1dec <print_ld+0x64>
    1dd4:	b	1eb0 <print_ld+0x128>
    1dd8:	cmp	r3, #96	; 0x60
    1ddc:	beq	1e90 <print_ld+0x108>
    1de0:	cmp	r3, #128	; 0x80
    1de4:	beq	1e5c <print_ld+0xd4>
    1de8:	b	1eb0 <print_ld+0x128>
    1dec:	ldr	r3, [fp, #-16]
    1df0:	ldr	r4, [r3, #4]
    1df4:	ldr	r3, [fp, #-16]
    1df8:	ldrh	r3, [r3]
    1dfc:	mov	r0, r3
    1e00:	bl	1d1c <get_size>
    1e04:	mov	r3, r0
    1e08:	mov	r2, r3
    1e0c:	mov	r1, r4
    1e10:	ldr	r3, [pc, #192]	; 1ed8 <print_ld+0x150>
    1e14:	add	r3, pc, r3
    1e18:	mov	r0, r3
    1e1c:	bl	dc8 <printf@plt>
    1e20:	b	1ec0 <print_ld+0x138>
    1e24:	ldr	r3, [fp, #-16]
    1e28:	ldr	r4, [r3, #4]
    1e2c:	ldr	r3, [fp, #-16]
    1e30:	ldrh	r3, [r3]
    1e34:	mov	r0, r3
    1e38:	bl	1d1c <get_size>
    1e3c:	mov	r3, r0
    1e40:	mov	r2, r3
    1e44:	mov	r1, r4
    1e48:	ldr	r3, [pc, #140]	; 1edc <print_ld+0x154>
    1e4c:	add	r3, pc, r3
    1e50:	mov	r0, r3
    1e54:	bl	dc8 <printf@plt>
    1e58:	b	1ec0 <print_ld+0x138>
    1e5c:	ldr	r3, [pc, #124]	; 1ee0 <print_ld+0x158>
    1e60:	add	r3, pc, r3
    1e64:	mov	r0, r3
    1e68:	bl	dc8 <printf@plt>
    1e6c:	b	1ec0 <print_ld+0x138>
    1e70:	ldr	r3, [fp, #-16]
    1e74:	ldr	r3, [r3, #4]
    1e78:	mov	r1, r3
    1e7c:	ldr	r3, [pc, #96]	; 1ee4 <print_ld+0x15c>
    1e80:	add	r3, pc, r3
    1e84:	mov	r0, r3
    1e88:	bl	dc8 <printf@plt>
    1e8c:	b	1ec0 <print_ld+0x138>
    1e90:	ldr	r3, [fp, #-16]
    1e94:	ldr	r3, [r3, #4]
    1e98:	mov	r1, r3
    1e9c:	ldr	r3, [pc, #68]	; 1ee8 <print_ld+0x160>
    1ea0:	add	r3, pc, r3
    1ea4:	mov	r0, r3
    1ea8:	bl	dc8 <printf@plt>
    1eac:	b	1ec0 <print_ld+0x138>
    1eb0:	ldr	r3, [pc, #52]	; 1eec <print_ld+0x164>
    1eb4:	add	r3, pc, r3
    1eb8:	mov	r0, r3
    1ebc:	bl	dc8 <printf@plt>
    1ec0:	mov	r0, #10
    1ec4:	bl	f00 <putchar@plt>
    1ec8:	nop			; (mov r0, r0)
    1ecc:	sub	sp, fp, #8
    1ed0:	pop	{r4, fp, pc}
    1ed4:	.word	0x0001a2a0
    1ed8:	.word	0x0001a234
    1edc:	.word	0x0001a208
    1ee0:	.word	0x0001a200
    1ee4:	.word	0x0001a1e4
    1ee8:	.word	0x0001a1c8
    1eec:	.word	0x0001a1bc

00001ef0 <print_ldx>:
    1ef0:	push	{fp, lr}
    1ef4:	add	fp, sp, #4
    1ef8:	sub	sp, sp, #8
    1efc:	str	r0, [fp, #-8]
    1f00:	ldr	r3, [pc, #204]	; 1fd4 <print_ldx+0xe4>
    1f04:	add	r3, pc, r3
    1f08:	mov	r0, r3
    1f0c:	bl	dc8 <printf@plt>
    1f10:	ldr	r3, [fp, #-8]
    1f14:	ldrh	r3, [r3]
    1f18:	and	r3, r3, #224	; 0xe0
    1f1c:	cmp	r3, #96	; 0x60
    1f20:	beq	1f80 <print_ldx+0x90>
    1f24:	cmp	r3, #96	; 0x60
    1f28:	bgt	1f38 <print_ldx+0x48>
    1f2c:	cmp	r3, #0
    1f30:	beq	1f60 <print_ldx+0x70>
    1f34:	b	1fc0 <print_ldx+0xd0>
    1f38:	cmp	r3, #128	; 0x80
    1f3c:	beq	1f4c <print_ldx+0x5c>
    1f40:	cmp	r3, #160	; 0xa0
    1f44:	beq	1fa0 <print_ldx+0xb0>
    1f48:	b	1fc0 <print_ldx+0xd0>
    1f4c:	ldr	r3, [pc, #132]	; 1fd8 <print_ldx+0xe8>
    1f50:	add	r3, pc, r3
    1f54:	mov	r0, r3
    1f58:	bl	dc8 <printf@plt>
    1f5c:	b	1fc0 <print_ldx+0xd0>
    1f60:	ldr	r3, [fp, #-8]
    1f64:	ldr	r3, [r3, #4]
    1f68:	mov	r1, r3
    1f6c:	ldr	r3, [pc, #104]	; 1fdc <print_ldx+0xec>
    1f70:	add	r3, pc, r3
    1f74:	mov	r0, r3
    1f78:	bl	dc8 <printf@plt>
    1f7c:	b	1fc0 <print_ldx+0xd0>
    1f80:	ldr	r3, [fp, #-8]
    1f84:	ldr	r3, [r3, #4]
    1f88:	mov	r1, r3
    1f8c:	ldr	r3, [pc, #76]	; 1fe0 <print_ldx+0xf0>
    1f90:	add	r3, pc, r3
    1f94:	mov	r0, r3
    1f98:	bl	dc8 <printf@plt>
    1f9c:	b	1fc0 <print_ldx+0xd0>
    1fa0:	ldr	r3, [fp, #-8]
    1fa4:	ldr	r3, [r3, #4]
    1fa8:	mov	r1, r3
    1fac:	ldr	r3, [pc, #48]	; 1fe4 <print_ldx+0xf4>
    1fb0:	add	r3, pc, r3
    1fb4:	mov	r0, r3
    1fb8:	bl	dc8 <printf@plt>
    1fbc:	nop			; (mov r0, r0)
    1fc0:	mov	r0, #10
    1fc4:	bl	f00 <putchar@plt>
    1fc8:	nop			; (mov r0, r0)
    1fcc:	sub	sp, fp, #4
    1fd0:	pop	{fp, pc}
    1fd4:	.word	0x0001a170
    1fd8:	.word	0x0001a110
    1fdc:	.word	0x0001a0f4
    1fe0:	.word	0x0001a0d8
    1fe4:	.word	0x0001a0d0

00001fe8 <print_alu>:
    1fe8:	push	{fp, lr}
    1fec:	add	fp, sp, #4
    1ff0:	sub	sp, sp, #16
    1ff4:	str	r0, [fp, #-16]
    1ff8:	ldr	r3, [fp, #-16]
    1ffc:	ldrh	r3, [r3]
    2000:	and	r3, r3, #240	; 0xf0
    2004:	cmp	r3, #64	; 0x40
    2008:	beq	20b4 <print_alu+0xcc>
    200c:	cmp	r3, #64	; 0x40
    2010:	bgt	2044 <print_alu+0x5c>
    2014:	cmp	r3, #16
    2018:	beq	2084 <print_alu+0x9c>
    201c:	cmp	r3, #16
    2020:	bgt	2030 <print_alu+0x48>
    2024:	cmp	r3, #0
    2028:	beq	2074 <print_alu+0x8c>
    202c:	b	2108 <print_alu+0x120>
    2030:	cmp	r3, #32
    2034:	beq	2094 <print_alu+0xac>
    2038:	cmp	r3, #48	; 0x30
    203c:	beq	20a4 <print_alu+0xbc>
    2040:	b	2108 <print_alu+0x120>
    2044:	cmp	r3, #96	; 0x60
    2048:	beq	20d4 <print_alu+0xec>
    204c:	cmp	r3, #96	; 0x60
    2050:	bgt	2060 <print_alu+0x78>
    2054:	cmp	r3, #80	; 0x50
    2058:	beq	20c4 <print_alu+0xdc>
    205c:	b	2108 <print_alu+0x120>
    2060:	cmp	r3, #112	; 0x70
    2064:	beq	20e4 <print_alu+0xfc>
    2068:	cmp	r3, #128	; 0x80
    206c:	beq	20f4 <print_alu+0x10c>
    2070:	b	2108 <print_alu+0x120>
    2074:	ldr	r3, [pc, #284]	; 2198 <print_alu+0x1b0>
    2078:	add	r3, pc, r3
    207c:	str	r3, [fp, #-8]
    2080:	b	2118 <print_alu+0x130>
    2084:	ldr	r3, [pc, #272]	; 219c <print_alu+0x1b4>
    2088:	add	r3, pc, r3
    208c:	str	r3, [fp, #-8]
    2090:	b	2118 <print_alu+0x130>
    2094:	ldr	r3, [pc, #260]	; 21a0 <print_alu+0x1b8>
    2098:	add	r3, pc, r3
    209c:	str	r3, [fp, #-8]
    20a0:	b	2118 <print_alu+0x130>
    20a4:	ldr	r3, [pc, #248]	; 21a4 <print_alu+0x1bc>
    20a8:	add	r3, pc, r3
    20ac:	str	r3, [fp, #-8]
    20b0:	b	2118 <print_alu+0x130>
    20b4:	ldr	r3, [pc, #236]	; 21a8 <print_alu+0x1c0>
    20b8:	add	r3, pc, r3
    20bc:	str	r3, [fp, #-8]
    20c0:	b	2118 <print_alu+0x130>
    20c4:	ldr	r3, [pc, #224]	; 21ac <print_alu+0x1c4>
    20c8:	add	r3, pc, r3
    20cc:	str	r3, [fp, #-8]
    20d0:	b	2118 <print_alu+0x130>
    20d4:	ldr	r3, [pc, #212]	; 21b0 <print_alu+0x1c8>
    20d8:	add	r3, pc, r3
    20dc:	str	r3, [fp, #-8]
    20e0:	b	2118 <print_alu+0x130>
    20e4:	ldr	r3, [pc, #200]	; 21b4 <print_alu+0x1cc>
    20e8:	add	r3, pc, r3
    20ec:	str	r3, [fp, #-8]
    20f0:	b	2118 <print_alu+0x130>
    20f4:	ldr	r3, [pc, #188]	; 21b8 <print_alu+0x1d0>
    20f8:	add	r3, pc, r3
    20fc:	mov	r0, r3
    2100:	bl	e70 <puts@plt>
    2104:	b	2190 <print_alu+0x1a8>
    2108:	ldr	r3, [pc, #172]	; 21bc <print_alu+0x1d4>
    210c:	add	r3, pc, r3
    2110:	str	r3, [fp, #-8]
    2114:	nop			; (mov r0, r0)
    2118:	ldr	r1, [fp, #-8]
    211c:	ldr	r3, [pc, #156]	; 21c0 <print_alu+0x1d8>
    2120:	add	r3, pc, r3
    2124:	mov	r0, r3
    2128:	bl	dc8 <printf@plt>
    212c:	ldr	r3, [fp, #-16]
    2130:	ldrh	r3, [r3]
    2134:	and	r3, r3, #8
    2138:	cmp	r3, #0
    213c:	beq	214c <print_alu+0x164>
    2140:	cmp	r3, #8
    2144:	beq	216c <print_alu+0x184>
    2148:	b	2178 <print_alu+0x190>
    214c:	ldr	r3, [fp, #-16]
    2150:	ldr	r3, [r3, #4]
    2154:	mov	r1, r3
    2158:	ldr	r3, [pc, #100]	; 21c4 <print_alu+0x1dc>
    215c:	add	r3, pc, r3
    2160:	mov	r0, r3
    2164:	bl	dc8 <printf@plt>
    2168:	b	2188 <print_alu+0x1a0>
    216c:	mov	r0, #88	; 0x58
    2170:	bl	f00 <putchar@plt>
    2174:	b	2188 <print_alu+0x1a0>
    2178:	ldr	r3, [pc, #72]	; 21c8 <print_alu+0x1e0>
    217c:	add	r3, pc, r3
    2180:	mov	r0, r3
    2184:	bl	dc8 <printf@plt>
    2188:	mov	r0, #10
    218c:	bl	f00 <putchar@plt>
    2190:	sub	sp, fp, #4
    2194:	pop	{fp, pc}
    2198:	.word	0x0001a018
    219c:	.word	0x0001a00c
    21a0:	.word	0x0001a000
    21a4:	.word	0x00019ff4
    21a8:	.word	0x00019fe8
    21ac:	.word	0x00019fdc
    21b0:	.word	0x00019fd0
    21b4:	.word	0x00019fc4
    21b8:	.word	0x00019fb8
    21bc:	.word	0x00019f64
    21c0:	.word	0x00019f98
    21c4:	.word	0x00019f08
    21c8:	.word	0x00019ef4

000021cc <print_jmp>:
    21cc:	push	{fp, lr}
    21d0:	add	fp, sp, #4
    21d4:	sub	sp, sp, #16
    21d8:	str	r0, [fp, #-16]
    21dc:	str	r1, [fp, #-20]	; 0xffffffec
    21e0:	ldr	r3, [fp, #-16]
    21e4:	ldrh	r3, [r3]
    21e8:	and	r3, r3, #240	; 0xf0
    21ec:	cmp	r3, #32
    21f0:	beq	2260 <print_jmp+0x94>
    21f4:	cmp	r3, #32
    21f8:	bgt	2210 <print_jmp+0x44>
    21fc:	cmp	r3, #0
    2200:	beq	2224 <print_jmp+0x58>
    2204:	cmp	r3, #16
    2208:	beq	2250 <print_jmp+0x84>
    220c:	b	2290 <print_jmp+0xc4>
    2210:	cmp	r3, #48	; 0x30
    2214:	beq	2270 <print_jmp+0xa4>
    2218:	cmp	r3, #64	; 0x40
    221c:	beq	2280 <print_jmp+0xb4>
    2220:	b	2290 <print_jmp+0xc4>
    2224:	ldr	r3, [fp, #-16]
    2228:	ldr	r2, [r3, #4]
    222c:	ldr	r3, [fp, #-20]	; 0xffffffec
    2230:	add	r3, r2, r3
    2234:	add	r3, r3, #1
    2238:	mov	r1, r3
    223c:	ldr	r3, [pc, #276]	; 2358 <print_jmp+0x18c>
    2240:	add	r3, pc, r3
    2244:	mov	r0, r3
    2248:	bl	dc8 <printf@plt>
    224c:	b	2350 <print_jmp+0x184>
    2250:	ldr	r3, [pc, #260]	; 235c <print_jmp+0x190>
    2254:	add	r3, pc, r3
    2258:	str	r3, [fp, #-8]
    225c:	b	22a0 <print_jmp+0xd4>
    2260:	ldr	r3, [pc, #248]	; 2360 <print_jmp+0x194>
    2264:	add	r3, pc, r3
    2268:	str	r3, [fp, #-8]
    226c:	b	22a0 <print_jmp+0xd4>
    2270:	ldr	r3, [pc, #236]	; 2364 <print_jmp+0x198>
    2274:	add	r3, pc, r3
    2278:	str	r3, [fp, #-8]
    227c:	b	22a0 <print_jmp+0xd4>
    2280:	ldr	r3, [pc, #224]	; 2368 <print_jmp+0x19c>
    2284:	add	r3, pc, r3
    2288:	str	r3, [fp, #-8]
    228c:	b	22a0 <print_jmp+0xd4>
    2290:	ldr	r3, [pc, #212]	; 236c <print_jmp+0x1a0>
    2294:	add	r3, pc, r3
    2298:	str	r3, [fp, #-8]
    229c:	nop			; (mov r0, r0)
    22a0:	ldr	r1, [fp, #-8]
    22a4:	ldr	r3, [pc, #196]	; 2370 <print_jmp+0x1a4>
    22a8:	add	r3, pc, r3
    22ac:	mov	r0, r3
    22b0:	bl	dc8 <printf@plt>
    22b4:	ldr	r3, [fp, #-16]
    22b8:	ldrh	r3, [r3]
    22bc:	and	r3, r3, #8
    22c0:	cmp	r3, #0
    22c4:	beq	22d4 <print_jmp+0x108>
    22c8:	cmp	r3, #8
    22cc:	beq	22f4 <print_jmp+0x128>
    22d0:	b	2300 <print_jmp+0x134>
    22d4:	ldr	r3, [fp, #-16]
    22d8:	ldr	r3, [r3, #4]
    22dc:	mov	r1, r3
    22e0:	ldr	r3, [pc, #140]	; 2374 <print_jmp+0x1a8>
    22e4:	add	r3, pc, r3
    22e8:	mov	r0, r3
    22ec:	bl	dc8 <printf@plt>
    22f0:	b	2314 <print_jmp+0x148>
    22f4:	mov	r0, #88	; 0x58
    22f8:	bl	f00 <putchar@plt>
    22fc:	b	2314 <print_jmp+0x148>
    2300:	ldr	r3, [pc, #112]	; 2378 <print_jmp+0x1ac>
    2304:	add	r3, pc, r3
    2308:	mov	r0, r3
    230c:	bl	dc8 <printf@plt>
    2310:	nop			; (mov r0, r0)
    2314:	ldr	r3, [fp, #-20]	; 0xffffffec
    2318:	add	r3, r3, #1
    231c:	ldr	r2, [fp, #-16]
    2320:	ldrb	r2, [r2, #2]
    2324:	add	r1, r3, r2
    2328:	ldr	r3, [fp, #-20]	; 0xffffffec
    232c:	add	r3, r3, #1
    2330:	ldr	r2, [fp, #-16]
    2334:	ldrb	r2, [r2, #3]
    2338:	add	r3, r3, r2
    233c:	mov	r2, r3
    2340:	ldr	r3, [pc, #52]	; 237c <print_jmp+0x1b0>
    2344:	add	r3, pc, r3
    2348:	mov	r0, r3
    234c:	bl	dc8 <printf@plt>
    2350:	sub	sp, fp, #4
    2354:	pop	{fp, pc}
    2358:	.word	0x00019e8c
    235c:	.word	0x00019e84
    2360:	.word	0x00019e78
    2364:	.word	0x00019e6c
    2368:	.word	0x00019e20
    236c:	.word	0x00019ddc
    2370:	.word	0x00019e3c
    2374:	.word	0x00019d80
    2378:	.word	0x00019d6c
    237c:	.word	0x00019dac

00002380 <print_ret>:
    2380:	push	{fp, lr}
    2384:	add	fp, sp, #4
    2388:	sub	sp, sp, #8
    238c:	str	r0, [fp, #-8]
    2390:	ldr	r3, [pc, #148]	; 242c <print_ret+0xac>
    2394:	add	r3, pc, r3
    2398:	mov	r0, r3
    239c:	bl	dc8 <printf@plt>
    23a0:	ldr	r3, [fp, #-8]
    23a4:	ldrh	r3, [r3]
    23a8:	and	r3, r3, #24
    23ac:	cmp	r3, #8
    23b0:	beq	23e4 <print_ret+0x64>
    23b4:	cmp	r3, #16
    23b8:	beq	23f0 <print_ret+0x70>
    23bc:	cmp	r3, #0
    23c0:	bne	23fc <print_ret+0x7c>
    23c4:	ldr	r3, [fp, #-8]
    23c8:	ldr	r3, [r3, #4]
    23cc:	mov	r1, r3
    23d0:	ldr	r3, [pc, #88]	; 2430 <print_ret+0xb0>
    23d4:	add	r3, pc, r3
    23d8:	mov	r0, r3
    23dc:	bl	dc8 <printf@plt>
    23e0:	b	2410 <print_ret+0x90>
    23e4:	mov	r0, #88	; 0x58
    23e8:	bl	f00 <putchar@plt>
    23ec:	b	2410 <print_ret+0x90>
    23f0:	mov	r0, #65	; 0x41
    23f4:	bl	f00 <putchar@plt>
    23f8:	b	2410 <print_ret+0x90>
    23fc:	ldr	r3, [pc, #48]	; 2434 <print_ret+0xb4>
    2400:	add	r3, pc, r3
    2404:	mov	r0, r3
    2408:	bl	dc8 <printf@plt>
    240c:	nop			; (mov r0, r0)
    2410:	ldr	r3, [pc, #32]	; 2438 <print_ret+0xb8>
    2414:	add	r3, pc, r3
    2418:	mov	r0, r3
    241c:	bl	e70 <puts@plt>
    2420:	nop			; (mov r0, r0)
    2424:	sub	sp, fp, #4
    2428:	pop	{fp, pc}
    242c:	.word	0x00019d6c
    2430:	.word	0x00019c90
    2434:	.word	0x00019c70
    2438:	.word	0x00019cfc

0000243c <print_misc>:
    243c:	push	{fp, lr}
    2440:	add	fp, sp, #4
    2444:	sub	sp, sp, #8
    2448:	str	r0, [fp, #-8]
    244c:	ldr	r3, [pc, #120]	; 24cc <print_misc+0x90>
    2450:	add	r3, pc, r3
    2454:	mov	r0, r3
    2458:	bl	dc8 <printf@plt>
    245c:	ldr	r3, [fp, #-8]
    2460:	ldrh	r3, [r3]
    2464:	and	r3, r3, #248	; 0xf8
    2468:	cmp	r3, #0
    246c:	beq	247c <print_misc+0x40>
    2470:	cmp	r3, #128	; 0x80
    2474:	beq	2490 <print_misc+0x54>
    2478:	b	24a4 <print_misc+0x68>
    247c:	ldr	r3, [pc, #76]	; 24d0 <print_misc+0x94>
    2480:	add	r3, pc, r3
    2484:	mov	r0, r3
    2488:	bl	dc8 <printf@plt>
    248c:	b	24b8 <print_misc+0x7c>
    2490:	ldr	r3, [pc, #60]	; 24d4 <print_misc+0x98>
    2494:	add	r3, pc, r3
    2498:	mov	r0, r3
    249c:	bl	dc8 <printf@plt>
    24a0:	b	24b8 <print_misc+0x7c>
    24a4:	ldr	r3, [pc, #44]	; 24d8 <print_misc+0x9c>
    24a8:	add	r3, pc, r3
    24ac:	mov	r0, r3
    24b0:	bl	dc8 <printf@plt>
    24b4:	nop			; (mov r0, r0)
    24b8:	mov	r0, #10
    24bc:	bl	f00 <putchar@plt>
    24c0:	nop			; (mov r0, r0)
    24c4:	sub	sp, fp, #4
    24c8:	pop	{fp, pc}
    24cc:	.word	0x00019cc8
    24d0:	.word	0x00019ca0
    24d4:	.word	0x00019c94
    24d8:	.word	0x00019bc8

000024dc <pretty_print_instruction>:
    24dc:	push	{fp, lr}
    24e0:	add	fp, sp, #4
    24e4:	sub	sp, sp, #8
    24e8:	str	r0, [fp, #-8]
    24ec:	str	r1, [fp, #-12]
    24f0:	ldr	r3, [fp, #-8]
    24f4:	ldrh	r3, [r3]
    24f8:	and	r3, r3, #7
    24fc:	cmp	r3, #7
    2500:	addls	pc, pc, r3, lsl #2
    2504:	b	25b4 <pretty_print_instruction+0xd8>
    2508:	b	2528 <pretty_print_instruction+0x4c>
    250c:	b	2534 <pretty_print_instruction+0x58>
    2510:	b	2540 <pretty_print_instruction+0x64>
    2514:	b	2560 <pretty_print_instruction+0x84>
    2518:	b	2580 <pretty_print_instruction+0xa4>
    251c:	b	258c <pretty_print_instruction+0xb0>
    2520:	b	259c <pretty_print_instruction+0xc0>
    2524:	b	25a8 <pretty_print_instruction+0xcc>
    2528:	ldr	r0, [fp, #-8]
    252c:	bl	1d88 <print_ld>
    2530:	b	25b4 <pretty_print_instruction+0xd8>
    2534:	ldr	r0, [fp, #-8]
    2538:	bl	1ef0 <print_ldx>
    253c:	b	25b4 <pretty_print_instruction+0xd8>
    2540:	ldr	r3, [fp, #-8]
    2544:	ldr	r3, [r3, #4]
    2548:	mov	r1, r3
    254c:	ldr	r3, [pc, #108]	; 25c0 <pretty_print_instruction+0xe4>
    2550:	add	r3, pc, r3
    2554:	mov	r0, r3
    2558:	bl	dc8 <printf@plt>
    255c:	b	25b4 <pretty_print_instruction+0xd8>
    2560:	ldr	r3, [fp, #-8]
    2564:	ldr	r3, [r3, #4]
    2568:	mov	r1, r3
    256c:	ldr	r3, [pc, #80]	; 25c4 <pretty_print_instruction+0xe8>
    2570:	add	r3, pc, r3
    2574:	mov	r0, r3
    2578:	bl	dc8 <printf@plt>
    257c:	b	25b4 <pretty_print_instruction+0xd8>
    2580:	ldr	r0, [fp, #-8]
    2584:	bl	1fe8 <print_alu>
    2588:	b	25b4 <pretty_print_instruction+0xd8>
    258c:	ldr	r1, [fp, #-12]
    2590:	ldr	r0, [fp, #-8]
    2594:	bl	21cc <print_jmp>
    2598:	b	25b4 <pretty_print_instruction+0xd8>
    259c:	ldr	r0, [fp, #-8]
    25a0:	bl	2380 <print_ret>
    25a4:	b	25b4 <pretty_print_instruction+0xd8>
    25a8:	ldr	r0, [fp, #-8]
    25ac:	bl	243c <print_misc>
    25b0:	nop			; (mov r0, r0)
    25b4:	nop			; (mov r0, r0)
    25b8:	sub	sp, fp, #4
    25bc:	pop	{fp, pc}
    25c0:	.word	0x00019be0
    25c4:	.word	0x00019bd4

000025c8 <print_instruction>:
    25c8:	push	{r4, fp, lr}
    25cc:	add	fp, sp, #8
    25d0:	sub	sp, sp, #12
    25d4:	str	r0, [fp, #-16]
    25d8:	ldr	r3, [fp, #-16]
    25dc:	ldrh	r3, [r3]
    25e0:	and	r3, r3, #7
    25e4:	mov	r1, r3
    25e8:	ldr	r3, [pc, #564]	; 2824 <print_instruction+0x25c>
    25ec:	add	r3, pc, r3
    25f0:	mov	r0, r3
    25f4:	bl	1c88 <get_code_name>
    25f8:	mov	r3, r0
    25fc:	mov	r1, r3
    2600:	ldr	r3, [pc, #544]	; 2828 <print_instruction+0x260>
    2604:	add	r3, pc, r3
    2608:	mov	r0, r3
    260c:	bl	dc8 <printf@plt>
    2610:	ldr	r3, [fp, #-16]
    2614:	ldrh	r3, [r3]
    2618:	and	r3, r3, #7
    261c:	cmp	r3, #7
    2620:	addls	pc, pc, r3, lsl #2
    2624:	b	27ec <print_instruction+0x224>
    2628:	b	2648 <print_instruction+0x80>
    262c:	b	2648 <print_instruction+0x80>
    2630:	b	27ec <print_instruction+0x224>
    2634:	b	27ec <print_instruction+0x224>
    2638:	b	26ac <print_instruction+0xe4>
    263c:	b	2710 <print_instruction+0x148>
    2640:	b	2774 <print_instruction+0x1ac>
    2644:	b	27b0 <print_instruction+0x1e8>
    2648:	ldr	r3, [fp, #-16]
    264c:	ldrh	r3, [r3]
    2650:	and	r3, r3, #24
    2654:	mov	r1, r3
    2658:	ldr	r3, [pc, #460]	; 282c <print_instruction+0x264>
    265c:	add	r3, pc, r3
    2660:	mov	r0, r3
    2664:	bl	1c88 <get_code_name>
    2668:	mov	r4, r0
    266c:	ldr	r3, [fp, #-16]
    2670:	ldrh	r3, [r3]
    2674:	and	r3, r3, #224	; 0xe0
    2678:	mov	r1, r3
    267c:	ldr	r3, [pc, #428]	; 2830 <print_instruction+0x268>
    2680:	add	r3, pc, r3
    2684:	mov	r0, r3
    2688:	bl	1c88 <get_code_name>
    268c:	mov	r3, r0
    2690:	mov	r2, r3
    2694:	mov	r1, r4
    2698:	ldr	r3, [pc, #404]	; 2834 <print_instruction+0x26c>
    269c:	add	r3, pc, r3
    26a0:	mov	r0, r3
    26a4:	bl	dc8 <printf@plt>
    26a8:	b	27ec <print_instruction+0x224>
    26ac:	ldr	r3, [fp, #-16]
    26b0:	ldrh	r3, [r3]
    26b4:	and	r3, r3, #240	; 0xf0
    26b8:	mov	r1, r3
    26bc:	ldr	r3, [pc, #372]	; 2838 <print_instruction+0x270>
    26c0:	add	r3, pc, r3
    26c4:	mov	r0, r3
    26c8:	bl	1c88 <get_code_name>
    26cc:	mov	r4, r0
    26d0:	ldr	r3, [fp, #-16]
    26d4:	ldrh	r3, [r3]
    26d8:	and	r3, r3, #8
    26dc:	mov	r1, r3
    26e0:	ldr	r3, [pc, #340]	; 283c <print_instruction+0x274>
    26e4:	add	r3, pc, r3
    26e8:	mov	r0, r3
    26ec:	bl	1c88 <get_code_name>
    26f0:	mov	r3, r0
    26f4:	mov	r2, r3
    26f8:	mov	r1, r4
    26fc:	ldr	r3, [pc, #316]	; 2840 <print_instruction+0x278>
    2700:	add	r3, pc, r3
    2704:	mov	r0, r3
    2708:	bl	dc8 <printf@plt>
    270c:	b	27ec <print_instruction+0x224>
    2710:	ldr	r3, [fp, #-16]
    2714:	ldrh	r3, [r3]
    2718:	and	r3, r3, #240	; 0xf0
    271c:	mov	r1, r3
    2720:	ldr	r3, [pc, #284]	; 2844 <print_instruction+0x27c>
    2724:	add	r3, pc, r3
    2728:	mov	r0, r3
    272c:	bl	1c88 <get_code_name>
    2730:	mov	r4, r0
    2734:	ldr	r3, [fp, #-16]
    2738:	ldrh	r3, [r3]
    273c:	and	r3, r3, #8
    2740:	mov	r1, r3
    2744:	ldr	r3, [pc, #252]	; 2848 <print_instruction+0x280>
    2748:	add	r3, pc, r3
    274c:	mov	r0, r3
    2750:	bl	1c88 <get_code_name>
    2754:	mov	r3, r0
    2758:	mov	r2, r3
    275c:	mov	r1, r4
    2760:	ldr	r3, [pc, #228]	; 284c <print_instruction+0x284>
    2764:	add	r3, pc, r3
    2768:	mov	r0, r3
    276c:	bl	dc8 <printf@plt>
    2770:	b	27ec <print_instruction+0x224>
    2774:	ldr	r3, [fp, #-16]
    2778:	ldrh	r3, [r3]
    277c:	and	r3, r3, #24
    2780:	mov	r1, r3
    2784:	ldr	r3, [pc, #196]	; 2850 <print_instruction+0x288>
    2788:	add	r3, pc, r3
    278c:	mov	r0, r3
    2790:	bl	1c88 <get_code_name>
    2794:	mov	r3, r0
    2798:	mov	r1, r3
    279c:	ldr	r3, [pc, #176]	; 2854 <print_instruction+0x28c>
    27a0:	add	r3, pc, r3
    27a4:	mov	r0, r3
    27a8:	bl	dc8 <printf@plt>
    27ac:	b	27ec <print_instruction+0x224>
    27b0:	ldr	r3, [fp, #-16]
    27b4:	ldrh	r3, [r3]
    27b8:	and	r3, r3, #248	; 0xf8
    27bc:	mov	r1, r3
    27c0:	ldr	r3, [pc, #144]	; 2858 <print_instruction+0x290>
    27c4:	add	r3, pc, r3
    27c8:	mov	r0, r3
    27cc:	bl	1c88 <get_code_name>
    27d0:	mov	r3, r0
    27d4:	mov	r1, r3
    27d8:	ldr	r3, [pc, #124]	; 285c <print_instruction+0x294>
    27dc:	add	r3, pc, r3
    27e0:	mov	r0, r3
    27e4:	bl	dc8 <printf@plt>
    27e8:	nop			; (mov r0, r0)
    27ec:	ldr	r3, [fp, #-16]
    27f0:	ldrb	r3, [r3, #2]
    27f4:	mov	r1, r3
    27f8:	ldr	r3, [fp, #-16]
    27fc:	ldrb	r3, [r3, #3]
    2800:	mov	r2, r3
    2804:	ldr	r3, [fp, #-16]
    2808:	ldr	r3, [r3, #4]
    280c:	ldr	r0, [pc, #76]	; 2860 <print_instruction+0x298>
    2810:	add	r0, pc, r0
    2814:	bl	dc8 <printf@plt>
    2818:	nop			; (mov r0, r0)
    281c:	sub	sp, fp, #8
    2820:	pop	{r4, fp, pc}
    2824:	.word	0x00037b28
    2828:	.word	0x00019b54
    282c:	.word	0x00037b00
    2830:	.word	0x00037afc
    2834:	.word	0x00019ac0
    2838:	.word	0x00037af4
    283c:	.word	0x00037b50
    2840:	.word	0x00019a70
    2844:	.word	0x00037ae0
    2848:	.word	0x00037aec
    284c:	.word	0x00019a0c
    2850:	.word	0x00037ac4
    2854:	.word	0x000199e0
    2858:	.word	0x00037aa8
    285c:	.word	0x000199b0
    2860:	.word	0x00019984

00002864 <sfbpf_print>:
    2864:	push	{fp, lr}
    2868:	add	fp, sp, #4
    286c:	sub	sp, sp, #16
    2870:	str	r0, [fp, #-16]
    2874:	str	r1, [fp, #-20]	; 0xffffffec
    2878:	ldr	r3, [pc, #148]	; 2914 <sfbpf_print+0xb0>
    287c:	add	r3, pc, r3
    2880:	mov	r0, r3
    2884:	bl	e70 <puts@plt>
    2888:	mov	r3, #0
    288c:	str	r3, [fp, #-8]
    2890:	b	28f4 <sfbpf_print+0x90>
    2894:	ldr	r3, [fp, #-16]
    2898:	ldr	r2, [r3, #4]
    289c:	ldr	r3, [fp, #-8]
    28a0:	lsl	r3, r3, #3
    28a4:	add	r3, r2, r3
    28a8:	str	r3, [fp, #-12]
    28ac:	ldr	r1, [fp, #-8]
    28b0:	ldr	r3, [pc, #96]	; 2918 <sfbpf_print+0xb4>
    28b4:	add	r3, pc, r3
    28b8:	mov	r0, r3
    28bc:	bl	dc8 <printf@plt>
    28c0:	ldr	r3, [fp, #-20]	; 0xffffffec
    28c4:	cmp	r3, #0
    28c8:	beq	28d8 <sfbpf_print+0x74>
    28cc:	ldr	r0, [fp, #-12]
    28d0:	bl	25c8 <print_instruction>
    28d4:	b	28e8 <sfbpf_print+0x84>
    28d8:	ldr	r3, [fp, #-8]
    28dc:	mov	r1, r3
    28e0:	ldr	r0, [fp, #-12]
    28e4:	bl	24dc <pretty_print_instruction>
    28e8:	ldr	r3, [fp, #-8]
    28ec:	add	r3, r3, #1
    28f0:	str	r3, [fp, #-8]
    28f4:	ldr	r3, [fp, #-16]
    28f8:	ldr	r2, [r3]
    28fc:	ldr	r3, [fp, #-8]
    2900:	cmp	r2, r3
    2904:	bhi	2894 <sfbpf_print+0x30>
    2908:	nop			; (mov r0, r0)
    290c:	sub	sp, fp, #4
    2910:	pop	{fp, pc}
    2914:	.word	0x00019930
    2918:	.word	0x00019908

0000291c <sf_bpf_error>:
    291c:	push	{r0, r1, r2, r3}
    2920:	push	{fp, lr}
    2924:	add	fp, sp, #4
    2928:	sub	sp, sp, #8
    292c:	add	r3, fp, #8
    2930:	str	r3, [fp, #-8]
    2934:	ldr	r3, [fp, #-8]
    2938:	ldr	r2, [fp, #4]
    293c:	mov	r1, #256	; 0x100
    2940:	ldr	r0, [pc, #24]	; 2960 <sf_bpf_error+0x44>
    2944:	add	r0, pc, r0
    2948:	bl	f54 <vsnprintf@plt>
    294c:	mov	r1, #1
    2950:	ldr	r3, [pc, #12]	; 2964 <sf_bpf_error+0x48>
    2954:	add	r3, pc, r3
    2958:	mov	r0, r3
    295c:	bl	dec <longjmp@plt>
    2960:	.word	0x00037bbc
    2964:	.word	0x00037a24

00002968 <newchunk>:
    2968:	push	{fp, lr}
    296c:	add	fp, sp, #4
    2970:	sub	sp, sp, #24
    2974:	str	r0, [fp, #-24]	; 0xffffffe8
    2978:	ldr	r3, [fp, #-24]	; 0xffffffe8
    297c:	add	r3, r3, #3
    2980:	bic	r3, r3, #3
    2984:	str	r3, [fp, #-24]	; 0xffffffe8
    2988:	ldr	r3, [pc, #324]	; 2ad4 <newchunk+0x16c>
    298c:	add	r3, pc, r3
    2990:	ldr	r3, [r3]
    2994:	lsl	r3, r3, #3
    2998:	ldr	r2, [pc, #312]	; 2ad8 <newchunk+0x170>
    299c:	add	r2, pc, r2
    29a0:	add	r3, r3, r2
    29a4:	str	r3, [fp, #-8]
    29a8:	ldr	r3, [fp, #-8]
    29ac:	ldr	r2, [r3]
    29b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    29b4:	cmp	r2, r3
    29b8:	bcs	2a9c <newchunk+0x134>
    29bc:	ldr	r3, [fp, #-8]
    29c0:	add	r3, r3, #8
    29c4:	str	r3, [fp, #-8]
    29c8:	ldr	r3, [pc, #268]	; 2adc <newchunk+0x174>
    29cc:	add	r3, pc, r3
    29d0:	ldr	r3, [r3]
    29d4:	add	r2, r3, #1
    29d8:	ldr	r3, [pc, #256]	; 2ae0 <newchunk+0x178>
    29dc:	add	r3, pc, r3
    29e0:	str	r2, [r3]
    29e4:	ldr	r3, [pc, #248]	; 2ae4 <newchunk+0x17c>
    29e8:	add	r3, pc, r3
    29ec:	ldr	r3, [r3]
    29f0:	str	r3, [fp, #-12]
    29f4:	ldr	r3, [fp, #-12]
    29f8:	cmp	r3, #15
    29fc:	ble	2a10 <newchunk+0xa8>
    2a00:	ldr	r3, [pc, #224]	; 2ae8 <newchunk+0x180>
    2a04:	add	r3, pc, r3
    2a08:	mov	r0, r3
    2a0c:	bl	291c <sf_bpf_error>
    2a10:	mov	r2, #1024	; 0x400
    2a14:	ldr	r3, [fp, #-12]
    2a18:	lsl	r3, r2, r3
    2a1c:	str	r3, [fp, #-16]
    2a20:	ldr	r0, [fp, #-16]
    2a24:	bl	e7c <malloc@plt>
    2a28:	mov	r3, r0
    2a2c:	mov	r2, r3
    2a30:	ldr	r3, [fp, #-8]
    2a34:	str	r2, [r3, #4]
    2a38:	ldr	r3, [fp, #-8]
    2a3c:	ldr	r3, [r3, #4]
    2a40:	cmp	r3, #0
    2a44:	bne	2a58 <newchunk+0xf0>
    2a48:	ldr	r3, [pc, #156]	; 2aec <newchunk+0x184>
    2a4c:	add	r3, pc, r3
    2a50:	mov	r0, r3
    2a54:	bl	291c <sf_bpf_error>
    2a58:	ldr	r3, [fp, #-8]
    2a5c:	ldr	r3, [r3, #4]
    2a60:	ldr	r2, [fp, #-16]
    2a64:	mov	r1, #0
    2a68:	mov	r0, r3
    2a6c:	bl	ef4 <memset@plt>
    2a70:	ldr	r3, [fp, #-8]
    2a74:	ldr	r2, [fp, #-16]
    2a78:	str	r2, [r3]
    2a7c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    2a80:	ldr	r3, [fp, #-16]
    2a84:	cmp	r2, r3
    2a88:	bls	2a9c <newchunk+0x134>
    2a8c:	ldr	r3, [pc, #92]	; 2af0 <newchunk+0x188>
    2a90:	add	r3, pc, r3
    2a94:	mov	r0, r3
    2a98:	bl	291c <sf_bpf_error>
    2a9c:	ldr	r3, [fp, #-8]
    2aa0:	ldr	r2, [r3]
    2aa4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2aa8:	sub	r2, r2, r3
    2aac:	ldr	r3, [fp, #-8]
    2ab0:	str	r2, [r3]
    2ab4:	ldr	r3, [fp, #-8]
    2ab8:	ldr	r2, [r3, #4]
    2abc:	ldr	r3, [fp, #-8]
    2ac0:	ldr	r3, [r3]
    2ac4:	add	r3, r2, r3
    2ac8:	mov	r0, r3
    2acc:	sub	sp, fp, #4
    2ad0:	pop	{fp, pc}
    2ad4:	.word	0x00037d00
    2ad8:	.word	0x00037c70
    2adc:	.word	0x00037cc0
    2ae0:	.word	0x00037cb0
    2ae4:	.word	0x00037ca4
    2ae8:	.word	0x00019818
    2aec:	.word	0x000197d0
    2af0:	.word	0x0001978c

00002af4 <freechunks>:
    2af4:	push	{fp, lr}
    2af8:	add	fp, sp, #4
    2afc:	sub	sp, sp, #8
    2b00:	ldr	r3, [pc, #148]	; 2b9c <freechunks+0xa8>
    2b04:	add	r3, pc, r3
    2b08:	mov	r2, #0
    2b0c:	str	r2, [r3]
    2b10:	mov	r3, #0
    2b14:	str	r3, [fp, #-8]
    2b18:	b	2b84 <freechunks+0x90>
    2b1c:	ldr	r2, [pc, #124]	; 2ba0 <freechunks+0xac>
    2b20:	add	r2, pc, r2
    2b24:	ldr	r3, [fp, #-8]
    2b28:	lsl	r3, r3, #3
    2b2c:	add	r3, r2, r3
    2b30:	ldr	r3, [r3, #4]
    2b34:	cmp	r3, #0
    2b38:	beq	2b78 <freechunks+0x84>
    2b3c:	ldr	r2, [pc, #96]	; 2ba4 <freechunks+0xb0>
    2b40:	add	r2, pc, r2
    2b44:	ldr	r3, [fp, #-8]
    2b48:	lsl	r3, r3, #3
    2b4c:	add	r3, r2, r3
    2b50:	ldr	r3, [r3, #4]
    2b54:	mov	r0, r3
    2b58:	bl	e04 <free@plt>
    2b5c:	ldr	r2, [pc, #68]	; 2ba8 <freechunks+0xb4>
    2b60:	add	r2, pc, r2
    2b64:	ldr	r3, [fp, #-8]
    2b68:	lsl	r3, r3, #3
    2b6c:	add	r3, r2, r3
    2b70:	mov	r2, #0
    2b74:	str	r2, [r3, #4]
    2b78:	ldr	r3, [fp, #-8]
    2b7c:	add	r3, r3, #1
    2b80:	str	r3, [fp, #-8]
    2b84:	ldr	r3, [fp, #-8]
    2b88:	cmp	r3, #15
    2b8c:	ble	2b1c <freechunks+0x28>
    2b90:	nop			; (mov r0, r0)
    2b94:	sub	sp, fp, #4
    2b98:	pop	{fp, pc}
    2b9c:	.word	0x00037b88
    2ba0:	.word	0x00037aec
    2ba4:	.word	0x00037acc
    2ba8:	.word	0x00037aac

00002bac <sf_sdup>:
    2bac:	push	{r4, fp, lr}
    2bb0:	add	fp, sp, #8
    2bb4:	sub	sp, sp, #12
    2bb8:	mov	r4, r0
    2bbc:	mov	r0, r4
    2bc0:	bl	eb8 <strlen@plt>
    2bc4:	mov	r3, r0
    2bc8:	add	r3, r3, #1
    2bcc:	str	r3, [fp, #-16]
    2bd0:	ldr	r3, [fp, #-16]
    2bd4:	mov	r0, r3
    2bd8:	bl	2968 <newchunk>
    2bdc:	str	r0, [fp, #-20]	; 0xffffffec
    2be0:	ldr	r3, [fp, #-16]
    2be4:	mov	r2, r3
    2be8:	mov	r1, r4
    2bec:	ldr	r0, [fp, #-20]	; 0xffffffec
    2bf0:	bl	f0c <strncpy@plt>
    2bf4:	ldr	r3, [fp, #-16]
    2bf8:	cmp	r3, #0
    2bfc:	ble	2c18 <sf_sdup+0x6c>
    2c00:	ldr	r3, [fp, #-16]
    2c04:	sub	r3, r3, #1
    2c08:	ldr	r2, [fp, #-20]	; 0xffffffec
    2c0c:	add	r3, r2, r3
    2c10:	mov	r2, #0
    2c14:	strb	r2, [r3]
    2c18:	ldr	r3, [fp, #-20]	; 0xffffffec
    2c1c:	mov	r0, r3
    2c20:	sub	sp, fp, #8
    2c24:	pop	{r4, fp, pc}

00002c28 <new_block>:
    2c28:	push	{fp, lr}
    2c2c:	add	fp, sp, #4
    2c30:	sub	sp, sp, #16
    2c34:	str	r0, [fp, #-16]
    2c38:	mov	r0, #208	; 0xd0
    2c3c:	bl	2968 <newchunk>
    2c40:	str	r0, [fp, #-8]
    2c44:	ldr	r3, [fp, #-8]
    2c48:	ldr	r2, [fp, #-16]
    2c4c:	str	r2, [r3, #8]
    2c50:	ldr	r3, [fp, #-8]
    2c54:	ldr	r2, [fp, #-8]
    2c58:	str	r2, [r3, #96]	; 0x60
    2c5c:	ldr	r3, [fp, #-8]
    2c60:	mov	r0, r3
    2c64:	sub	sp, fp, #4
    2c68:	pop	{fp, pc}

00002c6c <new_stmt>:
    2c6c:	push	{fp, lr}
    2c70:	add	fp, sp, #4
    2c74:	sub	sp, sp, #16
    2c78:	str	r0, [fp, #-16]
    2c7c:	mov	r0, #20
    2c80:	bl	2968 <newchunk>
    2c84:	str	r0, [fp, #-8]
    2c88:	ldr	r3, [fp, #-8]
    2c8c:	ldr	r2, [fp, #-16]
    2c90:	str	r2, [r3]
    2c94:	ldr	r3, [fp, #-8]
    2c98:	mov	r0, r3
    2c9c:	sub	sp, fp, #4
    2ca0:	pop	{fp, pc}

00002ca4 <gen_retblk>:
    2ca4:	push	{fp, lr}
    2ca8:	add	fp, sp, #4
    2cac:	sub	sp, sp, #16
    2cb0:	str	r0, [fp, #-16]
    2cb4:	mov	r0, #6
    2cb8:	bl	2c28 <new_block>
    2cbc:	str	r0, [fp, #-8]
    2cc0:	ldr	r3, [fp, #-8]
    2cc4:	ldr	r2, [fp, #-16]
    2cc8:	str	r2, [r3, #20]
    2ccc:	ldr	r3, [fp, #-8]
    2cd0:	mov	r0, r3
    2cd4:	sub	sp, fp, #4
    2cd8:	pop	{fp, pc}

00002cdc <syntax>:
    2cdc:	push	{fp, lr}
    2ce0:	add	fp, sp, #4
    2ce4:	ldr	r3, [pc, #8]	; 2cf4 <syntax+0x18>
    2ce8:	add	r3, pc, r3
    2cec:	mov	r0, r3
    2cf0:	bl	291c <sf_bpf_error>
    2cf4:	.word	0x00019544

00002cf8 <sfbpf_compile>:
    2cf8:	push	{fp, lr}
    2cfc:	add	fp, sp, #4
    2d00:	sub	sp, sp, #32
    2d04:	str	r0, [fp, #-16]
    2d08:	str	r1, [fp, #-20]	; 0xffffffec
    2d0c:	str	r2, [fp, #-24]	; 0xffffffe8
    2d10:	str	r3, [fp, #-28]	; 0xffffffe4
    2d14:	ldr	r3, [pc, #632]	; 2f94 <sfbpf_compile+0x29c>
    2d18:	add	r3, pc, r3
    2d1c:	mov	r1, r3
    2d20:	str	r1, [fp, #-32]	; 0xffffffe0
    2d24:	ldr	r3, [fp, #-28]	; 0xffffffe4
    2d28:	str	r3, [fp, #-8]
    2d2c:	ldr	r3, [pc, #612]	; 2f98 <sfbpf_compile+0x2a0>
    2d30:	mov	r2, r1
    2d34:	ldr	r3, [r2, r3]
    2d38:	mov	r2, #0
    2d3c:	str	r2, [r3]
    2d40:	ldr	r3, [pc, #596]	; 2f9c <sfbpf_compile+0x2a4>
    2d44:	mov	r2, r1
    2d48:	ldr	r3, [r2, r3]
    2d4c:	mov	r2, #0
    2d50:	str	r2, [r3]
    2d54:	ldr	r3, [pc, #580]	; 2fa0 <sfbpf_compile+0x2a8>
    2d58:	add	r3, pc, r3
    2d5c:	mov	r2, #0
    2d60:	str	r2, [r3]
    2d64:	bl	dbdc <init_regs>
    2d68:	ldr	r3, [pc, #564]	; 2fa4 <sfbpf_compile+0x2ac>
    2d6c:	add	r3, pc, r3
    2d70:	mov	r0, r3
    2d74:	bl	df8 <_setjmp@plt>
    2d78:	mov	r3, r0
    2d7c:	cmp	r3, #0
    2d80:	beq	2dcc <sfbpf_compile+0xd4>
    2d84:	ldr	r3, [pc, #540]	; 2fa8 <sfbpf_compile+0x2b0>
    2d88:	add	r3, pc, r3
    2d8c:	ldr	r3, [r3]
    2d90:	cmp	r3, #0
    2d94:	beq	2dbc <sfbpf_compile+0xc4>
    2d98:	ldr	r3, [pc, #524]	; 2fac <sfbpf_compile+0x2b4>
    2d9c:	add	r3, pc, r3
    2da0:	ldr	r3, [r3]
    2da4:	mov	r0, r3
    2da8:	bl	f60 <freeaddrinfo@plt>
    2dac:	ldr	r3, [pc, #508]	; 2fb0 <sfbpf_compile+0x2b8>
    2db0:	add	r3, pc, r3
    2db4:	mov	r2, #0
    2db8:	str	r2, [r3]
    2dbc:	bl	1bb40 <sf_lex_cleanup>
    2dc0:	bl	2af4 <freechunks>
    2dc4:	mvn	r3, #0
    2dc8:	b	2f88 <sfbpf_compile+0x290>
    2dcc:	ldr	r3, [pc, #480]	; 2fb4 <sfbpf_compile+0x2bc>
    2dd0:	add	r3, pc, r3
    2dd4:	ldr	r2, [fp, #8]
    2dd8:	str	r2, [r3]
    2ddc:	ldr	r3, [pc, #468]	; 2fb8 <sfbpf_compile+0x2c0>
    2de0:	add	r3, pc, r3
    2de4:	ldr	r2, [fp, #-16]
    2de8:	str	r2, [r3]
    2dec:	ldr	r3, [pc, #456]	; 2fbc <sfbpf_compile+0x2c4>
    2df0:	add	r3, pc, r3
    2df4:	ldr	r3, [r3]
    2df8:	cmp	r3, #0
    2dfc:	bne	2e38 <sfbpf_compile+0x140>
    2e00:	ldr	r2, [pc, #440]	; 2fc0 <sfbpf_compile+0x2c8>
    2e04:	add	r2, pc, r2
    2e08:	ldr	r3, [pc, #436]	; 2fc4 <sfbpf_compile+0x2cc>
    2e0c:	add	r3, pc, r3
    2e10:	mov	ip, r2
    2e14:	mov	lr, r3
    2e18:	ldm	lr!, {r0, r1, r2, r3}
    2e1c:	stmia	ip!, {r0, r1, r2, r3}
    2e20:	ldm	lr!, {r0, r1, r2, r3}
    2e24:	stmia	ip!, {r0, r1, r2, r3}
    2e28:	ldr	r3, [lr]
    2e2c:	strb	r3, [ip]
    2e30:	mvn	r3, #0
    2e34:	b	2f88 <sfbpf_compile+0x290>
    2e38:	ldr	r3, [fp, #-8]
    2e3c:	cmp	r3, #0
    2e40:	beq	2e4c <sfbpf_compile+0x154>
    2e44:	ldr	r3, [fp, #-8]
    2e48:	b	2e54 <sfbpf_compile+0x15c>
    2e4c:	ldr	r3, [pc, #372]	; 2fc8 <sfbpf_compile+0x2d0>
    2e50:	add	r3, pc, r3
    2e54:	mov	r0, r3
    2e58:	bl	1bb08 <sf_lex_init>
    2e5c:	ldr	r0, [fp, #-20]	; 0xffffffec
    2e60:	bl	37b4 <init_linktype>
    2e64:	bl	160a8 <sfbpf_parse>
    2e68:	ldr	r3, [pc, #300]	; 2f9c <sfbpf_compile+0x2a4>
    2e6c:	ldr	r2, [fp, #-32]	; 0xffffffe0
    2e70:	ldr	r3, [r2, r3]
    2e74:	ldr	r3, [r3]
    2e78:	cmp	r3, #0
    2e7c:	beq	2e84 <sfbpf_compile+0x18c>
    2e80:	bl	2cdc <syntax>
    2e84:	ldr	r3, [pc, #320]	; 2fcc <sfbpf_compile+0x2d4>
    2e88:	add	r3, pc, r3
    2e8c:	ldr	r3, [r3]
    2e90:	cmp	r3, #0
    2e94:	bne	2ebc <sfbpf_compile+0x1c4>
    2e98:	ldr	r3, [pc, #304]	; 2fd0 <sfbpf_compile+0x2d8>
    2e9c:	add	r3, pc, r3
    2ea0:	ldr	r3, [r3]
    2ea4:	mov	r0, r3
    2ea8:	bl	2ca4 <gen_retblk>
    2eac:	mov	r2, r0
    2eb0:	ldr	r3, [pc, #284]	; 2fd4 <sfbpf_compile+0x2dc>
    2eb4:	add	r3, pc, r3
    2eb8:	str	r2, [r3]
    2ebc:	ldr	r3, [fp, #4]
    2ec0:	cmp	r3, #0
    2ec4:	beq	2f44 <sfbpf_compile+0x24c>
    2ec8:	ldr	r3, [pc, #200]	; 2f98 <sfbpf_compile+0x2a0>
    2ecc:	ldr	r2, [fp, #-32]	; 0xffffffe0
    2ed0:	ldr	r3, [r2, r3]
    2ed4:	ldr	r3, [r3]
    2ed8:	cmp	r3, #0
    2edc:	bne	2f44 <sfbpf_compile+0x24c>
    2ee0:	ldr	r3, [pc, #240]	; 2fd8 <sfbpf_compile+0x2e0>
    2ee4:	add	r3, pc, r3
    2ee8:	mov	r0, r3
    2eec:	bl	143e8 <sf_bpf_optimize>
    2ef0:	ldr	r3, [pc, #228]	; 2fdc <sfbpf_compile+0x2e4>
    2ef4:	add	r3, pc, r3
    2ef8:	ldr	r3, [r3]
    2efc:	cmp	r3, #0
    2f00:	beq	2f34 <sfbpf_compile+0x23c>
    2f04:	ldr	r3, [pc, #212]	; 2fe0 <sfbpf_compile+0x2e8>
    2f08:	add	r3, pc, r3
    2f0c:	ldr	r3, [r3]
    2f10:	ldr	r3, [r3, #8]
    2f14:	cmp	r3, #6
    2f18:	bne	2f44 <sfbpf_compile+0x24c>
    2f1c:	ldr	r3, [pc, #192]	; 2fe4 <sfbpf_compile+0x2ec>
    2f20:	add	r3, pc, r3
    2f24:	ldr	r3, [r3]
    2f28:	ldr	r3, [r3, #20]
    2f2c:	cmp	r3, #0
    2f30:	bne	2f44 <sfbpf_compile+0x24c>
    2f34:	ldr	r3, [pc, #172]	; 2fe8 <sfbpf_compile+0x2f0>
    2f38:	add	r3, pc, r3
    2f3c:	mov	r0, r3
    2f40:	bl	291c <sf_bpf_error>
    2f44:	ldr	r3, [pc, #160]	; 2fec <sfbpf_compile+0x2f4>
    2f48:	add	r3, pc, r3
    2f4c:	ldr	r3, [r3]
    2f50:	sub	r2, fp, #12
    2f54:	mov	r1, r2
    2f58:	mov	r0, r3
    2f5c:	bl	159e8 <sf_icode_to_fcode>
    2f60:	mov	r2, r0
    2f64:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2f68:	str	r2, [r3, #4]
    2f6c:	ldr	r3, [fp, #-12]
    2f70:	mov	r2, r3
    2f74:	ldr	r3, [fp, #-24]	; 0xffffffe8
    2f78:	str	r2, [r3]
    2f7c:	bl	1bb40 <sf_lex_cleanup>
    2f80:	bl	2af4 <freechunks>
    2f84:	mov	r3, #0
    2f88:	mov	r0, r3
    2f8c:	sub	sp, fp, #4
    2f90:	pop	{fp, pc}
    2f94:	.word	0x000372e0
    2f98:	.word	0x00000110
    2f9c:	.word	0x000000e4
    2fa0:	.word	0x000378ac
    2fa4:	.word	0x0003760c
    2fa8:	.word	0x00037880
    2fac:	.word	0x0003786c
    2fb0:	.word	0x00037858
    2fb4:	.word	0x000378c0
    2fb8:	.word	0x000378b4
    2fbc:	.word	0x000378a4
    2fc0:	.word	0x000376fc
    2fc4:	.word	0x00019444
    2fc8:	.word	0x00019424
    2fcc:	.word	0x0003777c
    2fd0:	.word	0x000377f8
    2fd4:	.word	0x00037750
    2fd8:	.word	0x00037720
    2fdc:	.word	0x00037710
    2fe0:	.word	0x000376fc
    2fe4:	.word	0x000376e4
    2fe8:	.word	0x00019340
    2fec:	.word	0x000376bc

00002ff0 <sfbpf_freecode>:
    2ff0:	push	{fp, lr}
    2ff4:	add	fp, sp, #4
    2ff8:	sub	sp, sp, #8
    2ffc:	str	r0, [fp, #-8]
    3000:	ldr	r3, [fp, #-8]
    3004:	mov	r2, #0
    3008:	str	r2, [r3]
    300c:	ldr	r3, [fp, #-8]
    3010:	ldr	r3, [r3, #4]
    3014:	cmp	r3, #0
    3018:	beq	3038 <sfbpf_freecode+0x48>
    301c:	ldr	r3, [fp, #-8]
    3020:	ldr	r3, [r3, #4]
    3024:	mov	r0, r3
    3028:	bl	e04 <free@plt>
    302c:	ldr	r3, [fp, #-8]
    3030:	mov	r2, #0
    3034:	str	r2, [r3, #4]
    3038:	nop			; (mov r0, r0)
    303c:	sub	sp, fp, #4
    3040:	pop	{fp, pc}

00003044 <backpatch>:
    3044:	push	{fp}		; (str fp, [sp, #-4]!)
    3048:	add	fp, sp, #0
    304c:	sub	sp, sp, #20
    3050:	str	r0, [fp, #-16]
    3054:	str	r1, [fp, #-20]	; 0xffffffec
    3058:	b	30a8 <backpatch+0x64>
    305c:	ldr	r3, [fp, #-16]
    3060:	ldr	r3, [r3, #44]	; 0x2c
    3064:	cmp	r3, #0
    3068:	bne	3088 <backpatch+0x44>
    306c:	ldr	r3, [fp, #-16]
    3070:	ldr	r3, [r3, #60]	; 0x3c
    3074:	str	r3, [fp, #-8]
    3078:	ldr	r3, [fp, #-16]
    307c:	ldr	r2, [fp, #-20]	; 0xffffffec
    3080:	str	r2, [r3, #60]	; 0x3c
    3084:	b	30a0 <backpatch+0x5c>
    3088:	ldr	r3, [fp, #-16]
    308c:	ldr	r3, [r3, #84]	; 0x54
    3090:	str	r3, [fp, #-8]
    3094:	ldr	r3, [fp, #-16]
    3098:	ldr	r2, [fp, #-20]	; 0xffffffec
    309c:	str	r2, [r3, #84]	; 0x54
    30a0:	ldr	r3, [fp, #-8]
    30a4:	str	r3, [fp, #-16]
    30a8:	ldr	r3, [fp, #-16]
    30ac:	cmp	r3, #0
    30b0:	bne	305c <backpatch+0x18>
    30b4:	nop			; (mov r0, r0)
    30b8:	add	sp, fp, #0
    30bc:	pop	{fp}		; (ldr fp, [sp], #4)
    30c0:	bx	lr

000030c4 <merge>:
    30c4:	push	{r4, fp}
    30c8:	add	fp, sp, #4
    30cc:	sub	sp, sp, #8
    30d0:	str	r0, [fp, #-8]
    30d4:	str	r1, [fp, #-12]
    30d8:	sub	r4, fp, #8
    30dc:	b	3108 <merge+0x44>
    30e0:	ldr	r3, [r4]
    30e4:	ldr	r3, [r3, #44]	; 0x2c
    30e8:	cmp	r3, #0
    30ec:	bne	30fc <merge+0x38>
    30f0:	ldr	r3, [r4]
    30f4:	add	r3, r3, #60	; 0x3c
    30f8:	b	3104 <merge+0x40>
    30fc:	ldr	r3, [r4]
    3100:	add	r3, r3, #84	; 0x54
    3104:	mov	r4, r3
    3108:	ldr	r3, [r4]
    310c:	cmp	r3, #0
    3110:	bne	30e0 <merge+0x1c>
    3114:	ldr	r3, [fp, #-12]
    3118:	str	r3, [r4]
    311c:	nop			; (mov r0, r0)
    3120:	sub	sp, fp, #4
    3124:	pop	{r4, fp}
    3128:	bx	lr

0000312c <sf_finish_parse>:
    312c:	push	{fp, lr}
    3130:	add	fp, sp, #4
    3134:	sub	sp, sp, #16
    3138:	str	r0, [fp, #-16]
    313c:	ldr	r3, [fp, #-16]
    3140:	ldr	r3, [r3, #96]	; 0x60
    3144:	mov	r0, r3
    3148:	bl	6644 <insert_compute_vloffsets>
    314c:	bl	6768 <gen_ppi_dlt_check>
    3150:	str	r0, [fp, #-8]
    3154:	ldr	r3, [fp, #-8]
    3158:	cmp	r3, #0
    315c:	beq	316c <sf_finish_parse+0x40>
    3160:	ldr	r1, [fp, #-16]
    3164:	ldr	r0, [fp, #-8]
    3168:	bl	31f4 <sf_gen_and>
    316c:	ldr	r3, [pc, #120]	; 31ec <sf_finish_parse+0xc0>
    3170:	add	r3, pc, r3
    3174:	ldr	r3, [r3]
    3178:	mov	r0, r3
    317c:	bl	2ca4 <gen_retblk>
    3180:	mov	r3, r0
    3184:	mov	r1, r3
    3188:	ldr	r0, [fp, #-16]
    318c:	bl	3044 <backpatch>
    3190:	ldr	r3, [fp, #-16]
    3194:	ldr	r3, [r3, #44]	; 0x2c
    3198:	cmp	r3, #0
    319c:	moveq	r3, #1
    31a0:	movne	r3, #0
    31a4:	uxtb	r3, r3
    31a8:	mov	r2, r3
    31ac:	ldr	r3, [fp, #-16]
    31b0:	str	r2, [r3, #44]	; 0x2c
    31b4:	mov	r0, #0
    31b8:	bl	2ca4 <gen_retblk>
    31bc:	mov	r3, r0
    31c0:	mov	r1, r3
    31c4:	ldr	r0, [fp, #-16]
    31c8:	bl	3044 <backpatch>
    31cc:	ldr	r3, [fp, #-16]
    31d0:	ldr	r2, [r3, #96]	; 0x60
    31d4:	ldr	r3, [pc, #20]	; 31f0 <sf_finish_parse+0xc4>
    31d8:	add	r3, pc, r3
    31dc:	str	r2, [r3]
    31e0:	nop			; (mov r0, r0)
    31e4:	sub	sp, fp, #4
    31e8:	pop	{fp, pc}
    31ec:	.word	0x00037524
    31f0:	.word	0x0003742c

000031f4 <sf_gen_and>:
    31f4:	push	{fp, lr}
    31f8:	add	fp, sp, #4
    31fc:	sub	sp, sp, #8
    3200:	str	r0, [fp, #-8]
    3204:	str	r1, [fp, #-12]
    3208:	ldr	r3, [fp, #-12]
    320c:	ldr	r3, [r3, #96]	; 0x60
    3210:	mov	r1, r3
    3214:	ldr	r0, [fp, #-8]
    3218:	bl	3044 <backpatch>
    321c:	ldr	r3, [fp, #-8]
    3220:	ldr	r3, [r3, #44]	; 0x2c
    3224:	cmp	r3, #0
    3228:	moveq	r3, #1
    322c:	movne	r3, #0
    3230:	uxtb	r3, r3
    3234:	mov	r2, r3
    3238:	ldr	r3, [fp, #-8]
    323c:	str	r2, [r3, #44]	; 0x2c
    3240:	ldr	r3, [fp, #-12]
    3244:	ldr	r3, [r3, #44]	; 0x2c
    3248:	cmp	r3, #0
    324c:	moveq	r3, #1
    3250:	movne	r3, #0
    3254:	uxtb	r3, r3
    3258:	mov	r2, r3
    325c:	ldr	r3, [fp, #-12]
    3260:	str	r2, [r3, #44]	; 0x2c
    3264:	ldr	r1, [fp, #-8]
    3268:	ldr	r0, [fp, #-12]
    326c:	bl	30c4 <merge>
    3270:	ldr	r3, [fp, #-12]
    3274:	ldr	r3, [r3, #44]	; 0x2c
    3278:	cmp	r3, #0
    327c:	moveq	r3, #1
    3280:	movne	r3, #0
    3284:	uxtb	r3, r3
    3288:	mov	r2, r3
    328c:	ldr	r3, [fp, #-12]
    3290:	str	r2, [r3, #44]	; 0x2c
    3294:	ldr	r3, [fp, #-8]
    3298:	ldr	r2, [r3, #96]	; 0x60
    329c:	ldr	r3, [fp, #-12]
    32a0:	str	r2, [r3, #96]	; 0x60
    32a4:	nop			; (mov r0, r0)
    32a8:	sub	sp, fp, #4
    32ac:	pop	{fp, pc}

000032b0 <sf_gen_or>:
    32b0:	push	{fp, lr}
    32b4:	add	fp, sp, #4
    32b8:	sub	sp, sp, #8
    32bc:	str	r0, [fp, #-8]
    32c0:	str	r1, [fp, #-12]
    32c4:	ldr	r3, [fp, #-8]
    32c8:	ldr	r3, [r3, #44]	; 0x2c
    32cc:	cmp	r3, #0
    32d0:	moveq	r3, #1
    32d4:	movne	r3, #0
    32d8:	uxtb	r3, r3
    32dc:	mov	r2, r3
    32e0:	ldr	r3, [fp, #-8]
    32e4:	str	r2, [r3, #44]	; 0x2c
    32e8:	ldr	r3, [fp, #-12]
    32ec:	ldr	r3, [r3, #96]	; 0x60
    32f0:	mov	r1, r3
    32f4:	ldr	r0, [fp, #-8]
    32f8:	bl	3044 <backpatch>
    32fc:	ldr	r3, [fp, #-8]
    3300:	ldr	r3, [r3, #44]	; 0x2c
    3304:	cmp	r3, #0
    3308:	moveq	r3, #1
    330c:	movne	r3, #0
    3310:	uxtb	r3, r3
    3314:	mov	r2, r3
    3318:	ldr	r3, [fp, #-8]
    331c:	str	r2, [r3, #44]	; 0x2c
    3320:	ldr	r1, [fp, #-8]
    3324:	ldr	r0, [fp, #-12]
    3328:	bl	30c4 <merge>
    332c:	ldr	r3, [fp, #-8]
    3330:	ldr	r2, [r3, #96]	; 0x60
    3334:	ldr	r3, [fp, #-12]
    3338:	str	r2, [r3, #96]	; 0x60
    333c:	nop			; (mov r0, r0)
    3340:	sub	sp, fp, #4
    3344:	pop	{fp, pc}

00003348 <sf_gen_not>:
    3348:	push	{fp}		; (str fp, [sp, #-4]!)
    334c:	add	fp, sp, #0
    3350:	sub	sp, sp, #12
    3354:	str	r0, [fp, #-8]
    3358:	ldr	r3, [fp, #-8]
    335c:	ldr	r3, [r3, #44]	; 0x2c
    3360:	cmp	r3, #0
    3364:	moveq	r3, #1
    3368:	movne	r3, #0
    336c:	uxtb	r3, r3
    3370:	mov	r2, r3
    3374:	ldr	r3, [fp, #-8]
    3378:	str	r2, [r3, #44]	; 0x2c
    337c:	nop			; (mov r0, r0)
    3380:	add	sp, fp, #0
    3384:	pop	{fp}		; (ldr fp, [sp], #4)
    3388:	bx	lr

0000338c <gen_cmp>:
    338c:	push	{fp, lr}
    3390:	add	fp, sp, #4
    3394:	sub	sp, sp, #32
    3398:	str	r0, [fp, #-8]
    339c:	str	r1, [fp, #-12]
    33a0:	str	r2, [fp, #-16]
    33a4:	str	r3, [fp, #-20]	; 0xffffffec
    33a8:	ldr	r3, [fp, #-20]	; 0xffffffec
    33ac:	str	r3, [sp, #8]
    33b0:	mov	r3, #0
    33b4:	str	r3, [sp, #4]
    33b8:	mov	r3, #16
    33bc:	str	r3, [sp]
    33c0:	mvn	r3, #0
    33c4:	ldr	r2, [fp, #-16]
    33c8:	ldr	r1, [fp, #-12]
    33cc:	ldr	r0, [fp, #-8]
    33d0:	bl	36ec <gen_ncmp>
    33d4:	mov	r3, r0
    33d8:	mov	r0, r3
    33dc:	sub	sp, fp, #4
    33e0:	pop	{fp, pc}

000033e4 <gen_cmp_gt>:
    33e4:	push	{fp, lr}
    33e8:	add	fp, sp, #4
    33ec:	sub	sp, sp, #32
    33f0:	str	r0, [fp, #-8]
    33f4:	str	r1, [fp, #-12]
    33f8:	str	r2, [fp, #-16]
    33fc:	str	r3, [fp, #-20]	; 0xffffffec
    3400:	ldr	r3, [fp, #-20]	; 0xffffffec
    3404:	str	r3, [sp, #8]
    3408:	mov	r3, #0
    340c:	str	r3, [sp, #4]
    3410:	mov	r3, #32
    3414:	str	r3, [sp]
    3418:	mvn	r3, #0
    341c:	ldr	r2, [fp, #-16]
    3420:	ldr	r1, [fp, #-12]
    3424:	ldr	r0, [fp, #-8]
    3428:	bl	36ec <gen_ncmp>
    342c:	mov	r3, r0
    3430:	mov	r0, r3
    3434:	sub	sp, fp, #4
    3438:	pop	{fp, pc}

0000343c <gen_cmp_ge>:
    343c:	push	{fp, lr}
    3440:	add	fp, sp, #4
    3444:	sub	sp, sp, #32
    3448:	str	r0, [fp, #-8]
    344c:	str	r1, [fp, #-12]
    3450:	str	r2, [fp, #-16]
    3454:	str	r3, [fp, #-20]	; 0xffffffec
    3458:	ldr	r3, [fp, #-20]	; 0xffffffec
    345c:	str	r3, [sp, #8]
    3460:	mov	r3, #0
    3464:	str	r3, [sp, #4]
    3468:	mov	r3, #48	; 0x30
    346c:	str	r3, [sp]
    3470:	mvn	r3, #0
    3474:	ldr	r2, [fp, #-16]
    3478:	ldr	r1, [fp, #-12]
    347c:	ldr	r0, [fp, #-8]
    3480:	bl	36ec <gen_ncmp>
    3484:	mov	r3, r0
    3488:	mov	r0, r3
    348c:	sub	sp, fp, #4
    3490:	pop	{fp, pc}

00003494 <gen_cmp_lt>:
    3494:	push	{fp, lr}
    3498:	add	fp, sp, #4
    349c:	sub	sp, sp, #32
    34a0:	str	r0, [fp, #-8]
    34a4:	str	r1, [fp, #-12]
    34a8:	str	r2, [fp, #-16]
    34ac:	str	r3, [fp, #-20]	; 0xffffffec
    34b0:	ldr	r3, [fp, #-20]	; 0xffffffec
    34b4:	str	r3, [sp, #8]
    34b8:	mov	r3, #1
    34bc:	str	r3, [sp, #4]
    34c0:	mov	r3, #48	; 0x30
    34c4:	str	r3, [sp]
    34c8:	mvn	r3, #0
    34cc:	ldr	r2, [fp, #-16]
    34d0:	ldr	r1, [fp, #-12]
    34d4:	ldr	r0, [fp, #-8]
    34d8:	bl	36ec <gen_ncmp>
    34dc:	mov	r3, r0
    34e0:	mov	r0, r3
    34e4:	sub	sp, fp, #4
    34e8:	pop	{fp, pc}

000034ec <gen_cmp_le>:
    34ec:	push	{fp, lr}
    34f0:	add	fp, sp, #4
    34f4:	sub	sp, sp, #32
    34f8:	str	r0, [fp, #-8]
    34fc:	str	r1, [fp, #-12]
    3500:	str	r2, [fp, #-16]
    3504:	str	r3, [fp, #-20]	; 0xffffffec
    3508:	ldr	r3, [fp, #-20]	; 0xffffffec
    350c:	str	r3, [sp, #8]
    3510:	mov	r3, #1
    3514:	str	r3, [sp, #4]
    3518:	mov	r3, #32
    351c:	str	r3, [sp]
    3520:	mvn	r3, #0
    3524:	ldr	r2, [fp, #-16]
    3528:	ldr	r1, [fp, #-12]
    352c:	ldr	r0, [fp, #-8]
    3530:	bl	36ec <gen_ncmp>
    3534:	mov	r3, r0
    3538:	mov	r0, r3
    353c:	sub	sp, fp, #4
    3540:	pop	{fp, pc}

00003544 <gen_mcmp>:
    3544:	push	{fp, lr}
    3548:	add	fp, sp, #4
    354c:	sub	sp, sp, #32
    3550:	str	r0, [fp, #-8]
    3554:	str	r1, [fp, #-12]
    3558:	str	r2, [fp, #-16]
    355c:	str	r3, [fp, #-20]	; 0xffffffec
    3560:	ldr	r3, [fp, #-20]	; 0xffffffec
    3564:	str	r3, [sp, #8]
    3568:	mov	r3, #0
    356c:	str	r3, [sp, #4]
    3570:	mov	r3, #16
    3574:	str	r3, [sp]
    3578:	ldr	r3, [fp, #4]
    357c:	ldr	r2, [fp, #-16]
    3580:	ldr	r1, [fp, #-12]
    3584:	ldr	r0, [fp, #-8]
    3588:	bl	36ec <gen_ncmp>
    358c:	mov	r3, r0
    3590:	mov	r0, r3
    3594:	sub	sp, fp, #4
    3598:	pop	{fp, pc}

0000359c <gen_bcmp>:
    359c:	push	{r4, r5, r6, r7, r8, fp, lr}
    35a0:	add	fp, sp, #24
    35a4:	sub	sp, sp, #20
    35a8:	str	r0, [fp, #-40]	; 0xffffffd8
    35ac:	mov	r8, r1
    35b0:	mov	r4, r2
    35b4:	mov	r7, r3
    35b8:	mov	r5, #0
    35bc:	b	3638 <gen_bcmp+0x9c>
    35c0:	sub	r3, r4, #4
    35c4:	add	r6, r7, r3
    35c8:	ldrb	r3, [r6]
    35cc:	lsl	r2, r3, #24
    35d0:	add	r3, r6, #1
    35d4:	ldrb	r3, [r3]
    35d8:	lsl	r3, r3, #16
    35dc:	orr	r2, r2, r3
    35e0:	add	r3, r6, #2
    35e4:	ldrb	r3, [r3]
    35e8:	lsl	r3, r3, #8
    35ec:	orr	r3, r2, r3
    35f0:	add	r2, r6, #3
    35f4:	ldrb	r2, [r2]
    35f8:	orr	r3, r3, r2
    35fc:	str	r3, [fp, #-32]	; 0xffffffe0
    3600:	add	r3, r8, r4
    3604:	sub	r1, r3, #4
    3608:	ldr	r3, [fp, #-32]	; 0xffffffe0
    360c:	mov	r2, #0
    3610:	ldr	r0, [fp, #-40]	; 0xffffffd8
    3614:	bl	338c <gen_cmp>
    3618:	mov	r6, r0
    361c:	cmp	r5, #0
    3620:	beq	3630 <gen_bcmp+0x94>
    3624:	mov	r1, r6
    3628:	mov	r0, r5
    362c:	bl	31f4 <sf_gen_and>
    3630:	mov	r5, r6
    3634:	sub	r4, r4, #4
    3638:	cmp	r4, #3
    363c:	bhi	35c0 <gen_bcmp+0x24>
    3640:	b	369c <gen_bcmp+0x100>
    3644:	sub	r3, r4, #2
    3648:	add	r6, r7, r3
    364c:	ldrb	r3, [r6]
    3650:	lsl	r3, r3, #8
    3654:	add	r2, r6, #1
    3658:	ldrb	r2, [r2]
    365c:	orr	r3, r3, r2
    3660:	str	r3, [fp, #-36]	; 0xffffffdc
    3664:	add	r3, r8, r4
    3668:	sub	r1, r3, #2
    366c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    3670:	mov	r2, #8
    3674:	ldr	r0, [fp, #-40]	; 0xffffffd8
    3678:	bl	338c <gen_cmp>
    367c:	mov	r6, r0
    3680:	cmp	r5, #0
    3684:	beq	3694 <gen_bcmp+0xf8>
    3688:	mov	r1, r6
    368c:	mov	r0, r5
    3690:	bl	31f4 <sf_gen_and>
    3694:	mov	r5, r6
    3698:	sub	r4, r4, #2
    369c:	cmp	r4, #1
    36a0:	bhi	3644 <gen_bcmp+0xa8>
    36a4:	cmp	r4, #0
    36a8:	beq	36dc <gen_bcmp+0x140>
    36ac:	ldrb	r3, [r7]
    36b0:	mov	r2, #16
    36b4:	mov	r1, r8
    36b8:	ldr	r0, [fp, #-40]	; 0xffffffd8
    36bc:	bl	338c <gen_cmp>
    36c0:	mov	r6, r0
    36c4:	cmp	r5, #0
    36c8:	beq	36d8 <gen_bcmp+0x13c>
    36cc:	mov	r1, r6
    36d0:	mov	r0, r5
    36d4:	bl	31f4 <sf_gen_and>
    36d8:	mov	r5, r6
    36dc:	mov	r3, r5
    36e0:	mov	r0, r3
    36e4:	sub	sp, fp, #24
    36e8:	pop	{r4, r5, r6, r7, r8, fp, pc}

000036ec <gen_ncmp>:
    36ec:	push	{fp, lr}
    36f0:	add	fp, sp, #4
    36f4:	sub	sp, sp, #32
    36f8:	str	r0, [fp, #-24]	; 0xffffffe8
    36fc:	str	r1, [fp, #-28]	; 0xffffffe4
    3700:	str	r2, [fp, #-32]	; 0xffffffe0
    3704:	str	r3, [fp, #-36]	; 0xffffffdc
    3708:	ldr	r2, [fp, #-32]	; 0xffffffe0
    370c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    3710:	ldr	r0, [fp, #-24]	; 0xffffffe8
    3714:	bl	53f4 <gen_load_a>
    3718:	str	r0, [fp, #-8]
    371c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    3720:	cmn	r3, #1
    3724:	beq	374c <gen_ncmp+0x60>
    3728:	mov	r0, #84	; 0x54
    372c:	bl	2c6c <new_stmt>
    3730:	str	r0, [fp, #-12]
    3734:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3738:	ldr	r3, [fp, #-12]
    373c:	str	r2, [r3, #12]
    3740:	ldr	r1, [fp, #-12]
    3744:	ldr	r0, [fp, #-8]
    3748:	bl	d1b8 <sf_append>
    374c:	ldr	r3, [fp, #4]
    3750:	orr	r3, r3, #5
    3754:	mov	r0, r3
    3758:	bl	2c28 <new_block>
    375c:	str	r0, [fp, #-16]
    3760:	ldr	r3, [fp, #-16]
    3764:	ldr	r2, [fp, #-8]
    3768:	str	r2, [r3, #4]
    376c:	ldr	r3, [fp, #-16]
    3770:	ldr	r2, [fp, #12]
    3774:	str	r2, [r3, #20]
    3778:	ldr	r3, [fp, #8]
    377c:	cmp	r3, #0
    3780:	beq	37a4 <gen_ncmp+0xb8>
    3784:	ldr	r3, [fp, #4]
    3788:	cmp	r3, #32
    378c:	beq	379c <gen_ncmp+0xb0>
    3790:	ldr	r3, [fp, #4]
    3794:	cmp	r3, #48	; 0x30
    3798:	bne	37a4 <gen_ncmp+0xb8>
    379c:	ldr	r0, [fp, #-16]
    37a0:	bl	3348 <sf_gen_not>
    37a4:	ldr	r3, [fp, #-16]
    37a8:	mov	r0, r3
    37ac:	sub	sp, fp, #4
    37b0:	pop	{fp, pc}

000037b4 <init_linktype>:
    37b4:	push	{fp, lr}
    37b8:	add	fp, sp, #4
    37bc:	sub	sp, sp, #8
    37c0:	str	r0, [fp, #-8]
    37c4:	ldr	r3, [pc, #4016]	; 477c <init_linktype+0xfc8>
    37c8:	add	r3, pc, r3
    37cc:	ldr	r2, [fp, #-8]
    37d0:	str	r2, [r3]
    37d4:	ldr	r3, [pc, #4004]	; 4780 <init_linktype+0xfcc>
    37d8:	add	r3, pc, r3
    37dc:	mov	r2, #0
    37e0:	str	r2, [r3]
    37e4:	ldr	r3, [pc, #3992]	; 4784 <init_linktype+0xfd0>
    37e8:	add	r3, pc, r3
    37ec:	mov	r2, #0
    37f0:	str	r2, [r3]
    37f4:	ldr	r3, [pc, #3980]	; 4788 <init_linktype+0xfd4>
    37f8:	add	r3, pc, r3
    37fc:	mov	r2, #0
    3800:	str	r2, [r3]
    3804:	ldr	r3, [pc, #3968]	; 478c <init_linktype+0xfd8>
    3808:	add	r3, pc, r3
    380c:	mvn	r2, #0
    3810:	str	r2, [r3]
    3814:	ldr	r3, [pc, #3956]	; 4790 <init_linktype+0xfdc>
    3818:	add	r3, pc, r3
    381c:	mvn	r2, #0
    3820:	str	r2, [r3]
    3824:	ldr	r3, [pc, #3944]	; 4794 <init_linktype+0xfe0>
    3828:	add	r3, pc, r3
    382c:	mvn	r2, #0
    3830:	str	r2, [r3]
    3834:	ldr	r3, [pc, #3932]	; 4798 <init_linktype+0xfe4>
    3838:	add	r3, pc, r3
    383c:	mvn	r2, #0
    3840:	str	r2, [r3]
    3844:	ldr	r3, [pc, #3920]	; 479c <init_linktype+0xfe8>
    3848:	add	r3, pc, r3
    384c:	mov	r2, #0
    3850:	str	r2, [r3]
    3854:	ldr	r3, [pc, #3908]	; 47a0 <init_linktype+0xfec>
    3858:	add	r3, pc, r3
    385c:	mvn	r2, #0
    3860:	str	r2, [r3]
    3864:	ldr	r3, [pc, #3896]	; 47a4 <init_linktype+0xff0>
    3868:	add	r3, pc, r3
    386c:	mvn	r2, #0
    3870:	str	r2, [r3]
    3874:	ldr	r3, [pc, #3884]	; 47a8 <init_linktype+0xff4>
    3878:	add	r3, pc, r3
    387c:	mvn	r2, #0
    3880:	str	r2, [r3]
    3884:	ldr	r3, [pc, #3872]	; 47ac <init_linktype+0xff8>
    3888:	add	r3, pc, r3
    388c:	mvn	r2, #0
    3890:	str	r2, [r3]
    3894:	ldr	r3, [pc, #3860]	; 47b0 <init_linktype+0xffc>
    3898:	add	r3, pc, r3
    389c:	mvn	r2, #0
    38a0:	str	r2, [r3]
    38a4:	ldr	r3, [pc, #3848]	; 47b4 <init_linktype+0x1000>
    38a8:	add	r3, pc, r3
    38ac:	mov	r2, #0
    38b0:	str	r2, [r3]
    38b4:	ldr	r3, [pc, #3836]	; 47b8 <init_linktype+0x1004>
    38b8:	add	r3, pc, r3
    38bc:	mov	r2, #0
    38c0:	str	r2, [r3]
    38c4:	ldr	r3, [pc, #3824]	; 47bc <init_linktype+0x1008>
    38c8:	add	r3, pc, r3
    38cc:	mov	r2, #0
    38d0:	str	r2, [r3]
    38d4:	ldr	r3, [pc, #3812]	; 47c0 <init_linktype+0x100c>
    38d8:	add	r3, pc, r3
    38dc:	mvn	r2, #0
    38e0:	str	r2, [r3]
    38e4:	ldr	r3, [pc, #3800]	; 47c4 <init_linktype+0x1010>
    38e8:	add	r3, pc, r3
    38ec:	mvn	r2, #0
    38f0:	str	r2, [r3]
    38f4:	ldr	r3, [pc, #3788]	; 47c8 <init_linktype+0x1014>
    38f8:	add	r3, pc, r3
    38fc:	mov	r2, #0
    3900:	str	r2, [r3]
    3904:	ldr	r3, [pc, #3776]	; 47cc <init_linktype+0x1018>
    3908:	add	r3, pc, r3
    390c:	mvn	r2, #0
    3910:	str	r2, [r3]
    3914:	ldr	r3, [pc, #3764]	; 47d0 <init_linktype+0x101c>
    3918:	add	r3, pc, r3
    391c:	mvn	r2, #0
    3920:	str	r2, [r3]
    3924:	ldr	r3, [pc, #3752]	; 47d4 <init_linktype+0x1020>
    3928:	add	r3, pc, r3
    392c:	ldr	r3, [r3]
    3930:	cmp	r3, #229	; 0xe5
    3934:	addls	pc, pc, r3, lsl #2
    3938:	b	528c <init_linktype+0x1ad8>
    393c:	b	3e28 <init_linktype+0x674>
    3940:	b	3d5c <init_linktype+0x5a8>
    3944:	b	528c <init_linktype+0x1ad8>
    3948:	b	528c <init_linktype+0x1ad8>
    394c:	b	528c <init_linktype+0x1ad8>
    3950:	b	528c <init_linktype+0x1ad8>
    3954:	b	3fc0 <init_linktype+0x80c>
    3958:	b	3cd4 <init_linktype+0x520>
    395c:	b	3da0 <init_linktype+0x5ec>
    3960:	b	3eb0 <init_linktype+0x6fc>
    3964:	b	3f7c <init_linktype+0x7c8>
    3968:	b	40ac <init_linktype+0x8f8>
    396c:	b	41a4 <init_linktype+0x9f0>
    3970:	b	528c <init_linktype+0x1ad8>
    3974:	b	528c <init_linktype+0x1ad8>
    3978:	b	3de4 <init_linktype+0x630>
    397c:	b	3f38 <init_linktype+0x784>
    3980:	b	528c <init_linktype+0x1ad8>
    3984:	b	528c <init_linktype+0x1ad8>
    3988:	b	40ac <init_linktype+0x8f8>
    398c:	b	528c <init_linktype+0x1ad8>
    3990:	b	528c <init_linktype+0x1ad8>
    3994:	b	528c <init_linktype+0x1ad8>
    3998:	b	528c <init_linktype+0x1ad8>
    399c:	b	528c <init_linktype+0x1ad8>
    39a0:	b	528c <init_linktype+0x1ad8>
    39a4:	b	528c <init_linktype+0x1ad8>
    39a8:	b	528c <init_linktype+0x1ad8>
    39ac:	b	528c <init_linktype+0x1ad8>
    39b0:	b	528c <init_linktype+0x1ad8>
    39b4:	b	528c <init_linktype+0x1ad8>
    39b8:	b	528c <init_linktype+0x1ad8>
    39bc:	b	528c <init_linktype+0x1ad8>
    39c0:	b	528c <init_linktype+0x1ad8>
    39c4:	b	528c <init_linktype+0x1ad8>
    39c8:	b	528c <init_linktype+0x1ad8>
    39cc:	b	528c <init_linktype+0x1ad8>
    39d0:	b	528c <init_linktype+0x1ad8>
    39d4:	b	528c <init_linktype+0x1ad8>
    39d8:	b	528c <init_linktype+0x1ad8>
    39dc:	b	528c <init_linktype+0x1ad8>
    39e0:	b	528c <init_linktype+0x1ad8>
    39e4:	b	528c <init_linktype+0x1ad8>
    39e8:	b	528c <init_linktype+0x1ad8>
    39ec:	b	528c <init_linktype+0x1ad8>
    39f0:	b	528c <init_linktype+0x1ad8>
    39f4:	b	528c <init_linktype+0x1ad8>
    39f8:	b	528c <init_linktype+0x1ad8>
    39fc:	b	528c <init_linktype+0x1ad8>
    3a00:	b	528c <init_linktype+0x1ad8>
    3a04:	b	3eb0 <init_linktype+0x6fc>
    3a08:	b	3ef4 <init_linktype+0x740>
    3a0c:	b	528c <init_linktype+0x1ad8>
    3a10:	b	528c <init_linktype+0x1ad8>
    3a14:	b	528c <init_linktype+0x1ad8>
    3a18:	b	528c <init_linktype+0x1ad8>
    3a1c:	b	528c <init_linktype+0x1ad8>
    3a20:	b	528c <init_linktype+0x1ad8>
    3a24:	b	528c <init_linktype+0x1ad8>
    3a28:	b	528c <init_linktype+0x1ad8>
    3a2c:	b	528c <init_linktype+0x1ad8>
    3a30:	b	528c <init_linktype+0x1ad8>
    3a34:	b	528c <init_linktype+0x1ad8>
    3a38:	b	528c <init_linktype+0x1ad8>
    3a3c:	b	528c <init_linktype+0x1ad8>
    3a40:	b	528c <init_linktype+0x1ad8>
    3a44:	b	528c <init_linktype+0x1ad8>
    3a48:	b	528c <init_linktype+0x1ad8>
    3a4c:	b	528c <init_linktype+0x1ad8>
    3a50:	b	528c <init_linktype+0x1ad8>
    3a54:	b	528c <init_linktype+0x1ad8>
    3a58:	b	528c <init_linktype+0x1ad8>
    3a5c:	b	528c <init_linktype+0x1ad8>
    3a60:	b	528c <init_linktype+0x1ad8>
    3a64:	b	528c <init_linktype+0x1ad8>
    3a68:	b	528c <init_linktype+0x1ad8>
    3a6c:	b	528c <init_linktype+0x1ad8>
    3a70:	b	528c <init_linktype+0x1ad8>
    3a74:	b	528c <init_linktype+0x1ad8>
    3a78:	b	528c <init_linktype+0x1ad8>
    3a7c:	b	528c <init_linktype+0x1ad8>
    3a80:	b	528c <init_linktype+0x1ad8>
    3a84:	b	528c <init_linktype+0x1ad8>
    3a88:	b	528c <init_linktype+0x1ad8>
    3a8c:	b	528c <init_linktype+0x1ad8>
    3a90:	b	528c <init_linktype+0x1ad8>
    3a94:	b	528c <init_linktype+0x1ad8>
    3a98:	b	528c <init_linktype+0x1ad8>
    3a9c:	b	528c <init_linktype+0x1ad8>
    3aa0:	b	528c <init_linktype+0x1ad8>
    3aa4:	b	528c <init_linktype+0x1ad8>
    3aa8:	b	528c <init_linktype+0x1ad8>
    3aac:	b	528c <init_linktype+0x1ad8>
    3ab0:	b	528c <init_linktype+0x1ad8>
    3ab4:	b	528c <init_linktype+0x1ad8>
    3ab8:	b	528c <init_linktype+0x1ad8>
    3abc:	b	528c <init_linktype+0x1ad8>
    3ac0:	b	528c <init_linktype+0x1ad8>
    3ac4:	b	528c <init_linktype+0x1ad8>
    3ac8:	b	4408 <init_linktype+0xc54>
    3acc:	b	528c <init_linktype+0x1ad8>
    3ad0:	b	528c <init_linktype+0x1ad8>
    3ad4:	b	528c <init_linktype+0x1ad8>
    3ad8:	b	528c <init_linktype+0x1ad8>
    3adc:	b	3eb0 <init_linktype+0x6fc>
    3ae0:	b	4004 <init_linktype+0x850>
    3ae4:	b	528c <init_linktype+0x1ad8>
    3ae8:	b	42b4 <init_linktype+0xb00>
    3aec:	b	3e28 <init_linktype+0x674>
    3af0:	b	3e6c <init_linktype+0x6b8>
    3af4:	b	528c <init_linktype+0x1ad8>
    3af8:	b	528c <init_linktype+0x1ad8>
    3afc:	b	528c <init_linktype+0x1ad8>
    3b00:	b	41e8 <init_linktype+0xa34>
    3b04:	b	422c <init_linktype+0xa78>
    3b08:	b	528c <init_linktype+0x1ad8>
    3b0c:	b	528c <init_linktype+0x1ad8>
    3b10:	b	528c <init_linktype+0x1ad8>
    3b14:	b	528c <init_linktype+0x1ad8>
    3b18:	b	4004 <init_linktype+0x850>
    3b1c:	b	528c <init_linktype+0x1ad8>
    3b20:	b	528c <init_linktype+0x1ad8>
    3b24:	b	4270 <init_linktype+0xabc>
    3b28:	b	40f0 <init_linktype+0x93c>
    3b2c:	b	528c <init_linktype+0x1ad8>
    3b30:	b	528c <init_linktype+0x1ad8>
    3b34:	b	528c <init_linktype+0x1ad8>
    3b38:	b	4004 <init_linktype+0x850>
    3b3c:	b	528c <init_linktype+0x1ad8>
    3b40:	b	3d18 <init_linktype+0x564>
    3b44:	b	444c <init_linktype+0xc98>
    3b48:	b	444c <init_linktype+0xc98>
    3b4c:	b	45e4 <init_linktype+0xe30>
    3b50:	b	45a0 <init_linktype+0xdec>
    3b54:	b	444c <init_linktype+0xc98>
    3b58:	b	44d4 <init_linktype+0xd20>
    3b5c:	b	466c <init_linktype+0xeb8>
    3b60:	b	4490 <init_linktype+0xcdc>
    3b64:	b	433c <init_linktype+0xb88>
    3b68:	b	4c8c <init_linktype+0x14d8>
    3b6c:	b	4bf8 <init_linktype+0x1444>
    3b70:	b	528c <init_linktype+0x1ad8>
    3b74:	b	528c <init_linktype+0x1ad8>
    3b78:	b	43c4 <init_linktype+0xc10>
    3b7c:	b	4380 <init_linktype+0xbcc>
    3b80:	b	528c <init_linktype+0x1ad8>
    3b84:	b	528c <init_linktype+0x1ad8>
    3b88:	b	528c <init_linktype+0x1ad8>
    3b8c:	b	528c <init_linktype+0x1ad8>
    3b90:	b	528c <init_linktype+0x1ad8>
    3b94:	b	528c <init_linktype+0x1ad8>
    3b98:	b	528c <init_linktype+0x1ad8>
    3b9c:	b	528c <init_linktype+0x1ad8>
    3ba0:	b	528c <init_linktype+0x1ad8>
    3ba4:	b	528c <init_linktype+0x1ad8>
    3ba8:	b	528c <init_linktype+0x1ad8>
    3bac:	b	528c <init_linktype+0x1ad8>
    3bb0:	b	528c <init_linktype+0x1ad8>
    3bb4:	b	528c <init_linktype+0x1ad8>
    3bb8:	b	528c <init_linktype+0x1ad8>
    3bbc:	b	528c <init_linktype+0x1ad8>
    3bc0:	b	528c <init_linktype+0x1ad8>
    3bc4:	b	528c <init_linktype+0x1ad8>
    3bc8:	b	4004 <init_linktype+0x850>
    3bcc:	b	4628 <init_linktype+0xe74>
    3bd0:	b	528c <init_linktype+0x1ad8>
    3bd4:	b	3eb0 <init_linktype+0x6fc>
    3bd8:	b	4518 <init_linktype+0xd64>
    3bdc:	b	455c <init_linktype+0xda8>
    3be0:	b	528c <init_linktype+0x1ad8>
    3be4:	b	528c <init_linktype+0x1ad8>
    3be8:	b	528c <init_linktype+0x1ad8>
    3bec:	b	528c <init_linktype+0x1ad8>
    3bf0:	b	528c <init_linktype+0x1ad8>
    3bf4:	b	528c <init_linktype+0x1ad8>
    3bf8:	b	528c <init_linktype+0x1ad8>
    3bfc:	b	528c <init_linktype+0x1ad8>
    3c00:	b	4db4 <init_linktype+0x1600>
    3c04:	b	4518 <init_linktype+0xd64>
    3c08:	b	444c <init_linktype+0xc98>
    3c0c:	b	444c <init_linktype+0xc98>
    3c10:	b	444c <init_linktype+0xc98>
    3c14:	b	42f8 <init_linktype+0xb44>
    3c18:	b	46b0 <init_linktype+0xefc>
    3c1c:	b	528c <init_linktype+0x1ad8>
    3c20:	b	528c <init_linktype+0x1ad8>
    3c24:	b	4df8 <init_linktype+0x1644>
    3c28:	b	4e3c <init_linktype+0x1688>
    3c2c:	b	528c <init_linktype+0x1ad8>
    3c30:	b	4e80 <init_linktype+0x16cc>
    3c34:	b	4ec4 <init_linktype+0x1710>
    3c38:	b	4f08 <init_linktype+0x1754>
    3c3c:	b	4058 <init_linktype+0x8a4>
    3c40:	b	4f4c <init_linktype+0x1798>
    3c44:	b	4738 <init_linktype+0xf84>
    3c48:	b	4f90 <init_linktype+0x17dc>
    3c4c:	b	4fd4 <init_linktype+0x1820>
    3c50:	b	4d20 <init_linktype+0x156c>
    3c54:	b	5018 <init_linktype+0x1864>
    3c58:	b	505c <init_linktype+0x18a8>
    3c5c:	b	46f4 <init_linktype+0xf40>
    3c60:	b	50a0 <init_linktype+0x18ec>
    3c64:	b	50e4 <init_linktype+0x1930>
    3c68:	b	528c <init_linktype+0x1ad8>
    3c6c:	b	528c <init_linktype+0x1ad8>
    3c70:	b	528c <init_linktype+0x1ad8>
    3c74:	b	528c <init_linktype+0x1ad8>
    3c78:	b	528c <init_linktype+0x1ad8>
    3c7c:	b	528c <init_linktype+0x1ad8>
    3c80:	b	528c <init_linktype+0x1ad8>
    3c84:	b	528c <init_linktype+0x1ad8>
    3c88:	b	528c <init_linktype+0x1ad8>
    3c8c:	b	528c <init_linktype+0x1ad8>
    3c90:	b	528c <init_linktype+0x1ad8>
    3c94:	b	528c <init_linktype+0x1ad8>
    3c98:	b	5138 <init_linktype+0x1984>
    3c9c:	b	528c <init_linktype+0x1ad8>
    3ca0:	b	528c <init_linktype+0x1ad8>
    3ca4:	b	528c <init_linktype+0x1ad8>
    3ca8:	b	517c <init_linktype+0x19c8>
    3cac:	b	51c0 <init_linktype+0x1a0c>
    3cb0:	b	528c <init_linktype+0x1ad8>
    3cb4:	b	528c <init_linktype+0x1ad8>
    3cb8:	b	528c <init_linktype+0x1ad8>
    3cbc:	b	528c <init_linktype+0x1ad8>
    3cc0:	b	528c <init_linktype+0x1ad8>
    3cc4:	b	5248 <init_linktype+0x1a94>
    3cc8:	b	5204 <init_linktype+0x1a50>
    3ccc:	b	41a4 <init_linktype+0x9f0>
    3cd0:	b	41a4 <init_linktype+0x9f0>
    3cd4:	ldr	r3, [pc, #2812]	; 47d8 <init_linktype+0x1024>
    3cd8:	add	r3, pc, r3
    3cdc:	mov	r2, #2
    3ce0:	str	r2, [r3]
    3ce4:	ldr	r3, [pc, #2800]	; 47dc <init_linktype+0x1028>
    3ce8:	add	r3, pc, r3
    3cec:	mov	r2, #6
    3cf0:	str	r2, [r3]
    3cf4:	ldr	r3, [pc, #2788]	; 47e0 <init_linktype+0x102c>
    3cf8:	add	r3, pc, r3
    3cfc:	mov	r2, #0
    3d00:	str	r2, [r3]
    3d04:	ldr	r3, [pc, #2776]	; 47e4 <init_linktype+0x1030>
    3d08:	add	r3, pc, r3
    3d0c:	mov	r2, #0
    3d10:	str	r2, [r3]
    3d14:	b	52ac <init_linktype+0x1af8>
    3d18:	ldr	r3, [pc, #2760]	; 47e8 <init_linktype+0x1034>
    3d1c:	add	r3, pc, r3
    3d20:	mov	r2, #4
    3d24:	str	r2, [r3]
    3d28:	ldr	r3, [pc, #2748]	; 47ec <init_linktype+0x1038>
    3d2c:	add	r3, pc, r3
    3d30:	mov	r2, #8
    3d34:	str	r2, [r3]
    3d38:	ldr	r3, [pc, #2736]	; 47f0 <init_linktype+0x103c>
    3d3c:	add	r3, pc, r3
    3d40:	mov	r2, #0
    3d44:	str	r2, [r3]
    3d48:	ldr	r3, [pc, #2724]	; 47f4 <init_linktype+0x1040>
    3d4c:	add	r3, pc, r3
    3d50:	mov	r2, #0
    3d54:	str	r2, [r3]
    3d58:	b	52ac <init_linktype+0x1af8>
    3d5c:	ldr	r3, [pc, #2708]	; 47f8 <init_linktype+0x1044>
    3d60:	add	r3, pc, r3
    3d64:	mov	r2, #12
    3d68:	str	r2, [r3]
    3d6c:	ldr	r3, [pc, #2696]	; 47fc <init_linktype+0x1048>
    3d70:	add	r3, pc, r3
    3d74:	mov	r2, #14
    3d78:	str	r2, [r3]
    3d7c:	ldr	r3, [pc, #2684]	; 4800 <init_linktype+0x104c>
    3d80:	add	r3, pc, r3
    3d84:	mov	r2, #0
    3d88:	str	r2, [r3]
    3d8c:	ldr	r3, [pc, #2672]	; 4804 <init_linktype+0x1050>
    3d90:	add	r3, pc, r3
    3d94:	mov	r2, #3
    3d98:	str	r2, [r3]
    3d9c:	b	52ac <init_linktype+0x1af8>
    3da0:	ldr	r3, [pc, #2656]	; 4808 <init_linktype+0x1054>
    3da4:	add	r3, pc, r3
    3da8:	mvn	r2, #0
    3dac:	str	r2, [r3]
    3db0:	ldr	r3, [pc, #2644]	; 480c <init_linktype+0x1058>
    3db4:	add	r3, pc, r3
    3db8:	mov	r2, #16
    3dbc:	str	r2, [r3]
    3dc0:	ldr	r3, [pc, #2632]	; 4810 <init_linktype+0x105c>
    3dc4:	add	r3, pc, r3
    3dc8:	mov	r2, #0
    3dcc:	str	r2, [r3]
    3dd0:	ldr	r3, [pc, #2620]	; 4814 <init_linktype+0x1060>
    3dd4:	add	r3, pc, r3
    3dd8:	mov	r2, #0
    3ddc:	str	r2, [r3]
    3de0:	b	52ac <init_linktype+0x1af8>
    3de4:	ldr	r3, [pc, #2604]	; 4818 <init_linktype+0x1064>
    3de8:	add	r3, pc, r3
    3dec:	mvn	r2, #0
    3df0:	str	r2, [r3]
    3df4:	ldr	r3, [pc, #2592]	; 481c <init_linktype+0x1068>
    3df8:	add	r3, pc, r3
    3dfc:	mov	r2, #24
    3e00:	str	r2, [r3]
    3e04:	ldr	r3, [pc, #2580]	; 4820 <init_linktype+0x106c>
    3e08:	add	r3, pc, r3
    3e0c:	mov	r2, #0
    3e10:	str	r2, [r3]
    3e14:	ldr	r3, [pc, #2568]	; 4824 <init_linktype+0x1070>
    3e18:	add	r3, pc, r3
    3e1c:	mov	r2, #0
    3e20:	str	r2, [r3]
    3e24:	b	52ac <init_linktype+0x1af8>
    3e28:	ldr	r3, [pc, #2552]	; 4828 <init_linktype+0x1074>
    3e2c:	add	r3, pc, r3
    3e30:	mov	r2, #0
    3e34:	str	r2, [r3]
    3e38:	ldr	r3, [pc, #2540]	; 482c <init_linktype+0x1078>
    3e3c:	add	r3, pc, r3
    3e40:	mov	r2, #4
    3e44:	str	r2, [r3]
    3e48:	ldr	r3, [pc, #2528]	; 4830 <init_linktype+0x107c>
    3e4c:	add	r3, pc, r3
    3e50:	mov	r2, #0
    3e54:	str	r2, [r3]
    3e58:	ldr	r3, [pc, #2516]	; 4834 <init_linktype+0x1080>
    3e5c:	add	r3, pc, r3
    3e60:	mov	r2, #0
    3e64:	str	r2, [r3]
    3e68:	b	52ac <init_linktype+0x1af8>
    3e6c:	ldr	r3, [pc, #2500]	; 4838 <init_linktype+0x1084>
    3e70:	add	r3, pc, r3
    3e74:	mov	r2, #0
    3e78:	str	r2, [r3]
    3e7c:	ldr	r3, [pc, #2488]	; 483c <init_linktype+0x1088>
    3e80:	add	r3, pc, r3
    3e84:	mov	r2, #12
    3e88:	str	r2, [r3]
    3e8c:	ldr	r3, [pc, #2476]	; 4840 <init_linktype+0x108c>
    3e90:	add	r3, pc, r3
    3e94:	mov	r2, #0
    3e98:	str	r2, [r3]
    3e9c:	ldr	r3, [pc, #2464]	; 4844 <init_linktype+0x1090>
    3ea0:	add	r3, pc, r3
    3ea4:	mov	r2, #0
    3ea8:	str	r2, [r3]
    3eac:	b	52ac <init_linktype+0x1af8>
    3eb0:	ldr	r3, [pc, #2448]	; 4848 <init_linktype+0x1094>
    3eb4:	add	r3, pc, r3
    3eb8:	mov	r2, #2
    3ebc:	str	r2, [r3]
    3ec0:	ldr	r3, [pc, #2436]	; 484c <init_linktype+0x1098>
    3ec4:	add	r3, pc, r3
    3ec8:	mov	r2, #4
    3ecc:	str	r2, [r3]
    3ed0:	ldr	r3, [pc, #2424]	; 4850 <init_linktype+0x109c>
    3ed4:	add	r3, pc, r3
    3ed8:	mov	r2, #0
    3edc:	str	r2, [r3]
    3ee0:	ldr	r3, [pc, #2412]	; 4854 <init_linktype+0x10a0>
    3ee4:	add	r3, pc, r3
    3ee8:	mov	r2, #0
    3eec:	str	r2, [r3]
    3ef0:	b	52ac <init_linktype+0x1af8>
    3ef4:	ldr	r3, [pc, #2396]	; 4858 <init_linktype+0x10a4>
    3ef8:	add	r3, pc, r3
    3efc:	mov	r2, #6
    3f00:	str	r2, [r3]
    3f04:	ldr	r3, [pc, #2384]	; 485c <init_linktype+0x10a8>
    3f08:	add	r3, pc, r3
    3f0c:	mov	r2, #8
    3f10:	str	r2, [r3]
    3f14:	ldr	r3, [pc, #2372]	; 4860 <init_linktype+0x10ac>
    3f18:	add	r3, pc, r3
    3f1c:	mov	r2, #0
    3f20:	str	r2, [r3]
    3f24:	ldr	r3, [pc, #2360]	; 4864 <init_linktype+0x10b0>
    3f28:	add	r3, pc, r3
    3f2c:	mov	r2, #0
    3f30:	str	r2, [r3]
    3f34:	b	52ac <init_linktype+0x1af8>
    3f38:	ldr	r3, [pc, #2344]	; 4868 <init_linktype+0x10b4>
    3f3c:	add	r3, pc, r3
    3f40:	mov	r2, #5
    3f44:	str	r2, [r3]
    3f48:	ldr	r3, [pc, #2332]	; 486c <init_linktype+0x10b8>
    3f4c:	add	r3, pc, r3
    3f50:	mov	r2, #24
    3f54:	str	r2, [r3]
    3f58:	ldr	r3, [pc, #2320]	; 4870 <init_linktype+0x10bc>
    3f5c:	add	r3, pc, r3
    3f60:	mov	r2, #0
    3f64:	str	r2, [r3]
    3f68:	ldr	r3, [pc, #2308]	; 4874 <init_linktype+0x10c0>
    3f6c:	add	r3, pc, r3
    3f70:	mov	r2, #0
    3f74:	str	r2, [r3]
    3f78:	b	52ac <init_linktype+0x1af8>
    3f7c:	ldr	r3, [pc, #2292]	; 4878 <init_linktype+0x10c4>
    3f80:	add	r3, pc, r3
    3f84:	mov	r2, #13
    3f88:	str	r2, [r3]
    3f8c:	ldr	r3, [pc, #2280]	; 487c <init_linktype+0x10c8>
    3f90:	add	r3, pc, r3
    3f94:	mov	r2, #13
    3f98:	str	r2, [r3]
    3f9c:	ldr	r3, [pc, #2268]	; 4880 <init_linktype+0x10cc>
    3fa0:	add	r3, pc, r3
    3fa4:	mov	r2, #8
    3fa8:	str	r2, [r3]
    3fac:	ldr	r3, [pc, #2256]	; 4884 <init_linktype+0x10d0>
    3fb0:	add	r3, pc, r3
    3fb4:	mov	r2, #3
    3fb8:	str	r2, [r3]
    3fbc:	b	52ac <init_linktype+0x1af8>
    3fc0:	ldr	r3, [pc, #2240]	; 4888 <init_linktype+0x10d4>
    3fc4:	add	r3, pc, r3
    3fc8:	mov	r2, #14
    3fcc:	str	r2, [r3]
    3fd0:	ldr	r3, [pc, #2228]	; 488c <init_linktype+0x10d8>
    3fd4:	add	r3, pc, r3
    3fd8:	mov	r2, #14
    3fdc:	str	r2, [r3]
    3fe0:	ldr	r3, [pc, #2216]	; 4890 <init_linktype+0x10dc>
    3fe4:	add	r3, pc, r3
    3fe8:	mov	r2, #8
    3fec:	str	r2, [r3]
    3ff0:	ldr	r3, [pc, #2204]	; 4894 <init_linktype+0x10e0>
    3ff4:	add	r3, pc, r3
    3ff8:	mov	r2, #3
    3ffc:	str	r2, [r3]
    4000:	b	52ac <init_linktype+0x1af8>
    4004:	ldr	r3, [pc, #2188]	; 4898 <init_linktype+0x10e4>
    4008:	add	r3, pc, r3
    400c:	mov	r2, #24
    4010:	str	r2, [r3]
    4014:	ldr	r3, [pc, #2176]	; 489c <init_linktype+0x10e8>
    4018:	add	r3, pc, r3
    401c:	mov	r2, #0
    4020:	str	r2, [r3]
    4024:	ldr	r3, [pc, #2164]	; 48a0 <init_linktype+0x10ec>
    4028:	add	r3, pc, r3
    402c:	mov	r2, #1
    4030:	str	r2, [r3]
    4034:	ldr	r3, [pc, #2152]	; 48a4 <init_linktype+0x10f0>
    4038:	add	r3, pc, r3
    403c:	mov	r2, #8
    4040:	str	r2, [r3]
    4044:	ldr	r3, [pc, #2140]	; 48a8 <init_linktype+0x10f4>
    4048:	add	r3, pc, r3
    404c:	mov	r2, #3
    4050:	str	r2, [r3]
    4054:	b	52ac <init_linktype+0x1af8>
    4058:	ldr	r3, [pc, #2124]	; 48ac <init_linktype+0x10f8>
    405c:	add	r3, pc, r3
    4060:	mov	r2, #24
    4064:	str	r2, [r3]
    4068:	ldr	r3, [pc, #2112]	; 48b0 <init_linktype+0x10fc>
    406c:	add	r3, pc, r3
    4070:	mov	r2, #0
    4074:	str	r2, [r3]
    4078:	ldr	r3, [pc, #2100]	; 48b4 <init_linktype+0x1100>
    407c:	add	r3, pc, r3
    4080:	mov	r2, #1
    4084:	str	r2, [r3]
    4088:	ldr	r3, [pc, #2088]	; 48b8 <init_linktype+0x1104>
    408c:	add	r3, pc, r3
    4090:	mov	r2, #8
    4094:	str	r2, [r3]
    4098:	ldr	r3, [pc, #2076]	; 48bc <init_linktype+0x1108>
    409c:	add	r3, pc, r3
    40a0:	mov	r2, #3
    40a4:	str	r2, [r3]
    40a8:	b	52ac <init_linktype+0x1af8>
    40ac:	ldr	r3, [pc, #2060]	; 48c0 <init_linktype+0x110c>
    40b0:	add	r3, pc, r3
    40b4:	mov	r2, #0
    40b8:	str	r2, [r3]
    40bc:	ldr	r3, [pc, #2048]	; 48c4 <init_linktype+0x1110>
    40c0:	add	r3, pc, r3
    40c4:	mov	r2, #0
    40c8:	str	r2, [r3]
    40cc:	ldr	r3, [pc, #2036]	; 48c8 <init_linktype+0x1114>
    40d0:	add	r3, pc, r3
    40d4:	mov	r2, #8
    40d8:	str	r2, [r3]
    40dc:	ldr	r3, [pc, #2024]	; 48cc <init_linktype+0x1118>
    40e0:	add	r3, pc, r3
    40e4:	mov	r2, #3
    40e8:	str	r2, [r3]
    40ec:	b	52ac <init_linktype+0x1af8>
    40f0:	ldr	r3, [pc, #2008]	; 48d0 <init_linktype+0x111c>
    40f4:	add	r3, pc, r3
    40f8:	mov	r2, #1
    40fc:	str	r2, [r3]
    4100:	ldr	r3, [pc, #1996]	; 48d4 <init_linktype+0x1120>
    4104:	add	r3, pc, r3
    4108:	mov	r2, #1
    410c:	str	r2, [r3]
    4110:	ldr	r3, [pc, #1984]	; 48d8 <init_linktype+0x1124>
    4114:	add	r3, pc, r3
    4118:	mov	r2, #2
    411c:	str	r2, [r3]
    4120:	ldr	r3, [pc, #1972]	; 48dc <init_linktype+0x1128>
    4124:	add	r3, pc, r3
    4128:	mov	r2, #0
    412c:	str	r2, [r3]
    4130:	ldr	r3, [pc, #1960]	; 48e0 <init_linktype+0x112c>
    4134:	add	r3, pc, r3
    4138:	mvn	r2, #0
    413c:	str	r2, [r3]
    4140:	ldr	r3, [pc, #1948]	; 48e4 <init_linktype+0x1130>
    4144:	add	r3, pc, r3
    4148:	mov	r2, #4
    414c:	str	r2, [r3]
    4150:	ldr	r3, [pc, #1936]	; 48e8 <init_linktype+0x1134>
    4154:	add	r3, pc, r3
    4158:	ldr	r2, [r3]
    415c:	ldr	r3, [pc, #1928]	; 48ec <init_linktype+0x1138>
    4160:	add	r3, pc, r3
    4164:	str	r2, [r3]
    4168:	ldr	r3, [pc, #1920]	; 48f0 <init_linktype+0x113c>
    416c:	add	r3, pc, r3
    4170:	ldr	r2, [r3]
    4174:	ldr	r3, [pc, #1912]	; 48f4 <init_linktype+0x1140>
    4178:	add	r3, pc, r3
    417c:	str	r2, [r3]
    4180:	ldr	r3, [pc, #1904]	; 48f8 <init_linktype+0x1144>
    4184:	add	r3, pc, r3
    4188:	mov	r2, #8
    418c:	str	r2, [r3]
    4190:	ldr	r3, [pc, #1892]	; 48fc <init_linktype+0x1148>
    4194:	add	r3, pc, r3
    4198:	mov	r2, #3
    419c:	str	r2, [r3]
    41a0:	b	52ac <init_linktype+0x1af8>
    41a4:	ldr	r3, [pc, #1876]	; 4900 <init_linktype+0x114c>
    41a8:	add	r3, pc, r3
    41ac:	mvn	r2, #0
    41b0:	str	r2, [r3]
    41b4:	ldr	r3, [pc, #1864]	; 4904 <init_linktype+0x1150>
    41b8:	add	r3, pc, r3
    41bc:	mov	r2, #0
    41c0:	str	r2, [r3]
    41c4:	ldr	r3, [pc, #1852]	; 4908 <init_linktype+0x1154>
    41c8:	add	r3, pc, r3
    41cc:	mov	r2, #0
    41d0:	str	r2, [r3]
    41d4:	ldr	r3, [pc, #1840]	; 490c <init_linktype+0x1158>
    41d8:	add	r3, pc, r3
    41dc:	mov	r2, #0
    41e0:	str	r2, [r3]
    41e4:	b	52ac <init_linktype+0x1af8>
    41e8:	ldr	r3, [pc, #1824]	; 4910 <init_linktype+0x115c>
    41ec:	add	r3, pc, r3
    41f0:	mov	r2, #14
    41f4:	str	r2, [r3]
    41f8:	ldr	r3, [pc, #1812]	; 4914 <init_linktype+0x1160>
    41fc:	add	r3, pc, r3
    4200:	mov	r2, #16
    4204:	str	r2, [r3]
    4208:	ldr	r3, [pc, #1800]	; 4918 <init_linktype+0x1164>
    420c:	add	r3, pc, r3
    4210:	mov	r2, #0
    4214:	str	r2, [r3]
    4218:	ldr	r3, [pc, #1788]	; 491c <init_linktype+0x1168>
    421c:	add	r3, pc, r3
    4220:	mov	r2, #0
    4224:	str	r2, [r3]
    4228:	b	52ac <init_linktype+0x1af8>
    422c:	ldr	r3, [pc, #1772]	; 4920 <init_linktype+0x116c>
    4230:	add	r3, pc, r3
    4234:	mvn	r2, #0
    4238:	str	r2, [r3]
    423c:	ldr	r3, [pc, #1760]	; 4924 <init_linktype+0x1170>
    4240:	add	r3, pc, r3
    4244:	mov	r2, #0
    4248:	str	r2, [r3]
    424c:	ldr	r3, [pc, #1748]	; 4928 <init_linktype+0x1174>
    4250:	add	r3, pc, r3
    4254:	mov	r2, #0
    4258:	str	r2, [r3]
    425c:	ldr	r3, [pc, #1736]	; 492c <init_linktype+0x1178>
    4260:	add	r3, pc, r3
    4264:	mov	r2, #0
    4268:	str	r2, [r3]
    426c:	b	52ac <init_linktype+0x1af8>
    4270:	ldr	r3, [pc, #1720]	; 4930 <init_linktype+0x117c>
    4274:	add	r3, pc, r3
    4278:	mov	r2, #16
    427c:	str	r2, [r3]
    4280:	ldr	r3, [pc, #1708]	; 4934 <init_linktype+0x1180>
    4284:	add	r3, pc, r3
    4288:	mov	r2, #16
    428c:	str	r2, [r3]
    4290:	ldr	r3, [pc, #1696]	; 4938 <init_linktype+0x1184>
    4294:	add	r3, pc, r3
    4298:	mov	r2, #8
    429c:	str	r2, [r3]
    42a0:	ldr	r3, [pc, #1684]	; 493c <init_linktype+0x1188>
    42a4:	add	r3, pc, r3
    42a8:	mov	r2, #3
    42ac:	str	r2, [r3]
    42b0:	b	52ac <init_linktype+0x1af8>
    42b4:	ldr	r3, [pc, #1668]	; 4940 <init_linktype+0x118c>
    42b8:	add	r3, pc, r3
    42bc:	mvn	r2, #0
    42c0:	str	r2, [r3]
    42c4:	ldr	r3, [pc, #1656]	; 4944 <init_linktype+0x1190>
    42c8:	add	r3, pc, r3
    42cc:	mov	r2, #0
    42d0:	str	r2, [r3]
    42d4:	ldr	r3, [pc, #1644]	; 4948 <init_linktype+0x1194>
    42d8:	add	r3, pc, r3
    42dc:	mov	r2, #0
    42e0:	str	r2, [r3]
    42e4:	ldr	r3, [pc, #1632]	; 494c <init_linktype+0x1198>
    42e8:	add	r3, pc, r3
    42ec:	mov	r2, #0
    42f0:	str	r2, [r3]
    42f4:	b	52ac <init_linktype+0x1af8>
    42f8:	ldr	r3, [pc, #1616]	; 4950 <init_linktype+0x119c>
    42fc:	add	r3, pc, r3
    4300:	mvn	r2, #0
    4304:	str	r2, [r3]
    4308:	ldr	r3, [pc, #1604]	; 4954 <init_linktype+0x11a0>
    430c:	add	r3, pc, r3
    4310:	mov	r2, #0
    4314:	str	r2, [r3]
    4318:	ldr	r3, [pc, #1592]	; 4958 <init_linktype+0x11a4>
    431c:	add	r3, pc, r3
    4320:	mov	r2, #4
    4324:	str	r2, [r3]
    4328:	ldr	r3, [pc, #1580]	; 495c <init_linktype+0x11a8>
    432c:	add	r3, pc, r3
    4330:	mov	r2, #0
    4334:	str	r2, [r3]
    4338:	b	52ac <init_linktype+0x1af8>
    433c:	ldr	r3, [pc, #1564]	; 4960 <init_linktype+0x11ac>
    4340:	add	r3, pc, r3
    4344:	mov	r2, #16
    4348:	str	r2, [r3]
    434c:	ldr	r3, [pc, #1552]	; 4964 <init_linktype+0x11b0>
    4350:	add	r3, pc, r3
    4354:	mov	r2, #18
    4358:	str	r2, [r3]
    435c:	ldr	r3, [pc, #1540]	; 4968 <init_linktype+0x11b4>
    4360:	add	r3, pc, r3
    4364:	mov	r2, #0
    4368:	str	r2, [r3]
    436c:	ldr	r3, [pc, #1528]	; 496c <init_linktype+0x11b8>
    4370:	add	r3, pc, r3
    4374:	mov	r2, #0
    4378:	str	r2, [r3]
    437c:	b	52ac <init_linktype+0x1af8>
    4380:	ldr	r3, [pc, #1512]	; 4970 <init_linktype+0x11bc>
    4384:	add	r3, pc, r3
    4388:	mvn	r2, #0
    438c:	str	r2, [r3]
    4390:	ldr	r3, [pc, #1500]	; 4974 <init_linktype+0x11c0>
    4394:	add	r3, pc, r3
    4398:	mvn	r2, #0
    439c:	str	r2, [r3]
    43a0:	ldr	r3, [pc, #1488]	; 4978 <init_linktype+0x11c4>
    43a4:	add	r3, pc, r3
    43a8:	mvn	r2, #0
    43ac:	str	r2, [r3]
    43b0:	ldr	r3, [pc, #1476]	; 497c <init_linktype+0x11c8>
    43b4:	add	r3, pc, r3
    43b8:	mvn	r2, #0
    43bc:	str	r2, [r3]
    43c0:	b	52ac <init_linktype+0x1af8>
    43c4:	ldr	r3, [pc, #1460]	; 4980 <init_linktype+0x11cc>
    43c8:	add	r3, pc, r3
    43cc:	mvn	r2, #0
    43d0:	str	r2, [r3]
    43d4:	ldr	r3, [pc, #1448]	; 4984 <init_linktype+0x11d0>
    43d8:	add	r3, pc, r3
    43dc:	mvn	r2, #0
    43e0:	str	r2, [r3]
    43e4:	ldr	r3, [pc, #1436]	; 4988 <init_linktype+0x11d4>
    43e8:	add	r3, pc, r3
    43ec:	mvn	r2, #0
    43f0:	str	r2, [r3]
    43f4:	ldr	r3, [pc, #1424]	; 498c <init_linktype+0x11d8>
    43f8:	add	r3, pc, r3
    43fc:	mvn	r2, #0
    4400:	str	r2, [r3]
    4404:	b	52ac <init_linktype+0x1af8>
    4408:	ldr	r3, [pc, #1408]	; 4990 <init_linktype+0x11dc>
    440c:	add	r3, pc, r3
    4410:	mov	r2, #6
    4414:	str	r2, [r3]
    4418:	ldr	r3, [pc, #1396]	; 4994 <init_linktype+0x11e0>
    441c:	add	r3, pc, r3
    4420:	mov	r2, #44	; 0x2c
    4424:	str	r2, [r3]
    4428:	ldr	r3, [pc, #1384]	; 4998 <init_linktype+0x11e4>
    442c:	add	r3, pc, r3
    4430:	mov	r2, #0
    4434:	str	r2, [r3]
    4438:	ldr	r3, [pc, #1372]	; 499c <init_linktype+0x11e8>
    443c:	add	r3, pc, r3
    4440:	mov	r2, #0
    4444:	str	r2, [r3]
    4448:	b	52ac <init_linktype+0x1af8>
    444c:	ldr	r3, [pc, #1356]	; 49a0 <init_linktype+0x11ec>
    4450:	add	r3, pc, r3
    4454:	mov	r2, #4
    4458:	str	r2, [r3]
    445c:	ldr	r3, [pc, #1344]	; 49a4 <init_linktype+0x11f0>
    4460:	add	r3, pc, r3
    4464:	mov	r2, #4
    4468:	str	r2, [r3]
    446c:	ldr	r3, [pc, #1332]	; 49a8 <init_linktype+0x11f4>
    4470:	add	r3, pc, r3
    4474:	mov	r2, #0
    4478:	str	r2, [r3]
    447c:	ldr	r3, [pc, #1320]	; 49ac <init_linktype+0x11f8>
    4480:	add	r3, pc, r3
    4484:	mvn	r2, #0
    4488:	str	r2, [r3]
    448c:	b	52ac <init_linktype+0x1af8>
    4490:	ldr	r3, [pc, #1304]	; 49b0 <init_linktype+0x11fc>
    4494:	add	r3, pc, r3
    4498:	mov	r2, #4
    449c:	str	r2, [r3]
    44a0:	ldr	r3, [pc, #1292]	; 49b4 <init_linktype+0x1200>
    44a4:	add	r3, pc, r3
    44a8:	mov	r2, #4
    44ac:	str	r2, [r3]
    44b0:	ldr	r3, [pc, #1280]	; 49b8 <init_linktype+0x1204>
    44b4:	add	r3, pc, r3
    44b8:	mov	r2, #0
    44bc:	str	r2, [r3]
    44c0:	ldr	r3, [pc, #1268]	; 49bc <init_linktype+0x1208>
    44c4:	add	r3, pc, r3
    44c8:	mov	r2, #10
    44cc:	str	r2, [r3]
    44d0:	b	52ac <init_linktype+0x1af8>
    44d4:	ldr	r3, [pc, #1252]	; 49c0 <init_linktype+0x120c>
    44d8:	add	r3, pc, r3
    44dc:	mov	r2, #8
    44e0:	str	r2, [r3]
    44e4:	ldr	r3, [pc, #1240]	; 49c4 <init_linktype+0x1210>
    44e8:	add	r3, pc, r3
    44ec:	mov	r2, #8
    44f0:	str	r2, [r3]
    44f4:	ldr	r3, [pc, #1228]	; 49c8 <init_linktype+0x1214>
    44f8:	add	r3, pc, r3
    44fc:	mov	r2, #0
    4500:	str	r2, [r3]
    4504:	ldr	r3, [pc, #1216]	; 49cc <init_linktype+0x1218>
    4508:	add	r3, pc, r3
    450c:	mov	r2, #10
    4510:	str	r2, [r3]
    4514:	b	52ac <init_linktype+0x1af8>
    4518:	ldr	r3, [pc, #1200]	; 49d0 <init_linktype+0x121c>
    451c:	add	r3, pc, r3
    4520:	mov	r2, #14
    4524:	str	r2, [r3]
    4528:	ldr	r3, [pc, #1188]	; 49d4 <init_linktype+0x1220>
    452c:	add	r3, pc, r3
    4530:	mov	r2, #16
    4534:	str	r2, [r3]
    4538:	ldr	r3, [pc, #1176]	; 49d8 <init_linktype+0x1224>
    453c:	add	r3, pc, r3
    4540:	mov	r2, #18
    4544:	str	r2, [r3]
    4548:	ldr	r3, [pc, #1164]	; 49dc <init_linktype+0x1228>
    454c:	add	r3, pc, r3
    4550:	mov	r2, #21
    4554:	str	r2, [r3]
    4558:	b	52ac <init_linktype+0x1af8>
    455c:	ldr	r3, [pc, #1148]	; 49e0 <init_linktype+0x122c>
    4560:	add	r3, pc, r3
    4564:	mov	r2, #4
    4568:	str	r2, [r3]
    456c:	ldr	r3, [pc, #1136]	; 49e4 <init_linktype+0x1230>
    4570:	add	r3, pc, r3
    4574:	mov	r2, #6
    4578:	str	r2, [r3]
    457c:	ldr	r3, [pc, #1124]	; 49e8 <init_linktype+0x1234>
    4580:	add	r3, pc, r3
    4584:	mov	r2, #0
    4588:	str	r2, [r3]
    458c:	ldr	r3, [pc, #1112]	; 49ec <init_linktype+0x1238>
    4590:	add	r3, pc, r3
    4594:	mvn	r2, #0
    4598:	str	r2, [r3]
    459c:	b	52ac <init_linktype+0x1af8>
    45a0:	ldr	r3, [pc, #1096]	; 49f0 <init_linktype+0x123c>
    45a4:	add	r3, pc, r3
    45a8:	mov	r2, #6
    45ac:	str	r2, [r3]
    45b0:	ldr	r3, [pc, #1084]	; 49f4 <init_linktype+0x1240>
    45b4:	add	r3, pc, r3
    45b8:	mov	r2, #12
    45bc:	str	r2, [r3]
    45c0:	ldr	r3, [pc, #1072]	; 49f8 <init_linktype+0x1244>
    45c4:	add	r3, pc, r3
    45c8:	mov	r2, #0
    45cc:	str	r2, [r3]
    45d0:	ldr	r3, [pc, #1060]	; 49fc <init_linktype+0x1248>
    45d4:	add	r3, pc, r3
    45d8:	mvn	r2, #0
    45dc:	str	r2, [r3]
    45e0:	b	52ac <init_linktype+0x1af8>
    45e4:	ldr	r3, [pc, #1044]	; 4a00 <init_linktype+0x124c>
    45e8:	add	r3, pc, r3
    45ec:	mov	r2, #6
    45f0:	str	r2, [r3]
    45f4:	ldr	r3, [pc, #1032]	; 4a04 <init_linktype+0x1250>
    45f8:	add	r3, pc, r3
    45fc:	mvn	r2, #0
    4600:	str	r2, [r3]
    4604:	ldr	r3, [pc, #1020]	; 4a08 <init_linktype+0x1254>
    4608:	add	r3, pc, r3
    460c:	mvn	r2, #0
    4610:	str	r2, [r3]
    4614:	ldr	r3, [pc, #1008]	; 4a0c <init_linktype+0x1258>
    4618:	add	r3, pc, r3
    461c:	mvn	r2, #0
    4620:	str	r2, [r3]
    4624:	b	52ac <init_linktype+0x1af8>
    4628:	ldr	r3, [pc, #992]	; 4a10 <init_linktype+0x125c>
    462c:	add	r3, pc, r3
    4630:	mov	r2, #12
    4634:	str	r2, [r3]
    4638:	ldr	r3, [pc, #980]	; 4a14 <init_linktype+0x1260>
    463c:	add	r3, pc, r3
    4640:	mov	r2, #12
    4644:	str	r2, [r3]
    4648:	ldr	r3, [pc, #968]	; 4a18 <init_linktype+0x1264>
    464c:	add	r3, pc, r3
    4650:	mov	r2, #0
    4654:	str	r2, [r3]
    4658:	ldr	r3, [pc, #956]	; 4a1c <init_linktype+0x1268>
    465c:	add	r3, pc, r3
    4660:	mvn	r2, #0
    4664:	str	r2, [r3]
    4668:	b	52ac <init_linktype+0x1af8>
    466c:	ldr	r3, [pc, #940]	; 4a20 <init_linktype+0x126c>
    4670:	add	r3, pc, r3
    4674:	mov	r2, #12
    4678:	str	r2, [r3]
    467c:	ldr	r3, [pc, #928]	; 4a24 <init_linktype+0x1270>
    4680:	add	r3, pc, r3
    4684:	mvn	r2, #0
    4688:	str	r2, [r3]
    468c:	ldr	r3, [pc, #916]	; 4a28 <init_linktype+0x1274>
    4690:	add	r3, pc, r3
    4694:	mvn	r2, #0
    4698:	str	r2, [r3]
    469c:	ldr	r3, [pc, #904]	; 4a2c <init_linktype+0x1278>
    46a0:	add	r3, pc, r3
    46a4:	mvn	r2, #0
    46a8:	str	r2, [r3]
    46ac:	b	52ac <init_linktype+0x1af8>
    46b0:	ldr	r3, [pc, #888]	; 4a30 <init_linktype+0x127c>
    46b4:	add	r3, pc, r3
    46b8:	mov	r2, #18
    46bc:	str	r2, [r3]
    46c0:	ldr	r3, [pc, #876]	; 4a34 <init_linktype+0x1280>
    46c4:	add	r3, pc, r3
    46c8:	mvn	r2, #0
    46cc:	str	r2, [r3]
    46d0:	ldr	r3, [pc, #864]	; 4a38 <init_linktype+0x1284>
    46d4:	add	r3, pc, r3
    46d8:	mvn	r2, #0
    46dc:	str	r2, [r3]
    46e0:	ldr	r3, [pc, #852]	; 4a3c <init_linktype+0x1288>
    46e4:	add	r3, pc, r3
    46e8:	mvn	r2, #0
    46ec:	str	r2, [r3]
    46f0:	b	52ac <init_linktype+0x1af8>
    46f4:	ldr	r3, [pc, #836]	; 4a40 <init_linktype+0x128c>
    46f8:	add	r3, pc, r3
    46fc:	mov	r2, #18
    4700:	str	r2, [r3]
    4704:	ldr	r3, [pc, #824]	; 4a44 <init_linktype+0x1290>
    4708:	add	r3, pc, r3
    470c:	mvn	r2, #0
    4710:	str	r2, [r3]
    4714:	ldr	r3, [pc, #812]	; 4a48 <init_linktype+0x1294>
    4718:	add	r3, pc, r3
    471c:	mvn	r2, #0
    4720:	str	r2, [r3]
    4724:	ldr	r3, [pc, #800]	; 4a4c <init_linktype+0x1298>
    4728:	add	r3, pc, r3
    472c:	mvn	r2, #0
    4730:	str	r2, [r3]
    4734:	b	52ac <init_linktype+0x1af8>
    4738:	ldr	r3, [pc, #784]	; 4a50 <init_linktype+0x129c>
    473c:	add	r3, pc, r3
    4740:	mov	r2, #8
    4744:	str	r2, [r3]
    4748:	ldr	r3, [pc, #772]	; 4a54 <init_linktype+0x12a0>
    474c:	add	r3, pc, r3
    4750:	mvn	r2, #0
    4754:	str	r2, [r3]
    4758:	ldr	r3, [pc, #760]	; 4a58 <init_linktype+0x12a4>
    475c:	add	r3, pc, r3
    4760:	mvn	r2, #0
    4764:	str	r2, [r3]
    4768:	ldr	r3, [pc, #748]	; 4a5c <init_linktype+0x12a8>
    476c:	add	r3, pc, r3
    4770:	mvn	r2, #0
    4774:	str	r2, [r3]
    4778:	b	52ac <init_linktype+0x1af8>
    477c:	.word	0x00036f24
    4780:	.word	0x00036ec8
    4784:	.word	0x00036ed0
    4788:	.word	0x00036ec4
    478c:	.word	0x00036eb8
    4790:	.word	0x00036eac
    4794:	.word	0x00036ea0
    4798:	.word	0x00036ea8
    479c:	.word	0x00036e6c
    47a0:	.word	0x00036e74
    47a4:	.word	0x00036e68
    47a8:	.word	0x00036e5c
    47ac:	.word	0x00036e50
    47b0:	.word	0x00036e44
    47b4:	.word	0x00036df0
    47b8:	.word	0x00036dec
    47bc:	.word	0x00036de0
    47c0:	.word	0x000369ac
    47c4:	.word	0x000369a0
    47c8:	.word	0x00036994
    47cc:	.word	0x00036d94
    47d0:	.word	0x00036d94
    47d4:	.word	0x00036dc4
    47d8:	.word	0x000369d8
    47dc:	.word	0x000369bc
    47e0:	.word	0x000369ec
    47e4:	.word	0x000369e0
    47e8:	.word	0x00036994
    47ec:	.word	0x00036978
    47f0:	.word	0x000369a8
    47f4:	.word	0x0003699c
    47f8:	.word	0x00036950
    47fc:	.word	0x00036934
    4800:	.word	0x00036964
    4804:	.word	0x00036958
    4808:	.word	0x0003690c
    480c:	.word	0x000368f0
    4810:	.word	0x00036920
    4814:	.word	0x00036914
    4818:	.word	0x000368c8
    481c:	.word	0x000368ac
    4820:	.word	0x000368dc
    4824:	.word	0x000368d0
    4828:	.word	0x00036884
    482c:	.word	0x00036868
    4830:	.word	0x00036898
    4834:	.word	0x0003688c
    4838:	.word	0x00036840
    483c:	.word	0x00036824
    4840:	.word	0x00036854
    4844:	.word	0x00036848
    4848:	.word	0x000367fc
    484c:	.word	0x000367e0
    4850:	.word	0x00036810
    4854:	.word	0x00036804
    4858:	.word	0x000367b8
    485c:	.word	0x0003679c
    4860:	.word	0x000367cc
    4864:	.word	0x000367c0
    4868:	.word	0x00036774
    486c:	.word	0x00036758
    4870:	.word	0x00036788
    4874:	.word	0x0003677c
    4878:	.word	0x00036730
    487c:	.word	0x00036714
    4880:	.word	0x00036744
    4884:	.word	0x00036738
    4888:	.word	0x000366ec
    488c:	.word	0x000366d0
    4890:	.word	0x00036700
    4894:	.word	0x000366f4
    4898:	.word	0x000366a8
    489c:	.word	0x0003668c
    48a0:	.word	0x00036680
    48a4:	.word	0x000366ac
    48a8:	.word	0x000366a0
    48ac:	.word	0x00036654
    48b0:	.word	0x00036638
    48b4:	.word	0x0003662c
    48b8:	.word	0x00036658
    48bc:	.word	0x0003664c
    48c0:	.word	0x00036600
    48c4:	.word	0x000365e4
    48c8:	.word	0x00036614
    48cc:	.word	0x00036608
    48d0:	.word	0x000365c4
    48d4:	.word	0x000365bc
    48d8:	.word	0x000365b0
    48dc:	.word	0x000365a4
    48e0:	.word	0x0003656c
    48e4:	.word	0x0003659c
    48e8:	.word	0x0003658c
    48ec:	.word	0x00036550
    48f0:	.word	0x00036574
    48f4:	.word	0x0003652c
    48f8:	.word	0x00036560
    48fc:	.word	0x00036554
    4900:	.word	0x00036508
    4904:	.word	0x000364ec
    4908:	.word	0x0003651c
    490c:	.word	0x00036510
    4910:	.word	0x000364c4
    4914:	.word	0x000364a8
    4918:	.word	0x000364d8
    491c:	.word	0x000364cc
    4920:	.word	0x00036480
    4924:	.word	0x00036464
    4928:	.word	0x00036494
    492c:	.word	0x00036488
    4930:	.word	0x0003643c
    4934:	.word	0x00036420
    4938:	.word	0x00036450
    493c:	.word	0x00036444
    4940:	.word	0x000363f8
    4944:	.word	0x000363dc
    4948:	.word	0x0003640c
    494c:	.word	0x00036400
    4950:	.word	0x000363b4
    4954:	.word	0x00036398
    4958:	.word	0x000363c8
    495c:	.word	0x000363bc
    4960:	.word	0x00036370
    4964:	.word	0x00036354
    4968:	.word	0x00036384
    496c:	.word	0x00036378
    4970:	.word	0x0003632c
    4974:	.word	0x00036310
    4978:	.word	0x00036340
    497c:	.word	0x00036334
    4980:	.word	0x000362e8
    4984:	.word	0x000362cc
    4988:	.word	0x000362fc
    498c:	.word	0x000362f0
    4990:	.word	0x000362a4
    4994:	.word	0x00036288
    4998:	.word	0x000362b8
    499c:	.word	0x000362ac
    49a0:	.word	0x00036260
    49a4:	.word	0x00036244
    49a8:	.word	0x00036274
    49ac:	.word	0x00036268
    49b0:	.word	0x0003621c
    49b4:	.word	0x00036200
    49b8:	.word	0x00036230
    49bc:	.word	0x00036224
    49c0:	.word	0x000361d8
    49c4:	.word	0x000361bc
    49c8:	.word	0x000361ec
    49cc:	.word	0x000361e0
    49d0:	.word	0x00036188
    49d4:	.word	0x00036184
    49d8:	.word	0x000361a8
    49dc:	.word	0x0003619c
    49e0:	.word	0x00036150
    49e4:	.word	0x00036134
    49e8:	.word	0x00036164
    49ec:	.word	0x00036158
    49f0:	.word	0x0003610c
    49f4:	.word	0x000360f0
    49f8:	.word	0x00036120
    49fc:	.word	0x00036114
    4a00:	.word	0x000360c8
    4a04:	.word	0x000360ac
    4a08:	.word	0x000360dc
    4a0c:	.word	0x000360d0
    4a10:	.word	0x00036084
    4a14:	.word	0x00036068
    4a18:	.word	0x00036098
    4a1c:	.word	0x0003608c
    4a20:	.word	0x00036040
    4a24:	.word	0x00036024
    4a28:	.word	0x00036054
    4a2c:	.word	0x00036048
    4a30:	.word	0x00035ffc
    4a34:	.word	0x00035fe0
    4a38:	.word	0x00036010
    4a3c:	.word	0x00036004
    4a40:	.word	0x00035fb8
    4a44:	.word	0x00035f9c
    4a48:	.word	0x00035fcc
    4a4c:	.word	0x00035fc0
    4a50:	.word	0x00035f74
    4a54:	.word	0x00035f58
    4a58:	.word	0x00035f88
    4a5c:	.word	0x00035f7c
    4a60:	.word	0x00035ad0
    4a64:	.word	0x00035ac4
    4a68:	.word	0x00035ab8
    4a6c:	.word	0x00035aac
    4a70:	.word	0x00035aa0
    4a74:	.word	0x00035a64
    4a78:	.word	0x00035a48
    4a7c:	.word	0x00035a78
    4a80:	.word	0x00035a6c
    4a84:	.word	0x00035a3c
    4a88:	.word	0x00035a30
    4a8c:	.word	0x00035a24
    4a90:	.word	0x00035a18
    4a94:	.word	0x00035a0c
    4a98:	.word	0x000359d0
    4a9c:	.word	0x000359b4
    4aa0:	.word	0x000359e4
    4aa4:	.word	0x000359d8
    4aa8:	.word	0x000359a8
    4aac:	.word	0x0003599c
    4ab0:	.word	0x00035990
    4ab4:	.word	0x00035984
    4ab8:	.word	0x00035978
    4abc:	.word	0x0003593c
    4ac0:	.word	0x00035920
    4ac4:	.word	0x00035950
    4ac8:	.word	0x00035944
    4acc:	.word	0x000358f8
    4ad0:	.word	0x000358dc
    4ad4:	.word	0x0003590c
    4ad8:	.word	0x00035900
    4adc:	.word	0x000358b4
    4ae0:	.word	0x00035898
    4ae4:	.word	0x000358c8
    4ae8:	.word	0x000358bc
    4aec:	.word	0x00035870
    4af0:	.word	0x00035854
    4af4:	.word	0x00035884
    4af8:	.word	0x00035878
    4afc:	.word	0x0003582c
    4b00:	.word	0x00035810
    4b04:	.word	0x00035840
    4b08:	.word	0x00035834
    4b0c:	.word	0x000357e8
    4b10:	.word	0x000357cc
    4b14:	.word	0x000357fc
    4b18:	.word	0x000357f0
    4b1c:	.word	0x000357a4
    4b20:	.word	0x00035788
    4b24:	.word	0x000357b8
    4b28:	.word	0x000357ac
    4b2c:	.word	0x00035760
    4b30:	.word	0x00035744
    4b34:	.word	0x00035774
    4b38:	.word	0x00035768
    4b3c:	.word	0x0003571c
    4b40:	.word	0x00035700
    4b44:	.word	0x00035730
    4b48:	.word	0x00035724
    4b4c:	.word	0x000356d8
    4b50:	.word	0x000356bc
    4b54:	.word	0x000356ec
    4b58:	.word	0x000356e0
    4b5c:	.word	0x00035694
    4b60:	.word	0x00035678
    4b64:	.word	0x000356a8
    4b68:	.word	0x0003569c
    4b6c:	.word	0x00035650
    4b70:	.word	0x00035634
    4b74:	.word	0x00035664
    4b78:	.word	0x00035658
    4b7c:	.word	0x0003560c
    4b80:	.word	0x000355f0
    4b84:	.word	0x00035620
    4b88:	.word	0x00035614
    4b8c:	.word	0x000355c8
    4b90:	.word	0x000355ac
    4b94:	.word	0x000355dc
    4b98:	.word	0x000355d0
    4b9c:	.word	0x00035578
    4ba0:	.word	0x00035574
    4ba4:	.word	0x00035558
    4ba8:	.word	0x00035588
    4bac:	.word	0x0003557c
    4bb0:	.word	0x00035530
    4bb4:	.word	0x00035514
    4bb8:	.word	0x00035544
    4bbc:	.word	0x00035538
    4bc0:	.word	0x000354ec
    4bc4:	.word	0x000354d0
    4bc8:	.word	0x00035500
    4bcc:	.word	0x000354f4
    4bd0:	.word	0x000354a8
    4bd4:	.word	0x0003548c
    4bd8:	.word	0x000354bc
    4bdc:	.word	0x000354b0
    4be0:	.word	0x00035464
    4be4:	.word	0x00035448
    4be8:	.word	0x00035478
    4bec:	.word	0x0003546c
    4bf0:	.word	0x0003545c
    4bf4:	.word	0x00016ff8
    4bf8:	ldr	r3, [pc, #-416]	; 4a60 <init_linktype+0x12ac>
    4bfc:	add	r3, pc, r3
    4c00:	mov	r2, #2
    4c04:	str	r2, [r3]
    4c08:	ldr	r3, [pc, #-428]	; 4a64 <init_linktype+0x12b0>
    4c0c:	add	r3, pc, r3
    4c10:	mov	r2, #3
    4c14:	str	r2, [r3]
    4c18:	ldr	r3, [pc, #-440]	; 4a68 <init_linktype+0x12b4>
    4c1c:	add	r3, pc, r3
    4c20:	mov	r2, #4
    4c24:	str	r2, [r3]
    4c28:	ldr	r3, [pc, #-452]	; 4a6c <init_linktype+0x12b8>
    4c2c:	add	r3, pc, r3
    4c30:	mov	r2, #4
    4c34:	str	r2, [r3]
    4c38:	ldr	r3, [pc, #-464]	; 4a70 <init_linktype+0x12bc>
    4c3c:	add	r3, pc, r3
    4c40:	mov	r2, #7
    4c44:	str	r2, [r3]
    4c48:	ldr	r3, [pc, #-476]	; 4a74 <init_linktype+0x12c0>
    4c4c:	add	r3, pc, r3
    4c50:	mvn	r2, #0
    4c54:	str	r2, [r3]
    4c58:	ldr	r3, [pc, #-488]	; 4a78 <init_linktype+0x12c4>
    4c5c:	add	r3, pc, r3
    4c60:	mvn	r2, #0
    4c64:	str	r2, [r3]
    4c68:	ldr	r3, [pc, #-500]	; 4a7c <init_linktype+0x12c8>
    4c6c:	add	r3, pc, r3
    4c70:	mvn	r2, #0
    4c74:	str	r2, [r3]
    4c78:	ldr	r3, [pc, #-512]	; 4a80 <init_linktype+0x12cc>
    4c7c:	add	r3, pc, r3
    4c80:	mvn	r2, #0
    4c84:	str	r2, [r3]
    4c88:	b	52ac <init_linktype+0x1af8>
    4c8c:	ldr	r3, [pc, #-528]	; 4a84 <init_linktype+0x12d0>
    4c90:	add	r3, pc, r3
    4c94:	mov	r2, #6
    4c98:	str	r2, [r3]
    4c9c:	ldr	r3, [pc, #-540]	; 4a88 <init_linktype+0x12d4>
    4ca0:	add	r3, pc, r3
    4ca4:	mov	r2, #7
    4ca8:	str	r2, [r3]
    4cac:	ldr	r3, [pc, #-552]	; 4a8c <init_linktype+0x12d8>
    4cb0:	add	r3, pc, r3
    4cb4:	mov	r2, #8
    4cb8:	str	r2, [r3]
    4cbc:	ldr	r3, [pc, #-564]	; 4a90 <init_linktype+0x12dc>
    4cc0:	add	r3, pc, r3
    4cc4:	mov	r2, #8
    4cc8:	str	r2, [r3]
    4ccc:	ldr	r3, [pc, #-576]	; 4a94 <init_linktype+0x12e0>
    4cd0:	add	r3, pc, r3
    4cd4:	mov	r2, #11
    4cd8:	str	r2, [r3]
    4cdc:	ldr	r3, [pc, #-588]	; 4a98 <init_linktype+0x12e4>
    4ce0:	add	r3, pc, r3
    4ce4:	mvn	r2, #0
    4ce8:	str	r2, [r3]
    4cec:	ldr	r3, [pc, #-600]	; 4a9c <init_linktype+0x12e8>
    4cf0:	add	r3, pc, r3
    4cf4:	mvn	r2, #0
    4cf8:	str	r2, [r3]
    4cfc:	ldr	r3, [pc, #-612]	; 4aa0 <init_linktype+0x12ec>
    4d00:	add	r3, pc, r3
    4d04:	mvn	r2, #0
    4d08:	str	r2, [r3]
    4d0c:	ldr	r3, [pc, #-624]	; 4aa4 <init_linktype+0x12f0>
    4d10:	add	r3, pc, r3
    4d14:	mvn	r2, #0
    4d18:	str	r2, [r3]
    4d1c:	b	52ac <init_linktype+0x1af8>
    4d20:	ldr	r3, [pc, #-640]	; 4aa8 <init_linktype+0x12f4>
    4d24:	add	r3, pc, r3
    4d28:	mov	r2, #22
    4d2c:	str	r2, [r3]
    4d30:	ldr	r3, [pc, #-652]	; 4aac <init_linktype+0x12f8>
    4d34:	add	r3, pc, r3
    4d38:	mov	r2, #23
    4d3c:	str	r2, [r3]
    4d40:	ldr	r3, [pc, #-664]	; 4ab0 <init_linktype+0x12fc>
    4d44:	add	r3, pc, r3
    4d48:	mov	r2, #24
    4d4c:	str	r2, [r3]
    4d50:	ldr	r3, [pc, #-676]	; 4ab4 <init_linktype+0x1300>
    4d54:	add	r3, pc, r3
    4d58:	mov	r2, #24
    4d5c:	str	r2, [r3]
    4d60:	ldr	r3, [pc, #-688]	; 4ab8 <init_linktype+0x1304>
    4d64:	add	r3, pc, r3
    4d68:	mov	r2, #27
    4d6c:	str	r2, [r3]
    4d70:	ldr	r3, [pc, #-700]	; 4abc <init_linktype+0x1308>
    4d74:	add	r3, pc, r3
    4d78:	mvn	r2, #0
    4d7c:	str	r2, [r3]
    4d80:	ldr	r3, [pc, #-712]	; 4ac0 <init_linktype+0x130c>
    4d84:	add	r3, pc, r3
    4d88:	mvn	r2, #0
    4d8c:	str	r2, [r3]
    4d90:	ldr	r3, [pc, #-724]	; 4ac4 <init_linktype+0x1310>
    4d94:	add	r3, pc, r3
    4d98:	mvn	r2, #0
    4d9c:	str	r2, [r3]
    4da0:	ldr	r3, [pc, #-736]	; 4ac8 <init_linktype+0x1314>
    4da4:	add	r3, pc, r3
    4da8:	mvn	r2, #0
    4dac:	str	r2, [r3]
    4db0:	b	52ac <init_linktype+0x1af8>
    4db4:	ldr	r3, [pc, #-752]	; 4acc <init_linktype+0x1318>
    4db8:	add	r3, pc, r3
    4dbc:	mvn	r2, #0
    4dc0:	str	r2, [r3]
    4dc4:	ldr	r3, [pc, #-764]	; 4ad0 <init_linktype+0x131c>
    4dc8:	add	r3, pc, r3
    4dcc:	mvn	r2, #0
    4dd0:	str	r2, [r3]
    4dd4:	ldr	r3, [pc, #-776]	; 4ad4 <init_linktype+0x1320>
    4dd8:	add	r3, pc, r3
    4ddc:	mvn	r2, #0
    4de0:	str	r2, [r3]
    4de4:	ldr	r3, [pc, #-788]	; 4ad8 <init_linktype+0x1324>
    4de8:	add	r3, pc, r3
    4dec:	mvn	r2, #0
    4df0:	str	r2, [r3]
    4df4:	b	52ac <init_linktype+0x1af8>
    4df8:	ldr	r3, [pc, #-804]	; 4adc <init_linktype+0x1328>
    4dfc:	add	r3, pc, r3
    4e00:	mvn	r2, #0
    4e04:	str	r2, [r3]
    4e08:	ldr	r3, [pc, #-816]	; 4ae0 <init_linktype+0x132c>
    4e0c:	add	r3, pc, r3
    4e10:	mvn	r2, #0
    4e14:	str	r2, [r3]
    4e18:	ldr	r3, [pc, #-828]	; 4ae4 <init_linktype+0x1330>
    4e1c:	add	r3, pc, r3
    4e20:	mvn	r2, #0
    4e24:	str	r2, [r3]
    4e28:	ldr	r3, [pc, #-840]	; 4ae8 <init_linktype+0x1334>
    4e2c:	add	r3, pc, r3
    4e30:	mvn	r2, #0
    4e34:	str	r2, [r3]
    4e38:	b	52ac <init_linktype+0x1af8>
    4e3c:	ldr	r3, [pc, #-856]	; 4aec <init_linktype+0x1338>
    4e40:	add	r3, pc, r3
    4e44:	mvn	r2, #0
    4e48:	str	r2, [r3]
    4e4c:	ldr	r3, [pc, #-868]	; 4af0 <init_linktype+0x133c>
    4e50:	add	r3, pc, r3
    4e54:	mvn	r2, #0
    4e58:	str	r2, [r3]
    4e5c:	ldr	r3, [pc, #-880]	; 4af4 <init_linktype+0x1340>
    4e60:	add	r3, pc, r3
    4e64:	mvn	r2, #0
    4e68:	str	r2, [r3]
    4e6c:	ldr	r3, [pc, #-892]	; 4af8 <init_linktype+0x1344>
    4e70:	add	r3, pc, r3
    4e74:	mvn	r2, #0
    4e78:	str	r2, [r3]
    4e7c:	b	52ac <init_linktype+0x1af8>
    4e80:	ldr	r3, [pc, #-908]	; 4afc <init_linktype+0x1348>
    4e84:	add	r3, pc, r3
    4e88:	mvn	r2, #0
    4e8c:	str	r2, [r3]
    4e90:	ldr	r3, [pc, #-920]	; 4b00 <init_linktype+0x134c>
    4e94:	add	r3, pc, r3
    4e98:	mvn	r2, #0
    4e9c:	str	r2, [r3]
    4ea0:	ldr	r3, [pc, #-932]	; 4b04 <init_linktype+0x1350>
    4ea4:	add	r3, pc, r3
    4ea8:	mvn	r2, #0
    4eac:	str	r2, [r3]
    4eb0:	ldr	r3, [pc, #-944]	; 4b08 <init_linktype+0x1354>
    4eb4:	add	r3, pc, r3
    4eb8:	mvn	r2, #0
    4ebc:	str	r2, [r3]
    4ec0:	b	52ac <init_linktype+0x1af8>
    4ec4:	ldr	r3, [pc, #-960]	; 4b0c <init_linktype+0x1358>
    4ec8:	add	r3, pc, r3
    4ecc:	mvn	r2, #0
    4ed0:	str	r2, [r3]
    4ed4:	ldr	r3, [pc, #-972]	; 4b10 <init_linktype+0x135c>
    4ed8:	add	r3, pc, r3
    4edc:	mvn	r2, #0
    4ee0:	str	r2, [r3]
    4ee4:	ldr	r3, [pc, #-984]	; 4b14 <init_linktype+0x1360>
    4ee8:	add	r3, pc, r3
    4eec:	mvn	r2, #0
    4ef0:	str	r2, [r3]
    4ef4:	ldr	r3, [pc, #-996]	; 4b18 <init_linktype+0x1364>
    4ef8:	add	r3, pc, r3
    4efc:	mvn	r2, #0
    4f00:	str	r2, [r3]
    4f04:	b	52ac <init_linktype+0x1af8>
    4f08:	ldr	r3, [pc, #-1012]	; 4b1c <init_linktype+0x1368>
    4f0c:	add	r3, pc, r3
    4f10:	mvn	r2, #0
    4f14:	str	r2, [r3]
    4f18:	ldr	r3, [pc, #-1024]	; 4b20 <init_linktype+0x136c>
    4f1c:	add	r3, pc, r3
    4f20:	mvn	r2, #0
    4f24:	str	r2, [r3]
    4f28:	ldr	r3, [pc, #-1036]	; 4b24 <init_linktype+0x1370>
    4f2c:	add	r3, pc, r3
    4f30:	mvn	r2, #0
    4f34:	str	r2, [r3]
    4f38:	ldr	r3, [pc, #-1048]	; 4b28 <init_linktype+0x1374>
    4f3c:	add	r3, pc, r3
    4f40:	mvn	r2, #0
    4f44:	str	r2, [r3]
    4f48:	b	52ac <init_linktype+0x1af8>
    4f4c:	ldr	r3, [pc, #-1064]	; 4b2c <init_linktype+0x1378>
    4f50:	add	r3, pc, r3
    4f54:	mvn	r2, #0
    4f58:	str	r2, [r3]
    4f5c:	ldr	r3, [pc, #-1076]	; 4b30 <init_linktype+0x137c>
    4f60:	add	r3, pc, r3
    4f64:	mvn	r2, #0
    4f68:	str	r2, [r3]
    4f6c:	ldr	r3, [pc, #-1088]	; 4b34 <init_linktype+0x1380>
    4f70:	add	r3, pc, r3
    4f74:	mvn	r2, #0
    4f78:	str	r2, [r3]
    4f7c:	ldr	r3, [pc, #-1100]	; 4b38 <init_linktype+0x1384>
    4f80:	add	r3, pc, r3
    4f84:	mvn	r2, #0
    4f88:	str	r2, [r3]
    4f8c:	b	52ac <init_linktype+0x1af8>
    4f90:	ldr	r3, [pc, #-1116]	; 4b3c <init_linktype+0x1388>
    4f94:	add	r3, pc, r3
    4f98:	mvn	r2, #0
    4f9c:	str	r2, [r3]
    4fa0:	ldr	r3, [pc, #-1128]	; 4b40 <init_linktype+0x138c>
    4fa4:	add	r3, pc, r3
    4fa8:	mvn	r2, #0
    4fac:	str	r2, [r3]
    4fb0:	ldr	r3, [pc, #-1140]	; 4b44 <init_linktype+0x1390>
    4fb4:	add	r3, pc, r3
    4fb8:	mvn	r2, #0
    4fbc:	str	r2, [r3]
    4fc0:	ldr	r3, [pc, #-1152]	; 4b48 <init_linktype+0x1394>
    4fc4:	add	r3, pc, r3
    4fc8:	mvn	r2, #0
    4fcc:	str	r2, [r3]
    4fd0:	b	52ac <init_linktype+0x1af8>
    4fd4:	ldr	r3, [pc, #-1168]	; 4b4c <init_linktype+0x1398>
    4fd8:	add	r3, pc, r3
    4fdc:	mvn	r2, #0
    4fe0:	str	r2, [r3]
    4fe4:	ldr	r3, [pc, #-1180]	; 4b50 <init_linktype+0x139c>
    4fe8:	add	r3, pc, r3
    4fec:	mvn	r2, #0
    4ff0:	str	r2, [r3]
    4ff4:	ldr	r3, [pc, #-1192]	; 4b54 <init_linktype+0x13a0>
    4ff8:	add	r3, pc, r3
    4ffc:	mvn	r2, #0
    5000:	str	r2, [r3]
    5004:	ldr	r3, [pc, #-1204]	; 4b58 <init_linktype+0x13a4>
    5008:	add	r3, pc, r3
    500c:	mvn	r2, #0
    5010:	str	r2, [r3]
    5014:	b	52ac <init_linktype+0x1af8>
    5018:	ldr	r3, [pc, #-1220]	; 4b5c <init_linktype+0x13a8>
    501c:	add	r3, pc, r3
    5020:	mvn	r2, #0
    5024:	str	r2, [r3]
    5028:	ldr	r3, [pc, #-1232]	; 4b60 <init_linktype+0x13ac>
    502c:	add	r3, pc, r3
    5030:	mvn	r2, #0
    5034:	str	r2, [r3]
    5038:	ldr	r3, [pc, #-1244]	; 4b64 <init_linktype+0x13b0>
    503c:	add	r3, pc, r3
    5040:	mvn	r2, #0
    5044:	str	r2, [r3]
    5048:	ldr	r3, [pc, #-1256]	; 4b68 <init_linktype+0x13b4>
    504c:	add	r3, pc, r3
    5050:	mvn	r2, #0
    5054:	str	r2, [r3]
    5058:	b	52ac <init_linktype+0x1af8>
    505c:	ldr	r3, [pc, #-1272]	; 4b6c <init_linktype+0x13b8>
    5060:	add	r3, pc, r3
    5064:	mvn	r2, #0
    5068:	str	r2, [r3]
    506c:	ldr	r3, [pc, #-1284]	; 4b70 <init_linktype+0x13bc>
    5070:	add	r3, pc, r3
    5074:	mvn	r2, #0
    5078:	str	r2, [r3]
    507c:	ldr	r3, [pc, #-1296]	; 4b74 <init_linktype+0x13c0>
    5080:	add	r3, pc, r3
    5084:	mvn	r2, #0
    5088:	str	r2, [r3]
    508c:	ldr	r3, [pc, #-1308]	; 4b78 <init_linktype+0x13c4>
    5090:	add	r3, pc, r3
    5094:	mvn	r2, #0
    5098:	str	r2, [r3]
    509c:	b	52ac <init_linktype+0x1af8>
    50a0:	ldr	r3, [pc, #-1324]	; 4b7c <init_linktype+0x13c8>
    50a4:	add	r3, pc, r3
    50a8:	mvn	r2, #0
    50ac:	str	r2, [r3]
    50b0:	ldr	r3, [pc, #-1336]	; 4b80 <init_linktype+0x13cc>
    50b4:	add	r3, pc, r3
    50b8:	mvn	r2, #0
    50bc:	str	r2, [r3]
    50c0:	ldr	r3, [pc, #-1348]	; 4b84 <init_linktype+0x13d0>
    50c4:	add	r3, pc, r3
    50c8:	mvn	r2, #0
    50cc:	str	r2, [r3]
    50d0:	ldr	r3, [pc, #-1360]	; 4b88 <init_linktype+0x13d4>
    50d4:	add	r3, pc, r3
    50d8:	mvn	r2, #0
    50dc:	str	r2, [r3]
    50e0:	b	52ac <init_linktype+0x1af8>
    50e4:	ldr	r3, [pc, #-1376]	; 4b8c <init_linktype+0x13d8>
    50e8:	add	r3, pc, r3
    50ec:	mvn	r2, #0
    50f0:	str	r2, [r3]
    50f4:	ldr	r3, [pc, #-1388]	; 4b90 <init_linktype+0x13dc>
    50f8:	add	r3, pc, r3
    50fc:	mvn	r2, #0
    5100:	str	r2, [r3]
    5104:	ldr	r3, [pc, #-1400]	; 4b94 <init_linktype+0x13e0>
    5108:	add	r3, pc, r3
    510c:	mvn	r2, #0
    5110:	str	r2, [r3]
    5114:	ldr	r3, [pc, #-1412]	; 4b98 <init_linktype+0x13e4>
    5118:	add	r3, pc, r3
    511c:	mvn	r2, #0
    5120:	str	r2, [r3]
    5124:	ldr	r3, [pc, #-1424]	; 4b9c <init_linktype+0x13e8>
    5128:	add	r3, pc, r3
    512c:	mov	r2, #1
    5130:	str	r2, [r3]
    5134:	b	52ac <init_linktype+0x1af8>
    5138:	ldr	r3, [pc, #-1440]	; 4ba0 <init_linktype+0x13ec>
    513c:	add	r3, pc, r3
    5140:	mvn	r2, #0
    5144:	str	r2, [r3]
    5148:	ldr	r3, [pc, #-1452]	; 4ba4 <init_linktype+0x13f0>
    514c:	add	r3, pc, r3
    5150:	mvn	r2, #0
    5154:	str	r2, [r3]
    5158:	ldr	r3, [pc, #-1464]	; 4ba8 <init_linktype+0x13f4>
    515c:	add	r3, pc, r3
    5160:	mvn	r2, #0
    5164:	str	r2, [r3]
    5168:	ldr	r3, [pc, #-1476]	; 4bac <init_linktype+0x13f8>
    516c:	add	r3, pc, r3
    5170:	mvn	r2, #0
    5174:	str	r2, [r3]
    5178:	b	52ac <init_linktype+0x1af8>
    517c:	ldr	r3, [pc, #-1492]	; 4bb0 <init_linktype+0x13fc>
    5180:	add	r3, pc, r3
    5184:	mvn	r2, #0
    5188:	str	r2, [r3]
    518c:	ldr	r3, [pc, #-1504]	; 4bb4 <init_linktype+0x1400>
    5190:	add	r3, pc, r3
    5194:	mvn	r2, #0
    5198:	str	r2, [r3]
    519c:	ldr	r3, [pc, #-1516]	; 4bb8 <init_linktype+0x1404>
    51a0:	add	r3, pc, r3
    51a4:	mvn	r2, #0
    51a8:	str	r2, [r3]
    51ac:	ldr	r3, [pc, #-1528]	; 4bbc <init_linktype+0x1408>
    51b0:	add	r3, pc, r3
    51b4:	mvn	r2, #0
    51b8:	str	r2, [r3]
    51bc:	b	52ac <init_linktype+0x1af8>
    51c0:	ldr	r3, [pc, #-1544]	; 4bc0 <init_linktype+0x140c>
    51c4:	add	r3, pc, r3
    51c8:	mvn	r2, #0
    51cc:	str	r2, [r3]
    51d0:	ldr	r3, [pc, #-1556]	; 4bc4 <init_linktype+0x1410>
    51d4:	add	r3, pc, r3
    51d8:	mvn	r2, #0
    51dc:	str	r2, [r3]
    51e0:	ldr	r3, [pc, #-1568]	; 4bc8 <init_linktype+0x1414>
    51e4:	add	r3, pc, r3
    51e8:	mvn	r2, #0
    51ec:	str	r2, [r3]
    51f0:	ldr	r3, [pc, #-1580]	; 4bcc <init_linktype+0x1418>
    51f4:	add	r3, pc, r3
    51f8:	mvn	r2, #0
    51fc:	str	r2, [r3]
    5200:	b	52ac <init_linktype+0x1af8>
    5204:	ldr	r3, [pc, #-1596]	; 4bd0 <init_linktype+0x141c>
    5208:	add	r3, pc, r3
    520c:	mvn	r2, #0
    5210:	str	r2, [r3]
    5214:	ldr	r3, [pc, #-1608]	; 4bd4 <init_linktype+0x1420>
    5218:	add	r3, pc, r3
    521c:	mvn	r2, #0
    5220:	str	r2, [r3]
    5224:	ldr	r3, [pc, #-1620]	; 4bd8 <init_linktype+0x1424>
    5228:	add	r3, pc, r3
    522c:	mvn	r2, #0
    5230:	str	r2, [r3]
    5234:	ldr	r3, [pc, #-1632]	; 4bdc <init_linktype+0x1428>
    5238:	add	r3, pc, r3
    523c:	mvn	r2, #0
    5240:	str	r2, [r3]
    5244:	b	52ac <init_linktype+0x1af8>
    5248:	ldr	r3, [pc, #-1648]	; 4be0 <init_linktype+0x142c>
    524c:	add	r3, pc, r3
    5250:	mov	r2, #1
    5254:	str	r2, [r3]
    5258:	ldr	r3, [pc, #-1660]	; 4be4 <init_linktype+0x1430>
    525c:	add	r3, pc, r3
    5260:	mov	r2, #24
    5264:	str	r2, [r3]
    5268:	ldr	r3, [pc, #-1672]	; 4be8 <init_linktype+0x1434>
    526c:	add	r3, pc, r3
    5270:	mov	r2, #0
    5274:	str	r2, [r3]
    5278:	ldr	r3, [pc, #-1684]	; 4bec <init_linktype+0x1438>
    527c:	add	r3, pc, r3
    5280:	mvn	r2, #0
    5284:	str	r2, [r3]
    5288:	b	52ac <init_linktype+0x1af8>
    528c:	ldr	r3, [pc, #-1700]	; 4bf0 <init_linktype+0x143c>
    5290:	add	r3, pc, r3
    5294:	ldr	r3, [r3]
    5298:	mov	r1, r3
    529c:	ldr	r3, [pc, #-1712]	; 4bf4 <init_linktype+0x1440>
    52a0:	add	r3, pc, r3
    52a4:	mov	r0, r3
    52a8:	bl	291c <sf_bpf_error>
    52ac:	sub	sp, fp, #4
    52b0:	pop	{fp, pc}

000052b4 <gen_load_llrel>:
    52b4:	push	{fp, lr}
    52b8:	add	fp, sp, #4
    52bc:	sub	sp, sp, #16
    52c0:	str	r0, [fp, #-16]
    52c4:	str	r1, [fp, #-20]	; 0xffffffec
    52c8:	bl	69a4 <gen_llprefixlen>
    52cc:	str	r0, [fp, #-8]
    52d0:	ldr	r3, [fp, #-8]
    52d4:	cmp	r3, #0
    52d8:	beq	530c <gen_load_llrel+0x58>
    52dc:	ldr	r3, [fp, #-20]	; 0xffffffec
    52e0:	orr	r3, r3, #64	; 0x40
    52e4:	mov	r0, r3
    52e8:	bl	2c6c <new_stmt>
    52ec:	str	r0, [fp, #-12]
    52f0:	ldr	r2, [fp, #-16]
    52f4:	ldr	r3, [fp, #-12]
    52f8:	str	r2, [r3, #12]
    52fc:	ldr	r1, [fp, #-12]
    5300:	ldr	r0, [fp, #-8]
    5304:	bl	d1b8 <sf_append>
    5308:	b	5340 <gen_load_llrel+0x8c>
    530c:	ldr	r3, [fp, #-20]	; 0xffffffec
    5310:	orr	r3, r3, #32
    5314:	mov	r0, r3
    5318:	bl	2c6c <new_stmt>
    531c:	str	r0, [fp, #-8]
    5320:	ldr	r3, [pc, #40]	; 5350 <gen_load_llrel+0x9c>
    5324:	add	r3, pc, r3
    5328:	ldr	r2, [r3]
    532c:	ldr	r3, [fp, #-16]
    5330:	add	r3, r2, r3
    5334:	mov	r2, r3
    5338:	ldr	r3, [fp, #-8]
    533c:	str	r2, [r3, #12]
    5340:	ldr	r3, [fp, #-8]
    5344:	mov	r0, r3
    5348:	sub	sp, fp, #4
    534c:	pop	{fp, pc}
    5350:	.word	0x00035374

00005354 <gen_load_macplrel>:
    5354:	push	{fp, lr}
    5358:	add	fp, sp, #4
    535c:	sub	sp, sp, #16
    5360:	str	r0, [fp, #-16]
    5364:	str	r1, [fp, #-20]	; 0xffffffec
    5368:	bl	6a28 <gen_off_macpl>
    536c:	str	r0, [fp, #-8]
    5370:	ldr	r3, [fp, #-8]
    5374:	cmp	r3, #0
    5378:	beq	53ac <gen_load_macplrel+0x58>
    537c:	ldr	r3, [fp, #-20]	; 0xffffffec
    5380:	orr	r3, r3, #64	; 0x40
    5384:	mov	r0, r3
    5388:	bl	2c6c <new_stmt>
    538c:	str	r0, [fp, #-12]
    5390:	ldr	r2, [fp, #-16]
    5394:	ldr	r3, [fp, #-12]
    5398:	str	r2, [r3, #12]
    539c:	ldr	r1, [fp, #-12]
    53a0:	ldr	r0, [fp, #-8]
    53a4:	bl	d1b8 <sf_append>
    53a8:	b	53e0 <gen_load_macplrel+0x8c>
    53ac:	ldr	r3, [fp, #-20]	; 0xffffffec
    53b0:	orr	r3, r3, #32
    53b4:	mov	r0, r3
    53b8:	bl	2c6c <new_stmt>
    53bc:	str	r0, [fp, #-8]
    53c0:	ldr	r3, [pc, #40]	; 53f0 <gen_load_macplrel+0x9c>
    53c4:	add	r3, pc, r3
    53c8:	ldr	r2, [r3]
    53cc:	ldr	r3, [fp, #-16]
    53d0:	add	r3, r2, r3
    53d4:	mov	r2, r3
    53d8:	ldr	r3, [fp, #-8]
    53dc:	str	r2, [r3, #12]
    53e0:	ldr	r3, [fp, #-8]
    53e4:	mov	r0, r3
    53e8:	sub	sp, fp, #4
    53ec:	pop	{fp, pc}
    53f0:	.word	0x000352e0

000053f4 <gen_load_a>:
    53f4:	push	{fp, lr}
    53f8:	add	fp, sp, #4
    53fc:	sub	sp, sp, #24
    5400:	str	r0, [fp, #-16]
    5404:	str	r1, [fp, #-20]	; 0xffffffec
    5408:	str	r2, [fp, #-24]	; 0xffffffe8
    540c:	ldr	r3, [fp, #-16]
    5410:	cmp	r3, #6
    5414:	addls	pc, pc, r3, lsl #2
    5418:	b	555c <gen_load_a+0x168>
    541c:	b	5438 <gen_load_a+0x44>
    5420:	b	545c <gen_load_a+0x68>
    5424:	b	5470 <gen_load_a+0x7c>
    5428:	b	5484 <gen_load_a+0x90>
    542c:	b	54ac <gen_load_a+0xb8>
    5430:	b	54d4 <gen_load_a+0xe0>
    5434:	b	5530 <gen_load_a+0x13c>
    5438:	ldr	r3, [fp, #-24]	; 0xffffffe8
    543c:	orr	r3, r3, #32
    5440:	mov	r0, r3
    5444:	bl	2c6c <new_stmt>
    5448:	str	r0, [fp, #-8]
    544c:	ldr	r2, [fp, #-20]	; 0xffffffec
    5450:	ldr	r3, [fp, #-8]
    5454:	str	r2, [r3, #12]
    5458:	b	5560 <gen_load_a+0x16c>
    545c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    5460:	ldr	r0, [fp, #-20]	; 0xffffffec
    5464:	bl	52b4 <gen_load_llrel>
    5468:	str	r0, [fp, #-8]
    546c:	b	5560 <gen_load_a+0x16c>
    5470:	ldr	r1, [fp, #-24]	; 0xffffffe8
    5474:	ldr	r0, [fp, #-20]	; 0xffffffec
    5478:	bl	5354 <gen_load_macplrel>
    547c:	str	r0, [fp, #-8]
    5480:	b	5560 <gen_load_a+0x16c>
    5484:	ldr	r3, [pc, #228]	; 5570 <gen_load_a+0x17c>
    5488:	add	r3, pc, r3
    548c:	ldr	r2, [r3]
    5490:	ldr	r3, [fp, #-20]	; 0xffffffec
    5494:	add	r3, r2, r3
    5498:	ldr	r1, [fp, #-24]	; 0xffffffe8
    549c:	mov	r0, r3
    54a0:	bl	5354 <gen_load_macplrel>
    54a4:	str	r0, [fp, #-8]
    54a8:	b	5560 <gen_load_a+0x16c>
    54ac:	ldr	r3, [pc, #192]	; 5574 <gen_load_a+0x180>
    54b0:	add	r3, pc, r3
    54b4:	ldr	r2, [r3]
    54b8:	ldr	r3, [fp, #-20]	; 0xffffffec
    54bc:	add	r3, r2, r3
    54c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    54c4:	mov	r0, r3
    54c8:	bl	5354 <gen_load_macplrel>
    54cc:	str	r0, [fp, #-8]
    54d0:	b	5560 <gen_load_a+0x16c>
    54d4:	bl	5584 <gen_loadx_iphdrlen>
    54d8:	str	r0, [fp, #-8]
    54dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    54e0:	orr	r3, r3, #64	; 0x40
    54e4:	mov	r0, r3
    54e8:	bl	2c6c <new_stmt>
    54ec:	str	r0, [fp, #-12]
    54f0:	ldr	r3, [pc, #128]	; 5578 <gen_load_a+0x184>
    54f4:	add	r3, pc, r3
    54f8:	ldr	r2, [r3]
    54fc:	ldr	r3, [pc, #120]	; 557c <gen_load_a+0x188>
    5500:	add	r3, pc, r3
    5504:	ldr	r3, [r3]
    5508:	add	r2, r2, r3
    550c:	ldr	r3, [fp, #-20]	; 0xffffffec
    5510:	add	r3, r2, r3
    5514:	mov	r2, r3
    5518:	ldr	r3, [fp, #-12]
    551c:	str	r2, [r3, #12]
    5520:	ldr	r1, [fp, #-12]
    5524:	ldr	r0, [fp, #-8]
    5528:	bl	d1b8 <sf_append>
    552c:	b	5560 <gen_load_a+0x16c>
    5530:	ldr	r3, [pc, #72]	; 5580 <gen_load_a+0x18c>
    5534:	add	r3, pc, r3
    5538:	ldr	r2, [r3]
    553c:	ldr	r3, [fp, #-20]	; 0xffffffec
    5540:	add	r3, r2, r3
    5544:	add	r3, r3, #40	; 0x28
    5548:	ldr	r1, [fp, #-24]	; 0xffffffe8
    554c:	mov	r0, r3
    5550:	bl	5354 <gen_load_macplrel>
    5554:	str	r0, [fp, #-8]
    5558:	b	5560 <gen_load_a+0x16c>
    555c:	bl	f9c <abort@plt>
    5560:	ldr	r3, [fp, #-8]
    5564:	mov	r0, r3
    5568:	sub	sp, fp, #4
    556c:	pop	{fp, pc}
    5570:	.word	0x0003525c
    5574:	.word	0x00035238
    5578:	.word	0x000351b0
    557c:	.word	0x000351e4
    5580:	.word	0x000351b0

00005584 <gen_loadx_iphdrlen>:
    5584:	push	{fp, lr}
    5588:	add	fp, sp, #4
    558c:	sub	sp, sp, #8
    5590:	bl	6a28 <gen_off_macpl>
    5594:	str	r0, [fp, #-8]
    5598:	ldr	r3, [fp, #-8]
    559c:	cmp	r3, #0
    55a0:	beq	5650 <gen_loadx_iphdrlen+0xcc>
    55a4:	mov	r0, #80	; 0x50
    55a8:	bl	2c6c <new_stmt>
    55ac:	str	r0, [fp, #-12]
    55b0:	ldr	r3, [pc, #220]	; 5694 <gen_loadx_iphdrlen+0x110>
    55b4:	add	r3, pc, r3
    55b8:	ldr	r3, [r3]
    55bc:	mov	r2, r3
    55c0:	ldr	r3, [fp, #-12]
    55c4:	str	r2, [r3, #12]
    55c8:	ldr	r1, [fp, #-12]
    55cc:	ldr	r0, [fp, #-8]
    55d0:	bl	d1b8 <sf_append>
    55d4:	mov	r0, #84	; 0x54
    55d8:	bl	2c6c <new_stmt>
    55dc:	str	r0, [fp, #-12]
    55e0:	ldr	r3, [fp, #-12]
    55e4:	mov	r2, #15
    55e8:	str	r2, [r3, #12]
    55ec:	ldr	r1, [fp, #-12]
    55f0:	ldr	r0, [fp, #-8]
    55f4:	bl	d1b8 <sf_append>
    55f8:	mov	r0, #100	; 0x64
    55fc:	bl	2c6c <new_stmt>
    5600:	str	r0, [fp, #-12]
    5604:	ldr	r3, [fp, #-12]
    5608:	mov	r2, #2
    560c:	str	r2, [r3, #12]
    5610:	ldr	r1, [fp, #-12]
    5614:	ldr	r0, [fp, #-8]
    5618:	bl	d1b8 <sf_append>
    561c:	mov	r0, #12
    5620:	bl	2c6c <new_stmt>
    5624:	mov	r3, r0
    5628:	mov	r1, r3
    562c:	ldr	r0, [fp, #-8]
    5630:	bl	d1b8 <sf_append>
    5634:	mov	r0, #7
    5638:	bl	2c6c <new_stmt>
    563c:	mov	r3, r0
    5640:	mov	r1, r3
    5644:	ldr	r0, [fp, #-8]
    5648:	bl	d1b8 <sf_append>
    564c:	b	5684 <gen_loadx_iphdrlen+0x100>
    5650:	mov	r0, #177	; 0xb1
    5654:	bl	2c6c <new_stmt>
    5658:	str	r0, [fp, #-8]
    565c:	ldr	r3, [pc, #52]	; 5698 <gen_loadx_iphdrlen+0x114>
    5660:	add	r3, pc, r3
    5664:	ldr	r2, [r3]
    5668:	ldr	r3, [pc, #44]	; 569c <gen_loadx_iphdrlen+0x118>
    566c:	add	r3, pc, r3
    5670:	ldr	r3, [r3]
    5674:	add	r3, r2, r3
    5678:	mov	r2, r3
    567c:	ldr	r3, [fp, #-8]
    5680:	str	r2, [r3, #12]
    5684:	ldr	r3, [fp, #-8]
    5688:	mov	r0, r3
    568c:	sub	sp, fp, #4
    5690:	pop	{fp, pc}
    5694:	.word	0x00035130
    5698:	.word	0x00035044
    569c:	.word	0x00035078

000056a0 <gen_uncond>:
    56a0:	push	{fp, lr}
    56a4:	add	fp, sp, #4
    56a8:	sub	sp, sp, #16
    56ac:	str	r0, [fp, #-16]
    56b0:	mov	r0, #0
    56b4:	bl	2c6c <new_stmt>
    56b8:	str	r0, [fp, #-8]
    56bc:	ldr	r3, [fp, #-16]
    56c0:	cmp	r3, #0
    56c4:	moveq	r3, #1
    56c8:	movne	r3, #0
    56cc:	uxtb	r3, r3
    56d0:	mov	r2, r3
    56d4:	ldr	r3, [fp, #-8]
    56d8:	str	r2, [r3, #12]
    56dc:	mov	r0, #21
    56e0:	bl	2c28 <new_block>
    56e4:	str	r0, [fp, #-12]
    56e8:	ldr	r3, [fp, #-12]
    56ec:	ldr	r2, [fp, #-8]
    56f0:	str	r2, [r3, #4]
    56f4:	ldr	r3, [fp, #-12]
    56f8:	mov	r0, r3
    56fc:	sub	sp, fp, #4
    5700:	pop	{fp, pc}

00005704 <gen_true>:
    5704:	push	{fp, lr}
    5708:	add	fp, sp, #4
    570c:	mov	r0, #1
    5710:	bl	56a0 <gen_uncond>
    5714:	mov	r3, r0
    5718:	mov	r0, r3
    571c:	pop	{fp, pc}

00005720 <gen_false>:
    5720:	push	{fp, lr}
    5724:	add	fp, sp, #4
    5728:	mov	r0, #0
    572c:	bl	56a0 <gen_uncond>
    5730:	mov	r3, r0
    5734:	mov	r0, r3
    5738:	pop	{fp, pc}

0000573c <gen_ether_linktype>:
    573c:	push	{r4, fp, lr}
    5740:	add	fp, sp, #8
    5744:	sub	sp, sp, #12
    5748:	mov	r4, r0
    574c:	cmp	r4, #240	; 0xf0
    5750:	beq	5790 <gen_ether_linktype+0x54>
    5754:	cmp	r4, #240	; 0xf0
    5758:	bgt	5770 <gen_ether_linktype+0x34>
    575c:	cmp	r4, #6
    5760:	beq	5790 <gen_ether_linktype+0x54>
    5764:	cmp	r4, #224	; 0xe0
    5768:	beq	57e8 <gen_ether_linktype+0xac>
    576c:	b	5940 <gen_ether_linktype+0x204>
    5770:	ldr	r3, [pc, #608]	; 59d8 <gen_ether_linktype+0x29c>
    5774:	cmp	r4, r3
    5778:	beq	58a8 <gen_ether_linktype+0x16c>
    577c:	ldr	r3, [pc, #600]	; 59dc <gen_ether_linktype+0x2a0>
    5780:	cmp	r4, r3
    5784:	beq	58a8 <gen_ether_linktype+0x16c>
    5788:	cmp	r4, #254	; 0xfe
    578c:	bne	5940 <gen_ether_linktype+0x204>
    5790:	ldr	r3, [pc, #584]	; 59e0 <gen_ether_linktype+0x2a4>
    5794:	add	r3, pc, r3
    5798:	ldr	r1, [r3]
    579c:	ldr	r3, [pc, #576]	; 59e4 <gen_ether_linktype+0x2a8>
    57a0:	mov	r2, #8
    57a4:	mov	r0, #1
    57a8:	bl	33e4 <gen_cmp_gt>
    57ac:	str	r0, [fp, #-20]	; 0xffffffec
    57b0:	ldr	r0, [fp, #-20]	; 0xffffffec
    57b4:	bl	3348 <sf_gen_not>
    57b8:	lsl	r3, r4, #8
    57bc:	orr	r3, r3, r4
    57c0:	mov	r2, #8
    57c4:	mov	r1, #0
    57c8:	mov	r0, #2
    57cc:	bl	338c <gen_cmp>
    57d0:	str	r0, [fp, #-16]
    57d4:	ldr	r1, [fp, #-16]
    57d8:	ldr	r0, [fp, #-20]	; 0xffffffec
    57dc:	bl	31f4 <sf_gen_and>
    57e0:	ldr	r3, [fp, #-16]
    57e4:	b	59cc <gen_ether_linktype+0x290>
    57e8:	mov	r3, #224	; 0xe0
    57ec:	mov	r2, #16
    57f0:	mov	r1, #0
    57f4:	mov	r0, #2
    57f8:	bl	338c <gen_cmp>
    57fc:	str	r0, [fp, #-20]	; 0xffffffec
    5800:	ldr	r3, [pc, #480]	; 59e8 <gen_ether_linktype+0x2ac>
    5804:	mov	r2, #8
    5808:	mov	r1, #0
    580c:	mov	r0, #2
    5810:	bl	338c <gen_cmp>
    5814:	str	r0, [fp, #-16]
    5818:	ldr	r1, [fp, #-16]
    581c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5820:	bl	32b0 <sf_gen_or>
    5824:	ldr	r1, [pc, #448]	; 59ec <gen_ether_linktype+0x2b0>
    5828:	mov	r0, #0
    582c:	bl	780c <gen_snap>
    5830:	str	r0, [fp, #-20]	; 0xffffffec
    5834:	ldr	r1, [fp, #-16]
    5838:	ldr	r0, [fp, #-20]	; 0xffffffec
    583c:	bl	32b0 <sf_gen_or>
    5840:	ldr	r3, [pc, #424]	; 59f0 <gen_ether_linktype+0x2b4>
    5844:	add	r3, pc, r3
    5848:	ldr	r1, [r3]
    584c:	ldr	r3, [pc, #400]	; 59e4 <gen_ether_linktype+0x2a8>
    5850:	mov	r2, #8
    5854:	mov	r0, #1
    5858:	bl	33e4 <gen_cmp_gt>
    585c:	str	r0, [fp, #-20]	; 0xffffffec
    5860:	ldr	r0, [fp, #-20]	; 0xffffffec
    5864:	bl	3348 <sf_gen_not>
    5868:	ldr	r1, [fp, #-16]
    586c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5870:	bl	31f4 <sf_gen_and>
    5874:	ldr	r3, [pc, #376]	; 59f4 <gen_ether_linktype+0x2b8>
    5878:	add	r3, pc, r3
    587c:	ldr	r1, [r3]
    5880:	ldr	r3, [pc, #356]	; 59ec <gen_ether_linktype+0x2b0>
    5884:	mov	r2, #8
    5888:	mov	r0, #1
    588c:	bl	338c <gen_cmp>
    5890:	str	r0, [fp, #-20]	; 0xffffffec
    5894:	ldr	r1, [fp, #-16]
    5898:	ldr	r0, [fp, #-20]	; 0xffffffec
    589c:	bl	32b0 <sf_gen_or>
    58a0:	ldr	r3, [fp, #-16]
    58a4:	b	59cc <gen_ether_linktype+0x290>
    58a8:	ldr	r3, [pc, #328]	; 59f8 <gen_ether_linktype+0x2bc>
    58ac:	add	r3, pc, r3
    58b0:	ldr	r1, [r3]
    58b4:	ldr	r3, [pc, #296]	; 59e4 <gen_ether_linktype+0x2a8>
    58b8:	mov	r2, #8
    58bc:	mov	r0, #1
    58c0:	bl	33e4 <gen_cmp_gt>
    58c4:	str	r0, [fp, #-20]	; 0xffffffec
    58c8:	ldr	r0, [fp, #-20]	; 0xffffffec
    58cc:	bl	3348 <sf_gen_not>
    58d0:	ldr	r3, [pc, #256]	; 59d8 <gen_ether_linktype+0x29c>
    58d4:	cmp	r4, r3
    58d8:	bne	58f0 <gen_ether_linktype+0x1b4>
    58dc:	ldr	r1, [pc, #244]	; 59d8 <gen_ether_linktype+0x29c>
    58e0:	ldr	r0, [pc, #276]	; 59fc <gen_ether_linktype+0x2c0>
    58e4:	bl	780c <gen_snap>
    58e8:	str	r0, [fp, #-16]
    58ec:	b	5900 <gen_ether_linktype+0x1c4>
    58f0:	ldr	r1, [pc, #228]	; 59dc <gen_ether_linktype+0x2a0>
    58f4:	mov	r0, #0
    58f8:	bl	780c <gen_snap>
    58fc:	str	r0, [fp, #-16]
    5900:	ldr	r1, [fp, #-16]
    5904:	ldr	r0, [fp, #-20]	; 0xffffffec
    5908:	bl	31f4 <sf_gen_and>
    590c:	ldr	r3, [pc, #236]	; 5a00 <gen_ether_linktype+0x2c4>
    5910:	add	r3, pc, r3
    5914:	ldr	r1, [r3]
    5918:	mov	r3, r4
    591c:	mov	r2, #8
    5920:	mov	r0, #1
    5924:	bl	338c <gen_cmp>
    5928:	str	r0, [fp, #-20]	; 0xffffffec
    592c:	ldr	r1, [fp, #-16]
    5930:	ldr	r0, [fp, #-20]	; 0xffffffec
    5934:	bl	32b0 <sf_gen_or>
    5938:	ldr	r3, [fp, #-16]
    593c:	b	59cc <gen_ether_linktype+0x290>
    5940:	ldr	r3, [pc, #156]	; 59e4 <gen_ether_linktype+0x2a8>
    5944:	cmp	r4, r3
    5948:	bgt	59ac <gen_ether_linktype+0x270>
    594c:	ldr	r3, [pc, #176]	; 5a04 <gen_ether_linktype+0x2c8>
    5950:	add	r3, pc, r3
    5954:	ldr	r1, [r3]
    5958:	ldr	r3, [pc, #132]	; 59e4 <gen_ether_linktype+0x2a8>
    595c:	mov	r2, #8
    5960:	mov	r0, #1
    5964:	bl	33e4 <gen_cmp_gt>
    5968:	str	r0, [fp, #-20]	; 0xffffffec
    596c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5970:	bl	3348 <sf_gen_not>
    5974:	ldr	r3, [pc, #140]	; 5a08 <gen_ether_linktype+0x2cc>
    5978:	add	r3, pc, r3
    597c:	ldr	r3, [r3]
    5980:	add	r1, r3, #2
    5984:	mov	r3, r4
    5988:	mov	r2, #16
    598c:	mov	r0, #1
    5990:	bl	338c <gen_cmp>
    5994:	str	r0, [fp, #-16]
    5998:	ldr	r1, [fp, #-16]
    599c:	ldr	r0, [fp, #-20]	; 0xffffffec
    59a0:	bl	31f4 <sf_gen_and>
    59a4:	ldr	r3, [fp, #-16]
    59a8:	b	59cc <gen_ether_linktype+0x290>
    59ac:	ldr	r3, [pc, #88]	; 5a0c <gen_ether_linktype+0x2d0>
    59b0:	add	r3, pc, r3
    59b4:	ldr	r1, [r3]
    59b8:	mov	r3, r4
    59bc:	mov	r2, #8
    59c0:	mov	r0, #1
    59c4:	bl	338c <gen_cmp>
    59c8:	mov	r3, r0
    59cc:	mov	r0, r3
    59d0:	sub	sp, fp, #8
    59d4:	pop	{r4, fp, pc}
    59d8:	.word	0x0000809b
    59dc:	.word	0x000080f3
    59e0:	.word	0x00034f1c
    59e4:	.word	0x000005dc
    59e8:	.word	0x0000ffff
    59ec:	.word	0x00008137
    59f0:	.word	0x00034e6c
    59f4:	.word	0x00034e38
    59f8:	.word	0x00034e04
    59fc:	.word	0x00080007
    5a00:	.word	0x00034da0
    5a04:	.word	0x00034d60
    5a08:	.word	0x00034d38
    5a0c:	.word	0x00034d00

00005a10 <gen_ipnet_linktype>:
    5a10:	push	{fp, lr}
    5a14:	add	fp, sp, #4
    5a18:	mov	r3, r0
    5a1c:	cmp	r3, #2048	; 0x800
    5a20:	beq	5a40 <gen_ipnet_linktype+0x30>
    5a24:	ldr	r2, [pc, #96]	; 5a8c <gen_ipnet_linktype+0x7c>
    5a28:	cmp	r3, r2
    5a2c:	beq	5a64 <gen_ipnet_linktype+0x54>
    5a30:	nop			; (mov r0, r0)
    5a34:	bl	5720 <gen_false>
    5a38:	mov	r3, r0
    5a3c:	b	5a84 <gen_ipnet_linktype+0x74>
    5a40:	ldr	r3, [pc, #72]	; 5a90 <gen_ipnet_linktype+0x80>
    5a44:	add	r3, pc, r3
    5a48:	ldr	r1, [r3]
    5a4c:	mov	r3, #2
    5a50:	mov	r2, #16
    5a54:	mov	r0, #1
    5a58:	bl	338c <gen_cmp>
    5a5c:	mov	r3, r0
    5a60:	b	5a84 <gen_ipnet_linktype+0x74>
    5a64:	ldr	r3, [pc, #40]	; 5a94 <gen_ipnet_linktype+0x84>
    5a68:	add	r3, pc, r3
    5a6c:	ldr	r1, [r3]
    5a70:	mov	r3, #26
    5a74:	mov	r2, #16
    5a78:	mov	r0, #1
    5a7c:	bl	338c <gen_cmp>
    5a80:	mov	r3, r0
    5a84:	mov	r0, r3
    5a88:	pop	{fp, pc}
    5a8c:	.word	0x000086dd
    5a90:	.word	0x00034c6c
    5a94:	.word	0x00034c48

00005a98 <gen_linux_sll_linktype>:
    5a98:	push	{r4, fp, lr}
    5a9c:	add	fp, sp, #8
    5aa0:	sub	sp, sp, #12
    5aa4:	mov	r4, r0
    5aa8:	cmp	r4, #240	; 0xf0
    5aac:	beq	5aec <gen_linux_sll_linktype+0x54>
    5ab0:	cmp	r4, #240	; 0xf0
    5ab4:	bgt	5acc <gen_linux_sll_linktype+0x34>
    5ab8:	cmp	r4, #6
    5abc:	beq	5aec <gen_linux_sll_linktype+0x54>
    5ac0:	cmp	r4, #224	; 0xe0
    5ac4:	beq	5b3c <gen_linux_sll_linktype+0xa4>
    5ac8:	b	5c8c <gen_linux_sll_linktype+0x1f4>
    5acc:	ldr	r3, [pc, #580]	; 5d18 <gen_linux_sll_linktype+0x280>
    5ad0:	cmp	r4, r3
    5ad4:	beq	5bfc <gen_linux_sll_linktype+0x164>
    5ad8:	ldr	r3, [pc, #572]	; 5d1c <gen_linux_sll_linktype+0x284>
    5adc:	cmp	r4, r3
    5ae0:	beq	5bfc <gen_linux_sll_linktype+0x164>
    5ae4:	cmp	r4, #254	; 0xfe
    5ae8:	bne	5c8c <gen_linux_sll_linktype+0x1f4>
    5aec:	ldr	r3, [pc, #556]	; 5d20 <gen_linux_sll_linktype+0x288>
    5af0:	add	r3, pc, r3
    5af4:	ldr	r1, [r3]
    5af8:	mov	r3, #4
    5afc:	mov	r2, #8
    5b00:	mov	r0, #1
    5b04:	bl	338c <gen_cmp>
    5b08:	str	r0, [fp, #-20]	; 0xffffffec
    5b0c:	lsl	r3, r4, #8
    5b10:	orr	r3, r3, r4
    5b14:	mov	r2, #8
    5b18:	mov	r1, #0
    5b1c:	mov	r0, #2
    5b20:	bl	338c <gen_cmp>
    5b24:	str	r0, [fp, #-16]
    5b28:	ldr	r1, [fp, #-16]
    5b2c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5b30:	bl	31f4 <sf_gen_and>
    5b34:	ldr	r3, [fp, #-16]
    5b38:	b	5d0c <gen_linux_sll_linktype+0x274>
    5b3c:	mov	r3, #224	; 0xe0
    5b40:	mov	r2, #16
    5b44:	mov	r1, #0
    5b48:	mov	r0, #2
    5b4c:	bl	338c <gen_cmp>
    5b50:	str	r0, [fp, #-20]	; 0xffffffec
    5b54:	ldr	r1, [pc, #456]	; 5d24 <gen_linux_sll_linktype+0x28c>
    5b58:	mov	r0, #0
    5b5c:	bl	780c <gen_snap>
    5b60:	str	r0, [fp, #-16]
    5b64:	ldr	r1, [fp, #-16]
    5b68:	ldr	r0, [fp, #-20]	; 0xffffffec
    5b6c:	bl	32b0 <sf_gen_or>
    5b70:	ldr	r3, [pc, #432]	; 5d28 <gen_linux_sll_linktype+0x290>
    5b74:	add	r3, pc, r3
    5b78:	ldr	r1, [r3]
    5b7c:	mov	r3, #4
    5b80:	mov	r2, #8
    5b84:	mov	r0, #1
    5b88:	bl	338c <gen_cmp>
    5b8c:	str	r0, [fp, #-20]	; 0xffffffec
    5b90:	ldr	r1, [fp, #-16]
    5b94:	ldr	r0, [fp, #-20]	; 0xffffffec
    5b98:	bl	31f4 <sf_gen_and>
    5b9c:	ldr	r3, [pc, #392]	; 5d2c <gen_linux_sll_linktype+0x294>
    5ba0:	add	r3, pc, r3
    5ba4:	ldr	r1, [r3]
    5ba8:	mov	r3, #1
    5bac:	mov	r2, #8
    5bb0:	mov	r0, #1
    5bb4:	bl	338c <gen_cmp>
    5bb8:	str	r0, [fp, #-20]	; 0xffffffec
    5bbc:	ldr	r1, [fp, #-16]
    5bc0:	ldr	r0, [fp, #-20]	; 0xffffffec
    5bc4:	bl	32b0 <sf_gen_or>
    5bc8:	ldr	r3, [pc, #352]	; 5d30 <gen_linux_sll_linktype+0x298>
    5bcc:	add	r3, pc, r3
    5bd0:	ldr	r1, [r3]
    5bd4:	ldr	r3, [pc, #328]	; 5d24 <gen_linux_sll_linktype+0x28c>
    5bd8:	mov	r2, #8
    5bdc:	mov	r0, #1
    5be0:	bl	338c <gen_cmp>
    5be4:	str	r0, [fp, #-20]	; 0xffffffec
    5be8:	ldr	r1, [fp, #-16]
    5bec:	ldr	r0, [fp, #-20]	; 0xffffffec
    5bf0:	bl	32b0 <sf_gen_or>
    5bf4:	ldr	r3, [fp, #-16]
    5bf8:	b	5d0c <gen_linux_sll_linktype+0x274>
    5bfc:	ldr	r3, [pc, #304]	; 5d34 <gen_linux_sll_linktype+0x29c>
    5c00:	add	r3, pc, r3
    5c04:	ldr	r1, [r3]
    5c08:	mov	r3, #4
    5c0c:	mov	r2, #8
    5c10:	mov	r0, #1
    5c14:	bl	338c <gen_cmp>
    5c18:	str	r0, [fp, #-20]	; 0xffffffec
    5c1c:	ldr	r3, [pc, #244]	; 5d18 <gen_linux_sll_linktype+0x280>
    5c20:	cmp	r4, r3
    5c24:	bne	5c3c <gen_linux_sll_linktype+0x1a4>
    5c28:	ldr	r1, [pc, #232]	; 5d18 <gen_linux_sll_linktype+0x280>
    5c2c:	ldr	r0, [pc, #260]	; 5d38 <gen_linux_sll_linktype+0x2a0>
    5c30:	bl	780c <gen_snap>
    5c34:	str	r0, [fp, #-16]
    5c38:	b	5c4c <gen_linux_sll_linktype+0x1b4>
    5c3c:	ldr	r1, [pc, #216]	; 5d1c <gen_linux_sll_linktype+0x284>
    5c40:	mov	r0, #0
    5c44:	bl	780c <gen_snap>
    5c48:	str	r0, [fp, #-16]
    5c4c:	ldr	r1, [fp, #-16]
    5c50:	ldr	r0, [fp, #-20]	; 0xffffffec
    5c54:	bl	31f4 <sf_gen_and>
    5c58:	ldr	r3, [pc, #220]	; 5d3c <gen_linux_sll_linktype+0x2a4>
    5c5c:	add	r3, pc, r3
    5c60:	ldr	r1, [r3]
    5c64:	mov	r3, r4
    5c68:	mov	r2, #8
    5c6c:	mov	r0, #1
    5c70:	bl	338c <gen_cmp>
    5c74:	str	r0, [fp, #-20]	; 0xffffffec
    5c78:	ldr	r1, [fp, #-16]
    5c7c:	ldr	r0, [fp, #-20]	; 0xffffffec
    5c80:	bl	32b0 <sf_gen_or>
    5c84:	ldr	r3, [fp, #-16]
    5c88:	b	5d0c <gen_linux_sll_linktype+0x274>
    5c8c:	ldr	r3, [pc, #172]	; 5d40 <gen_linux_sll_linktype+0x2a8>
    5c90:	cmp	r4, r3
    5c94:	bgt	5cec <gen_linux_sll_linktype+0x254>
    5c98:	ldr	r3, [pc, #164]	; 5d44 <gen_linux_sll_linktype+0x2ac>
    5c9c:	add	r3, pc, r3
    5ca0:	ldr	r1, [r3]
    5ca4:	mov	r3, #4
    5ca8:	mov	r2, #8
    5cac:	mov	r0, #1
    5cb0:	bl	338c <gen_cmp>
    5cb4:	str	r0, [fp, #-20]	; 0xffffffec
    5cb8:	ldr	r3, [pc, #136]	; 5d48 <gen_linux_sll_linktype+0x2b0>
    5cbc:	add	r3, pc, r3
    5cc0:	ldr	r1, [r3]
    5cc4:	mov	r3, r4
    5cc8:	mov	r2, #16
    5ccc:	mov	r0, #1
    5cd0:	bl	338c <gen_cmp>
    5cd4:	str	r0, [fp, #-16]
    5cd8:	ldr	r1, [fp, #-16]
    5cdc:	ldr	r0, [fp, #-20]	; 0xffffffec
    5ce0:	bl	31f4 <sf_gen_and>
    5ce4:	ldr	r3, [fp, #-16]
    5ce8:	b	5d0c <gen_linux_sll_linktype+0x274>
    5cec:	ldr	r3, [pc, #88]	; 5d4c <gen_linux_sll_linktype+0x2b4>
    5cf0:	add	r3, pc, r3
    5cf4:	ldr	r1, [r3]
    5cf8:	mov	r3, r4
    5cfc:	mov	r2, #8
    5d00:	mov	r0, #1
    5d04:	bl	338c <gen_cmp>
    5d08:	mov	r3, r0
    5d0c:	mov	r0, r3
    5d10:	sub	sp, fp, #8
    5d14:	pop	{r4, fp, pc}
    5d18:	.word	0x0000809b
    5d1c:	.word	0x000080f3
    5d20:	.word	0x00034bc0
    5d24:	.word	0x00008137
    5d28:	.word	0x00034b3c
    5d2c:	.word	0x00034b10
    5d30:	.word	0x00034ae4
    5d34:	.word	0x00034ab0
    5d38:	.word	0x00080007
    5d3c:	.word	0x00034a54
    5d40:	.word	0x000005dc
    5d44:	.word	0x00034a14
    5d48:	.word	0x000349e8
    5d4c:	.word	0x000349c0

00005d50 <gen_load_prism_llprefixlen>:
    5d50:	push	{fp, lr}
    5d54:	add	fp, sp, #4
    5d58:	sub	sp, sp, #16
    5d5c:	ldr	r2, [pc, #368]	; 5ed4 <gen_load_prism_llprefixlen+0x184>
    5d60:	add	r2, pc, r2
    5d64:	ldr	r3, [pc, #364]	; 5ed8 <gen_load_prism_llprefixlen+0x188>
    5d68:	ldr	r3, [r2, r3]
    5d6c:	mov	r2, #1
    5d70:	str	r2, [r3]
    5d74:	ldr	r3, [pc, #352]	; 5edc <gen_load_prism_llprefixlen+0x18c>
    5d78:	add	r3, pc, r3
    5d7c:	ldr	r3, [r3]
    5d80:	cmn	r3, #1
    5d84:	beq	5ec4 <gen_load_prism_llprefixlen+0x174>
    5d88:	mov	r0, #32
    5d8c:	bl	2c6c <new_stmt>
    5d90:	str	r0, [fp, #-8]
    5d94:	ldr	r3, [fp, #-8]
    5d98:	mov	r2, #0
    5d9c:	str	r2, [r3, #12]
    5da0:	mov	r0, #84	; 0x54
    5da4:	bl	2c6c <new_stmt>
    5da8:	str	r0, [fp, #-12]
    5dac:	ldr	r3, [fp, #-12]
    5db0:	ldr	r2, [pc, #296]	; 5ee0 <gen_load_prism_llprefixlen+0x190>
    5db4:	str	r2, [r3, #12]
    5db8:	ldr	r1, [fp, #-12]
    5dbc:	ldr	r0, [fp, #-8]
    5dc0:	bl	d1b8 <sf_append>
    5dc4:	mov	r0, #21
    5dc8:	bl	2c6c <new_stmt>
    5dcc:	str	r0, [fp, #-16]
    5dd0:	ldr	r3, [fp, #-16]
    5dd4:	ldr	r2, [pc, #264]	; 5ee4 <gen_load_prism_llprefixlen+0x194>
    5dd8:	str	r2, [r3, #12]
    5ddc:	ldr	r1, [fp, #-16]
    5de0:	ldr	r0, [fp, #-8]
    5de4:	bl	d1b8 <sf_append>
    5de8:	mov	r0, #32
    5dec:	bl	2c6c <new_stmt>
    5df0:	str	r0, [fp, #-12]
    5df4:	ldr	r3, [fp, #-12]
    5df8:	mov	r2, #4
    5dfc:	str	r2, [r3, #12]
    5e00:	ldr	r1, [fp, #-12]
    5e04:	ldr	r0, [fp, #-8]
    5e08:	bl	d1b8 <sf_append>
    5e0c:	ldr	r3, [fp, #-16]
    5e10:	ldr	r2, [fp, #-12]
    5e14:	str	r2, [r3, #4]
    5e18:	mov	r0, #5
    5e1c:	bl	2c6c <new_stmt>
    5e20:	str	r0, [fp, #-20]	; 0xffffffec
    5e24:	ldr	r3, [fp, #-20]	; 0xffffffec
    5e28:	mov	r2, #1
    5e2c:	str	r2, [r3, #12]
    5e30:	ldr	r1, [fp, #-20]	; 0xffffffec
    5e34:	ldr	r0, [fp, #-8]
    5e38:	bl	d1b8 <sf_append>
    5e3c:	mov	r0, #0
    5e40:	bl	2c6c <new_stmt>
    5e44:	str	r0, [fp, #-12]
    5e48:	ldr	r3, [fp, #-12]
    5e4c:	mov	r2, #144	; 0x90
    5e50:	str	r2, [r3, #12]
    5e54:	ldr	r1, [fp, #-12]
    5e58:	ldr	r0, [fp, #-8]
    5e5c:	bl	d1b8 <sf_append>
    5e60:	ldr	r3, [fp, #-16]
    5e64:	ldr	r2, [fp, #-12]
    5e68:	str	r2, [r3, #8]
    5e6c:	mov	r0, #2
    5e70:	bl	2c6c <new_stmt>
    5e74:	str	r0, [fp, #-12]
    5e78:	ldr	r3, [pc, #104]	; 5ee8 <gen_load_prism_llprefixlen+0x198>
    5e7c:	add	r3, pc, r3
    5e80:	ldr	r2, [r3]
    5e84:	ldr	r3, [fp, #-12]
    5e88:	str	r2, [r3, #12]
    5e8c:	ldr	r1, [fp, #-12]
    5e90:	ldr	r0, [fp, #-8]
    5e94:	bl	d1b8 <sf_append>
    5e98:	ldr	r3, [fp, #-20]	; 0xffffffec
    5e9c:	ldr	r2, [fp, #-12]
    5ea0:	str	r2, [r3, #8]
    5ea4:	mov	r0, #7
    5ea8:	bl	2c6c <new_stmt>
    5eac:	str	r0, [fp, #-12]
    5eb0:	ldr	r1, [fp, #-12]
    5eb4:	ldr	r0, [fp, #-8]
    5eb8:	bl	d1b8 <sf_append>
    5ebc:	ldr	r3, [fp, #-8]
    5ec0:	b	5ec8 <gen_load_prism_llprefixlen+0x178>
    5ec4:	mov	r3, #0
    5ec8:	mov	r0, r3
    5ecc:	sub	sp, fp, #4
    5ed0:	pop	{fp, pc}
    5ed4:	.word	0x00034298
    5ed8:	.word	0x00000110
    5edc:	.word	0x00034924
    5ee0:	.word	0xfffff000
    5ee4:	.word	0x80211000
    5ee8:	.word	0x00034820

00005eec <gen_load_avs_llprefixlen>:
    5eec:	push	{fp, lr}
    5ef0:	add	fp, sp, #4
    5ef4:	sub	sp, sp, #8
    5ef8:	ldr	r3, [pc, #128]	; 5f80 <gen_load_avs_llprefixlen+0x94>
    5efc:	add	r3, pc, r3
    5f00:	ldr	r3, [r3]
    5f04:	cmn	r3, #1
    5f08:	beq	5f70 <gen_load_avs_llprefixlen+0x84>
    5f0c:	mov	r0, #32
    5f10:	bl	2c6c <new_stmt>
    5f14:	str	r0, [fp, #-8]
    5f18:	ldr	r3, [fp, #-8]
    5f1c:	mov	r2, #4
    5f20:	str	r2, [r3, #12]
    5f24:	mov	r0, #2
    5f28:	bl	2c6c <new_stmt>
    5f2c:	str	r0, [fp, #-12]
    5f30:	ldr	r3, [pc, #76]	; 5f84 <gen_load_avs_llprefixlen+0x98>
    5f34:	add	r3, pc, r3
    5f38:	ldr	r2, [r3]
    5f3c:	ldr	r3, [fp, #-12]
    5f40:	str	r2, [r3, #12]
    5f44:	ldr	r1, [fp, #-12]
    5f48:	ldr	r0, [fp, #-8]
    5f4c:	bl	d1b8 <sf_append>
    5f50:	mov	r0, #7
    5f54:	bl	2c6c <new_stmt>
    5f58:	str	r0, [fp, #-12]
    5f5c:	ldr	r1, [fp, #-12]
    5f60:	ldr	r0, [fp, #-8]
    5f64:	bl	d1b8 <sf_append>
    5f68:	ldr	r3, [fp, #-8]
    5f6c:	b	5f74 <gen_load_avs_llprefixlen+0x88>
    5f70:	mov	r3, #0
    5f74:	mov	r0, r3
    5f78:	sub	sp, fp, #4
    5f7c:	pop	{fp, pc}
    5f80:	.word	0x000347a0
    5f84:	.word	0x00034768

00005f88 <gen_load_radiotap_llprefixlen>:
    5f88:	push	{fp, lr}
    5f8c:	add	fp, sp, #4
    5f90:	sub	sp, sp, #8
    5f94:	ldr	r3, [pc, #248]	; 6094 <gen_load_radiotap_llprefixlen+0x10c>
    5f98:	add	r3, pc, r3
    5f9c:	ldr	r3, [r3]
    5fa0:	cmn	r3, #1
    5fa4:	beq	6084 <gen_load_radiotap_llprefixlen+0xfc>
    5fa8:	mov	r0, #48	; 0x30
    5fac:	bl	2c6c <new_stmt>
    5fb0:	str	r0, [fp, #-8]
    5fb4:	ldr	r3, [fp, #-8]
    5fb8:	mov	r2, #3
    5fbc:	str	r2, [r3, #12]
    5fc0:	mov	r0, #100	; 0x64
    5fc4:	bl	2c6c <new_stmt>
    5fc8:	str	r0, [fp, #-12]
    5fcc:	ldr	r1, [fp, #-12]
    5fd0:	ldr	r0, [fp, #-8]
    5fd4:	bl	d1b8 <sf_append>
    5fd8:	ldr	r3, [fp, #-12]
    5fdc:	mov	r2, #8
    5fe0:	str	r2, [r3, #12]
    5fe4:	mov	r0, #7
    5fe8:	bl	2c6c <new_stmt>
    5fec:	str	r0, [fp, #-12]
    5ff0:	ldr	r1, [fp, #-12]
    5ff4:	ldr	r0, [fp, #-8]
    5ff8:	bl	d1b8 <sf_append>
    5ffc:	mov	r0, #48	; 0x30
    6000:	bl	2c6c <new_stmt>
    6004:	str	r0, [fp, #-12]
    6008:	ldr	r1, [fp, #-12]
    600c:	ldr	r0, [fp, #-8]
    6010:	bl	d1b8 <sf_append>
    6014:	ldr	r3, [fp, #-12]
    6018:	mov	r2, #2
    601c:	str	r2, [r3, #12]
    6020:	mov	r0, #76	; 0x4c
    6024:	bl	2c6c <new_stmt>
    6028:	str	r0, [fp, #-12]
    602c:	ldr	r1, [fp, #-12]
    6030:	ldr	r0, [fp, #-8]
    6034:	bl	d1b8 <sf_append>
    6038:	mov	r0, #2
    603c:	bl	2c6c <new_stmt>
    6040:	str	r0, [fp, #-12]
    6044:	ldr	r3, [pc, #76]	; 6098 <gen_load_radiotap_llprefixlen+0x110>
    6048:	add	r3, pc, r3
    604c:	ldr	r2, [r3]
    6050:	ldr	r3, [fp, #-12]
    6054:	str	r2, [r3, #12]
    6058:	ldr	r1, [fp, #-12]
    605c:	ldr	r0, [fp, #-8]
    6060:	bl	d1b8 <sf_append>
    6064:	mov	r0, #7
    6068:	bl	2c6c <new_stmt>
    606c:	str	r0, [fp, #-12]
    6070:	ldr	r1, [fp, #-12]
    6074:	ldr	r0, [fp, #-8]
    6078:	bl	d1b8 <sf_append>
    607c:	ldr	r3, [fp, #-8]
    6080:	b	6088 <gen_load_radiotap_llprefixlen+0x100>
    6084:	mov	r3, #0
    6088:	mov	r0, r3
    608c:	sub	sp, fp, #4
    6090:	pop	{fp, pc}
    6094:	.word	0x00034704
    6098:	.word	0x00034654

0000609c <gen_load_ppi_llprefixlen>:
    609c:	push	{fp, lr}
    60a0:	add	fp, sp, #4
    60a4:	sub	sp, sp, #8
    60a8:	ldr	r3, [pc, #248]	; 61a8 <gen_load_ppi_llprefixlen+0x10c>
    60ac:	add	r3, pc, r3
    60b0:	ldr	r3, [r3]
    60b4:	cmn	r3, #1
    60b8:	beq	6198 <gen_load_ppi_llprefixlen+0xfc>
    60bc:	mov	r0, #48	; 0x30
    60c0:	bl	2c6c <new_stmt>
    60c4:	str	r0, [fp, #-8]
    60c8:	ldr	r3, [fp, #-8]
    60cc:	mov	r2, #3
    60d0:	str	r2, [r3, #12]
    60d4:	mov	r0, #100	; 0x64
    60d8:	bl	2c6c <new_stmt>
    60dc:	str	r0, [fp, #-12]
    60e0:	ldr	r1, [fp, #-12]
    60e4:	ldr	r0, [fp, #-8]
    60e8:	bl	d1b8 <sf_append>
    60ec:	ldr	r3, [fp, #-12]
    60f0:	mov	r2, #8
    60f4:	str	r2, [r3, #12]
    60f8:	mov	r0, #7
    60fc:	bl	2c6c <new_stmt>
    6100:	str	r0, [fp, #-12]
    6104:	ldr	r1, [fp, #-12]
    6108:	ldr	r0, [fp, #-8]
    610c:	bl	d1b8 <sf_append>
    6110:	mov	r0, #48	; 0x30
    6114:	bl	2c6c <new_stmt>
    6118:	str	r0, [fp, #-12]
    611c:	ldr	r1, [fp, #-12]
    6120:	ldr	r0, [fp, #-8]
    6124:	bl	d1b8 <sf_append>
    6128:	ldr	r3, [fp, #-12]
    612c:	mov	r2, #2
    6130:	str	r2, [r3, #12]
    6134:	mov	r0, #76	; 0x4c
    6138:	bl	2c6c <new_stmt>
    613c:	str	r0, [fp, #-12]
    6140:	ldr	r1, [fp, #-12]
    6144:	ldr	r0, [fp, #-8]
    6148:	bl	d1b8 <sf_append>
    614c:	mov	r0, #2
    6150:	bl	2c6c <new_stmt>
    6154:	str	r0, [fp, #-12]
    6158:	ldr	r3, [pc, #76]	; 61ac <gen_load_ppi_llprefixlen+0x110>
    615c:	add	r3, pc, r3
    6160:	ldr	r2, [r3]
    6164:	ldr	r3, [fp, #-12]
    6168:	str	r2, [r3, #12]
    616c:	ldr	r1, [fp, #-12]
    6170:	ldr	r0, [fp, #-8]
    6174:	bl	d1b8 <sf_append>
    6178:	mov	r0, #7
    617c:	bl	2c6c <new_stmt>
    6180:	str	r0, [fp, #-12]
    6184:	ldr	r1, [fp, #-12]
    6188:	ldr	r0, [fp, #-8]
    618c:	bl	d1b8 <sf_append>
    6190:	ldr	r3, [fp, #-8]
    6194:	b	619c <gen_load_ppi_llprefixlen+0x100>
    6198:	mov	r3, #0
    619c:	mov	r0, r3
    61a0:	sub	sp, fp, #4
    61a4:	pop	{fp, pc}
    61a8:	.word	0x000345f0
    61ac:	.word	0x00034540

000061b0 <gen_load_802_11_header_len>:
    61b0:	push	{fp, lr}
    61b4:	add	fp, sp, #4
    61b8:	sub	sp, sp, #48	; 0x30
    61bc:	str	r0, [fp, #-48]	; 0xffffffd0
    61c0:	str	r1, [fp, #-52]	; 0xffffffcc
    61c4:	ldr	r2, [pc, #1104]	; 661c <gen_load_802_11_header_len+0x46c>
    61c8:	add	r2, pc, r2
    61cc:	ldr	r3, [pc, #1100]	; 6620 <gen_load_802_11_header_len+0x470>
    61d0:	add	r3, pc, r3
    61d4:	ldr	r3, [r3]
    61d8:	cmn	r3, #1
    61dc:	bne	61e8 <gen_load_802_11_header_len+0x38>
    61e0:	ldr	r3, [fp, #-48]	; 0xffffffd0
    61e4:	b	6610 <gen_load_802_11_header_len+0x460>
    61e8:	ldr	r3, [pc, #1076]	; 6624 <gen_load_802_11_header_len+0x474>
    61ec:	ldr	r3, [r2, r3]
    61f0:	mov	r2, #1
    61f4:	str	r2, [r3]
    61f8:	ldr	r3, [fp, #-48]	; 0xffffffd0
    61fc:	cmp	r3, #0
    6200:	bne	6228 <gen_load_802_11_header_len+0x78>
    6204:	mov	r0, #1
    6208:	bl	2c6c <new_stmt>
    620c:	str	r0, [fp, #-48]	; 0xffffffd0
    6210:	ldr	r3, [pc, #1040]	; 6628 <gen_load_802_11_header_len+0x478>
    6214:	add	r3, pc, r3
    6218:	ldr	r3, [r3]
    621c:	mov	r2, r3
    6220:	ldr	r3, [fp, #-48]	; 0xffffffd0
    6224:	str	r2, [r3, #12]
    6228:	mov	r0, #135	; 0x87
    622c:	bl	2c6c <new_stmt>
    6230:	str	r0, [fp, #-8]
    6234:	ldr	r1, [fp, #-8]
    6238:	ldr	r0, [fp, #-48]	; 0xffffffd0
    623c:	bl	d1b8 <sf_append>
    6240:	mov	r0, #4
    6244:	bl	2c6c <new_stmt>
    6248:	str	r0, [fp, #-8]
    624c:	ldr	r3, [fp, #-8]
    6250:	mov	r2, #24
    6254:	str	r2, [r3, #12]
    6258:	ldr	r1, [fp, #-8]
    625c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6260:	bl	d1b8 <sf_append>
    6264:	mov	r0, #2
    6268:	bl	2c6c <new_stmt>
    626c:	str	r0, [fp, #-8]
    6270:	ldr	r3, [pc, #948]	; 662c <gen_load_802_11_header_len+0x47c>
    6274:	add	r3, pc, r3
    6278:	ldr	r2, [r3]
    627c:	ldr	r3, [fp, #-8]
    6280:	str	r2, [r3, #12]
    6284:	ldr	r1, [fp, #-8]
    6288:	ldr	r0, [fp, #-48]	; 0xffffffd0
    628c:	bl	d1b8 <sf_append>
    6290:	mov	r0, #80	; 0x50
    6294:	bl	2c6c <new_stmt>
    6298:	str	r0, [fp, #-8]
    629c:	ldr	r3, [fp, #-8]
    62a0:	mov	r2, #0
    62a4:	str	r2, [r3, #12]
    62a8:	ldr	r1, [fp, #-8]
    62ac:	ldr	r0, [fp, #-48]	; 0xffffffd0
    62b0:	bl	d1b8 <sf_append>
    62b4:	mov	r0, #69	; 0x45
    62b8:	bl	2c6c <new_stmt>
    62bc:	str	r0, [fp, #-12]
    62c0:	ldr	r3, [fp, #-12]
    62c4:	mov	r2, #8
    62c8:	str	r2, [r3, #12]
    62cc:	ldr	r1, [fp, #-12]
    62d0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    62d4:	bl	d1b8 <sf_append>
    62d8:	mov	r0, #69	; 0x45
    62dc:	bl	2c6c <new_stmt>
    62e0:	str	r0, [fp, #-16]
    62e4:	ldr	r3, [fp, #-12]
    62e8:	ldr	r2, [fp, #-16]
    62ec:	str	r2, [r3, #4]
    62f0:	ldr	r3, [fp, #-16]
    62f4:	mov	r2, #4
    62f8:	str	r2, [r3, #12]
    62fc:	ldr	r1, [fp, #-16]
    6300:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6304:	bl	d1b8 <sf_append>
    6308:	ldr	r3, [fp, #-12]
    630c:	ldr	r2, [fp, #-52]	; 0xffffffcc
    6310:	str	r2, [r3, #8]
    6314:	ldr	r3, [fp, #-16]
    6318:	ldr	r2, [fp, #-52]	; 0xffffffcc
    631c:	str	r2, [r3, #4]
    6320:	mov	r0, #69	; 0x45
    6324:	bl	2c6c <new_stmt>
    6328:	str	r0, [fp, #-20]	; 0xffffffec
    632c:	ldr	r3, [fp, #-16]
    6330:	ldr	r2, [fp, #-20]	; 0xffffffec
    6334:	str	r2, [r3, #8]
    6338:	ldr	r3, [fp, #-20]	; 0xffffffec
    633c:	mov	r2, #128	; 0x80
    6340:	str	r2, [r3, #12]
    6344:	ldr	r1, [fp, #-20]	; 0xffffffec
    6348:	ldr	r0, [fp, #-48]	; 0xffffffd0
    634c:	bl	d1b8 <sf_append>
    6350:	mov	r0, #96	; 0x60
    6354:	bl	2c6c <new_stmt>
    6358:	str	r0, [fp, #-8]
    635c:	ldr	r3, [fp, #-20]	; 0xffffffec
    6360:	ldr	r2, [fp, #-8]
    6364:	str	r2, [r3, #4]
    6368:	ldr	r3, [pc, #704]	; 6630 <gen_load_802_11_header_len+0x480>
    636c:	add	r3, pc, r3
    6370:	ldr	r2, [r3]
    6374:	ldr	r3, [fp, #-8]
    6378:	str	r2, [r3, #12]
    637c:	ldr	r1, [fp, #-8]
    6380:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6384:	bl	d1b8 <sf_append>
    6388:	mov	r0, #4
    638c:	bl	2c6c <new_stmt>
    6390:	str	r0, [fp, #-8]
    6394:	ldr	r3, [fp, #-8]
    6398:	mov	r2, #2
    639c:	str	r2, [r3, #12]
    63a0:	ldr	r1, [fp, #-8]
    63a4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    63a8:	bl	d1b8 <sf_append>
    63ac:	mov	r0, #2
    63b0:	bl	2c6c <new_stmt>
    63b4:	str	r0, [fp, #-8]
    63b8:	ldr	r3, [pc, #628]	; 6634 <gen_load_802_11_header_len+0x484>
    63bc:	add	r3, pc, r3
    63c0:	ldr	r2, [r3]
    63c4:	ldr	r3, [fp, #-8]
    63c8:	str	r2, [r3, #12]
    63cc:	ldr	r1, [fp, #-8]
    63d0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    63d4:	bl	d1b8 <sf_append>
    63d8:	ldr	r3, [pc, #600]	; 6638 <gen_load_802_11_header_len+0x488>
    63dc:	add	r3, pc, r3
    63e0:	ldr	r3, [r3]
    63e4:	cmp	r3, #127	; 0x7f
    63e8:	bne	6600 <gen_load_802_11_header_len+0x450>
    63ec:	mov	r0, #32
    63f0:	bl	2c6c <new_stmt>
    63f4:	str	r0, [fp, #-8]
    63f8:	ldr	r3, [fp, #-20]	; 0xffffffec
    63fc:	ldr	r2, [fp, #-8]
    6400:	str	r2, [r3, #8]
    6404:	ldr	r3, [fp, #-8]
    6408:	mov	r2, #4
    640c:	str	r2, [r3, #12]
    6410:	ldr	r1, [fp, #-8]
    6414:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6418:	bl	d1b8 <sf_append>
    641c:	mov	r0, #69	; 0x45
    6420:	bl	2c6c <new_stmt>
    6424:	str	r0, [fp, #-24]	; 0xffffffe8
    6428:	ldr	r3, [fp, #-24]	; 0xffffffe8
    642c:	mov	r2, #33554432	; 0x2000000
    6430:	str	r2, [r3, #12]
    6434:	ldr	r1, [fp, #-24]	; 0xffffffe8
    6438:	ldr	r0, [fp, #-48]	; 0xffffffd0
    643c:	bl	d1b8 <sf_append>
    6440:	ldr	r3, [fp, #-24]	; 0xffffffe8
    6444:	ldr	r2, [fp, #-52]	; 0xffffffcc
    6448:	str	r2, [r3, #8]
    644c:	mov	r0, #69	; 0x45
    6450:	bl	2c6c <new_stmt>
    6454:	mov	r2, r0
    6458:	ldr	r3, [fp, #-24]	; 0xffffffe8
    645c:	str	r2, [r3, #4]
    6460:	ldr	r3, [fp, #-24]	; 0xffffffe8
    6464:	ldr	r3, [r3, #4]
    6468:	str	r3, [fp, #-28]	; 0xffffffe4
    646c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    6470:	mov	r2, #16777216	; 0x1000000
    6474:	str	r2, [r3, #12]
    6478:	ldr	r1, [fp, #-28]	; 0xffffffe4
    647c:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6480:	bl	d1b8 <sf_append>
    6484:	mov	r0, #48	; 0x30
    6488:	bl	2c6c <new_stmt>
    648c:	str	r0, [fp, #-8]
    6490:	ldr	r3, [fp, #-28]	; 0xffffffe4
    6494:	ldr	r2, [fp, #-8]
    6498:	str	r2, [r3, #4]
    649c:	ldr	r3, [fp, #-8]
    64a0:	mov	r2, #16
    64a4:	str	r2, [r3, #12]
    64a8:	ldr	r1, [fp, #-8]
    64ac:	ldr	r0, [fp, #-48]	; 0xffffffd0
    64b0:	bl	d1b8 <sf_append>
    64b4:	mov	r0, #69	; 0x45
    64b8:	bl	2c6c <new_stmt>
    64bc:	str	r0, [fp, #-32]	; 0xffffffe0
    64c0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    64c4:	mov	r2, #32
    64c8:	str	r2, [r3, #12]
    64cc:	ldr	r1, [fp, #-32]	; 0xffffffe0
    64d0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    64d4:	bl	d1b8 <sf_append>
    64d8:	mov	r0, #48	; 0x30
    64dc:	bl	2c6c <new_stmt>
    64e0:	str	r0, [fp, #-8]
    64e4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    64e8:	ldr	r2, [fp, #-8]
    64ec:	str	r2, [r3, #8]
    64f0:	ldr	r3, [fp, #-8]
    64f4:	mov	r2, #8
    64f8:	str	r2, [r3, #12]
    64fc:	ldr	r1, [fp, #-8]
    6500:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6504:	bl	d1b8 <sf_append>
    6508:	mov	r0, #69	; 0x45
    650c:	bl	2c6c <new_stmt>
    6510:	str	r0, [fp, #-36]	; 0xffffffdc
    6514:	ldr	r3, [fp, #-36]	; 0xffffffdc
    6518:	mov	r2, #32
    651c:	str	r2, [r3, #12]
    6520:	ldr	r1, [fp, #-36]	; 0xffffffdc
    6524:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6528:	bl	d1b8 <sf_append>
    652c:	mov	r0, #96	; 0x60
    6530:	bl	2c6c <new_stmt>
    6534:	str	r0, [fp, #-40]	; 0xffffffd8
    6538:	ldr	r3, [pc, #252]	; 663c <gen_load_802_11_header_len+0x48c>
    653c:	add	r3, pc, r3
    6540:	ldr	r2, [r3]
    6544:	ldr	r3, [fp, #-40]	; 0xffffffd8
    6548:	str	r2, [r3, #12]
    654c:	ldr	r1, [fp, #-40]	; 0xffffffd8
    6550:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6554:	bl	d1b8 <sf_append>
    6558:	mov	r0, #4
    655c:	bl	2c6c <new_stmt>
    6560:	str	r0, [fp, #-8]
    6564:	ldr	r3, [fp, #-8]
    6568:	mov	r2, #3
    656c:	str	r2, [r3, #12]
    6570:	ldr	r1, [fp, #-8]
    6574:	ldr	r0, [fp, #-48]	; 0xffffffd0
    6578:	bl	d1b8 <sf_append>
    657c:	mov	r0, #84	; 0x54
    6580:	bl	2c6c <new_stmt>
    6584:	str	r0, [fp, #-8]
    6588:	ldr	r3, [fp, #-8]
    658c:	mvn	r2, #3
    6590:	str	r2, [r3, #12]
    6594:	ldr	r1, [fp, #-8]
    6598:	ldr	r0, [fp, #-48]	; 0xffffffd0
    659c:	bl	d1b8 <sf_append>
    65a0:	mov	r0, #2
    65a4:	bl	2c6c <new_stmt>
    65a8:	str	r0, [fp, #-8]
    65ac:	ldr	r3, [pc, #140]	; 6640 <gen_load_802_11_header_len+0x490>
    65b0:	add	r3, pc, r3
    65b4:	ldr	r2, [r3]
    65b8:	ldr	r3, [fp, #-8]
    65bc:	str	r2, [r3, #12]
    65c0:	ldr	r1, [fp, #-8]
    65c4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    65c8:	bl	d1b8 <sf_append>
    65cc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    65d0:	ldr	r2, [fp, #-40]	; 0xffffffd8
    65d4:	str	r2, [r3, #4]
    65d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    65dc:	ldr	r2, [fp, #-52]	; 0xffffffcc
    65e0:	str	r2, [r3, #8]
    65e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    65e8:	ldr	r2, [fp, #-40]	; 0xffffffd8
    65ec:	str	r2, [r3, #4]
    65f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    65f4:	ldr	r2, [fp, #-52]	; 0xffffffcc
    65f8:	str	r2, [r3, #8]
    65fc:	b	660c <gen_load_802_11_header_len+0x45c>
    6600:	ldr	r3, [fp, #-20]	; 0xffffffec
    6604:	ldr	r2, [fp, #-52]	; 0xffffffcc
    6608:	str	r2, [r3, #8]
    660c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    6610:	mov	r0, r3
    6614:	sub	sp, fp, #4
    6618:	pop	{fp, pc}
    661c:	.word	0x00033e30
    6620:	.word	0x000344dc
    6624:	.word	0x00000110
    6628:	.word	0x00034484
    662c:	.word	0x00034438
    6630:	.word	0x00034340
    6634:	.word	0x000342f0
    6638:	.word	0x00034310
    663c:	.word	0x00034170
    6640:	.word	0x000340fc

00006644 <insert_compute_vloffsets>:
    6644:	push	{fp, lr}
    6648:	add	fp, sp, #4
    664c:	sub	sp, sp, #16
    6650:	str	r0, [fp, #-16]
    6654:	ldr	r3, [pc, #260]	; 6760 <insert_compute_vloffsets+0x11c>
    6658:	add	r3, pc, r3
    665c:	ldr	r3, [r3]
    6660:	cmp	r3, #127	; 0x7f
    6664:	beq	66a8 <insert_compute_vloffsets+0x64>
    6668:	cmp	r3, #127	; 0x7f
    666c:	bgt	667c <insert_compute_vloffsets+0x38>
    6670:	cmp	r3, #119	; 0x77
    6674:	beq	6690 <insert_compute_vloffsets+0x4c>
    6678:	b	66c0 <insert_compute_vloffsets+0x7c>
    667c:	cmp	r3, #163	; 0xa3
    6680:	beq	669c <insert_compute_vloffsets+0x58>
    6684:	cmp	r3, #192	; 0xc0
    6688:	beq	66b4 <insert_compute_vloffsets+0x70>
    668c:	b	66c0 <insert_compute_vloffsets+0x7c>
    6690:	bl	5d50 <gen_load_prism_llprefixlen>
    6694:	str	r0, [fp, #-8]
    6698:	b	66cc <insert_compute_vloffsets+0x88>
    669c:	bl	5eec <gen_load_avs_llprefixlen>
    66a0:	str	r0, [fp, #-8]
    66a4:	b	66cc <insert_compute_vloffsets+0x88>
    66a8:	bl	5f88 <gen_load_radiotap_llprefixlen>
    66ac:	str	r0, [fp, #-8]
    66b0:	b	66cc <insert_compute_vloffsets+0x88>
    66b4:	bl	609c <gen_load_ppi_llprefixlen>
    66b8:	str	r0, [fp, #-8]
    66bc:	b	66cc <insert_compute_vloffsets+0x88>
    66c0:	mov	r3, #0
    66c4:	str	r3, [fp, #-8]
    66c8:	nop			; (mov r0, r0)
    66cc:	ldr	r3, [pc, #144]	; 6764 <insert_compute_vloffsets+0x120>
    66d0:	add	r3, pc, r3
    66d4:	ldr	r3, [r3]
    66d8:	cmp	r3, #127	; 0x7f
    66dc:	beq	670c <insert_compute_vloffsets+0xc8>
    66e0:	cmp	r3, #127	; 0x7f
    66e4:	bgt	66fc <insert_compute_vloffsets+0xb8>
    66e8:	cmp	r3, #105	; 0x69
    66ec:	beq	670c <insert_compute_vloffsets+0xc8>
    66f0:	cmp	r3, #119	; 0x77
    66f4:	beq	670c <insert_compute_vloffsets+0xc8>
    66f8:	b	6728 <insert_compute_vloffsets+0xe4>
    66fc:	cmp	r3, #163	; 0xa3
    6700:	beq	670c <insert_compute_vloffsets+0xc8>
    6704:	cmp	r3, #192	; 0xc0
    6708:	bne	6728 <insert_compute_vloffsets+0xe4>
    670c:	ldr	r3, [fp, #-16]
    6710:	ldr	r3, [r3, #4]
    6714:	mov	r1, r3
    6718:	ldr	r0, [fp, #-8]
    671c:	bl	61b0 <gen_load_802_11_header_len>
    6720:	str	r0, [fp, #-8]
    6724:	nop			; (mov r0, r0)
    6728:	ldr	r3, [fp, #-8]
    672c:	cmp	r3, #0
    6730:	beq	6754 <insert_compute_vloffsets+0x110>
    6734:	ldr	r3, [fp, #-16]
    6738:	ldr	r3, [r3, #4]
    673c:	mov	r1, r3
    6740:	ldr	r0, [fp, #-8]
    6744:	bl	d1b8 <sf_append>
    6748:	ldr	r3, [fp, #-16]
    674c:	ldr	r2, [fp, #-8]
    6750:	str	r2, [r3, #4]
    6754:	nop			; (mov r0, r0)
    6758:	sub	sp, fp, #4
    675c:	pop	{fp, pc}
    6760:	.word	0x00034094
    6764:	.word	0x0003401c

00006768 <gen_ppi_dlt_check>:
    6768:	push	{fp, lr}
    676c:	add	fp, sp, #4
    6770:	sub	sp, sp, #8
    6774:	ldr	r3, [pc, #100]	; 67e0 <gen_ppi_dlt_check+0x78>
    6778:	add	r3, pc, r3
    677c:	ldr	r3, [r3]
    6780:	cmp	r3, #192	; 0xc0
    6784:	bne	67c8 <gen_ppi_dlt_check+0x60>
    6788:	mov	r0, #32
    678c:	bl	2c6c <new_stmt>
    6790:	str	r0, [fp, #-12]
    6794:	ldr	r3, [fp, #-12]
    6798:	mov	r2, #4
    679c:	str	r2, [r3, #12]
    67a0:	mov	r0, #21
    67a4:	bl	2c28 <new_block>
    67a8:	str	r0, [fp, #-8]
    67ac:	ldr	r3, [fp, #-8]
    67b0:	ldr	r2, [fp, #-12]
    67b4:	str	r2, [r3, #4]
    67b8:	ldr	r3, [fp, #-8]
    67bc:	mov	r2, #1761607680	; 0x69000000
    67c0:	str	r2, [r3, #20]
    67c4:	b	67d0 <gen_ppi_dlt_check+0x68>
    67c8:	mov	r3, #0
    67cc:	str	r3, [fp, #-8]
    67d0:	ldr	r3, [fp, #-8]
    67d4:	mov	r0, r3
    67d8:	sub	sp, fp, #4
    67dc:	pop	{fp, pc}
    67e0:	.word	0x00033f74

000067e4 <gen_prism_llprefixlen>:
    67e4:	push	{fp, lr}
    67e8:	add	fp, sp, #4
    67ec:	sub	sp, sp, #8
    67f0:	ldr	r3, [pc, #80]	; 6848 <gen_prism_llprefixlen+0x64>
    67f4:	add	r3, pc, r3
    67f8:	ldr	r3, [r3]
    67fc:	cmn	r3, #1
    6800:	bne	6818 <gen_prism_llprefixlen+0x34>
    6804:	bl	dc1c <alloc_reg>
    6808:	mov	r2, r0
    680c:	ldr	r3, [pc, #56]	; 684c <gen_prism_llprefixlen+0x68>
    6810:	add	r3, pc, r3
    6814:	str	r2, [r3]
    6818:	mov	r0, #97	; 0x61
    681c:	bl	2c6c <new_stmt>
    6820:	str	r0, [fp, #-8]
    6824:	ldr	r3, [pc, #36]	; 6850 <gen_prism_llprefixlen+0x6c>
    6828:	add	r3, pc, r3
    682c:	ldr	r2, [r3]
    6830:	ldr	r3, [fp, #-8]
    6834:	str	r2, [r3, #12]
    6838:	ldr	r3, [fp, #-8]
    683c:	mov	r0, r3
    6840:	sub	sp, fp, #4
    6844:	pop	{fp, pc}
    6848:	.word	0x00033ea8
    684c:	.word	0x00033e8c
    6850:	.word	0x00033e74

00006854 <gen_avs_llprefixlen>:
    6854:	push	{fp, lr}
    6858:	add	fp, sp, #4
    685c:	sub	sp, sp, #8
    6860:	ldr	r3, [pc, #80]	; 68b8 <gen_avs_llprefixlen+0x64>
    6864:	add	r3, pc, r3
    6868:	ldr	r3, [r3]
    686c:	cmn	r3, #1
    6870:	bne	6888 <gen_avs_llprefixlen+0x34>
    6874:	bl	dc1c <alloc_reg>
    6878:	mov	r2, r0
    687c:	ldr	r3, [pc, #56]	; 68bc <gen_avs_llprefixlen+0x68>
    6880:	add	r3, pc, r3
    6884:	str	r2, [r3]
    6888:	mov	r0, #97	; 0x61
    688c:	bl	2c6c <new_stmt>
    6890:	str	r0, [fp, #-8]
    6894:	ldr	r3, [pc, #36]	; 68c0 <gen_avs_llprefixlen+0x6c>
    6898:	add	r3, pc, r3
    689c:	ldr	r2, [r3]
    68a0:	ldr	r3, [fp, #-8]
    68a4:	str	r2, [r3, #12]
    68a8:	ldr	r3, [fp, #-8]
    68ac:	mov	r0, r3
    68b0:	sub	sp, fp, #4
    68b4:	pop	{fp, pc}
    68b8:	.word	0x00033e38
    68bc:	.word	0x00033e1c
    68c0:	.word	0x00033e04

000068c4 <gen_radiotap_llprefixlen>:
    68c4:	push	{fp, lr}
    68c8:	add	fp, sp, #4
    68cc:	sub	sp, sp, #8
    68d0:	ldr	r3, [pc, #80]	; 6928 <gen_radiotap_llprefixlen+0x64>
    68d4:	add	r3, pc, r3
    68d8:	ldr	r3, [r3]
    68dc:	cmn	r3, #1
    68e0:	bne	68f8 <gen_radiotap_llprefixlen+0x34>
    68e4:	bl	dc1c <alloc_reg>
    68e8:	mov	r2, r0
    68ec:	ldr	r3, [pc, #56]	; 692c <gen_radiotap_llprefixlen+0x68>
    68f0:	add	r3, pc, r3
    68f4:	str	r2, [r3]
    68f8:	mov	r0, #97	; 0x61
    68fc:	bl	2c6c <new_stmt>
    6900:	str	r0, [fp, #-8]
    6904:	ldr	r3, [pc, #36]	; 6930 <gen_radiotap_llprefixlen+0x6c>
    6908:	add	r3, pc, r3
    690c:	ldr	r2, [r3]
    6910:	ldr	r3, [fp, #-8]
    6914:	str	r2, [r3, #12]
    6918:	ldr	r3, [fp, #-8]
    691c:	mov	r0, r3
    6920:	sub	sp, fp, #4
    6924:	pop	{fp, pc}
    6928:	.word	0x00033dc8
    692c:	.word	0x00033dac
    6930:	.word	0x00033d94

00006934 <gen_ppi_llprefixlen>:
    6934:	push	{fp, lr}
    6938:	add	fp, sp, #4
    693c:	sub	sp, sp, #8
    6940:	ldr	r3, [pc, #80]	; 6998 <gen_ppi_llprefixlen+0x64>
    6944:	add	r3, pc, r3
    6948:	ldr	r3, [r3]
    694c:	cmn	r3, #1
    6950:	bne	6968 <gen_ppi_llprefixlen+0x34>
    6954:	bl	dc1c <alloc_reg>
    6958:	mov	r2, r0
    695c:	ldr	r3, [pc, #56]	; 699c <gen_ppi_llprefixlen+0x68>
    6960:	add	r3, pc, r3
    6964:	str	r2, [r3]
    6968:	mov	r0, #97	; 0x61
    696c:	bl	2c6c <new_stmt>
    6970:	str	r0, [fp, #-8]
    6974:	ldr	r3, [pc, #36]	; 69a0 <gen_ppi_llprefixlen+0x6c>
    6978:	add	r3, pc, r3
    697c:	ldr	r2, [r3]
    6980:	ldr	r3, [fp, #-8]
    6984:	str	r2, [r3, #12]
    6988:	ldr	r3, [fp, #-8]
    698c:	mov	r0, r3
    6990:	sub	sp, fp, #4
    6994:	pop	{fp, pc}
    6998:	.word	0x00033d58
    699c:	.word	0x00033d3c
    69a0:	.word	0x00033d24

000069a4 <gen_llprefixlen>:
    69a4:	push	{fp, lr}
    69a8:	add	fp, sp, #4
    69ac:	ldr	r3, [pc, #112]	; 6a24 <gen_llprefixlen+0x80>
    69b0:	add	r3, pc, r3
    69b4:	ldr	r3, [r3]
    69b8:	cmp	r3, #127	; 0x7f
    69bc:	beq	6a00 <gen_llprefixlen+0x5c>
    69c0:	cmp	r3, #127	; 0x7f
    69c4:	bgt	69d4 <gen_llprefixlen+0x30>
    69c8:	cmp	r3, #119	; 0x77
    69cc:	beq	69e8 <gen_llprefixlen+0x44>
    69d0:	b	6a18 <gen_llprefixlen+0x74>
    69d4:	cmp	r3, #163	; 0xa3
    69d8:	beq	69f4 <gen_llprefixlen+0x50>
    69dc:	cmp	r3, #192	; 0xc0
    69e0:	beq	6a0c <gen_llprefixlen+0x68>
    69e4:	b	6a18 <gen_llprefixlen+0x74>
    69e8:	bl	67e4 <gen_prism_llprefixlen>
    69ec:	mov	r3, r0
    69f0:	b	6a1c <gen_llprefixlen+0x78>
    69f4:	bl	6854 <gen_avs_llprefixlen>
    69f8:	mov	r3, r0
    69fc:	b	6a1c <gen_llprefixlen+0x78>
    6a00:	bl	68c4 <gen_radiotap_llprefixlen>
    6a04:	mov	r3, r0
    6a08:	b	6a1c <gen_llprefixlen+0x78>
    6a0c:	bl	6934 <gen_ppi_llprefixlen>
    6a10:	mov	r3, r0
    6a14:	b	6a1c <gen_llprefixlen+0x78>
    6a18:	mov	r3, #0
    6a1c:	mov	r0, r3
    6a20:	pop	{fp, pc}
    6a24:	.word	0x00033d3c

00006a28 <gen_off_macpl>:
    6a28:	push	{fp, lr}
    6a2c:	add	fp, sp, #4
    6a30:	sub	sp, sp, #8
    6a34:	ldr	r3, [pc, #108]	; 6aa8 <gen_off_macpl+0x80>
    6a38:	add	r3, pc, r3
    6a3c:	ldr	r3, [r3]
    6a40:	cmp	r3, #0
    6a44:	beq	6a98 <gen_off_macpl+0x70>
    6a48:	ldr	r3, [pc, #92]	; 6aac <gen_off_macpl+0x84>
    6a4c:	add	r3, pc, r3
    6a50:	ldr	r3, [r3]
    6a54:	cmn	r3, #1
    6a58:	bne	6a70 <gen_off_macpl+0x48>
    6a5c:	bl	dc1c <alloc_reg>
    6a60:	mov	r2, r0
    6a64:	ldr	r3, [pc, #68]	; 6ab0 <gen_off_macpl+0x88>
    6a68:	add	r3, pc, r3
    6a6c:	str	r2, [r3]
    6a70:	mov	r0, #97	; 0x61
    6a74:	bl	2c6c <new_stmt>
    6a78:	str	r0, [fp, #-8]
    6a7c:	ldr	r3, [pc, #48]	; 6ab4 <gen_off_macpl+0x8c>
    6a80:	add	r3, pc, r3
    6a84:	ldr	r2, [r3]
    6a88:	ldr	r3, [fp, #-8]
    6a8c:	str	r2, [r3, #12]
    6a90:	ldr	r3, [fp, #-8]
    6a94:	b	6a9c <gen_off_macpl+0x74>
    6a98:	mov	r3, #0
    6a9c:	mov	r0, r3
    6aa0:	sub	sp, fp, #4
    6aa4:	pop	{fp, pc}
    6aa8:	.word	0x00033c70
    6aac:	.word	0x00033c60
    6ab0:	.word	0x00033c44
    6ab4:	.word	0x00033c2c

00006ab8 <ethertype_to_ppptype>:
    6ab8:	push	{fp}		; (str fp, [sp, #-4]!)
    6abc:	add	fp, sp, #0
    6ac0:	sub	sp, sp, #12
    6ac4:	str	r0, [fp, #-8]
    6ac8:	ldr	r3, [fp, #-8]
    6acc:	cmp	r3, #1536	; 0x600
    6ad0:	beq	6b68 <ethertype_to_ppptype+0xb0>
    6ad4:	cmp	r3, #1536	; 0x600
    6ad8:	bgt	6af8 <ethertype_to_ppptype+0x40>
    6adc:	cmp	r3, #224	; 0xe0
    6ae0:	beq	6b8c <ethertype_to_ppptype+0xd4>
    6ae4:	cmp	r3, #254	; 0xfe
    6ae8:	beq	6b74 <ethertype_to_ppptype+0xbc>
    6aec:	cmp	r3, #66	; 0x42
    6af0:	beq	6b80 <ethertype_to_ppptype+0xc8>
    6af4:	b	6b98 <ethertype_to_ppptype+0xe0>
    6af8:	ldr	r2, [pc, #172]	; 6bac <ethertype_to_ppptype+0xf4>
    6afc:	cmp	r3, r2
    6b00:	beq	6b50 <ethertype_to_ppptype+0x98>
    6b04:	ldr	r2, [pc, #160]	; 6bac <ethertype_to_ppptype+0xf4>
    6b08:	cmp	r3, r2
    6b0c:	bgt	6b1c <ethertype_to_ppptype+0x64>
    6b10:	cmp	r3, #2048	; 0x800
    6b14:	beq	6b38 <ethertype_to_ppptype+0x80>
    6b18:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b1c:	ldr	r2, [pc, #140]	; 6bb0 <ethertype_to_ppptype+0xf8>
    6b20:	cmp	r3, r2
    6b24:	beq	6b5c <ethertype_to_ppptype+0xa4>
    6b28:	ldr	r2, [pc, #132]	; 6bb4 <ethertype_to_ppptype+0xfc>
    6b2c:	cmp	r3, r2
    6b30:	beq	6b44 <ethertype_to_ppptype+0x8c>
    6b34:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b38:	mov	r3, #33	; 0x21
    6b3c:	str	r3, [fp, #-8]
    6b40:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b44:	mov	r3, #87	; 0x57
    6b48:	str	r3, [fp, #-8]
    6b4c:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b50:	mov	r3, #39	; 0x27
    6b54:	str	r3, [fp, #-8]
    6b58:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b5c:	mov	r3, #41	; 0x29
    6b60:	str	r3, [fp, #-8]
    6b64:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b68:	mov	r3, #37	; 0x25
    6b6c:	str	r3, [fp, #-8]
    6b70:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b74:	mov	r3, #35	; 0x23
    6b78:	str	r3, [fp, #-8]
    6b7c:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b80:	mov	r3, #49	; 0x31
    6b84:	str	r3, [fp, #-8]
    6b88:	b	6b98 <ethertype_to_ppptype+0xe0>
    6b8c:	mov	r3, #43	; 0x2b
    6b90:	str	r3, [fp, #-8]
    6b94:	nop			; (mov r0, r0)
    6b98:	ldr	r3, [fp, #-8]
    6b9c:	mov	r0, r3
    6ba0:	add	sp, fp, #0
    6ba4:	pop	{fp}		; (ldr fp, [sp], #4)
    6ba8:	bx	lr
    6bac:	.word	0x00006003
    6bb0:	.word	0x0000809b
    6bb4:	.word	0x000086dd

00006bb8 <gen_linktype>:
    6bb8:	push	{r4, fp, lr}
    6bbc:	add	fp, sp, #8
    6bc0:	sub	sp, sp, #28
    6bc4:	mov	r4, r0
    6bc8:	ldr	r3, [pc, #2944]	; 7750 <gen_linktype+0xb98>
    6bcc:	add	r3, pc, r3
    6bd0:	ldr	r3, [r3]
    6bd4:	cmp	r3, #0
    6bd8:	beq	6c40 <gen_linktype+0x88>
    6bdc:	cmp	r4, #87	; 0x57
    6be0:	beq	6c20 <gen_linktype+0x68>
    6be4:	cmp	r4, #87	; 0x57
    6be8:	bgt	6bf8 <gen_linktype+0x40>
    6bec:	cmp	r4, #33	; 0x21
    6bf0:	beq	6c10 <gen_linktype+0x58>
    6bf4:	b	6c30 <gen_linktype+0x78>
    6bf8:	cmp	r4, #2048	; 0x800
    6bfc:	beq	6c10 <gen_linktype+0x58>
    6c00:	ldr	r3, [pc, #2892]	; 7754 <gen_linktype+0xb9c>
    6c04:	cmp	r4, r3
    6c08:	beq	6c20 <gen_linktype+0x68>
    6c0c:	b	6c30 <gen_linktype+0x78>
    6c10:	mov	r0, #2
    6c14:	bl	8aa8 <gen_mpls_linktype>
    6c18:	mov	r3, r0
    6c1c:	b	7744 <gen_linktype+0xb8c>
    6c20:	mov	r0, #17
    6c24:	bl	8aa8 <gen_mpls_linktype>
    6c28:	mov	r3, r0
    6c2c:	b	7744 <gen_linktype+0xb8c>
    6c30:	ldr	r3, [pc, #2848]	; 7758 <gen_linktype+0xba0>
    6c34:	add	r3, pc, r3
    6c38:	mov	r0, r3
    6c3c:	bl	291c <sf_bpf_error>
    6c40:	ldr	r3, [pc, #2836]	; 775c <gen_linktype+0xba4>
    6c44:	add	r3, pc, r3
    6c48:	ldr	r3, [r3]
    6c4c:	cmp	r3, #0
    6c50:	beq	6c84 <gen_linktype+0xcc>
    6c54:	mov	r0, r4
    6c58:	bl	6ab8 <ethertype_to_ppptype>
    6c5c:	mov	r4, r0
    6c60:	ldr	r3, [pc, #2808]	; 7760 <gen_linktype+0xba8>
    6c64:	add	r3, pc, r3
    6c68:	ldr	r1, [r3]
    6c6c:	mov	r3, r4
    6c70:	mov	r2, #8
    6c74:	mov	r0, #2
    6c78:	bl	338c <gen_cmp>
    6c7c:	mov	r3, r0
    6c80:	b	7744 <gen_linktype+0xb8c>
    6c84:	ldr	r3, [pc, #2776]	; 7764 <gen_linktype+0xbac>
    6c88:	add	r3, pc, r3
    6c8c:	ldr	r3, [r3]
    6c90:	cmp	r3, #229	; 0xe5
    6c94:	addls	pc, pc, r3, lsl #2
    6c98:	b	770c <gen_linktype+0xb54>
    6c9c:	b	7304 <gen_linktype+0x74c>
    6ca0:	b	7034 <gen_linktype+0x47c>
    6ca4:	b	770c <gen_linktype+0xb54>
    6ca8:	b	770c <gen_linktype+0xb54>
    6cac:	b	770c <gen_linktype+0xb54>
    6cb0:	b	770c <gen_linktype+0xb54>
    6cb4:	b	70b0 <gen_linktype+0x4f8>
    6cb8:	b	7390 <gen_linktype+0x7d8>
    6cbc:	b	716c <gen_linktype+0x5b4>
    6cc0:	b	721c <gen_linktype+0x664>
    6cc4:	b	70a0 <gen_linktype+0x4e8>
    6cc8:	b	70c0 <gen_linktype+0x508>
    6ccc:	b	716c <gen_linktype+0x5b4>
    6cd0:	b	770c <gen_linktype+0xb54>
    6cd4:	b	770c <gen_linktype+0xb54>
    6cd8:	b	716c <gen_linktype+0x5b4>
    6cdc:	b	724c <gen_linktype+0x694>
    6ce0:	b	770c <gen_linktype+0xb54>
    6ce4:	b	770c <gen_linktype+0xb54>
    6ce8:	b	70c0 <gen_linktype+0x508>
    6cec:	b	770c <gen_linktype+0xb54>
    6cf0:	b	770c <gen_linktype+0xb54>
    6cf4:	b	770c <gen_linktype+0xb54>
    6cf8:	b	770c <gen_linktype+0xb54>
    6cfc:	b	770c <gen_linktype+0xb54>
    6d00:	b	770c <gen_linktype+0xb54>
    6d04:	b	770c <gen_linktype+0xb54>
    6d08:	b	770c <gen_linktype+0xb54>
    6d0c:	b	770c <gen_linktype+0xb54>
    6d10:	b	770c <gen_linktype+0xb54>
    6d14:	b	770c <gen_linktype+0xb54>
    6d18:	b	770c <gen_linktype+0xb54>
    6d1c:	b	770c <gen_linktype+0xb54>
    6d20:	b	770c <gen_linktype+0xb54>
    6d24:	b	770c <gen_linktype+0xb54>
    6d28:	b	770c <gen_linktype+0xb54>
    6d2c:	b	770c <gen_linktype+0xb54>
    6d30:	b	770c <gen_linktype+0xb54>
    6d34:	b	770c <gen_linktype+0xb54>
    6d38:	b	770c <gen_linktype+0xb54>
    6d3c:	b	770c <gen_linktype+0xb54>
    6d40:	b	770c <gen_linktype+0xb54>
    6d44:	b	770c <gen_linktype+0xb54>
    6d48:	b	770c <gen_linktype+0xb54>
    6d4c:	b	770c <gen_linktype+0xb54>
    6d50:	b	770c <gen_linktype+0xb54>
    6d54:	b	770c <gen_linktype+0xb54>
    6d58:	b	770c <gen_linktype+0xb54>
    6d5c:	b	770c <gen_linktype+0xb54>
    6d60:	b	770c <gen_linktype+0xb54>
    6d64:	b	721c <gen_linktype+0x664>
    6d68:	b	721c <gen_linktype+0x664>
    6d6c:	b	770c <gen_linktype+0xb54>
    6d70:	b	770c <gen_linktype+0xb54>
    6d74:	b	770c <gen_linktype+0xb54>
    6d78:	b	770c <gen_linktype+0xb54>
    6d7c:	b	770c <gen_linktype+0xb54>
    6d80:	b	770c <gen_linktype+0xb54>
    6d84:	b	770c <gen_linktype+0xb54>
    6d88:	b	770c <gen_linktype+0xb54>
    6d8c:	b	770c <gen_linktype+0xb54>
    6d90:	b	770c <gen_linktype+0xb54>
    6d94:	b	770c <gen_linktype+0xb54>
    6d98:	b	770c <gen_linktype+0xb54>
    6d9c:	b	770c <gen_linktype+0xb54>
    6da0:	b	770c <gen_linktype+0xb54>
    6da4:	b	770c <gen_linktype+0xb54>
    6da8:	b	770c <gen_linktype+0xb54>
    6dac:	b	770c <gen_linktype+0xb54>
    6db0:	b	770c <gen_linktype+0xb54>
    6db4:	b	770c <gen_linktype+0xb54>
    6db8:	b	770c <gen_linktype+0xb54>
    6dbc:	b	770c <gen_linktype+0xb54>
    6dc0:	b	770c <gen_linktype+0xb54>
    6dc4:	b	770c <gen_linktype+0xb54>
    6dc8:	b	770c <gen_linktype+0xb54>
    6dcc:	b	770c <gen_linktype+0xb54>
    6dd0:	b	770c <gen_linktype+0xb54>
    6dd4:	b	770c <gen_linktype+0xb54>
    6dd8:	b	770c <gen_linktype+0xb54>
    6ddc:	b	770c <gen_linktype+0xb54>
    6de0:	b	770c <gen_linktype+0xb54>
    6de4:	b	770c <gen_linktype+0xb54>
    6de8:	b	770c <gen_linktype+0xb54>
    6dec:	b	770c <gen_linktype+0xb54>
    6df0:	b	770c <gen_linktype+0xb54>
    6df4:	b	770c <gen_linktype+0xb54>
    6df8:	b	770c <gen_linktype+0xb54>
    6dfc:	b	770c <gen_linktype+0xb54>
    6e00:	b	770c <gen_linktype+0xb54>
    6e04:	b	770c <gen_linktype+0xb54>
    6e08:	b	770c <gen_linktype+0xb54>
    6e0c:	b	770c <gen_linktype+0xb54>
    6e10:	b	770c <gen_linktype+0xb54>
    6e14:	b	770c <gen_linktype+0xb54>
    6e18:	b	770c <gen_linktype+0xb54>
    6e1c:	b	770c <gen_linktype+0xb54>
    6e20:	b	770c <gen_linktype+0xb54>
    6e24:	b	770c <gen_linktype+0xb54>
    6e28:	b	770c <gen_linktype+0xb54>
    6e2c:	b	770c <gen_linktype+0xb54>
    6e30:	b	770c <gen_linktype+0xb54>
    6e34:	b	770c <gen_linktype+0xb54>
    6e38:	b	770c <gen_linktype+0xb54>
    6e3c:	b	7044 <gen_linktype+0x48c>
    6e40:	b	7078 <gen_linktype+0x4c0>
    6e44:	b	770c <gen_linktype+0xb54>
    6e48:	b	751c <gen_linktype+0x964>
    6e4c:	b	7304 <gen_linktype+0x74c>
    6e50:	b	7304 <gen_linktype+0x74c>
    6e54:	b	770c <gen_linktype+0xb54>
    6e58:	b	770c <gen_linktype+0xb54>
    6e5c:	b	770c <gen_linktype+0xb54>
    6e60:	b	715c <gen_linktype+0x5a4>
    6e64:	b	74f8 <gen_linktype+0x940>
    6e68:	b	770c <gen_linktype+0xb54>
    6e6c:	b	770c <gen_linktype+0xb54>
    6e70:	b	770c <gen_linktype+0xb54>
    6e74:	b	770c <gen_linktype+0xb54>
    6e78:	b	7078 <gen_linktype+0x4c0>
    6e7c:	b	770c <gen_linktype+0xb54>
    6e80:	b	770c <gen_linktype+0xb54>
    6e84:	b	70c0 <gen_linktype+0x508>
    6e88:	b	70d0 <gen_linktype+0x518>
    6e8c:	b	770c <gen_linktype+0xb54>
    6e90:	b	770c <gen_linktype+0xb54>
    6e94:	b	770c <gen_linktype+0xb54>
    6e98:	b	7078 <gen_linktype+0x4c0>
    6e9c:	b	770c <gen_linktype+0xb54>
    6ea0:	b	7390 <gen_linktype+0x7d8>
    6ea4:	b	75f8 <gen_linktype+0xa40>
    6ea8:	b	75f8 <gen_linktype+0xa40>
    6eac:	b	75f8 <gen_linktype+0xa40>
    6eb0:	b	75f8 <gen_linktype+0xa40>
    6eb4:	b	75f8 <gen_linktype+0xa40>
    6eb8:	b	75f8 <gen_linktype+0xa40>
    6ebc:	b	75f8 <gen_linktype+0xa40>
    6ec0:	b	75f8 <gen_linktype+0xa40>
    6ec4:	b	770c <gen_linktype+0xb54>
    6ec8:	b	764c <gen_linktype+0xa94>
    6ecc:	b	764c <gen_linktype+0xa94>
    6ed0:	b	770c <gen_linktype+0xb54>
    6ed4:	b	770c <gen_linktype+0xb54>
    6ed8:	b	763c <gen_linktype+0xa84>
    6edc:	b	762c <gen_linktype+0xa74>
    6ee0:	b	770c <gen_linktype+0xb54>
    6ee4:	b	770c <gen_linktype+0xb54>
    6ee8:	b	770c <gen_linktype+0xb54>
    6eec:	b	770c <gen_linktype+0xb54>
    6ef0:	b	770c <gen_linktype+0xb54>
    6ef4:	b	770c <gen_linktype+0xb54>
    6ef8:	b	770c <gen_linktype+0xb54>
    6efc:	b	770c <gen_linktype+0xb54>
    6f00:	b	770c <gen_linktype+0xb54>
    6f04:	b	770c <gen_linktype+0xb54>
    6f08:	b	770c <gen_linktype+0xb54>
    6f0c:	b	770c <gen_linktype+0xb54>
    6f10:	b	770c <gen_linktype+0xb54>
    6f14:	b	770c <gen_linktype+0xb54>
    6f18:	b	770c <gen_linktype+0xb54>
    6f1c:	b	770c <gen_linktype+0xb54>
    6f20:	b	770c <gen_linktype+0xb54>
    6f24:	b	770c <gen_linktype+0xb54>
    6f28:	b	7078 <gen_linktype+0x4c0>
    6f2c:	b	75f8 <gen_linktype+0xa40>
    6f30:	b	770c <gen_linktype+0xb54>
    6f34:	b	721c <gen_linktype+0x664>
    6f38:	b	75f8 <gen_linktype+0xa40>
    6f3c:	b	75f8 <gen_linktype+0xa40>
    6f40:	b	770c <gen_linktype+0xb54>
    6f44:	b	770c <gen_linktype+0xb54>
    6f48:	b	770c <gen_linktype+0xb54>
    6f4c:	b	770c <gen_linktype+0xb54>
    6f50:	b	770c <gen_linktype+0xb54>
    6f54:	b	770c <gen_linktype+0xb54>
    6f58:	b	770c <gen_linktype+0xb54>
    6f5c:	b	770c <gen_linktype+0xb54>
    6f60:	b	766c <gen_linktype+0xab4>
    6f64:	b	75f8 <gen_linktype+0xa40>
    6f68:	b	75f8 <gen_linktype+0xa40>
    6f6c:	b	75f8 <gen_linktype+0xa40>
    6f70:	b	75f8 <gen_linktype+0xa40>
    6f74:	b	75e8 <gen_linktype+0xa30>
    6f78:	b	75f8 <gen_linktype+0xa40>
    6f7c:	b	770c <gen_linktype+0xb54>
    6f80:	b	770c <gen_linktype+0xb54>
    6f84:	b	767c <gen_linktype+0xac4>
    6f88:	b	768c <gen_linktype+0xad4>
    6f8c:	b	770c <gen_linktype+0xb54>
    6f90:	b	767c <gen_linktype+0xac4>
    6f94:	b	769c <gen_linktype+0xae4>
    6f98:	b	76ac <gen_linktype+0xaf4>
    6f9c:	b	7078 <gen_linktype+0x4c0>
    6fa0:	b	76bc <gen_linktype+0xb04>
    6fa4:	b	75f8 <gen_linktype+0xa40>
    6fa8:	b	76ac <gen_linktype+0xaf4>
    6fac:	b	76cc <gen_linktype+0xb14>
    6fb0:	b	765c <gen_linktype+0xaa4>
    6fb4:	b	76dc <gen_linktype+0xb24>
    6fb8:	b	76ec <gen_linktype+0xb34>
    6fbc:	b	75f8 <gen_linktype+0xa40>
    6fc0:	b	768c <gen_linktype+0xad4>
    6fc4:	b	76fc <gen_linktype+0xb44>
    6fc8:	b	770c <gen_linktype+0xb54>
    6fcc:	b	770c <gen_linktype+0xb54>
    6fd0:	b	770c <gen_linktype+0xb54>
    6fd4:	b	770c <gen_linktype+0xb54>
    6fd8:	b	770c <gen_linktype+0xb54>
    6fdc:	b	770c <gen_linktype+0xb54>
    6fe0:	b	770c <gen_linktype+0xb54>
    6fe4:	b	770c <gen_linktype+0xb54>
    6fe8:	b	770c <gen_linktype+0xb54>
    6fec:	b	770c <gen_linktype+0xb54>
    6ff0:	b	770c <gen_linktype+0xb54>
    6ff4:	b	770c <gen_linktype+0xb54>
    6ff8:	b	76ac <gen_linktype+0xaf4>
    6ffc:	b	770c <gen_linktype+0xb54>
    7000:	b	770c <gen_linktype+0xb54>
    7004:	b	770c <gen_linktype+0xb54>
    7008:	b	770c <gen_linktype+0xb54>
    700c:	b	767c <gen_linktype+0xac4>
    7010:	b	770c <gen_linktype+0xb54>
    7014:	b	770c <gen_linktype+0xb54>
    7018:	b	770c <gen_linktype+0xb54>
    701c:	b	770c <gen_linktype+0xb54>
    7020:	b	770c <gen_linktype+0xb54>
    7024:	b	761c <gen_linktype+0xa64>
    7028:	b	769c <gen_linktype+0xae4>
    702c:	b	71d8 <gen_linktype+0x620>
    7030:	b	71f8 <gen_linktype+0x640>
    7034:	mov	r0, r4
    7038:	bl	573c <gen_ether_linktype>
    703c:	mov	r3, r0
    7040:	b	7744 <gen_linktype+0xb8c>
    7044:	cmp	r4, #254	; 0xfe
    7048:	bne	7054 <gen_linktype+0x49c>
    704c:	lsl	r3, r4, #8
    7050:	orr	r4, r3, #254	; 0xfe
    7054:	ldr	r3, [pc, #1804]	; 7768 <gen_linktype+0xbb0>
    7058:	add	r3, pc, r3
    705c:	ldr	r1, [r3]
    7060:	mov	r3, r4
    7064:	mov	r2, #8
    7068:	mov	r0, #1
    706c:	bl	338c <gen_cmp>
    7070:	mov	r3, r0
    7074:	b	7744 <gen_linktype+0xb8c>
    7078:	bl	b838 <gen_check_802_11_data_frame>
    707c:	str	r0, [fp, #-16]
    7080:	mov	r0, r4
    7084:	bl	78a4 <gen_llc_linktype>
    7088:	str	r0, [fp, #-20]	; 0xffffffec
    708c:	ldr	r1, [fp, #-20]	; 0xffffffec
    7090:	ldr	r0, [fp, #-16]
    7094:	bl	31f4 <sf_gen_and>
    7098:	ldr	r3, [fp, #-20]	; 0xffffffec
    709c:	b	7744 <gen_linktype+0xb8c>
    70a0:	mov	r0, r4
    70a4:	bl	78a4 <gen_llc_linktype>
    70a8:	mov	r3, r0
    70ac:	b	7744 <gen_linktype+0xb8c>
    70b0:	mov	r0, r4
    70b4:	bl	78a4 <gen_llc_linktype>
    70b8:	mov	r3, r0
    70bc:	b	7744 <gen_linktype+0xb8c>
    70c0:	mov	r0, r4
    70c4:	bl	78a4 <gen_llc_linktype>
    70c8:	mov	r3, r0
    70cc:	b	7744 <gen_linktype+0xb8c>
    70d0:	ldr	r3, [pc, #1684]	; 776c <gen_linktype+0xbb4>
    70d4:	add	r3, pc, r3
    70d8:	ldr	r3, [r3]
    70dc:	cmp	r3, #0
    70e0:	beq	7124 <gen_linktype+0x56c>
    70e4:	mov	r3, #65280	; 0xff00
    70e8:	mov	r2, #8
    70ec:	mov	r1, #4
    70f0:	mov	r0, #1
    70f4:	bl	338c <gen_cmp>
    70f8:	str	r0, [fp, #-16]
    70fc:	ldr	r0, [fp, #-16]
    7100:	bl	3348 <sf_gen_not>
    7104:	mov	r0, r4
    7108:	bl	573c <gen_ether_linktype>
    710c:	str	r0, [fp, #-20]	; 0xffffffec
    7110:	ldr	r1, [fp, #-20]	; 0xffffffec
    7114:	ldr	r0, [fp, #-16]
    7118:	bl	31f4 <sf_gen_and>
    711c:	ldr	r3, [fp, #-20]	; 0xffffffec
    7120:	b	7744 <gen_linktype+0xb8c>
    7124:	mov	r3, #0
    7128:	mov	r2, #16
    712c:	mov	r1, #2
    7130:	mov	r0, #53	; 0x35
    7134:	bl	eff4 <sf_gen_atmfield_code>
    7138:	str	r0, [fp, #-16]
    713c:	mov	r0, r4
    7140:	bl	78a4 <gen_llc_linktype>
    7144:	str	r0, [fp, #-20]	; 0xffffffec
    7148:	ldr	r1, [fp, #-20]	; 0xffffffec
    714c:	ldr	r0, [fp, #-16]
    7150:	bl	31f4 <sf_gen_and>
    7154:	ldr	r3, [fp, #-20]	; 0xffffffec
    7158:	b	7744 <gen_linktype+0xb8c>
    715c:	mov	r0, r4
    7160:	bl	5a98 <gen_linux_sll_linktype>
    7164:	mov	r3, r0
    7168:	b	7744 <gen_linktype+0xb8c>
    716c:	cmp	r4, #2048	; 0x800
    7170:	beq	7184 <gen_linktype+0x5cc>
    7174:	ldr	r3, [pc, #1496]	; 7754 <gen_linktype+0xb9c>
    7178:	cmp	r4, r3
    717c:	beq	71a8 <gen_linktype+0x5f0>
    7180:	b	71cc <gen_linktype+0x614>
    7184:	mov	r3, #240	; 0xf0
    7188:	str	r3, [sp]
    718c:	mov	r3, #64	; 0x40
    7190:	mov	r2, #16
    7194:	mov	r1, #0
    7198:	mov	r0, #1
    719c:	bl	3544 <gen_mcmp>
    71a0:	mov	r3, r0
    71a4:	b	7744 <gen_linktype+0xb8c>
    71a8:	mov	r3, #240	; 0xf0
    71ac:	str	r3, [sp]
    71b0:	mov	r3, #96	; 0x60
    71b4:	mov	r2, #16
    71b8:	mov	r1, #0
    71bc:	mov	r0, #1
    71c0:	bl	3544 <gen_mcmp>
    71c4:	mov	r3, r0
    71c8:	b	7744 <gen_linktype+0xb8c>
    71cc:	bl	5720 <gen_false>
    71d0:	mov	r3, r0
    71d4:	b	7744 <gen_linktype+0xb8c>
    71d8:	cmp	r4, #2048	; 0x800
    71dc:	bne	71ec <gen_linktype+0x634>
    71e0:	bl	5704 <gen_true>
    71e4:	mov	r3, r0
    71e8:	b	7744 <gen_linktype+0xb8c>
    71ec:	bl	5720 <gen_false>
    71f0:	mov	r3, r0
    71f4:	b	7744 <gen_linktype+0xb8c>
    71f8:	ldr	r3, [pc, #1364]	; 7754 <gen_linktype+0xb9c>
    71fc:	cmp	r4, r3
    7200:	bne	7210 <gen_linktype+0x658>
    7204:	bl	5704 <gen_true>
    7208:	mov	r3, r0
    720c:	b	7744 <gen_linktype+0xb8c>
    7210:	bl	5720 <gen_false>
    7214:	mov	r3, r0
    7218:	b	7744 <gen_linktype+0xb8c>
    721c:	mov	r0, r4
    7220:	bl	6ab8 <ethertype_to_ppptype>
    7224:	mov	r4, r0
    7228:	ldr	r3, [pc, #1344]	; 7770 <gen_linktype+0xbb8>
    722c:	add	r3, pc, r3
    7230:	ldr	r1, [r3]
    7234:	mov	r3, r4
    7238:	mov	r2, #8
    723c:	mov	r0, #1
    7240:	bl	338c <gen_cmp>
    7244:	mov	r3, r0
    7248:	b	7744 <gen_linktype+0xb8c>
    724c:	cmp	r4, #2048	; 0x800
    7250:	bne	72d4 <gen_linktype+0x71c>
    7254:	ldr	r3, [pc, #1304]	; 7774 <gen_linktype+0xbbc>
    7258:	add	r3, pc, r3
    725c:	ldr	r1, [r3]
    7260:	mov	r3, #33	; 0x21
    7264:	mov	r2, #8
    7268:	mov	r0, #1
    726c:	bl	338c <gen_cmp>
    7270:	str	r0, [fp, #-16]
    7274:	ldr	r3, [pc, #1276]	; 7778 <gen_linktype+0xbc0>
    7278:	add	r3, pc, r3
    727c:	ldr	r1, [r3]
    7280:	mov	r3, #45	; 0x2d
    7284:	mov	r2, #8
    7288:	mov	r0, #1
    728c:	bl	338c <gen_cmp>
    7290:	str	r0, [fp, #-20]	; 0xffffffec
    7294:	ldr	r1, [fp, #-20]	; 0xffffffec
    7298:	ldr	r0, [fp, #-16]
    729c:	bl	32b0 <sf_gen_or>
    72a0:	ldr	r3, [pc, #1236]	; 777c <gen_linktype+0xbc4>
    72a4:	add	r3, pc, r3
    72a8:	ldr	r1, [r3]
    72ac:	mov	r3, #47	; 0x2f
    72b0:	mov	r2, #8
    72b4:	mov	r0, #1
    72b8:	bl	338c <gen_cmp>
    72bc:	str	r0, [fp, #-16]
    72c0:	ldr	r1, [fp, #-16]
    72c4:	ldr	r0, [fp, #-20]	; 0xffffffec
    72c8:	bl	32b0 <sf_gen_or>
    72cc:	ldr	r3, [fp, #-16]
    72d0:	b	7744 <gen_linktype+0xb8c>
    72d4:	mov	r0, r4
    72d8:	bl	6ab8 <ethertype_to_ppptype>
    72dc:	mov	r4, r0
    72e0:	ldr	r3, [pc, #1176]	; 7780 <gen_linktype+0xbc8>
    72e4:	add	r3, pc, r3
    72e8:	ldr	r1, [r3]
    72ec:	mov	r3, r4
    72f0:	mov	r2, #8
    72f4:	mov	r0, #1
    72f8:	bl	338c <gen_cmp>
    72fc:	mov	r3, r0
    7300:	b	7744 <gen_linktype+0xb8c>
    7304:	cmp	r4, #2048	; 0x800
    7308:	beq	731c <gen_linktype+0x764>
    730c:	ldr	r3, [pc, #1088]	; 7754 <gen_linktype+0xb9c>
    7310:	cmp	r4, r3
    7314:	beq	7324 <gen_linktype+0x76c>
    7318:	b	732c <gen_linktype+0x774>
    731c:	mov	r4, #2
    7320:	b	7338 <gen_linktype+0x780>
    7324:	mov	r4, #10
    7328:	b	7338 <gen_linktype+0x780>
    732c:	bl	5720 <gen_false>
    7330:	mov	r3, r0
    7334:	b	7744 <gen_linktype+0xb8c>
    7338:	ldr	r3, [pc, #1092]	; 7784 <gen_linktype+0xbcc>
    733c:	add	r3, pc, r3
    7340:	ldr	r3, [r3]
    7344:	cmp	r3, #0
    7348:	beq	7360 <gen_linktype+0x7a8>
    734c:	ldr	r3, [pc, #1076]	; 7788 <gen_linktype+0xbd0>
    7350:	add	r3, pc, r3
    7354:	ldr	r3, [r3]
    7358:	cmp	r3, #109	; 0x6d
    735c:	bne	7374 <gen_linktype+0x7bc>
    7360:	mov	r3, r4
    7364:	mov	r0, r3
    7368:	bl	f24 <htonl@plt>
    736c:	mov	r3, r0
    7370:	mov	r4, r3
    7374:	mov	r3, r4
    7378:	mov	r2, #0
    737c:	mov	r1, #0
    7380:	mov	r0, #1
    7384:	bl	338c <gen_cmp>
    7388:	mov	r3, r0
    738c:	b	7744 <gen_linktype+0xb8c>
    7390:	ldr	r3, [pc, #1012]	; 778c <gen_linktype+0xbd4>
    7394:	cmp	r4, r3
    7398:	beq	74b0 <gen_linktype+0x8f8>
    739c:	ldr	r3, [pc, #1000]	; 778c <gen_linktype+0xbd4>
    73a0:	cmp	r4, r3
    73a4:	bgt	73c0 <gen_linktype+0x808>
    73a8:	cmp	r4, #2048	; 0x800
    73ac:	beq	7408 <gen_linktype+0x850>
    73b0:	ldr	r3, [pc, #984]	; 7790 <gen_linktype+0xbd8>
    73b4:	cmp	r4, r3
    73b8:	beq	745c <gen_linktype+0x8a4>
    73bc:	b	73d8 <gen_linktype+0x820>
    73c0:	ldr	r3, [pc, #972]	; 7794 <gen_linktype+0xbdc>
    73c4:	cmp	r4, r3
    73c8:	beq	74d4 <gen_linktype+0x91c>
    73cc:	ldr	r3, [pc, #896]	; 7754 <gen_linktype+0xb9c>
    73d0:	cmp	r4, r3
    73d4:	beq	73e4 <gen_linktype+0x82c>
    73d8:	bl	5720 <gen_false>
    73dc:	mov	r3, r0
    73e0:	b	7744 <gen_linktype+0xb8c>
    73e4:	ldr	r3, [pc, #940]	; 7798 <gen_linktype+0xbe0>
    73e8:	add	r3, pc, r3
    73ec:	ldr	r1, [r3]
    73f0:	mov	r3, #196	; 0xc4
    73f4:	mov	r2, #16
    73f8:	mov	r0, #1
    73fc:	bl	338c <gen_cmp>
    7400:	mov	r3, r0
    7404:	b	7744 <gen_linktype+0xb8c>
    7408:	ldr	r3, [pc, #908]	; 779c <gen_linktype+0xbe4>
    740c:	add	r3, pc, r3
    7410:	ldr	r1, [r3]
    7414:	mov	r3, #212	; 0xd4
    7418:	mov	r2, #16
    741c:	mov	r0, #1
    7420:	bl	338c <gen_cmp>
    7424:	str	r0, [fp, #-16]
    7428:	ldr	r3, [pc, #880]	; 77a0 <gen_linktype+0xbe8>
    742c:	add	r3, pc, r3
    7430:	ldr	r1, [r3]
    7434:	mov	r3, #240	; 0xf0
    7438:	mov	r2, #16
    743c:	mov	r0, #1
    7440:	bl	338c <gen_cmp>
    7444:	str	r0, [fp, #-20]	; 0xffffffec
    7448:	ldr	r1, [fp, #-20]	; 0xffffffec
    744c:	ldr	r0, [fp, #-16]
    7450:	bl	32b0 <sf_gen_or>
    7454:	ldr	r3, [fp, #-20]	; 0xffffffec
    7458:	b	7744 <gen_linktype+0xb8c>
    745c:	ldr	r3, [pc, #832]	; 77a4 <gen_linktype+0xbec>
    7460:	add	r3, pc, r3
    7464:	ldr	r1, [r3]
    7468:	mov	r3, #213	; 0xd5
    746c:	mov	r2, #16
    7470:	mov	r0, #1
    7474:	bl	338c <gen_cmp>
    7478:	str	r0, [fp, #-16]
    747c:	ldr	r3, [pc, #804]	; 77a8 <gen_linktype+0xbf0>
    7480:	add	r3, pc, r3
    7484:	ldr	r1, [r3]
    7488:	mov	r3, #241	; 0xf1
    748c:	mov	r2, #16
    7490:	mov	r0, #1
    7494:	bl	338c <gen_cmp>
    7498:	str	r0, [fp, #-20]	; 0xffffffec
    749c:	ldr	r1, [fp, #-20]	; 0xffffffec
    74a0:	ldr	r0, [fp, #-16]
    74a4:	bl	32b0 <sf_gen_or>
    74a8:	ldr	r3, [fp, #-20]	; 0xffffffec
    74ac:	b	7744 <gen_linktype+0xb8c>
    74b0:	ldr	r3, [pc, #756]	; 77ac <gen_linktype+0xbf4>
    74b4:	add	r3, pc, r3
    74b8:	ldr	r1, [r3]
    74bc:	mov	r3, #214	; 0xd6
    74c0:	mov	r2, #16
    74c4:	mov	r0, #1
    74c8:	bl	338c <gen_cmp>
    74cc:	mov	r3, r0
    74d0:	b	7744 <gen_linktype+0xb8c>
    74d4:	ldr	r3, [pc, #724]	; 77b0 <gen_linktype+0xbf8>
    74d8:	add	r3, pc, r3
    74dc:	ldr	r1, [r3]
    74e0:	mov	r3, #221	; 0xdd
    74e4:	mov	r2, #16
    74e8:	mov	r0, #1
    74ec:	bl	338c <gen_cmp>
    74f0:	mov	r3, r0
    74f4:	b	7744 <gen_linktype+0xb8c>
    74f8:	ldr	r3, [pc, #660]	; 7794 <gen_linktype+0xbdc>
    74fc:	cmp	r4, r3
    7500:	bne	7510 <gen_linktype+0x958>
    7504:	bl	5704 <gen_true>
    7508:	mov	r3, r0
    750c:	b	7744 <gen_linktype+0xb8c>
    7510:	bl	5720 <gen_false>
    7514:	mov	r3, r0
    7518:	b	7744 <gen_linktype+0xb8c>
    751c:	cmp	r4, #2048	; 0x800
    7520:	beq	753c <gen_linktype+0x984>
    7524:	ldr	r3, [pc, #552]	; 7754 <gen_linktype+0xb9c>
    7528:	cmp	r4, r3
    752c:	beq	7558 <gen_linktype+0x9a0>
    7530:	cmp	r4, #254	; 0xfe
    7534:	beq	7574 <gen_linktype+0x9bc>
    7538:	b	75dc <gen_linktype+0xa24>
    753c:	mov	r3, #972	; 0x3cc
    7540:	mov	r2, #8
    7544:	mov	r1, #2
    7548:	mov	r0, #1
    754c:	bl	338c <gen_cmp>
    7550:	mov	r3, r0
    7554:	b	7744 <gen_linktype+0xb8c>
    7558:	ldr	r3, [pc, #596]	; 77b4 <gen_linktype+0xbfc>
    755c:	mov	r2, #8
    7560:	mov	r1, #2
    7564:	mov	r0, #1
    7568:	bl	338c <gen_cmp>
    756c:	mov	r3, r0
    7570:	b	7744 <gen_linktype+0xb8c>
    7574:	ldr	r3, [pc, #572]	; 77b8 <gen_linktype+0xc00>
    7578:	mov	r2, #8
    757c:	mov	r1, #2
    7580:	mov	r0, #1
    7584:	bl	338c <gen_cmp>
    7588:	str	r0, [fp, #-16]
    758c:	ldr	r3, [pc, #552]	; 77bc <gen_linktype+0xc04>
    7590:	mov	r2, #8
    7594:	mov	r1, #2
    7598:	mov	r0, #1
    759c:	bl	338c <gen_cmp>
    75a0:	str	r0, [fp, #-20]	; 0xffffffec
    75a4:	ldr	r3, [pc, #532]	; 77c0 <gen_linktype+0xc08>
    75a8:	mov	r2, #8
    75ac:	mov	r1, #2
    75b0:	mov	r0, #1
    75b4:	bl	338c <gen_cmp>
    75b8:	str	r0, [fp, #-24]	; 0xffffffe8
    75bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    75c0:	ldr	r0, [fp, #-20]	; 0xffffffec
    75c4:	bl	32b0 <sf_gen_or>
    75c8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    75cc:	ldr	r0, [fp, #-16]
    75d0:	bl	32b0 <sf_gen_or>
    75d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    75d8:	b	7744 <gen_linktype+0xb8c>
    75dc:	bl	5720 <gen_false>
    75e0:	mov	r3, r0
    75e4:	b	7744 <gen_linktype+0xb8c>
    75e8:	ldr	r3, [pc, #468]	; 77c4 <gen_linktype+0xc0c>
    75ec:	add	r3, pc, r3
    75f0:	mov	r0, r3
    75f4:	bl	291c <sf_bpf_error>
    75f8:	mvn	r3, #255	; 0xff
    75fc:	str	r3, [sp]
    7600:	ldr	r3, [pc, #448]	; 77c8 <gen_linktype+0xc10>
    7604:	mov	r2, #0
    7608:	mov	r1, #0
    760c:	mov	r0, #1
    7610:	bl	3544 <gen_mcmp>
    7614:	mov	r3, r0
    7618:	b	7744 <gen_linktype+0xb8c>
    761c:	mov	r0, r4
    7620:	bl	5a10 <gen_ipnet_linktype>
    7624:	mov	r3, r0
    7628:	b	7744 <gen_linktype+0xb8c>
    762c:	ldr	r3, [pc, #408]	; 77cc <gen_linktype+0xc14>
    7630:	add	r3, pc, r3
    7634:	mov	r0, r3
    7638:	bl	291c <sf_bpf_error>
    763c:	ldr	r3, [pc, #396]	; 77d0 <gen_linktype+0xc18>
    7640:	add	r3, pc, r3
    7644:	mov	r0, r3
    7648:	bl	291c <sf_bpf_error>
    764c:	ldr	r3, [pc, #384]	; 77d4 <gen_linktype+0xc1c>
    7650:	add	r3, pc, r3
    7654:	mov	r0, r3
    7658:	bl	291c <sf_bpf_error>
    765c:	ldr	r3, [pc, #372]	; 77d8 <gen_linktype+0xc20>
    7660:	add	r3, pc, r3
    7664:	mov	r0, r3
    7668:	bl	291c <sf_bpf_error>
    766c:	ldr	r3, [pc, #360]	; 77dc <gen_linktype+0xc24>
    7670:	add	r3, pc, r3
    7674:	mov	r0, r3
    7678:	bl	291c <sf_bpf_error>
    767c:	ldr	r3, [pc, #348]	; 77e0 <gen_linktype+0xc28>
    7680:	add	r3, pc, r3
    7684:	mov	r0, r3
    7688:	bl	291c <sf_bpf_error>
    768c:	ldr	r3, [pc, #336]	; 77e4 <gen_linktype+0xc2c>
    7690:	add	r3, pc, r3
    7694:	mov	r0, r3
    7698:	bl	291c <sf_bpf_error>
    769c:	ldr	r3, [pc, #324]	; 77e8 <gen_linktype+0xc30>
    76a0:	add	r3, pc, r3
    76a4:	mov	r0, r3
    76a8:	bl	291c <sf_bpf_error>
    76ac:	ldr	r3, [pc, #312]	; 77ec <gen_linktype+0xc34>
    76b0:	add	r3, pc, r3
    76b4:	mov	r0, r3
    76b8:	bl	291c <sf_bpf_error>
    76bc:	ldr	r3, [pc, #300]	; 77f0 <gen_linktype+0xc38>
    76c0:	add	r3, pc, r3
    76c4:	mov	r0, r3
    76c8:	bl	291c <sf_bpf_error>
    76cc:	ldr	r3, [pc, #288]	; 77f4 <gen_linktype+0xc3c>
    76d0:	add	r3, pc, r3
    76d4:	mov	r0, r3
    76d8:	bl	291c <sf_bpf_error>
    76dc:	ldr	r3, [pc, #276]	; 77f8 <gen_linktype+0xc40>
    76e0:	add	r3, pc, r3
    76e4:	mov	r0, r3
    76e8:	bl	291c <sf_bpf_error>
    76ec:	ldr	r3, [pc, #264]	; 77fc <gen_linktype+0xc44>
    76f0:	add	r3, pc, r3
    76f4:	mov	r0, r3
    76f8:	bl	291c <sf_bpf_error>
    76fc:	ldr	r3, [pc, #252]	; 7800 <gen_linktype+0xc48>
    7700:	add	r3, pc, r3
    7704:	mov	r0, r3
    7708:	bl	291c <sf_bpf_error>
    770c:	ldr	r3, [pc, #240]	; 7804 <gen_linktype+0xc4c>
    7710:	add	r3, pc, r3
    7714:	ldr	r3, [r3]
    7718:	cmn	r3, #1
    771c:	bne	7724 <gen_linktype+0xb6c>
    7720:	bl	f9c <abort@plt>
    7724:	ldr	r3, [pc, #220]	; 7808 <gen_linktype+0xc50>
    7728:	add	r3, pc, r3
    772c:	ldr	r1, [r3]
    7730:	mov	r3, r4
    7734:	mov	r2, #8
    7738:	mov	r0, #1
    773c:	bl	338c <gen_cmp>
    7740:	mov	r3, r0
    7744:	mov	r0, r3
    7748:	sub	sp, fp, #8
    774c:	pop	{r4, fp, pc}
    7750:	.word	0x000336c0
    7754:	.word	0x000086dd
    7758:	.word	0x00015680
    775c:	.word	0x00033a70
    7760:	.word	0x00033a4c
    7764:	.word	0x00033a64
    7768:	.word	0x00033658
    776c:	.word	0x000335e8
    7770:	.word	0x00033484
    7774:	.word	0x00033458
    7778:	.word	0x00033438
    777c:	.word	0x0003340c
    7780:	.word	0x000333cc
    7784:	.word	0x000333b0
    7788:	.word	0x0003339c
    778c:	.word	0x00008035
    7790:	.word	0x00000806
    7794:	.word	0x0000809b
    7798:	.word	0x000332c8
    779c:	.word	0x000332a4
    77a0:	.word	0x00033284
    77a4:	.word	0x00033250
    77a8:	.word	0x00033230
    77ac:	.word	0x000331fc
    77b0:	.word	0x000331d8
    77b4:	.word	0x0000038e
    77b8:	.word	0x00000381
    77bc:	.word	0x00000382
    77c0:	.word	0x00000383
    77c4:	.word	0x00014ce8
    77c8:	.word	0x4d474300
    77cc:	.word	0x00014ce8
    77d0:	.word	0x00014d08
    77d4:	.word	0x00014d2c
    77d8:	.word	0x00014d4c
    77dc:	.word	0x00014d6c
    77e0:	.word	0x00014d8c
    77e4:	.word	0x00014dac
    77e8:	.word	0x00014dd0
    77ec:	.word	0x00014df0
    77f0:	.word	0x00014e18
    77f4:	.word	0x00014e40
    77f8:	.word	0x00014e60
    77fc:	.word	0x00014e80
    7800:	.word	0x00014ea0
    7804:	.word	0x00032fa0
    7808:	.word	0x00032f88

0000780c <gen_snap>:
    780c:	push	{fp, lr}
    7810:	add	fp, sp, #4
    7814:	sub	sp, sp, #16
    7818:	str	r0, [fp, #-16]
    781c:	str	r1, [fp, #-20]	; 0xffffffec
    7820:	mvn	r3, #85	; 0x55
    7824:	strb	r3, [fp, #-12]
    7828:	mvn	r3, #85	; 0x55
    782c:	strb	r3, [fp, #-11]
    7830:	mov	r3, #3
    7834:	strb	r3, [fp, #-10]
    7838:	ldr	r3, [fp, #-16]
    783c:	lsr	r3, r3, #16
    7840:	uxtb	r3, r3
    7844:	strb	r3, [fp, #-9]
    7848:	ldr	r3, [fp, #-16]
    784c:	lsr	r3, r3, #8
    7850:	uxtb	r3, r3
    7854:	strb	r3, [fp, #-8]
    7858:	ldr	r3, [fp, #-16]
    785c:	uxtb	r3, r3
    7860:	strb	r3, [fp, #-7]
    7864:	ldr	r3, [fp, #-20]	; 0xffffffec
    7868:	lsr	r3, r3, #8
    786c:	uxtb	r3, r3
    7870:	strb	r3, [fp, #-6]
    7874:	ldr	r3, [fp, #-20]	; 0xffffffec
    7878:	uxtb	r3, r3
    787c:	strb	r3, [fp, #-5]
    7880:	sub	r3, fp, #12
    7884:	mov	r2, #8
    7888:	mov	r1, #0
    788c:	mov	r0, #2
    7890:	bl	359c <gen_bcmp>
    7894:	mov	r3, r0
    7898:	mov	r0, r3
    789c:	sub	sp, fp, #4
    78a0:	pop	{fp, pc}

000078a4 <gen_llc_linktype>:
    78a4:	push	{fp, lr}
    78a8:	add	fp, sp, #4
    78ac:	sub	sp, sp, #8
    78b0:	str	r0, [fp, #-8]
    78b4:	ldr	r3, [fp, #-8]
    78b8:	cmp	r3, #240	; 0xf0
    78bc:	beq	78f4 <gen_llc_linktype+0x50>
    78c0:	cmp	r3, #240	; 0xf0
    78c4:	bgt	78dc <gen_llc_linktype+0x38>
    78c8:	cmp	r3, #6
    78cc:	beq	78f4 <gen_llc_linktype+0x50>
    78d0:	cmp	r3, #224	; 0xe0
    78d4:	beq	791c <gen_llc_linktype+0x78>
    78d8:	b	794c <gen_llc_linktype+0xa8>
    78dc:	cmp	r3, #254	; 0xfe
    78e0:	beq	78f4 <gen_llc_linktype+0x50>
    78e4:	ldr	r2, [pc, #176]	; 799c <gen_llc_linktype+0xf8>
    78e8:	cmp	r3, r2
    78ec:	beq	7938 <gen_llc_linktype+0x94>
    78f0:	b	794c <gen_llc_linktype+0xa8>
    78f4:	ldr	r3, [fp, #-8]
    78f8:	lsl	r2, r3, #8
    78fc:	ldr	r3, [fp, #-8]
    7900:	orr	r3, r2, r3
    7904:	mov	r2, #8
    7908:	mov	r1, #0
    790c:	mov	r0, #2
    7910:	bl	338c <gen_cmp>
    7914:	mov	r3, r0
    7918:	b	7990 <gen_llc_linktype+0xec>
    791c:	mov	r3, #224	; 0xe0
    7920:	mov	r2, #16
    7924:	mov	r1, #0
    7928:	mov	r0, #2
    792c:	bl	338c <gen_cmp>
    7930:	mov	r3, r0
    7934:	b	7990 <gen_llc_linktype+0xec>
    7938:	ldr	r1, [pc, #92]	; 799c <gen_llc_linktype+0xf8>
    793c:	ldr	r0, [pc, #92]	; 79a0 <gen_llc_linktype+0xfc>
    7940:	bl	780c <gen_snap>
    7944:	mov	r3, r0
    7948:	b	7990 <gen_llc_linktype+0xec>
    794c:	ldr	r3, [fp, #-8]
    7950:	ldr	r2, [pc, #76]	; 79a4 <gen_llc_linktype+0x100>
    7954:	cmp	r3, r2
    7958:	bgt	7978 <gen_llc_linktype+0xd4>
    795c:	ldr	r3, [fp, #-8]
    7960:	mov	r2, #16
    7964:	mov	r1, #0
    7968:	mov	r0, #2
    796c:	bl	338c <gen_cmp>
    7970:	mov	r3, r0
    7974:	b	7990 <gen_llc_linktype+0xec>
    7978:	ldr	r3, [fp, #-8]
    797c:	mov	r2, #8
    7980:	mov	r1, #6
    7984:	mov	r0, #2
    7988:	bl	338c <gen_cmp>
    798c:	mov	r3, r0
    7990:	mov	r0, r3
    7994:	sub	sp, fp, #4
    7998:	pop	{fp, pc}
    799c:	.word	0x0000809b
    79a0:	.word	0x00080007
    79a4:	.word	0x000005dc

000079a8 <gen_hostop>:
    79a8:	push	{fp, lr}
    79ac:	add	fp, sp, #4
    79b0:	sub	sp, sp, #40	; 0x28
    79b4:	str	r0, [fp, #-24]	; 0xffffffe8
    79b8:	str	r1, [fp, #-28]	; 0xffffffe4
    79bc:	str	r2, [fp, #-32]	; 0xffffffe0
    79c0:	str	r3, [fp, #-36]	; 0xffffffdc
    79c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
    79c8:	cmp	r3, #4
    79cc:	addls	pc, pc, r3, lsl #2
    79d0:	b	7ac8 <gen_hostop+0x120>
    79d4:	b	7a64 <gen_hostop+0xbc>
    79d8:	b	79e8 <gen_hostop+0x40>
    79dc:	b	79f4 <gen_hostop+0x4c>
    79e0:	b	7a64 <gen_hostop+0xbc>
    79e4:	b	7a00 <gen_hostop+0x58>
    79e8:	ldr	r3, [fp, #4]
    79ec:	str	r3, [fp, #-8]
    79f0:	b	7acc <gen_hostop+0x124>
    79f4:	ldr	r3, [fp, #8]
    79f8:	str	r3, [fp, #-8]
    79fc:	b	7acc <gen_hostop+0x124>
    7a00:	ldr	r3, [fp, #8]
    7a04:	str	r3, [sp, #4]
    7a08:	ldr	r3, [fp, #4]
    7a0c:	str	r3, [sp]
    7a10:	ldr	r3, [fp, #-36]	; 0xffffffdc
    7a14:	mov	r2, #1
    7a18:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7a1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7a20:	bl	79a8 <gen_hostop>
    7a24:	str	r0, [fp, #-12]
    7a28:	ldr	r3, [fp, #8]
    7a2c:	str	r3, [sp, #4]
    7a30:	ldr	r3, [fp, #4]
    7a34:	str	r3, [sp]
    7a38:	ldr	r3, [fp, #-36]	; 0xffffffdc
    7a3c:	mov	r2, #2
    7a40:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7a44:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7a48:	bl	79a8 <gen_hostop>
    7a4c:	str	r0, [fp, #-16]
    7a50:	ldr	r1, [fp, #-16]
    7a54:	ldr	r0, [fp, #-12]
    7a58:	bl	31f4 <sf_gen_and>
    7a5c:	ldr	r3, [fp, #-16]
    7a60:	b	7b0c <gen_hostop+0x164>
    7a64:	ldr	r3, [fp, #8]
    7a68:	str	r3, [sp, #4]
    7a6c:	ldr	r3, [fp, #4]
    7a70:	str	r3, [sp]
    7a74:	ldr	r3, [fp, #-36]	; 0xffffffdc
    7a78:	mov	r2, #1
    7a7c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7a80:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7a84:	bl	79a8 <gen_hostop>
    7a88:	str	r0, [fp, #-12]
    7a8c:	ldr	r3, [fp, #8]
    7a90:	str	r3, [sp, #4]
    7a94:	ldr	r3, [fp, #4]
    7a98:	str	r3, [sp]
    7a9c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    7aa0:	mov	r2, #2
    7aa4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    7aa8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7aac:	bl	79a8 <gen_hostop>
    7ab0:	str	r0, [fp, #-16]
    7ab4:	ldr	r1, [fp, #-16]
    7ab8:	ldr	r0, [fp, #-12]
    7abc:	bl	32b0 <sf_gen_or>
    7ac0:	ldr	r3, [fp, #-16]
    7ac4:	b	7b0c <gen_hostop+0x164>
    7ac8:	bl	f9c <abort@plt>
    7acc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    7ad0:	bl	6bb8 <gen_linktype>
    7ad4:	str	r0, [fp, #-12]
    7ad8:	ldr	r2, [fp, #-24]	; 0xffffffe8
    7adc:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7ae0:	str	r3, [sp]
    7ae4:	mov	r3, r2
    7ae8:	mov	r2, #0
    7aec:	ldr	r1, [fp, #-8]
    7af0:	mov	r0, #3
    7af4:	bl	3544 <gen_mcmp>
    7af8:	str	r0, [fp, #-16]
    7afc:	ldr	r1, [fp, #-16]
    7b00:	ldr	r0, [fp, #-12]
    7b04:	bl	31f4 <sf_gen_and>
    7b08:	ldr	r3, [fp, #-16]
    7b0c:	mov	r0, r3
    7b10:	sub	sp, fp, #4
    7b14:	pop	{fp, pc}

00007b18 <gen_hostop6>:
    7b18:	push	{r4, r5, fp, lr}
    7b1c:	add	fp, sp, #12
    7b20:	sub	sp, sp, #48	; 0x30
    7b24:	str	r0, [fp, #-40]	; 0xffffffd8
    7b28:	str	r1, [fp, #-44]	; 0xffffffd4
    7b2c:	str	r2, [fp, #-48]	; 0xffffffd0
    7b30:	str	r3, [fp, #-52]	; 0xffffffcc
    7b34:	ldr	r3, [fp, #-48]	; 0xffffffd0
    7b38:	cmp	r3, #4
    7b3c:	addls	pc, pc, r3, lsl #2
    7b40:	b	7c38 <gen_hostop6+0x120>
    7b44:	b	7bd4 <gen_hostop6+0xbc>
    7b48:	b	7b58 <gen_hostop6+0x40>
    7b4c:	b	7b64 <gen_hostop6+0x4c>
    7b50:	b	7bd4 <gen_hostop6+0xbc>
    7b54:	b	7b70 <gen_hostop6+0x58>
    7b58:	ldr	r3, [fp, #4]
    7b5c:	str	r3, [fp, #-16]
    7b60:	b	7c3c <gen_hostop6+0x124>
    7b64:	ldr	r3, [fp, #8]
    7b68:	str	r3, [fp, #-16]
    7b6c:	b	7c3c <gen_hostop6+0x124>
    7b70:	ldr	r3, [fp, #8]
    7b74:	str	r3, [sp, #4]
    7b78:	ldr	r3, [fp, #4]
    7b7c:	str	r3, [sp]
    7b80:	ldr	r3, [fp, #-52]	; 0xffffffcc
    7b84:	mov	r2, #1
    7b88:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7b8c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7b90:	bl	7b18 <gen_hostop6>
    7b94:	str	r0, [fp, #-20]	; 0xffffffec
    7b98:	ldr	r3, [fp, #8]
    7b9c:	str	r3, [sp, #4]
    7ba0:	ldr	r3, [fp, #4]
    7ba4:	str	r3, [sp]
    7ba8:	ldr	r3, [fp, #-52]	; 0xffffffcc
    7bac:	mov	r2, #2
    7bb0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7bb4:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7bb8:	bl	7b18 <gen_hostop6>
    7bbc:	str	r0, [fp, #-24]	; 0xffffffe8
    7bc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7bc4:	ldr	r0, [fp, #-20]	; 0xffffffec
    7bc8:	bl	31f4 <sf_gen_and>
    7bcc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    7bd0:	b	7ddc <gen_hostop6+0x2c4>
    7bd4:	ldr	r3, [fp, #8]
    7bd8:	str	r3, [sp, #4]
    7bdc:	ldr	r3, [fp, #4]
    7be0:	str	r3, [sp]
    7be4:	ldr	r3, [fp, #-52]	; 0xffffffcc
    7be8:	mov	r2, #1
    7bec:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7bf0:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7bf4:	bl	7b18 <gen_hostop6>
    7bf8:	str	r0, [fp, #-20]	; 0xffffffec
    7bfc:	ldr	r3, [fp, #8]
    7c00:	str	r3, [sp, #4]
    7c04:	ldr	r3, [fp, #4]
    7c08:	str	r3, [sp]
    7c0c:	ldr	r3, [fp, #-52]	; 0xffffffcc
    7c10:	mov	r2, #2
    7c14:	ldr	r1, [fp, #-44]	; 0xffffffd4
    7c18:	ldr	r0, [fp, #-40]	; 0xffffffd8
    7c1c:	bl	7b18 <gen_hostop6>
    7c20:	str	r0, [fp, #-24]	; 0xffffffe8
    7c24:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7c28:	ldr	r0, [fp, #-20]	; 0xffffffec
    7c2c:	bl	32b0 <sf_gen_or>
    7c30:	ldr	r3, [fp, #-24]	; 0xffffffe8
    7c34:	b	7ddc <gen_hostop6+0x2c4>
    7c38:	bl	f9c <abort@plt>
    7c3c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    7c40:	str	r3, [fp, #-28]	; 0xffffffe4
    7c44:	ldr	r3, [fp, #-44]	; 0xffffffd4
    7c48:	str	r3, [fp, #-32]	; 0xffffffe0
    7c4c:	ldr	r3, [fp, #-16]
    7c50:	add	r4, r3, #12
    7c54:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7c58:	add	r3, r3, #12
    7c5c:	ldr	r3, [r3]
    7c60:	mov	r0, r3
    7c64:	bl	e94 <ntohl@plt>
    7c68:	mov	r3, r0
    7c6c:	mov	r5, r3
    7c70:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7c74:	add	r3, r3, #12
    7c78:	ldr	r3, [r3]
    7c7c:	mov	r0, r3
    7c80:	bl	e94 <ntohl@plt>
    7c84:	mov	r3, r0
    7c88:	str	r3, [sp]
    7c8c:	mov	r3, r5
    7c90:	mov	r2, #0
    7c94:	mov	r1, r4
    7c98:	mov	r0, #3
    7c9c:	bl	3544 <gen_mcmp>
    7ca0:	str	r0, [fp, #-24]	; 0xffffffe8
    7ca4:	ldr	r3, [fp, #-16]
    7ca8:	add	r4, r3, #8
    7cac:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7cb0:	add	r3, r3, #8
    7cb4:	ldr	r3, [r3]
    7cb8:	mov	r0, r3
    7cbc:	bl	e94 <ntohl@plt>
    7cc0:	mov	r3, r0
    7cc4:	mov	r5, r3
    7cc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7ccc:	add	r3, r3, #8
    7cd0:	ldr	r3, [r3]
    7cd4:	mov	r0, r3
    7cd8:	bl	e94 <ntohl@plt>
    7cdc:	mov	r3, r0
    7ce0:	str	r3, [sp]
    7ce4:	mov	r3, r5
    7ce8:	mov	r2, #0
    7cec:	mov	r1, r4
    7cf0:	mov	r0, #3
    7cf4:	bl	3544 <gen_mcmp>
    7cf8:	str	r0, [fp, #-20]	; 0xffffffec
    7cfc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7d00:	ldr	r0, [fp, #-20]	; 0xffffffec
    7d04:	bl	31f4 <sf_gen_and>
    7d08:	ldr	r3, [fp, #-16]
    7d0c:	add	r4, r3, #4
    7d10:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7d14:	add	r3, r3, #4
    7d18:	ldr	r3, [r3]
    7d1c:	mov	r0, r3
    7d20:	bl	e94 <ntohl@plt>
    7d24:	mov	r3, r0
    7d28:	mov	r5, r3
    7d2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7d30:	add	r3, r3, #4
    7d34:	ldr	r3, [r3]
    7d38:	mov	r0, r3
    7d3c:	bl	e94 <ntohl@plt>
    7d40:	mov	r3, r0
    7d44:	str	r3, [sp]
    7d48:	mov	r3, r5
    7d4c:	mov	r2, #0
    7d50:	mov	r1, r4
    7d54:	mov	r0, #3
    7d58:	bl	3544 <gen_mcmp>
    7d5c:	str	r0, [fp, #-20]	; 0xffffffec
    7d60:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7d64:	ldr	r0, [fp, #-20]	; 0xffffffec
    7d68:	bl	31f4 <sf_gen_and>
    7d6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    7d70:	ldr	r3, [r3]
    7d74:	mov	r0, r3
    7d78:	bl	e94 <ntohl@plt>
    7d7c:	mov	r3, r0
    7d80:	mov	r4, r3
    7d84:	ldr	r3, [fp, #-32]	; 0xffffffe0
    7d88:	ldr	r3, [r3]
    7d8c:	mov	r0, r3
    7d90:	bl	e94 <ntohl@plt>
    7d94:	mov	r3, r0
    7d98:	str	r3, [sp]
    7d9c:	mov	r3, r4
    7da0:	mov	r2, #0
    7da4:	ldr	r1, [fp, #-16]
    7da8:	mov	r0, #3
    7dac:	bl	3544 <gen_mcmp>
    7db0:	str	r0, [fp, #-20]	; 0xffffffec
    7db4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7db8:	ldr	r0, [fp, #-20]	; 0xffffffec
    7dbc:	bl	31f4 <sf_gen_and>
    7dc0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    7dc4:	bl	6bb8 <gen_linktype>
    7dc8:	str	r0, [fp, #-20]	; 0xffffffec
    7dcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7dd0:	ldr	r0, [fp, #-20]	; 0xffffffec
    7dd4:	bl	31f4 <sf_gen_and>
    7dd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    7ddc:	mov	r0, r3
    7de0:	sub	sp, fp, #12
    7de4:	pop	{r4, r5, fp, pc}

00007de8 <gen_ehostop>:
    7de8:	push	{r4, r5, fp, lr}
    7dec:	add	fp, sp, #12
    7df0:	mov	r4, r0
    7df4:	mov	r3, r1
    7df8:	cmp	r3, #4
    7dfc:	addls	pc, pc, r3, lsl #2
    7e00:	b	7ecc <gen_ehostop+0xe4>
    7e04:	b	7e98 <gen_ehostop+0xb0>
    7e08:	b	7e18 <gen_ehostop+0x30>
    7e0c:	b	7e40 <gen_ehostop+0x58>
    7e10:	b	7e98 <gen_ehostop+0xb0>
    7e14:	b	7e64 <gen_ehostop+0x7c>
    7e18:	ldr	r3, [pc, #184]	; 7ed8 <gen_ehostop+0xf0>
    7e1c:	add	r3, pc, r3
    7e20:	ldr	r3, [r3]
    7e24:	add	r1, r3, #6
    7e28:	mov	r3, r4
    7e2c:	mov	r2, #6
    7e30:	mov	r0, #1
    7e34:	bl	359c <gen_bcmp>
    7e38:	mov	r3, r0
    7e3c:	b	7ed0 <gen_ehostop+0xe8>
    7e40:	ldr	r3, [pc, #148]	; 7edc <gen_ehostop+0xf4>
    7e44:	add	r3, pc, r3
    7e48:	ldr	r1, [r3]
    7e4c:	mov	r3, r4
    7e50:	mov	r2, #6
    7e54:	mov	r0, #1
    7e58:	bl	359c <gen_bcmp>
    7e5c:	mov	r3, r0
    7e60:	b	7ed0 <gen_ehostop+0xe8>
    7e64:	mov	r1, #1
    7e68:	mov	r0, r4
    7e6c:	bl	7de8 <gen_ehostop>
    7e70:	mov	r5, r0
    7e74:	mov	r1, #2
    7e78:	mov	r0, r4
    7e7c:	bl	7de8 <gen_ehostop>
    7e80:	mov	r4, r0
    7e84:	mov	r1, r4
    7e88:	mov	r0, r5
    7e8c:	bl	31f4 <sf_gen_and>
    7e90:	mov	r3, r4
    7e94:	b	7ed0 <gen_ehostop+0xe8>
    7e98:	mov	r1, #1
    7e9c:	mov	r0, r4
    7ea0:	bl	7de8 <gen_ehostop>
    7ea4:	mov	r5, r0
    7ea8:	mov	r1, #2
    7eac:	mov	r0, r4
    7eb0:	bl	7de8 <gen_ehostop>
    7eb4:	mov	r4, r0
    7eb8:	mov	r1, r4
    7ebc:	mov	r0, r5
    7ec0:	bl	32b0 <sf_gen_or>
    7ec4:	mov	r3, r4
    7ec8:	b	7ed0 <gen_ehostop+0xe8>
    7ecc:	bl	f9c <abort@plt>
    7ed0:	mov	r0, r3
    7ed4:	pop	{r4, r5, fp, pc}
    7ed8:	.word	0x00032884
    7edc:	.word	0x0003285c

00007ee0 <gen_fhostop>:
    7ee0:	push	{r4, fp, lr}
    7ee4:	add	fp, sp, #8
    7ee8:	sub	sp, sp, #12
    7eec:	mov	r4, r0
    7ef0:	mov	r3, r1
    7ef4:	cmp	r3, #4
    7ef8:	addls	pc, pc, r3, lsl #2
    7efc:	b	7fb4 <gen_fhostop+0xd4>
    7f00:	b	7f80 <gen_fhostop+0xa0>
    7f04:	b	7f14 <gen_fhostop+0x34>
    7f08:	b	7f30 <gen_fhostop+0x50>
    7f0c:	b	7f80 <gen_fhostop+0xa0>
    7f10:	b	7f4c <gen_fhostop+0x6c>
    7f14:	mov	r3, r4
    7f18:	mov	r2, #6
    7f1c:	mov	r1, #7
    7f20:	mov	r0, #1
    7f24:	bl	359c <gen_bcmp>
    7f28:	mov	r3, r0
    7f2c:	b	7fb8 <gen_fhostop+0xd8>
    7f30:	mov	r3, r4
    7f34:	mov	r2, #6
    7f38:	mov	r1, #1
    7f3c:	mov	r0, #1
    7f40:	bl	359c <gen_bcmp>
    7f44:	mov	r3, r0
    7f48:	b	7fb8 <gen_fhostop+0xd8>
    7f4c:	mov	r1, #1
    7f50:	mov	r0, r4
    7f54:	bl	7ee0 <gen_fhostop>
    7f58:	str	r0, [fp, #-16]
    7f5c:	mov	r1, #2
    7f60:	mov	r0, r4
    7f64:	bl	7ee0 <gen_fhostop>
    7f68:	str	r0, [fp, #-20]	; 0xffffffec
    7f6c:	ldr	r1, [fp, #-20]	; 0xffffffec
    7f70:	ldr	r0, [fp, #-16]
    7f74:	bl	31f4 <sf_gen_and>
    7f78:	ldr	r3, [fp, #-20]	; 0xffffffec
    7f7c:	b	7fb8 <gen_fhostop+0xd8>
    7f80:	mov	r1, #1
    7f84:	mov	r0, r4
    7f88:	bl	7ee0 <gen_fhostop>
    7f8c:	str	r0, [fp, #-16]
    7f90:	mov	r1, #2
    7f94:	mov	r0, r4
    7f98:	bl	7ee0 <gen_fhostop>
    7f9c:	str	r0, [fp, #-20]	; 0xffffffec
    7fa0:	ldr	r1, [fp, #-20]	; 0xffffffec
    7fa4:	ldr	r0, [fp, #-16]
    7fa8:	bl	32b0 <sf_gen_or>
    7fac:	ldr	r3, [fp, #-20]	; 0xffffffec
    7fb0:	b	7fb8 <gen_fhostop+0xd8>
    7fb4:	bl	f9c <abort@plt>
    7fb8:	mov	r0, r3
    7fbc:	sub	sp, fp, #8
    7fc0:	pop	{r4, fp, pc}

00007fc4 <gen_thostop>:
    7fc4:	push	{r4, r5, fp, lr}
    7fc8:	add	fp, sp, #12
    7fcc:	mov	r4, r0
    7fd0:	mov	r3, r1
    7fd4:	cmp	r3, #4
    7fd8:	addls	pc, pc, r3, lsl #2
    7fdc:	b	8094 <gen_thostop+0xd0>
    7fe0:	b	8060 <gen_thostop+0x9c>
    7fe4:	b	7ff4 <gen_thostop+0x30>
    7fe8:	b	8010 <gen_thostop+0x4c>
    7fec:	b	8060 <gen_thostop+0x9c>
    7ff0:	b	802c <gen_thostop+0x68>
    7ff4:	mov	r3, r4
    7ff8:	mov	r2, #6
    7ffc:	mov	r1, #8
    8000:	mov	r0, #1
    8004:	bl	359c <gen_bcmp>
    8008:	mov	r3, r0
    800c:	b	8098 <gen_thostop+0xd4>
    8010:	mov	r3, r4
    8014:	mov	r2, #6
    8018:	mov	r1, #2
    801c:	mov	r0, #1
    8020:	bl	359c <gen_bcmp>
    8024:	mov	r3, r0
    8028:	b	8098 <gen_thostop+0xd4>
    802c:	mov	r1, #1
    8030:	mov	r0, r4
    8034:	bl	7fc4 <gen_thostop>
    8038:	mov	r5, r0
    803c:	mov	r1, #2
    8040:	mov	r0, r4
    8044:	bl	7fc4 <gen_thostop>
    8048:	mov	r4, r0
    804c:	mov	r1, r4
    8050:	mov	r0, r5
    8054:	bl	31f4 <sf_gen_and>
    8058:	mov	r3, r4
    805c:	b	8098 <gen_thostop+0xd4>
    8060:	mov	r1, #1
    8064:	mov	r0, r4
    8068:	bl	7fc4 <gen_thostop>
    806c:	mov	r5, r0
    8070:	mov	r1, #2
    8074:	mov	r0, r4
    8078:	bl	7fc4 <gen_thostop>
    807c:	mov	r4, r0
    8080:	mov	r1, r4
    8084:	mov	r0, r5
    8088:	bl	32b0 <sf_gen_or>
    808c:	mov	r3, r4
    8090:	b	8098 <gen_thostop+0xd4>
    8094:	bl	f9c <abort@plt>
    8098:	mov	r0, r3
    809c:	pop	{r4, r5, fp, pc}

000080a0 <gen_wlanhostop>:
    80a0:	push	{r4, r5, r6, r7, r8, fp, lr}
    80a4:	add	fp, sp, #24
    80a8:	sub	sp, sp, #12
    80ac:	mov	r8, r0
    80b0:	mov	r3, r1
    80b4:	cmp	r3, #8
    80b8:	addls	pc, pc, r3, lsl #2
    80bc:	b	8690 <gen_wlanhostop+0x5f0>
    80c0:	b	865c <gen_wlanhostop+0x5bc>
    80c4:	b	80e4 <gen_wlanhostop+0x44>
    80c8:	b	8318 <gen_wlanhostop+0x278>
    80cc:	b	865c <gen_wlanhostop+0x5bc>
    80d0:	b	8628 <gen_wlanhostop+0x588>
    80d4:	b	84b0 <gen_wlanhostop+0x410>
    80d8:	b	84cc <gen_wlanhostop+0x42c>
    80dc:	b	8588 <gen_wlanhostop+0x4e8>
    80e0:	b	85dc <gen_wlanhostop+0x53c>
    80e4:	mov	r2, #16
    80e8:	mov	r1, #1
    80ec:	mov	r0, #1
    80f0:	bl	53f4 <gen_load_a>
    80f4:	mov	r5, r0
    80f8:	mov	r0, #69	; 0x45
    80fc:	bl	2c28 <new_block>
    8100:	mov	r4, r0
    8104:	mov	r3, #1
    8108:	str	r3, [r4, #20]
    810c:	str	r5, [r4, #4]
    8110:	mov	r3, r8
    8114:	mov	r2, #6
    8118:	mov	r1, #24
    811c:	mov	r0, #1
    8120:	bl	359c <gen_bcmp>
    8124:	mov	r7, r0
    8128:	mov	r1, r7
    812c:	mov	r0, r4
    8130:	bl	31f4 <sf_gen_and>
    8134:	mov	r2, #16
    8138:	mov	r1, #1
    813c:	mov	r0, #1
    8140:	bl	53f4 <gen_load_a>
    8144:	mov	r5, r0
    8148:	mov	r0, #69	; 0x45
    814c:	bl	2c28 <new_block>
    8150:	mov	r6, r0
    8154:	mov	r3, #1
    8158:	str	r3, [r6, #20]
    815c:	str	r5, [r6, #4]
    8160:	mov	r0, r6
    8164:	bl	3348 <sf_gen_not>
    8168:	mov	r3, r8
    816c:	mov	r2, #6
    8170:	mov	r1, #16
    8174:	mov	r0, #1
    8178:	bl	359c <gen_bcmp>
    817c:	mov	r4, r0
    8180:	mov	r1, r4
    8184:	mov	r0, r6
    8188:	bl	31f4 <sf_gen_and>
    818c:	mov	r1, r7
    8190:	mov	r0, r4
    8194:	bl	32b0 <sf_gen_or>
    8198:	mov	r2, #16
    819c:	mov	r1, #1
    81a0:	mov	r0, #1
    81a4:	bl	53f4 <gen_load_a>
    81a8:	mov	r5, r0
    81ac:	mov	r0, #69	; 0x45
    81b0:	bl	2c28 <new_block>
    81b4:	mov	r4, r0
    81b8:	mov	r3, #2
    81bc:	str	r3, [r4, #20]
    81c0:	str	r5, [r4, #4]
    81c4:	mov	r1, r7
    81c8:	mov	r0, r4
    81cc:	bl	31f4 <sf_gen_and>
    81d0:	mov	r2, #16
    81d4:	mov	r1, #1
    81d8:	mov	r0, #1
    81dc:	bl	53f4 <gen_load_a>
    81e0:	mov	r5, r0
    81e4:	mov	r0, #69	; 0x45
    81e8:	bl	2c28 <new_block>
    81ec:	mov	r6, r0
    81f0:	mov	r3, #2
    81f4:	str	r3, [r6, #20]
    81f8:	str	r5, [r6, #4]
    81fc:	mov	r0, r6
    8200:	bl	3348 <sf_gen_not>
    8204:	mov	r3, r8
    8208:	mov	r2, #6
    820c:	mov	r1, #10
    8210:	mov	r0, #1
    8214:	bl	359c <gen_bcmp>
    8218:	mov	r4, r0
    821c:	mov	r1, r4
    8220:	mov	r0, r6
    8224:	bl	31f4 <sf_gen_and>
    8228:	mov	r1, r7
    822c:	mov	r0, r4
    8230:	bl	32b0 <sf_gen_or>
    8234:	mov	r2, #16
    8238:	mov	r1, #0
    823c:	mov	r0, #1
    8240:	bl	53f4 <gen_load_a>
    8244:	mov	r5, r0
    8248:	mov	r0, #69	; 0x45
    824c:	bl	2c28 <new_block>
    8250:	mov	r4, r0
    8254:	mov	r3, #8
    8258:	str	r3, [r4, #20]
    825c:	str	r5, [r4, #4]
    8260:	mov	r1, r7
    8264:	mov	r0, r4
    8268:	bl	31f4 <sf_gen_and>
    826c:	mov	r2, #16
    8270:	mov	r1, #0
    8274:	mov	r0, #1
    8278:	bl	53f4 <gen_load_a>
    827c:	mov	r5, r0
    8280:	mov	r0, #69	; 0x45
    8284:	bl	2c28 <new_block>
    8288:	mov	r6, r0
    828c:	mov	r3, #8
    8290:	str	r3, [r6, #20]
    8294:	str	r5, [r6, #4]
    8298:	mov	r0, r6
    829c:	bl	3348 <sf_gen_not>
    82a0:	mov	r3, r8
    82a4:	mov	r2, #6
    82a8:	mov	r1, #10
    82ac:	mov	r0, #1
    82b0:	bl	359c <gen_bcmp>
    82b4:	mov	r4, r0
    82b8:	mov	r1, r4
    82bc:	mov	r0, r6
    82c0:	bl	31f4 <sf_gen_and>
    82c4:	mov	r1, r7
    82c8:	mov	r0, r4
    82cc:	bl	32b0 <sf_gen_or>
    82d0:	mov	r2, #16
    82d4:	mov	r1, #0
    82d8:	mov	r0, #1
    82dc:	bl	53f4 <gen_load_a>
    82e0:	mov	r5, r0
    82e4:	mov	r0, #69	; 0x45
    82e8:	bl	2c28 <new_block>
    82ec:	mov	r4, r0
    82f0:	mov	r3, #4
    82f4:	str	r3, [r4, #20]
    82f8:	str	r5, [r4, #4]
    82fc:	mov	r0, r4
    8300:	bl	3348 <sf_gen_not>
    8304:	mov	r1, r7
    8308:	mov	r0, r4
    830c:	bl	31f4 <sf_gen_and>
    8310:	mov	r3, r7
    8314:	b	8694 <gen_wlanhostop+0x5f4>
    8318:	mov	r2, #16
    831c:	mov	r1, #1
    8320:	mov	r0, #1
    8324:	bl	53f4 <gen_load_a>
    8328:	mov	r5, r0
    832c:	mov	r0, #69	; 0x45
    8330:	bl	2c28 <new_block>
    8334:	mov	r4, r0
    8338:	mov	r3, #1
    833c:	str	r3, [r4, #20]
    8340:	str	r5, [r4, #4]
    8344:	mov	r3, r8
    8348:	mov	r2, #6
    834c:	mov	r1, #16
    8350:	mov	r0, #1
    8354:	bl	359c <gen_bcmp>
    8358:	mov	r7, r0
    835c:	mov	r1, r7
    8360:	mov	r0, r4
    8364:	bl	31f4 <sf_gen_and>
    8368:	mov	r2, #16
    836c:	mov	r1, #1
    8370:	mov	r0, #1
    8374:	bl	53f4 <gen_load_a>
    8378:	mov	r5, r0
    837c:	mov	r0, #69	; 0x45
    8380:	bl	2c28 <new_block>
    8384:	mov	r6, r0
    8388:	mov	r3, #1
    838c:	str	r3, [r6, #20]
    8390:	str	r5, [r6, #4]
    8394:	mov	r0, r6
    8398:	bl	3348 <sf_gen_not>
    839c:	mov	r3, r8
    83a0:	mov	r2, #6
    83a4:	mov	r1, #4
    83a8:	mov	r0, #1
    83ac:	bl	359c <gen_bcmp>
    83b0:	mov	r4, r0
    83b4:	mov	r1, r4
    83b8:	mov	r0, r6
    83bc:	bl	31f4 <sf_gen_and>
    83c0:	mov	r1, r7
    83c4:	mov	r0, r4
    83c8:	bl	32b0 <sf_gen_or>
    83cc:	mov	r2, #16
    83d0:	mov	r1, #0
    83d4:	mov	r0, #1
    83d8:	bl	53f4 <gen_load_a>
    83dc:	mov	r5, r0
    83e0:	mov	r0, #69	; 0x45
    83e4:	bl	2c28 <new_block>
    83e8:	mov	r4, r0
    83ec:	mov	r3, #8
    83f0:	str	r3, [r4, #20]
    83f4:	str	r5, [r4, #4]
    83f8:	mov	r1, r7
    83fc:	mov	r0, r4
    8400:	bl	31f4 <sf_gen_and>
    8404:	mov	r2, #16
    8408:	mov	r1, #0
    840c:	mov	r0, #1
    8410:	bl	53f4 <gen_load_a>
    8414:	mov	r5, r0
    8418:	mov	r0, #69	; 0x45
    841c:	bl	2c28 <new_block>
    8420:	mov	r6, r0
    8424:	mov	r3, #8
    8428:	str	r3, [r6, #20]
    842c:	str	r5, [r6, #4]
    8430:	mov	r0, r6
    8434:	bl	3348 <sf_gen_not>
    8438:	mov	r3, r8
    843c:	mov	r2, #6
    8440:	mov	r1, #4
    8444:	mov	r0, #1
    8448:	bl	359c <gen_bcmp>
    844c:	mov	r4, r0
    8450:	mov	r1, r4
    8454:	mov	r0, r6
    8458:	bl	31f4 <sf_gen_and>
    845c:	mov	r1, r7
    8460:	mov	r0, r4
    8464:	bl	32b0 <sf_gen_or>
    8468:	mov	r2, #16
    846c:	mov	r1, #0
    8470:	mov	r0, #1
    8474:	bl	53f4 <gen_load_a>
    8478:	mov	r5, r0
    847c:	mov	r0, #69	; 0x45
    8480:	bl	2c28 <new_block>
    8484:	mov	r4, r0
    8488:	mov	r3, #4
    848c:	str	r3, [r4, #20]
    8490:	str	r5, [r4, #4]
    8494:	mov	r0, r4
    8498:	bl	3348 <sf_gen_not>
    849c:	mov	r1, r7
    84a0:	mov	r0, r4
    84a4:	bl	31f4 <sf_gen_and>
    84a8:	mov	r3, r7
    84ac:	b	8694 <gen_wlanhostop+0x5f4>
    84b0:	mov	r3, r8
    84b4:	mov	r2, #6
    84b8:	mov	r1, #4
    84bc:	mov	r0, #1
    84c0:	bl	359c <gen_bcmp>
    84c4:	mov	r3, r0
    84c8:	b	8694 <gen_wlanhostop+0x5f4>
    84cc:	mov	r3, #12
    84d0:	str	r3, [sp]
    84d4:	mov	r3, #4
    84d8:	mov	r2, #16
    84dc:	mov	r1, #0
    84e0:	mov	r0, #1
    84e4:	bl	3544 <gen_mcmp>
    84e8:	mov	r7, r0
    84ec:	mov	r0, r7
    84f0:	bl	3348 <sf_gen_not>
    84f4:	mov	r3, #240	; 0xf0
    84f8:	str	r3, [sp]
    84fc:	mov	r3, #192	; 0xc0
    8500:	mov	r2, #16
    8504:	mov	r1, #0
    8508:	mov	r0, #1
    850c:	bl	3544 <gen_mcmp>
    8510:	mov	r4, r0
    8514:	mov	r0, r4
    8518:	bl	3348 <sf_gen_not>
    851c:	mov	r3, #240	; 0xf0
    8520:	str	r3, [sp]
    8524:	mov	r3, #208	; 0xd0
    8528:	mov	r2, #16
    852c:	mov	r1, #0
    8530:	mov	r0, #1
    8534:	bl	3544 <gen_mcmp>
    8538:	mov	r6, r0
    853c:	mov	r0, r6
    8540:	bl	3348 <sf_gen_not>
    8544:	mov	r1, r6
    8548:	mov	r0, r4
    854c:	bl	31f4 <sf_gen_and>
    8550:	mov	r1, r6
    8554:	mov	r0, r7
    8558:	bl	32b0 <sf_gen_or>
    855c:	mov	r3, r8
    8560:	mov	r2, #6
    8564:	mov	r1, #10
    8568:	mov	r0, #1
    856c:	bl	359c <gen_bcmp>
    8570:	mov	r4, r0
    8574:	mov	r1, r4
    8578:	mov	r0, r6
    857c:	bl	31f4 <sf_gen_and>
    8580:	mov	r3, r4
    8584:	b	8694 <gen_wlanhostop+0x5f4>
    8588:	mov	r3, #12
    858c:	str	r3, [sp]
    8590:	mov	r3, #4
    8594:	mov	r2, #16
    8598:	mov	r1, #0
    859c:	mov	r0, #1
    85a0:	bl	3544 <gen_mcmp>
    85a4:	mov	r7, r0
    85a8:	mov	r0, r7
    85ac:	bl	3348 <sf_gen_not>
    85b0:	mov	r3, r8
    85b4:	mov	r2, #6
    85b8:	mov	r1, #16
    85bc:	mov	r0, #1
    85c0:	bl	359c <gen_bcmp>
    85c4:	mov	r4, r0
    85c8:	mov	r1, r4
    85cc:	mov	r0, r7
    85d0:	bl	31f4 <sf_gen_and>
    85d4:	mov	r3, r4
    85d8:	b	8694 <gen_wlanhostop+0x5f4>
    85dc:	mov	r3, #3
    85e0:	str	r3, [sp]
    85e4:	mov	r3, #3
    85e8:	mov	r2, #16
    85ec:	mov	r1, #1
    85f0:	mov	r0, #1
    85f4:	bl	3544 <gen_mcmp>
    85f8:	mov	r7, r0
    85fc:	mov	r3, r8
    8600:	mov	r2, #6
    8604:	mov	r1, #24
    8608:	mov	r0, #1
    860c:	bl	359c <gen_bcmp>
    8610:	mov	r4, r0
    8614:	mov	r1, r4
    8618:	mov	r0, r7
    861c:	bl	31f4 <sf_gen_and>
    8620:	mov	r3, r4
    8624:	b	8694 <gen_wlanhostop+0x5f4>
    8628:	mov	r1, #1
    862c:	mov	r0, r8
    8630:	bl	80a0 <gen_wlanhostop>
    8634:	mov	r7, r0
    8638:	mov	r1, #2
    863c:	mov	r0, r8
    8640:	bl	80a0 <gen_wlanhostop>
    8644:	mov	r4, r0
    8648:	mov	r1, r4
    864c:	mov	r0, r7
    8650:	bl	31f4 <sf_gen_and>
    8654:	mov	r3, r4
    8658:	b	8694 <gen_wlanhostop+0x5f4>
    865c:	mov	r1, #1
    8660:	mov	r0, r8
    8664:	bl	80a0 <gen_wlanhostop>
    8668:	mov	r7, r0
    866c:	mov	r1, #2
    8670:	mov	r0, r8
    8674:	bl	80a0 <gen_wlanhostop>
    8678:	mov	r4, r0
    867c:	mov	r1, r4
    8680:	mov	r0, r7
    8684:	bl	32b0 <sf_gen_or>
    8688:	mov	r3, r4
    868c:	b	8694 <gen_wlanhostop+0x5f4>
    8690:	bl	f9c <abort@plt>
    8694:	mov	r0, r3
    8698:	sub	sp, fp, #24
    869c:	pop	{r4, r5, r6, r7, r8, fp, pc}

000086a0 <gen_ipfchostop>:
    86a0:	push	{r4, r5, fp, lr}
    86a4:	add	fp, sp, #12
    86a8:	mov	r4, r0
    86ac:	mov	r3, r1
    86b0:	cmp	r3, #4
    86b4:	addls	pc, pc, r3, lsl #2
    86b8:	b	8770 <gen_ipfchostop+0xd0>
    86bc:	b	873c <gen_ipfchostop+0x9c>
    86c0:	b	86d0 <gen_ipfchostop+0x30>
    86c4:	b	86ec <gen_ipfchostop+0x4c>
    86c8:	b	873c <gen_ipfchostop+0x9c>
    86cc:	b	8708 <gen_ipfchostop+0x68>
    86d0:	mov	r3, r4
    86d4:	mov	r2, #6
    86d8:	mov	r1, #10
    86dc:	mov	r0, #1
    86e0:	bl	359c <gen_bcmp>
    86e4:	mov	r3, r0
    86e8:	b	8774 <gen_ipfchostop+0xd4>
    86ec:	mov	r3, r4
    86f0:	mov	r2, #6
    86f4:	mov	r1, #2
    86f8:	mov	r0, #1
    86fc:	bl	359c <gen_bcmp>
    8700:	mov	r3, r0
    8704:	b	8774 <gen_ipfchostop+0xd4>
    8708:	mov	r1, #1
    870c:	mov	r0, r4
    8710:	bl	86a0 <gen_ipfchostop>
    8714:	mov	r5, r0
    8718:	mov	r1, #2
    871c:	mov	r0, r4
    8720:	bl	86a0 <gen_ipfchostop>
    8724:	mov	r4, r0
    8728:	mov	r1, r4
    872c:	mov	r0, r5
    8730:	bl	31f4 <sf_gen_and>
    8734:	mov	r3, r4
    8738:	b	8774 <gen_ipfchostop+0xd4>
    873c:	mov	r1, #1
    8740:	mov	r0, r4
    8744:	bl	86a0 <gen_ipfchostop>
    8748:	mov	r5, r0
    874c:	mov	r1, #2
    8750:	mov	r0, r4
    8754:	bl	86a0 <gen_ipfchostop>
    8758:	mov	r4, r0
    875c:	mov	r1, r4
    8760:	mov	r0, r5
    8764:	bl	32b0 <sf_gen_or>
    8768:	mov	r3, r4
    876c:	b	8774 <gen_ipfchostop+0xd4>
    8770:	bl	f9c <abort@plt>
    8774:	mov	r0, r3
    8778:	pop	{r4, r5, fp, pc}

0000877c <gen_dnhostop>:
    877c:	push	{r4, fp, lr}
    8780:	add	fp, sp, #8
    8784:	sub	sp, sp, #44	; 0x2c
    8788:	str	r0, [fp, #-40]	; 0xffffffd8
    878c:	str	r1, [fp, #-44]	; 0xffffffd4
    8790:	ldr	r3, [fp, #-44]	; 0xffffffd4
    8794:	cmp	r3, #24
    8798:	addls	pc, pc, r3, lsl #2
    879c:	b	88a4 <gen_dnhostop+0x128>
    87a0:	b	8860 <gen_dnhostop+0xe4>
    87a4:	b	8818 <gen_dnhostop+0x9c>
    87a8:	b	8804 <gen_dnhostop+0x88>
    87ac:	b	8860 <gen_dnhostop+0xe4>
    87b0:	b	882c <gen_dnhostop+0xb0>
    87b4:	b	88a4 <gen_dnhostop+0x128>
    87b8:	b	88a4 <gen_dnhostop+0x128>
    87bc:	b	88a4 <gen_dnhostop+0x128>
    87c0:	b	88a4 <gen_dnhostop+0x128>
    87c4:	b	88a4 <gen_dnhostop+0x128>
    87c8:	b	88a4 <gen_dnhostop+0x128>
    87cc:	b	88a4 <gen_dnhostop+0x128>
    87d0:	b	88a4 <gen_dnhostop+0x128>
    87d4:	b	88a4 <gen_dnhostop+0x128>
    87d8:	b	88a4 <gen_dnhostop+0x128>
    87dc:	b	88a4 <gen_dnhostop+0x128>
    87e0:	b	88a4 <gen_dnhostop+0x128>
    87e4:	b	88a4 <gen_dnhostop+0x128>
    87e8:	b	88a4 <gen_dnhostop+0x128>
    87ec:	b	88a4 <gen_dnhostop+0x128>
    87f0:	b	88a4 <gen_dnhostop+0x128>
    87f4:	b	88a4 <gen_dnhostop+0x128>
    87f8:	b	88a4 <gen_dnhostop+0x128>
    87fc:	b	88a4 <gen_dnhostop+0x128>
    8800:	b	8894 <gen_dnhostop+0x118>
    8804:	mov	r3, #1
    8808:	str	r3, [fp, #-20]	; 0xffffffec
    880c:	mov	r3, #7
    8810:	str	r3, [fp, #-16]
    8814:	b	88a8 <gen_dnhostop+0x12c>
    8818:	mov	r3, #3
    881c:	str	r3, [fp, #-20]	; 0xffffffec
    8820:	mov	r3, #15
    8824:	str	r3, [fp, #-16]
    8828:	b	88a8 <gen_dnhostop+0x12c>
    882c:	mov	r1, #1
    8830:	ldr	r0, [fp, #-40]	; 0xffffffd8
    8834:	bl	877c <gen_dnhostop>
    8838:	str	r0, [fp, #-24]	; 0xffffffe8
    883c:	mov	r1, #2
    8840:	ldr	r0, [fp, #-40]	; 0xffffffd8
    8844:	bl	877c <gen_dnhostop>
    8848:	str	r0, [fp, #-28]	; 0xffffffe4
    884c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8850:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8854:	bl	31f4 <sf_gen_and>
    8858:	ldr	r3, [fp, #-28]	; 0xffffffe4
    885c:	b	8a88 <gen_dnhostop+0x30c>
    8860:	mov	r1, #1
    8864:	ldr	r0, [fp, #-40]	; 0xffffffd8
    8868:	bl	877c <gen_dnhostop>
    886c:	str	r0, [fp, #-24]	; 0xffffffe8
    8870:	mov	r1, #2
    8874:	ldr	r0, [fp, #-40]	; 0xffffffd8
    8878:	bl	877c <gen_dnhostop>
    887c:	str	r0, [fp, #-28]	; 0xffffffe4
    8880:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8884:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8888:	bl	32b0 <sf_gen_or>
    888c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    8890:	b	8a88 <gen_dnhostop+0x30c>
    8894:	ldr	r3, [pc, #504]	; 8a94 <gen_dnhostop+0x318>
    8898:	add	r3, pc, r3
    889c:	mov	r0, r3
    88a0:	bl	291c <sf_bpf_error>
    88a4:	bl	f9c <abort@plt>
    88a8:	ldr	r0, [pc, #488]	; 8a98 <gen_dnhostop+0x31c>
    88ac:	bl	6bb8 <gen_linktype>
    88b0:	str	r0, [fp, #-24]	; 0xffffffe8
    88b4:	ldr	r0, [pc, #480]	; 8a9c <gen_dnhostop+0x320>
    88b8:	bl	f30 <ntohs@plt>
    88bc:	mov	r3, r0
    88c0:	mov	r4, r3
    88c4:	ldr	r0, [pc, #468]	; 8aa0 <gen_dnhostop+0x324>
    88c8:	bl	f30 <ntohs@plt>
    88cc:	mov	r3, r0
    88d0:	str	r3, [sp]
    88d4:	mov	r3, r4
    88d8:	mov	r2, #8
    88dc:	mov	r1, #2
    88e0:	mov	r0, #3
    88e4:	bl	3544 <gen_mcmp>
    88e8:	str	r0, [fp, #-32]	; 0xffffffe0
    88ec:	ldr	r3, [fp, #-16]
    88f0:	add	r4, r3, #3
    88f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    88f8:	uxth	r3, r3
    88fc:	mov	r0, r3
    8900:	bl	f30 <ntohs@plt>
    8904:	mov	r3, r0
    8908:	mov	r2, #8
    890c:	mov	r1, r4
    8910:	mov	r0, #3
    8914:	bl	338c <gen_cmp>
    8918:	str	r0, [fp, #-28]	; 0xffffffe4
    891c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8920:	ldr	r0, [fp, #-32]	; 0xffffffe0
    8924:	bl	31f4 <sf_gen_and>
    8928:	mov	r3, #7
    892c:	str	r3, [sp]
    8930:	mov	r3, #6
    8934:	mov	r2, #16
    8938:	mov	r1, #2
    893c:	mov	r0, #3
    8940:	bl	3544 <gen_mcmp>
    8944:	str	r0, [fp, #-32]	; 0xffffffe0
    8948:	ldr	r3, [fp, #-16]
    894c:	add	r4, r3, #2
    8950:	ldr	r3, [fp, #-40]	; 0xffffffd8
    8954:	uxth	r3, r3
    8958:	mov	r0, r3
    895c:	bl	f30 <ntohs@plt>
    8960:	mov	r3, r0
    8964:	mov	r2, #8
    8968:	mov	r1, r4
    896c:	mov	r0, #3
    8970:	bl	338c <gen_cmp>
    8974:	str	r0, [fp, #-36]	; 0xffffffdc
    8978:	ldr	r1, [fp, #-36]	; 0xffffffdc
    897c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    8980:	bl	31f4 <sf_gen_and>
    8984:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8988:	ldr	r0, [fp, #-36]	; 0xffffffdc
    898c:	bl	32b0 <sf_gen_or>
    8990:	ldr	r0, [pc, #268]	; 8aa4 <gen_dnhostop+0x328>
    8994:	bl	f30 <ntohs@plt>
    8998:	mov	r3, r0
    899c:	mov	r4, r3
    89a0:	ldr	r0, [pc, #248]	; 8aa0 <gen_dnhostop+0x324>
    89a4:	bl	f30 <ntohs@plt>
    89a8:	mov	r3, r0
    89ac:	str	r3, [sp]
    89b0:	mov	r3, r4
    89b4:	mov	r2, #8
    89b8:	mov	r1, #2
    89bc:	mov	r0, #3
    89c0:	bl	3544 <gen_mcmp>
    89c4:	str	r0, [fp, #-32]	; 0xffffffe0
    89c8:	ldr	r3, [fp, #-20]	; 0xffffffec
    89cc:	add	r4, r3, #3
    89d0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    89d4:	uxth	r3, r3
    89d8:	mov	r0, r3
    89dc:	bl	f30 <ntohs@plt>
    89e0:	mov	r3, r0
    89e4:	mov	r2, #8
    89e8:	mov	r1, r4
    89ec:	mov	r0, #3
    89f0:	bl	338c <gen_cmp>
    89f4:	str	r0, [fp, #-36]	; 0xffffffdc
    89f8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    89fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    8a00:	bl	31f4 <sf_gen_and>
    8a04:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8a08:	ldr	r0, [fp, #-36]	; 0xffffffdc
    8a0c:	bl	32b0 <sf_gen_or>
    8a10:	mov	r3, #7
    8a14:	str	r3, [sp]
    8a18:	mov	r3, #2
    8a1c:	mov	r2, #16
    8a20:	mov	r1, #2
    8a24:	mov	r0, #3
    8a28:	bl	3544 <gen_mcmp>
    8a2c:	str	r0, [fp, #-32]	; 0xffffffe0
    8a30:	ldr	r3, [fp, #-20]	; 0xffffffec
    8a34:	add	r4, r3, #2
    8a38:	ldr	r3, [fp, #-40]	; 0xffffffd8
    8a3c:	uxth	r3, r3
    8a40:	mov	r0, r3
    8a44:	bl	f30 <ntohs@plt>
    8a48:	mov	r3, r0
    8a4c:	mov	r2, #8
    8a50:	mov	r1, r4
    8a54:	mov	r0, #3
    8a58:	bl	338c <gen_cmp>
    8a5c:	str	r0, [fp, #-36]	; 0xffffffdc
    8a60:	ldr	r1, [fp, #-36]	; 0xffffffdc
    8a64:	ldr	r0, [fp, #-32]	; 0xffffffe0
    8a68:	bl	31f4 <sf_gen_and>
    8a6c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8a70:	ldr	r0, [fp, #-36]	; 0xffffffdc
    8a74:	bl	32b0 <sf_gen_or>
    8a78:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8a7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8a80:	bl	31f4 <sf_gen_and>
    8a84:	ldr	r3, [fp, #-28]	; 0xffffffe4
    8a88:	mov	r0, r3
    8a8c:	sub	sp, fp, #8
    8a90:	pop	{r4, fp, pc}
    8a94:	.word	0x00013d38
    8a98:	.word	0x00006003
    8a9c:	.word	0x00000681
    8aa0:	.word	0x000007ff
    8aa4:	.word	0x00000281

00008aa8 <gen_mpls_linktype>:
    8aa8:	push	{fp, lr}
    8aac:	add	fp, sp, #4
    8ab0:	sub	sp, sp, #24
    8ab4:	str	r0, [fp, #-16]
    8ab8:	ldr	r3, [fp, #-16]
    8abc:	cmp	r3, #2
    8ac0:	beq	8ad0 <gen_mpls_linktype+0x28>
    8ac4:	cmp	r3, #17
    8ac8:	beq	8b24 <gen_mpls_linktype+0x7c>
    8acc:	b	8b78 <gen_mpls_linktype+0xd0>
    8ad0:	mov	r3, #1
    8ad4:	str	r3, [sp]
    8ad8:	mov	r3, #1
    8adc:	mov	r2, #16
    8ae0:	mvn	r1, #1
    8ae4:	mov	r0, #3
    8ae8:	bl	3544 <gen_mcmp>
    8aec:	str	r0, [fp, #-8]
    8af0:	mov	r3, #240	; 0xf0
    8af4:	str	r3, [sp]
    8af8:	mov	r3, #64	; 0x40
    8afc:	mov	r2, #16
    8b00:	mov	r1, #0
    8b04:	mov	r0, #3
    8b08:	bl	3544 <gen_mcmp>
    8b0c:	str	r0, [fp, #-12]
    8b10:	ldr	r1, [fp, #-12]
    8b14:	ldr	r0, [fp, #-8]
    8b18:	bl	31f4 <sf_gen_and>
    8b1c:	ldr	r3, [fp, #-12]
    8b20:	b	8b7c <gen_mpls_linktype+0xd4>
    8b24:	mov	r3, #1
    8b28:	str	r3, [sp]
    8b2c:	mov	r3, #1
    8b30:	mov	r2, #16
    8b34:	mvn	r1, #1
    8b38:	mov	r0, #3
    8b3c:	bl	3544 <gen_mcmp>
    8b40:	str	r0, [fp, #-8]
    8b44:	mov	r3, #240	; 0xf0
    8b48:	str	r3, [sp]
    8b4c:	mov	r3, #96	; 0x60
    8b50:	mov	r2, #16
    8b54:	mov	r1, #0
    8b58:	mov	r0, #3
    8b5c:	bl	3544 <gen_mcmp>
    8b60:	str	r0, [fp, #-12]
    8b64:	ldr	r1, [fp, #-12]
    8b68:	ldr	r0, [fp, #-8]
    8b6c:	bl	31f4 <sf_gen_and>
    8b70:	ldr	r3, [fp, #-12]
    8b74:	b	8b7c <gen_mpls_linktype+0xd4>
    8b78:	bl	f9c <abort@plt>
    8b7c:	mov	r0, r3
    8b80:	sub	sp, fp, #4
    8b84:	pop	{fp, pc}

00008b88 <gen_host>:
    8b88:	push	{fp, lr}
    8b8c:	add	fp, sp, #4
    8b90:	sub	sp, sp, #40	; 0x28
    8b94:	str	r0, [fp, #-24]	; 0xffffffe8
    8b98:	str	r1, [fp, #-28]	; 0xffffffe4
    8b9c:	str	r2, [fp, #-32]	; 0xffffffe0
    8ba0:	str	r3, [fp, #-36]	; 0xffffffdc
    8ba4:	ldr	r3, [fp, #4]
    8ba8:	cmp	r3, #2
    8bac:	bne	8bc0 <gen_host+0x38>
    8bb0:	ldr	r3, [pc, #1000]	; 8fa0 <gen_host+0x418>
    8bb4:	add	r3, pc, r3
    8bb8:	str	r3, [fp, #-12]
    8bbc:	b	8bcc <gen_host+0x44>
    8bc0:	ldr	r3, [pc, #988]	; 8fa4 <gen_host+0x41c>
    8bc4:	add	r3, pc, r3
    8bc8:	str	r3, [fp, #-12]
    8bcc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    8bd0:	cmp	r3, #40	; 0x28
    8bd4:	addls	pc, pc, r3, lsl #2
    8bd8:	b	8f90 <gen_host+0x408>
    8bdc:	b	8c80 <gen_host+0xf8>
    8be0:	b	8f90 <gen_host+0x408>
    8be4:	b	8d14 <gen_host+0x18c>
    8be8:	b	8d6c <gen_host+0x1e4>
    8bec:	b	8d40 <gen_host+0x1b8>
    8bf0:	b	8dac <gen_host+0x224>
    8bf4:	b	8d98 <gen_host+0x210>
    8bf8:	b	8dc0 <gen_host+0x238>
    8bfc:	b	8dd4 <gen_host+0x24c>
    8c00:	b	8de8 <gen_host+0x260>
    8c04:	b	8dfc <gen_host+0x274>
    8c08:	b	8e38 <gen_host+0x2b0>
    8c0c:	b	8e58 <gen_host+0x2d0>
    8c10:	b	8e7c <gen_host+0x2f4>
    8c14:	b	8e6c <gen_host+0x2e4>
    8c18:	b	8e9c <gen_host+0x314>
    8c1c:	b	8e8c <gen_host+0x304>
    8c20:	b	8eac <gen_host+0x324>
    8c24:	b	8ebc <gen_host+0x334>
    8c28:	b	8ed0 <gen_host+0x348>
    8c2c:	b	8ee4 <gen_host+0x35c>
    8c30:	b	8e10 <gen_host+0x288>
    8c34:	b	8e24 <gen_host+0x29c>
    8c38:	b	8e48 <gen_host+0x2c0>
    8c3c:	b	8ef8 <gen_host+0x370>
    8c40:	b	8f08 <gen_host+0x380>
    8c44:	b	8f1c <gen_host+0x394>
    8c48:	b	8f30 <gen_host+0x3a8>
    8c4c:	b	8f44 <gen_host+0x3bc>
    8c50:	b	8f58 <gen_host+0x3d0>
    8c54:	b	8f68 <gen_host+0x3e0>
    8c58:	b	8f90 <gen_host+0x408>
    8c5c:	b	8f90 <gen_host+0x408>
    8c60:	b	8f90 <gen_host+0x408>
    8c64:	b	8f90 <gen_host+0x408>
    8c68:	b	8f90 <gen_host+0x408>
    8c6c:	b	8f90 <gen_host+0x408>
    8c70:	b	8f90 <gen_host+0x408>
    8c74:	b	8f90 <gen_host+0x408>
    8c78:	b	8f90 <gen_host+0x408>
    8c7c:	b	8f7c <gen_host+0x3f4>
    8c80:	ldr	r3, [fp, #4]
    8c84:	str	r3, [sp]
    8c88:	ldr	r3, [fp, #-36]	; 0xffffffdc
    8c8c:	mov	r2, #2
    8c90:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8c94:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8c98:	bl	8b88 <gen_host>
    8c9c:	str	r0, [fp, #-8]
    8ca0:	ldr	r3, [pc, #768]	; 8fa8 <gen_host+0x420>
    8ca4:	add	r3, pc, r3
    8ca8:	ldr	r3, [r3]
    8cac:	cmp	r3, #0
    8cb0:	bne	8d0c <gen_host+0x184>
    8cb4:	ldr	r3, [fp, #4]
    8cb8:	str	r3, [sp]
    8cbc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    8cc0:	mov	r2, #3
    8cc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8cc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8ccc:	bl	8b88 <gen_host>
    8cd0:	str	r0, [fp, #-16]
    8cd4:	ldr	r1, [fp, #-16]
    8cd8:	ldr	r0, [fp, #-8]
    8cdc:	bl	32b0 <sf_gen_or>
    8ce0:	ldr	r3, [fp, #4]
    8ce4:	str	r3, [sp]
    8ce8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    8cec:	mov	r2, #4
    8cf0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8cf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8cf8:	bl	8b88 <gen_host>
    8cfc:	str	r0, [fp, #-8]
    8d00:	ldr	r1, [fp, #-8]
    8d04:	ldr	r0, [fp, #-16]
    8d08:	bl	32b0 <sf_gen_or>
    8d0c:	ldr	r3, [fp, #-8]
    8d10:	b	8f94 <gen_host+0x40c>
    8d14:	mov	r3, #16
    8d18:	str	r3, [sp, #4]
    8d1c:	mov	r3, #12
    8d20:	str	r3, [sp]
    8d24:	mov	r3, #2048	; 0x800
    8d28:	ldr	r2, [fp, #-36]	; 0xffffffdc
    8d2c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8d30:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8d34:	bl	79a8 <gen_hostop>
    8d38:	mov	r3, r0
    8d3c:	b	8f94 <gen_host+0x40c>
    8d40:	mov	r3, #24
    8d44:	str	r3, [sp, #4]
    8d48:	mov	r3, #14
    8d4c:	str	r3, [sp]
    8d50:	ldr	r3, [pc, #596]	; 8fac <gen_host+0x424>
    8d54:	ldr	r2, [fp, #-36]	; 0xffffffdc
    8d58:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8d5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8d60:	bl	79a8 <gen_hostop>
    8d64:	mov	r3, r0
    8d68:	b	8f94 <gen_host+0x40c>
    8d6c:	mov	r3, #24
    8d70:	str	r3, [sp, #4]
    8d74:	mov	r3, #14
    8d78:	str	r3, [sp]
    8d7c:	ldr	r3, [pc, #556]	; 8fb0 <gen_host+0x428>
    8d80:	ldr	r2, [fp, #-36]	; 0xffffffdc
    8d84:	ldr	r1, [fp, #-28]	; 0xffffffe4
    8d88:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8d8c:	bl	79a8 <gen_hostop>
    8d90:	mov	r3, r0
    8d94:	b	8f94 <gen_host+0x40c>
    8d98:	ldr	r1, [fp, #-12]
    8d9c:	ldr	r3, [pc, #528]	; 8fb4 <gen_host+0x42c>
    8da0:	add	r3, pc, r3
    8da4:	mov	r0, r3
    8da8:	bl	291c <sf_bpf_error>
    8dac:	ldr	r1, [fp, #-12]
    8db0:	ldr	r3, [pc, #512]	; 8fb8 <gen_host+0x430>
    8db4:	add	r3, pc, r3
    8db8:	mov	r0, r3
    8dbc:	bl	291c <sf_bpf_error>
    8dc0:	ldr	r1, [fp, #-12]
    8dc4:	ldr	r3, [pc, #496]	; 8fbc <gen_host+0x434>
    8dc8:	add	r3, pc, r3
    8dcc:	mov	r0, r3
    8dd0:	bl	291c <sf_bpf_error>
    8dd4:	ldr	r1, [fp, #-12]
    8dd8:	ldr	r3, [pc, #480]	; 8fc0 <gen_host+0x438>
    8ddc:	add	r3, pc, r3
    8de0:	mov	r0, r3
    8de4:	bl	291c <sf_bpf_error>
    8de8:	ldr	r1, [fp, #-12]
    8dec:	ldr	r3, [pc, #464]	; 8fc4 <gen_host+0x43c>
    8df0:	add	r3, pc, r3
    8df4:	mov	r0, r3
    8df8:	bl	291c <sf_bpf_error>
    8dfc:	ldr	r1, [fp, #-12]
    8e00:	ldr	r3, [pc, #448]	; 8fc8 <gen_host+0x440>
    8e04:	add	r3, pc, r3
    8e08:	mov	r0, r3
    8e0c:	bl	291c <sf_bpf_error>
    8e10:	ldr	r1, [fp, #-12]
    8e14:	ldr	r3, [pc, #432]	; 8fcc <gen_host+0x444>
    8e18:	add	r3, pc, r3
    8e1c:	mov	r0, r3
    8e20:	bl	291c <sf_bpf_error>
    8e24:	ldr	r1, [fp, #-12]
    8e28:	ldr	r3, [pc, #416]	; 8fd0 <gen_host+0x448>
    8e2c:	add	r3, pc, r3
    8e30:	mov	r0, r3
    8e34:	bl	291c <sf_bpf_error>
    8e38:	ldr	r3, [pc, #404]	; 8fd4 <gen_host+0x44c>
    8e3c:	add	r3, pc, r3
    8e40:	mov	r0, r3
    8e44:	bl	291c <sf_bpf_error>
    8e48:	ldr	r3, [pc, #392]	; 8fd8 <gen_host+0x450>
    8e4c:	add	r3, pc, r3
    8e50:	mov	r0, r3
    8e54:	bl	291c <sf_bpf_error>
    8e58:	ldr	r1, [fp, #-36]	; 0xffffffdc
    8e5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8e60:	bl	877c <gen_dnhostop>
    8e64:	mov	r3, r0
    8e68:	b	8f94 <gen_host+0x40c>
    8e6c:	ldr	r3, [pc, #360]	; 8fdc <gen_host+0x454>
    8e70:	add	r3, pc, r3
    8e74:	mov	r0, r3
    8e78:	bl	291c <sf_bpf_error>
    8e7c:	ldr	r3, [pc, #348]	; 8fe0 <gen_host+0x458>
    8e80:	add	r3, pc, r3
    8e84:	mov	r0, r3
    8e88:	bl	291c <sf_bpf_error>
    8e8c:	ldr	r3, [pc, #336]	; 8fe4 <gen_host+0x45c>
    8e90:	add	r3, pc, r3
    8e94:	mov	r0, r3
    8e98:	bl	291c <sf_bpf_error>
    8e9c:	ldr	r3, [pc, #324]	; 8fe8 <gen_host+0x460>
    8ea0:	add	r3, pc, r3
    8ea4:	mov	r0, r3
    8ea8:	bl	291c <sf_bpf_error>
    8eac:	ldr	r3, [pc, #312]	; 8fec <gen_host+0x464>
    8eb0:	add	r3, pc, r3
    8eb4:	mov	r0, r3
    8eb8:	bl	291c <sf_bpf_error>
    8ebc:	ldr	r1, [fp, #-12]
    8ec0:	ldr	r3, [pc, #296]	; 8ff0 <gen_host+0x468>
    8ec4:	add	r3, pc, r3
    8ec8:	mov	r0, r3
    8ecc:	bl	291c <sf_bpf_error>
    8ed0:	ldr	r1, [fp, #-12]
    8ed4:	ldr	r3, [pc, #280]	; 8ff4 <gen_host+0x46c>
    8ed8:	add	r3, pc, r3
    8edc:	mov	r0, r3
    8ee0:	bl	291c <sf_bpf_error>
    8ee4:	ldr	r1, [fp, #-12]
    8ee8:	ldr	r3, [pc, #264]	; 8ff8 <gen_host+0x470>
    8eec:	add	r3, pc, r3
    8ef0:	mov	r0, r3
    8ef4:	bl	291c <sf_bpf_error>
    8ef8:	ldr	r3, [pc, #252]	; 8ffc <gen_host+0x474>
    8efc:	add	r3, pc, r3
    8f00:	mov	r0, r3
    8f04:	bl	291c <sf_bpf_error>
    8f08:	ldr	r1, [fp, #-12]
    8f0c:	ldr	r3, [pc, #236]	; 9000 <gen_host+0x478>
    8f10:	add	r3, pc, r3
    8f14:	mov	r0, r3
    8f18:	bl	291c <sf_bpf_error>
    8f1c:	ldr	r1, [fp, #-12]
    8f20:	ldr	r3, [pc, #220]	; 9004 <gen_host+0x47c>
    8f24:	add	r3, pc, r3
    8f28:	mov	r0, r3
    8f2c:	bl	291c <sf_bpf_error>
    8f30:	ldr	r1, [fp, #-12]
    8f34:	ldr	r3, [pc, #204]	; 9008 <gen_host+0x480>
    8f38:	add	r3, pc, r3
    8f3c:	mov	r0, r3
    8f40:	bl	291c <sf_bpf_error>
    8f44:	ldr	r1, [fp, #-12]
    8f48:	ldr	r3, [pc, #188]	; 900c <gen_host+0x484>
    8f4c:	add	r3, pc, r3
    8f50:	mov	r0, r3
    8f54:	bl	291c <sf_bpf_error>
    8f58:	ldr	r3, [pc, #176]	; 9010 <gen_host+0x488>
    8f5c:	add	r3, pc, r3
    8f60:	mov	r0, r3
    8f64:	bl	291c <sf_bpf_error>
    8f68:	ldr	r1, [fp, #-12]
    8f6c:	ldr	r3, [pc, #160]	; 9014 <gen_host+0x48c>
    8f70:	add	r3, pc, r3
    8f74:	mov	r0, r3
    8f78:	bl	291c <sf_bpf_error>
    8f7c:	ldr	r1, [fp, #-12]
    8f80:	ldr	r3, [pc, #144]	; 9018 <gen_host+0x490>
    8f84:	add	r3, pc, r3
    8f88:	mov	r0, r3
    8f8c:	bl	291c <sf_bpf_error>
    8f90:	bl	f9c <abort@plt>
    8f94:	mov	r0, r3
    8f98:	sub	sp, fp, #4
    8f9c:	pop	{fp, pc}
    8fa0:	.word	0x00013a40
    8fa4:	.word	0x00013a34
    8fa8:	.word	0x000315e8
    8fac:	.word	0x00008035
    8fb0:	.word	0x00000806
    8fb4:	.word	0x00013860
    8fb8:	.word	0x0001386c
    8fbc:	.word	0x00013878
    8fc0:	.word	0x00013884
    8fc4:	.word	0x00013890
    8fc8:	.word	0x0001389c
    8fcc:	.word	0x000138a8
    8fd0:	.word	0x000138b4
    8fd4:	.word	0x000138c4
    8fd8:	.word	0x000138dc
    8fdc:	.word	0x000138dc
    8fe0:	.word	0x000138f0
    8fe4:	.word	0x00013904
    8fe8:	.word	0x0001391c
    8fec:	.word	0x00013934
    8ff0:	.word	0x00013944
    8ff4:	.word	0x00013950
    8ff8:	.word	0x00013958
    8ffc:	.word	0x000136d4
    9000:	.word	0x00013954
    9004:	.word	0x00013960
    9008:	.word	0x0001396c
    900c:	.word	0x00013978
    9010:	.word	0x00013988
    9014:	.word	0x00013998
    9018:	.word	0x000139a8

0000901c <gen_host6>:
    901c:	push	{fp, lr}
    9020:	add	fp, sp, #4
    9024:	sub	sp, sp, #32
    9028:	str	r0, [fp, #-16]
    902c:	str	r1, [fp, #-20]	; 0xffffffec
    9030:	str	r2, [fp, #-24]	; 0xffffffe8
    9034:	str	r3, [fp, #-28]	; 0xffffffe4
    9038:	ldr	r3, [fp, #4]
    903c:	cmp	r3, #2
    9040:	bne	9054 <gen_host6+0x38>
    9044:	ldr	r3, [pc, #844]	; 9398 <gen_host6+0x37c>
    9048:	add	r3, pc, r3
    904c:	str	r3, [fp, #-8]
    9050:	b	9060 <gen_host6+0x44>
    9054:	ldr	r3, [pc, #832]	; 939c <gen_host6+0x380>
    9058:	add	r3, pc, r3
    905c:	str	r3, [fp, #-8]
    9060:	ldr	r3, [fp, #-24]	; 0xffffffe8
    9064:	cmp	r3, #40	; 0x28
    9068:	addls	pc, pc, r3, lsl #2
    906c:	b	9388 <gen_host6+0x36c>
    9070:	b	9114 <gen_host6+0xf8>
    9074:	b	9388 <gen_host6+0x36c>
    9078:	b	9138 <gen_host6+0x11c>
    907c:	b	9160 <gen_host6+0x144>
    9080:	b	914c <gen_host6+0x130>
    9084:	b	9174 <gen_host6+0x158>
    9088:	b	9188 <gen_host6+0x16c>
    908c:	b	919c <gen_host6+0x180>
    9090:	b	91b0 <gen_host6+0x194>
    9094:	b	91c4 <gen_host6+0x1a8>
    9098:	b	91d8 <gen_host6+0x1bc>
    909c:	b	9214 <gen_host6+0x1f8>
    90a0:	b	9234 <gen_host6+0x218>
    90a4:	b	9258 <gen_host6+0x23c>
    90a8:	b	9248 <gen_host6+0x22c>
    90ac:	b	9278 <gen_host6+0x25c>
    90b0:	b	9268 <gen_host6+0x24c>
    90b4:	b	9288 <gen_host6+0x26c>
    90b8:	b	92b4 <gen_host6+0x298>
    90bc:	b	92c8 <gen_host6+0x2ac>
    90c0:	b	92dc <gen_host6+0x2c0>
    90c4:	b	91ec <gen_host6+0x1d0>
    90c8:	b	9200 <gen_host6+0x1e4>
    90cc:	b	9224 <gen_host6+0x208>
    90d0:	b	92f0 <gen_host6+0x2d4>
    90d4:	b	9300 <gen_host6+0x2e4>
    90d8:	b	9314 <gen_host6+0x2f8>
    90dc:	b	9328 <gen_host6+0x30c>
    90e0:	b	933c <gen_host6+0x320>
    90e4:	b	9350 <gen_host6+0x334>
    90e8:	b	9360 <gen_host6+0x344>
    90ec:	b	9388 <gen_host6+0x36c>
    90f0:	b	9388 <gen_host6+0x36c>
    90f4:	b	9388 <gen_host6+0x36c>
    90f8:	b	9388 <gen_host6+0x36c>
    90fc:	b	9388 <gen_host6+0x36c>
    9100:	b	9388 <gen_host6+0x36c>
    9104:	b	9388 <gen_host6+0x36c>
    9108:	b	9388 <gen_host6+0x36c>
    910c:	b	9388 <gen_host6+0x36c>
    9110:	b	9374 <gen_host6+0x358>
    9114:	ldr	r3, [fp, #4]
    9118:	str	r3, [sp]
    911c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9120:	mov	r2, #17
    9124:	ldr	r1, [fp, #-20]	; 0xffffffec
    9128:	ldr	r0, [fp, #-16]
    912c:	bl	901c <gen_host6>
    9130:	mov	r3, r0
    9134:	b	938c <gen_host6+0x370>
    9138:	ldr	r1, [fp, #-8]
    913c:	ldr	r3, [pc, #604]	; 93a0 <gen_host6+0x384>
    9140:	add	r3, pc, r3
    9144:	mov	r0, r3
    9148:	bl	291c <sf_bpf_error>
    914c:	ldr	r1, [fp, #-8]
    9150:	ldr	r3, [pc, #588]	; 93a4 <gen_host6+0x388>
    9154:	add	r3, pc, r3
    9158:	mov	r0, r3
    915c:	bl	291c <sf_bpf_error>
    9160:	ldr	r1, [fp, #-8]
    9164:	ldr	r3, [pc, #572]	; 93a8 <gen_host6+0x38c>
    9168:	add	r3, pc, r3
    916c:	mov	r0, r3
    9170:	bl	291c <sf_bpf_error>
    9174:	ldr	r1, [fp, #-8]
    9178:	ldr	r3, [pc, #556]	; 93ac <gen_host6+0x390>
    917c:	add	r3, pc, r3
    9180:	mov	r0, r3
    9184:	bl	291c <sf_bpf_error>
    9188:	ldr	r1, [fp, #-8]
    918c:	ldr	r3, [pc, #540]	; 93b0 <gen_host6+0x394>
    9190:	add	r3, pc, r3
    9194:	mov	r0, r3
    9198:	bl	291c <sf_bpf_error>
    919c:	ldr	r1, [fp, #-8]
    91a0:	ldr	r3, [pc, #524]	; 93b4 <gen_host6+0x398>
    91a4:	add	r3, pc, r3
    91a8:	mov	r0, r3
    91ac:	bl	291c <sf_bpf_error>
    91b0:	ldr	r1, [fp, #-8]
    91b4:	ldr	r3, [pc, #508]	; 93b8 <gen_host6+0x39c>
    91b8:	add	r3, pc, r3
    91bc:	mov	r0, r3
    91c0:	bl	291c <sf_bpf_error>
    91c4:	ldr	r1, [fp, #-8]
    91c8:	ldr	r3, [pc, #492]	; 93bc <gen_host6+0x3a0>
    91cc:	add	r3, pc, r3
    91d0:	mov	r0, r3
    91d4:	bl	291c <sf_bpf_error>
    91d8:	ldr	r1, [fp, #-8]
    91dc:	ldr	r3, [pc, #476]	; 93c0 <gen_host6+0x3a4>
    91e0:	add	r3, pc, r3
    91e4:	mov	r0, r3
    91e8:	bl	291c <sf_bpf_error>
    91ec:	ldr	r1, [fp, #-8]
    91f0:	ldr	r3, [pc, #460]	; 93c4 <gen_host6+0x3a8>
    91f4:	add	r3, pc, r3
    91f8:	mov	r0, r3
    91fc:	bl	291c <sf_bpf_error>
    9200:	ldr	r1, [fp, #-8]
    9204:	ldr	r3, [pc, #444]	; 93c8 <gen_host6+0x3ac>
    9208:	add	r3, pc, r3
    920c:	mov	r0, r3
    9210:	bl	291c <sf_bpf_error>
    9214:	ldr	r3, [pc, #432]	; 93cc <gen_host6+0x3b0>
    9218:	add	r3, pc, r3
    921c:	mov	r0, r3
    9220:	bl	291c <sf_bpf_error>
    9224:	ldr	r3, [pc, #420]	; 93d0 <gen_host6+0x3b4>
    9228:	add	r3, pc, r3
    922c:	mov	r0, r3
    9230:	bl	291c <sf_bpf_error>
    9234:	ldr	r1, [fp, #-8]
    9238:	ldr	r3, [pc, #404]	; 93d4 <gen_host6+0x3b8>
    923c:	add	r3, pc, r3
    9240:	mov	r0, r3
    9244:	bl	291c <sf_bpf_error>
    9248:	ldr	r3, [pc, #392]	; 93d8 <gen_host6+0x3bc>
    924c:	add	r3, pc, r3
    9250:	mov	r0, r3
    9254:	bl	291c <sf_bpf_error>
    9258:	ldr	r3, [pc, #380]	; 93dc <gen_host6+0x3c0>
    925c:	add	r3, pc, r3
    9260:	mov	r0, r3
    9264:	bl	291c <sf_bpf_error>
    9268:	ldr	r3, [pc, #368]	; 93e0 <gen_host6+0x3c4>
    926c:	add	r3, pc, r3
    9270:	mov	r0, r3
    9274:	bl	291c <sf_bpf_error>
    9278:	ldr	r3, [pc, #356]	; 93e4 <gen_host6+0x3c8>
    927c:	add	r3, pc, r3
    9280:	mov	r0, r3
    9284:	bl	291c <sf_bpf_error>
    9288:	mov	r3, #24
    928c:	str	r3, [sp, #4]
    9290:	mov	r3, #8
    9294:	str	r3, [sp]
    9298:	ldr	r3, [pc, #328]	; 93e8 <gen_host6+0x3cc>
    929c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    92a0:	ldr	r1, [fp, #-20]	; 0xffffffec
    92a4:	ldr	r0, [fp, #-16]
    92a8:	bl	7b18 <gen_hostop6>
    92ac:	mov	r3, r0
    92b0:	b	938c <gen_host6+0x370>
    92b4:	ldr	r1, [fp, #-8]
    92b8:	ldr	r3, [pc, #300]	; 93ec <gen_host6+0x3d0>
    92bc:	add	r3, pc, r3
    92c0:	mov	r0, r3
    92c4:	bl	291c <sf_bpf_error>
    92c8:	ldr	r1, [fp, #-8]
    92cc:	ldr	r3, [pc, #284]	; 93f0 <gen_host6+0x3d4>
    92d0:	add	r3, pc, r3
    92d4:	mov	r0, r3
    92d8:	bl	291c <sf_bpf_error>
    92dc:	ldr	r1, [fp, #-8]
    92e0:	ldr	r3, [pc, #268]	; 93f4 <gen_host6+0x3d8>
    92e4:	add	r3, pc, r3
    92e8:	mov	r0, r3
    92ec:	bl	291c <sf_bpf_error>
    92f0:	ldr	r3, [pc, #256]	; 93f8 <gen_host6+0x3dc>
    92f4:	add	r3, pc, r3
    92f8:	mov	r0, r3
    92fc:	bl	291c <sf_bpf_error>
    9300:	ldr	r1, [fp, #-8]
    9304:	ldr	r3, [pc, #240]	; 93fc <gen_host6+0x3e0>
    9308:	add	r3, pc, r3
    930c:	mov	r0, r3
    9310:	bl	291c <sf_bpf_error>
    9314:	ldr	r1, [fp, #-8]
    9318:	ldr	r3, [pc, #224]	; 9400 <gen_host6+0x3e4>
    931c:	add	r3, pc, r3
    9320:	mov	r0, r3
    9324:	bl	291c <sf_bpf_error>
    9328:	ldr	r1, [fp, #-8]
    932c:	ldr	r3, [pc, #208]	; 9404 <gen_host6+0x3e8>
    9330:	add	r3, pc, r3
    9334:	mov	r0, r3
    9338:	bl	291c <sf_bpf_error>
    933c:	ldr	r1, [fp, #-8]
    9340:	ldr	r3, [pc, #192]	; 9408 <gen_host6+0x3ec>
    9344:	add	r3, pc, r3
    9348:	mov	r0, r3
    934c:	bl	291c <sf_bpf_error>
    9350:	ldr	r3, [pc, #180]	; 940c <gen_host6+0x3f0>
    9354:	add	r3, pc, r3
    9358:	mov	r0, r3
    935c:	bl	291c <sf_bpf_error>
    9360:	ldr	r1, [fp, #-8]
    9364:	ldr	r3, [pc, #164]	; 9410 <gen_host6+0x3f4>
    9368:	add	r3, pc, r3
    936c:	mov	r0, r3
    9370:	bl	291c <sf_bpf_error>
    9374:	ldr	r1, [fp, #-8]
    9378:	ldr	r3, [pc, #148]	; 9414 <gen_host6+0x3f8>
    937c:	add	r3, pc, r3
    9380:	mov	r0, r3
    9384:	bl	291c <sf_bpf_error>
    9388:	bl	f9c <abort@plt>
    938c:	mov	r0, r3
    9390:	sub	sp, fp, #4
    9394:	pop	{fp, pc}
    9398:	.word	0x000135ac
    939c:	.word	0x000135a0
    93a0:	.word	0x0001380c
    93a4:	.word	0x00013818
    93a8:	.word	0x00013828
    93ac:	.word	0x000134a4
    93b0:	.word	0x00013470
    93b4:	.word	0x0001349c
    93b8:	.word	0x000134a8
    93bc:	.word	0x000134b4
    93c0:	.word	0x000134c0
    93c4:	.word	0x000134cc
    93c8:	.word	0x000134d8
    93cc:	.word	0x000134e8
    93d0:	.word	0x00013500
    93d4:	.word	0x00013778
    93d8:	.word	0x00013500
    93dc:	.word	0x00013514
    93e0:	.word	0x00013528
    93e4:	.word	0x00013540
    93e8:	.word	0x000086dd
    93ec:	.word	0x0001354c
    93f0:	.word	0x00013558
    93f4:	.word	0x00013560
    93f8:	.word	0x000132dc
    93fc:	.word	0x0001355c
    9400:	.word	0x00013568
    9404:	.word	0x00013574
    9408:	.word	0x00013580
    940c:	.word	0x00013590
    9410:	.word	0x000135a0
    9414:	.word	0x000135b0

00009418 <sf_gen_proto_abbrev>:
    9418:	push	{fp, lr}
    941c:	add	fp, sp, #4
    9420:	sub	sp, sp, #16
    9424:	str	r0, [fp, #-16]
    9428:	ldr	r3, [fp, #-16]
    942c:	sub	r3, r3, #1
    9430:	cmp	r3, #39	; 0x27
    9434:	addls	pc, pc, r3, lsl #2
    9438:	b	9aa4 <sf_gen_proto_abbrev+0x68c>
    943c:	b	964c <sf_gen_proto_abbrev+0x234>
    9440:	b	961c <sf_gen_proto_abbrev+0x204>
    9444:	b	962c <sf_gen_proto_abbrev+0x214>
    9448:	b	963c <sf_gen_proto_abbrev+0x224>
    944c:	b	94dc <sf_gen_proto_abbrev+0xc4>
    9450:	b	9514 <sf_gen_proto_abbrev+0xfc>
    9454:	b	954c <sf_gen_proto_abbrev+0x134>
    9458:	b	9584 <sf_gen_proto_abbrev+0x16c>
    945c:	b	959c <sf_gen_proto_abbrev+0x184>
    9460:	b	95b4 <sf_gen_proto_abbrev+0x19c>
    9464:	b	965c <sf_gen_proto_abbrev+0x244>
    9468:	b	967c <sf_gen_proto_abbrev+0x264>
    946c:	b	969c <sf_gen_proto_abbrev+0x284>
    9470:	b	968c <sf_gen_proto_abbrev+0x274>
    9474:	b	96bc <sf_gen_proto_abbrev+0x2a4>
    9478:	b	96ac <sf_gen_proto_abbrev+0x294>
    947c:	b	96cc <sf_gen_proto_abbrev+0x2b4>
    9480:	b	96dc <sf_gen_proto_abbrev+0x2c4>
    9484:	b	96f4 <sf_gen_proto_abbrev+0x2dc>
    9488:	b	972c <sf_gen_proto_abbrev+0x314>
    948c:	b	95cc <sf_gen_proto_abbrev+0x1b4>
    9490:	b	9604 <sf_gen_proto_abbrev+0x1ec>
    9494:	b	966c <sf_gen_proto_abbrev+0x254>
    9498:	b	9764 <sf_gen_proto_abbrev+0x34c>
    949c:	b	9774 <sf_gen_proto_abbrev+0x35c>
    94a0:	b	978c <sf_gen_proto_abbrev+0x374>
    94a4:	b	9a4c <sf_gen_proto_abbrev+0x634>
    94a8:	b	9a64 <sf_gen_proto_abbrev+0x64c>
    94ac:	b	9a74 <sf_gen_proto_abbrev+0x65c>
    94b0:	b	9a84 <sf_gen_proto_abbrev+0x66c>
    94b4:	b	97a4 <sf_gen_proto_abbrev+0x38c>
    94b8:	b	983c <sf_gen_proto_abbrev+0x424>
    94bc:	b	98d4 <sf_gen_proto_abbrev+0x4bc>
    94c0:	b	9aa4 <sf_gen_proto_abbrev+0x68c>
    94c4:	b	9aa4 <sf_gen_proto_abbrev+0x68c>
    94c8:	b	9964 <sf_gen_proto_abbrev+0x54c>
    94cc:	b	99dc <sf_gen_proto_abbrev+0x5c4>
    94d0:	b	9a14 <sf_gen_proto_abbrev+0x5fc>
    94d4:	b	992c <sf_gen_proto_abbrev+0x514>
    94d8:	b	9a94 <sf_gen_proto_abbrev+0x67c>
    94dc:	mov	r2, #0
    94e0:	mov	r1, #2
    94e4:	mov	r0, #132	; 0x84
    94e8:	bl	b8d8 <gen_proto>
    94ec:	str	r0, [fp, #-8]
    94f0:	mov	r2, #0
    94f4:	mov	r1, #17
    94f8:	mov	r0, #132	; 0x84
    94fc:	bl	b8d8 <gen_proto>
    9500:	str	r0, [fp, #-12]
    9504:	ldr	r1, [fp, #-8]
    9508:	ldr	r0, [fp, #-12]
    950c:	bl	32b0 <sf_gen_or>
    9510:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9514:	mov	r2, #0
    9518:	mov	r1, #2
    951c:	mov	r0, #6
    9520:	bl	b8d8 <gen_proto>
    9524:	str	r0, [fp, #-8]
    9528:	mov	r2, #0
    952c:	mov	r1, #17
    9530:	mov	r0, #6
    9534:	bl	b8d8 <gen_proto>
    9538:	str	r0, [fp, #-12]
    953c:	ldr	r1, [fp, #-8]
    9540:	ldr	r0, [fp, #-12]
    9544:	bl	32b0 <sf_gen_or>
    9548:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    954c:	mov	r2, #0
    9550:	mov	r1, #2
    9554:	mov	r0, #17
    9558:	bl	b8d8 <gen_proto>
    955c:	str	r0, [fp, #-8]
    9560:	mov	r2, #0
    9564:	mov	r1, #17
    9568:	mov	r0, #17
    956c:	bl	b8d8 <gen_proto>
    9570:	str	r0, [fp, #-12]
    9574:	ldr	r1, [fp, #-8]
    9578:	ldr	r0, [fp, #-12]
    957c:	bl	32b0 <sf_gen_or>
    9580:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9584:	mov	r2, #0
    9588:	mov	r1, #2
    958c:	mov	r0, #1
    9590:	bl	b8d8 <gen_proto>
    9594:	str	r0, [fp, #-8]
    9598:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    959c:	mov	r2, #0
    95a0:	mov	r1, #2
    95a4:	mov	r0, #2
    95a8:	bl	b8d8 <gen_proto>
    95ac:	str	r0, [fp, #-8]
    95b0:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    95b4:	mov	r2, #0
    95b8:	mov	r1, #2
    95bc:	mov	r0, #9
    95c0:	bl	b8d8 <gen_proto>
    95c4:	str	r0, [fp, #-8]
    95c8:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    95cc:	mov	r2, #0
    95d0:	mov	r1, #2
    95d4:	mov	r0, #103	; 0x67
    95d8:	bl	b8d8 <gen_proto>
    95dc:	str	r0, [fp, #-8]
    95e0:	mov	r2, #0
    95e4:	mov	r1, #17
    95e8:	mov	r0, #103	; 0x67
    95ec:	bl	b8d8 <gen_proto>
    95f0:	str	r0, [fp, #-12]
    95f4:	ldr	r1, [fp, #-8]
    95f8:	ldr	r0, [fp, #-12]
    95fc:	bl	32b0 <sf_gen_or>
    9600:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9604:	mov	r2, #0
    9608:	mov	r1, #2
    960c:	mov	r0, #112	; 0x70
    9610:	bl	b8d8 <gen_proto>
    9614:	str	r0, [fp, #-8]
    9618:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    961c:	mov	r0, #2048	; 0x800
    9620:	bl	6bb8 <gen_linktype>
    9624:	str	r0, [fp, #-8]
    9628:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    962c:	ldr	r0, [pc, #1156]	; 9ab8 <sf_gen_proto_abbrev+0x6a0>
    9630:	bl	6bb8 <gen_linktype>
    9634:	str	r0, [fp, #-8]
    9638:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    963c:	ldr	r0, [pc, #1144]	; 9abc <sf_gen_proto_abbrev+0x6a4>
    9640:	bl	6bb8 <gen_linktype>
    9644:	str	r0, [fp, #-8]
    9648:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    964c:	ldr	r3, [pc, #1132]	; 9ac0 <sf_gen_proto_abbrev+0x6a8>
    9650:	add	r3, pc, r3
    9654:	mov	r0, r3
    9658:	bl	291c <sf_bpf_error>
    965c:	ldr	r0, [pc, #1120]	; 9ac4 <sf_gen_proto_abbrev+0x6ac>
    9660:	bl	6bb8 <gen_linktype>
    9664:	str	r0, [fp, #-8]
    9668:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    966c:	ldr	r0, [pc, #1108]	; 9ac8 <sf_gen_proto_abbrev+0x6b0>
    9670:	bl	6bb8 <gen_linktype>
    9674:	str	r0, [fp, #-8]
    9678:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    967c:	ldr	r0, [pc, #1096]	; 9acc <sf_gen_proto_abbrev+0x6b4>
    9680:	bl	6bb8 <gen_linktype>
    9684:	str	r0, [fp, #-8]
    9688:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    968c:	ldr	r0, [pc, #1084]	; 9ad0 <sf_gen_proto_abbrev+0x6b8>
    9690:	bl	6bb8 <gen_linktype>
    9694:	str	r0, [fp, #-8]
    9698:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    969c:	ldr	r0, [pc, #1072]	; 9ad4 <sf_gen_proto_abbrev+0x6bc>
    96a0:	bl	6bb8 <gen_linktype>
    96a4:	str	r0, [fp, #-8]
    96a8:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    96ac:	ldr	r0, [pc, #1060]	; 9ad8 <sf_gen_proto_abbrev+0x6c0>
    96b0:	bl	6bb8 <gen_linktype>
    96b4:	str	r0, [fp, #-8]
    96b8:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    96bc:	ldr	r0, [pc, #1048]	; 9adc <sf_gen_proto_abbrev+0x6c4>
    96c0:	bl	6bb8 <gen_linktype>
    96c4:	str	r0, [fp, #-8]
    96c8:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    96cc:	ldr	r0, [pc, #1036]	; 9ae0 <sf_gen_proto_abbrev+0x6c8>
    96d0:	bl	6bb8 <gen_linktype>
    96d4:	str	r0, [fp, #-8]
    96d8:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    96dc:	mov	r2, #0
    96e0:	mov	r1, #17
    96e4:	mov	r0, #58	; 0x3a
    96e8:	bl	b8d8 <gen_proto>
    96ec:	str	r0, [fp, #-8]
    96f0:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    96f4:	mov	r2, #0
    96f8:	mov	r1, #2
    96fc:	mov	r0, #51	; 0x33
    9700:	bl	b8d8 <gen_proto>
    9704:	str	r0, [fp, #-8]
    9708:	mov	r2, #0
    970c:	mov	r1, #17
    9710:	mov	r0, #51	; 0x33
    9714:	bl	b8d8 <gen_proto>
    9718:	str	r0, [fp, #-12]
    971c:	ldr	r1, [fp, #-8]
    9720:	ldr	r0, [fp, #-12]
    9724:	bl	32b0 <sf_gen_or>
    9728:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    972c:	mov	r2, #0
    9730:	mov	r1, #2
    9734:	mov	r0, #50	; 0x32
    9738:	bl	b8d8 <gen_proto>
    973c:	str	r0, [fp, #-8]
    9740:	mov	r2, #0
    9744:	mov	r1, #17
    9748:	mov	r0, #50	; 0x32
    974c:	bl	b8d8 <gen_proto>
    9750:	str	r0, [fp, #-12]
    9754:	ldr	r1, [fp, #-8]
    9758:	ldr	r0, [fp, #-12]
    975c:	bl	32b0 <sf_gen_or>
    9760:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9764:	mov	r0, #254	; 0xfe
    9768:	bl	6bb8 <gen_linktype>
    976c:	str	r0, [fp, #-8]
    9770:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9774:	mov	r2, #0
    9778:	mov	r1, #24
    977c:	mov	r0, #130	; 0x82
    9780:	bl	b8d8 <gen_proto>
    9784:	str	r0, [fp, #-8]
    9788:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    978c:	mov	r2, #0
    9790:	mov	r1, #24
    9794:	mov	r0, #131	; 0x83
    9798:	bl	b8d8 <gen_proto>
    979c:	str	r0, [fp, #-8]
    97a0:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    97a4:	mov	r2, #0
    97a8:	mov	r1, #26
    97ac:	mov	r0, #15
    97b0:	bl	b8d8 <gen_proto>
    97b4:	str	r0, [fp, #-12]
    97b8:	mov	r2, #0
    97bc:	mov	r1, #26
    97c0:	mov	r0, #17
    97c4:	bl	b8d8 <gen_proto>
    97c8:	str	r0, [fp, #-8]
    97cc:	ldr	r1, [fp, #-8]
    97d0:	ldr	r0, [fp, #-12]
    97d4:	bl	32b0 <sf_gen_or>
    97d8:	mov	r2, #0
    97dc:	mov	r1, #26
    97e0:	mov	r0, #18
    97e4:	bl	b8d8 <gen_proto>
    97e8:	str	r0, [fp, #-12]
    97ec:	ldr	r1, [fp, #-8]
    97f0:	ldr	r0, [fp, #-12]
    97f4:	bl	32b0 <sf_gen_or>
    97f8:	mov	r2, #0
    97fc:	mov	r1, #26
    9800:	mov	r0, #24
    9804:	bl	b8d8 <gen_proto>
    9808:	str	r0, [fp, #-12]
    980c:	ldr	r1, [fp, #-8]
    9810:	ldr	r0, [fp, #-12]
    9814:	bl	32b0 <sf_gen_or>
    9818:	mov	r2, #0
    981c:	mov	r1, #26
    9820:	mov	r0, #26
    9824:	bl	b8d8 <gen_proto>
    9828:	str	r0, [fp, #-12]
    982c:	ldr	r1, [fp, #-8]
    9830:	ldr	r0, [fp, #-12]
    9834:	bl	32b0 <sf_gen_or>
    9838:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    983c:	mov	r2, #0
    9840:	mov	r1, #26
    9844:	mov	r0, #16
    9848:	bl	b8d8 <gen_proto>
    984c:	str	r0, [fp, #-12]
    9850:	mov	r2, #0
    9854:	mov	r1, #26
    9858:	mov	r0, #17
    985c:	bl	b8d8 <gen_proto>
    9860:	str	r0, [fp, #-8]
    9864:	ldr	r1, [fp, #-8]
    9868:	ldr	r0, [fp, #-12]
    986c:	bl	32b0 <sf_gen_or>
    9870:	mov	r2, #0
    9874:	mov	r1, #26
    9878:	mov	r0, #20
    987c:	bl	b8d8 <gen_proto>
    9880:	str	r0, [fp, #-12]
    9884:	ldr	r1, [fp, #-8]
    9888:	ldr	r0, [fp, #-12]
    988c:	bl	32b0 <sf_gen_or>
    9890:	mov	r2, #0
    9894:	mov	r1, #26
    9898:	mov	r0, #25
    989c:	bl	b8d8 <gen_proto>
    98a0:	str	r0, [fp, #-12]
    98a4:	ldr	r1, [fp, #-8]
    98a8:	ldr	r0, [fp, #-12]
    98ac:	bl	32b0 <sf_gen_or>
    98b0:	mov	r2, #0
    98b4:	mov	r1, #26
    98b8:	mov	r0, #27
    98bc:	bl	b8d8 <gen_proto>
    98c0:	str	r0, [fp, #-12]
    98c4:	ldr	r1, [fp, #-8]
    98c8:	ldr	r0, [fp, #-12]
    98cc:	bl	32b0 <sf_gen_or>
    98d0:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    98d4:	mov	r2, #0
    98d8:	mov	r1, #26
    98dc:	mov	r0, #15
    98e0:	bl	b8d8 <gen_proto>
    98e4:	str	r0, [fp, #-12]
    98e8:	mov	r2, #0
    98ec:	mov	r1, #26
    98f0:	mov	r0, #16
    98f4:	bl	b8d8 <gen_proto>
    98f8:	str	r0, [fp, #-8]
    98fc:	ldr	r1, [fp, #-8]
    9900:	ldr	r0, [fp, #-12]
    9904:	bl	32b0 <sf_gen_or>
    9908:	mov	r2, #0
    990c:	mov	r1, #26
    9910:	mov	r0, #17
    9914:	bl	b8d8 <gen_proto>
    9918:	str	r0, [fp, #-12]
    991c:	ldr	r1, [fp, #-8]
    9920:	ldr	r0, [fp, #-12]
    9924:	bl	32b0 <sf_gen_or>
    9928:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    992c:	mov	r2, #0
    9930:	mov	r1, #26
    9934:	mov	r0, #18
    9938:	bl	b8d8 <gen_proto>
    993c:	str	r0, [fp, #-12]
    9940:	mov	r2, #0
    9944:	mov	r1, #26
    9948:	mov	r0, #20
    994c:	bl	b8d8 <gen_proto>
    9950:	str	r0, [fp, #-8]
    9954:	ldr	r1, [fp, #-8]
    9958:	ldr	r0, [fp, #-12]
    995c:	bl	32b0 <sf_gen_or>
    9960:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9964:	mov	r2, #0
    9968:	mov	r1, #26
    996c:	mov	r0, #24
    9970:	bl	b8d8 <gen_proto>
    9974:	str	r0, [fp, #-12]
    9978:	mov	r2, #0
    997c:	mov	r1, #26
    9980:	mov	r0, #25
    9984:	bl	b8d8 <gen_proto>
    9988:	str	r0, [fp, #-8]
    998c:	ldr	r1, [fp, #-8]
    9990:	ldr	r0, [fp, #-12]
    9994:	bl	32b0 <sf_gen_or>
    9998:	mov	r2, #0
    999c:	mov	r1, #26
    99a0:	mov	r0, #26
    99a4:	bl	b8d8 <gen_proto>
    99a8:	str	r0, [fp, #-12]
    99ac:	ldr	r1, [fp, #-8]
    99b0:	ldr	r0, [fp, #-12]
    99b4:	bl	32b0 <sf_gen_or>
    99b8:	mov	r2, #0
    99bc:	mov	r1, #26
    99c0:	mov	r0, #27
    99c4:	bl	b8d8 <gen_proto>
    99c8:	str	r0, [fp, #-12]
    99cc:	ldr	r1, [fp, #-8]
    99d0:	ldr	r0, [fp, #-12]
    99d4:	bl	32b0 <sf_gen_or>
    99d8:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    99dc:	mov	r2, #0
    99e0:	mov	r1, #26
    99e4:	mov	r0, #24
    99e8:	bl	b8d8 <gen_proto>
    99ec:	str	r0, [fp, #-12]
    99f0:	mov	r2, #0
    99f4:	mov	r1, #26
    99f8:	mov	r0, #25
    99fc:	bl	b8d8 <gen_proto>
    9a00:	str	r0, [fp, #-8]
    9a04:	ldr	r1, [fp, #-8]
    9a08:	ldr	r0, [fp, #-12]
    9a0c:	bl	32b0 <sf_gen_or>
    9a10:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9a14:	mov	r2, #0
    9a18:	mov	r1, #26
    9a1c:	mov	r0, #26
    9a20:	bl	b8d8 <gen_proto>
    9a24:	str	r0, [fp, #-12]
    9a28:	mov	r2, #0
    9a2c:	mov	r1, #26
    9a30:	mov	r0, #27
    9a34:	bl	b8d8 <gen_proto>
    9a38:	str	r0, [fp, #-8]
    9a3c:	ldr	r1, [fp, #-8]
    9a40:	ldr	r0, [fp, #-12]
    9a44:	bl	32b0 <sf_gen_or>
    9a48:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9a4c:	mov	r2, #0
    9a50:	mov	r1, #24
    9a54:	mov	r0, #129	; 0x81
    9a58:	bl	b8d8 <gen_proto>
    9a5c:	str	r0, [fp, #-8]
    9a60:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9a64:	mov	r0, #66	; 0x42
    9a68:	bl	6bb8 <gen_linktype>
    9a6c:	str	r0, [fp, #-8]
    9a70:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9a74:	mov	r0, #224	; 0xe0
    9a78:	bl	6bb8 <gen_linktype>
    9a7c:	str	r0, [fp, #-8]
    9a80:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9a84:	mov	r0, #240	; 0xf0
    9a88:	bl	6bb8 <gen_linktype>
    9a8c:	str	r0, [fp, #-8]
    9a90:	b	9aa8 <sf_gen_proto_abbrev+0x690>
    9a94:	ldr	r3, [pc, #72]	; 9ae4 <sf_gen_proto_abbrev+0x6cc>
    9a98:	add	r3, pc, r3
    9a9c:	mov	r0, r3
    9aa0:	bl	291c <sf_bpf_error>
    9aa4:	bl	f9c <abort@plt>
    9aa8:	ldr	r3, [fp, #-8]
    9aac:	mov	r0, r3
    9ab0:	sub	sp, fp, #4
    9ab4:	pop	{fp, pc}
    9ab8:	.word	0x00000806
    9abc:	.word	0x00008035
    9ac0:	.word	0x00013388
    9ac4:	.word	0x0000809b
    9ac8:	.word	0x000080f3
    9acc:	.word	0x00006003
    9ad0:	.word	0x00006007
    9ad4:	.word	0x00006004
    9ad8:	.word	0x00006001
    9adc:	.word	0x00006002
    9ae0:	.word	0x000086dd
    9ae4:	.word	0x00012f64

00009ae8 <gen_ipfrag>:
    9ae8:	push	{fp, lr}
    9aec:	add	fp, sp, #4
    9af0:	sub	sp, sp, #8
    9af4:	mov	r2, #8
    9af8:	mov	r1, #6
    9afc:	mov	r0, #3
    9b00:	bl	53f4 <gen_load_a>
    9b04:	str	r0, [fp, #-8]
    9b08:	mov	r0, #69	; 0x45
    9b0c:	bl	2c28 <new_block>
    9b10:	str	r0, [fp, #-12]
    9b14:	ldr	r3, [fp, #-12]
    9b18:	ldr	r2, [pc, #36]	; 9b44 <gen_ipfrag+0x5c>
    9b1c:	str	r2, [r3, #20]
    9b20:	ldr	r3, [fp, #-12]
    9b24:	ldr	r2, [fp, #-8]
    9b28:	str	r2, [r3, #4]
    9b2c:	ldr	r0, [fp, #-12]
    9b30:	bl	3348 <sf_gen_not>
    9b34:	ldr	r3, [fp, #-12]
    9b38:	mov	r0, r3
    9b3c:	sub	sp, fp, #4
    9b40:	pop	{fp, pc}
    9b44:	.word	0x00001fff

00009b48 <gen_portatom>:
    9b48:	push	{fp, lr}
    9b4c:	add	fp, sp, #4
    9b50:	sub	sp, sp, #8
    9b54:	str	r0, [fp, #-8]
    9b58:	str	r1, [fp, #-12]
    9b5c:	ldr	r1, [fp, #-8]
    9b60:	ldr	r3, [fp, #-12]
    9b64:	mov	r2, #8
    9b68:	mov	r0, #5
    9b6c:	bl	338c <gen_cmp>
    9b70:	mov	r3, r0
    9b74:	mov	r0, r3
    9b78:	sub	sp, fp, #4
    9b7c:	pop	{fp, pc}

00009b80 <gen_portatom6>:
    9b80:	push	{fp, lr}
    9b84:	add	fp, sp, #4
    9b88:	sub	sp, sp, #8
    9b8c:	str	r0, [fp, #-8]
    9b90:	str	r1, [fp, #-12]
    9b94:	ldr	r1, [fp, #-8]
    9b98:	ldr	r3, [fp, #-12]
    9b9c:	mov	r2, #8
    9ba0:	mov	r0, #6
    9ba4:	bl	338c <gen_cmp>
    9ba8:	mov	r3, r0
    9bac:	mov	r0, r3
    9bb0:	sub	sp, fp, #4
    9bb4:	pop	{fp, pc}

00009bb8 <sf_gen_portop>:
    9bb8:	push	{fp, lr}
    9bbc:	add	fp, sp, #4
    9bc0:	sub	sp, sp, #32
    9bc4:	str	r0, [fp, #-24]	; 0xffffffe8
    9bc8:	str	r1, [fp, #-28]	; 0xffffffe4
    9bcc:	str	r2, [fp, #-32]	; 0xffffffe0
    9bd0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9bd4:	mov	r2, #16
    9bd8:	mov	r1, #9
    9bdc:	mov	r0, #3
    9be0:	bl	338c <gen_cmp>
    9be4:	str	r0, [fp, #-12]
    9be8:	bl	9ae8 <gen_ipfrag>
    9bec:	str	r0, [fp, #-16]
    9bf0:	ldr	r1, [fp, #-16]
    9bf4:	ldr	r0, [fp, #-12]
    9bf8:	bl	31f4 <sf_gen_and>
    9bfc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    9c00:	cmp	r3, #4
    9c04:	addls	pc, pc, r3, lsl #2
    9c08:	b	9ca8 <sf_gen_portop+0xf0>
    9c0c:	b	9c48 <sf_gen_portop+0x90>
    9c10:	b	9c20 <sf_gen_portop+0x68>
    9c14:	b	9c34 <sf_gen_portop+0x7c>
    9c18:	b	9c48 <sf_gen_portop+0x90>
    9c1c:	b	9c78 <sf_gen_portop+0xc0>
    9c20:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9c24:	mov	r0, #0
    9c28:	bl	9b48 <gen_portatom>
    9c2c:	str	r0, [fp, #-8]
    9c30:	b	9cac <sf_gen_portop+0xf4>
    9c34:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9c38:	mov	r0, #2
    9c3c:	bl	9b48 <gen_portatom>
    9c40:	str	r0, [fp, #-8]
    9c44:	b	9cac <sf_gen_portop+0xf4>
    9c48:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9c4c:	mov	r0, #0
    9c50:	bl	9b48 <gen_portatom>
    9c54:	str	r0, [fp, #-12]
    9c58:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9c5c:	mov	r0, #2
    9c60:	bl	9b48 <gen_portatom>
    9c64:	str	r0, [fp, #-8]
    9c68:	ldr	r1, [fp, #-8]
    9c6c:	ldr	r0, [fp, #-12]
    9c70:	bl	32b0 <sf_gen_or>
    9c74:	b	9cac <sf_gen_portop+0xf4>
    9c78:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9c7c:	mov	r0, #0
    9c80:	bl	9b48 <gen_portatom>
    9c84:	str	r0, [fp, #-12]
    9c88:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9c8c:	mov	r0, #2
    9c90:	bl	9b48 <gen_portatom>
    9c94:	str	r0, [fp, #-8]
    9c98:	ldr	r1, [fp, #-8]
    9c9c:	ldr	r0, [fp, #-12]
    9ca0:	bl	31f4 <sf_gen_and>
    9ca4:	b	9cac <sf_gen_portop+0xf4>
    9ca8:	bl	f9c <abort@plt>
    9cac:	ldr	r1, [fp, #-8]
    9cb0:	ldr	r0, [fp, #-16]
    9cb4:	bl	31f4 <sf_gen_and>
    9cb8:	ldr	r3, [fp, #-8]
    9cbc:	mov	r0, r3
    9cc0:	sub	sp, fp, #4
    9cc4:	pop	{fp, pc}

00009cc8 <gen_port>:
    9cc8:	push	{fp, lr}
    9ccc:	add	fp, sp, #4
    9cd0:	sub	sp, sp, #32
    9cd4:	str	r0, [fp, #-24]	; 0xffffffe8
    9cd8:	str	r1, [fp, #-28]	; 0xffffffe4
    9cdc:	str	r2, [fp, #-32]	; 0xffffffe0
    9ce0:	mov	r0, #2048	; 0x800
    9ce4:	bl	6bb8 <gen_linktype>
    9ce8:	str	r0, [fp, #-12]
    9cec:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9cf0:	cmp	r3, #6
    9cf4:	beq	9d1c <gen_port+0x54>
    9cf8:	cmp	r3, #6
    9cfc:	bgt	9d0c <gen_port+0x44>
    9d00:	cmn	r3, #1
    9d04:	beq	9d34 <gen_port+0x6c>
    9d08:	b	9d8c <gen_port+0xc4>
    9d0c:	cmp	r3, #17
    9d10:	beq	9d1c <gen_port+0x54>
    9d14:	cmp	r3, #132	; 0x84
    9d18:	bne	9d8c <gen_port+0xc4>
    9d1c:	ldr	r2, [fp, #-32]	; 0xffffffe0
    9d20:	ldr	r1, [fp, #-28]	; 0xffffffe4
    9d24:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9d28:	bl	9bb8 <sf_gen_portop>
    9d2c:	str	r0, [fp, #-8]
    9d30:	b	9d90 <gen_port+0xc8>
    9d34:	ldr	r2, [fp, #-32]	; 0xffffffe0
    9d38:	mov	r1, #6
    9d3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9d40:	bl	9bb8 <sf_gen_portop>
    9d44:	str	r0, [fp, #-16]
    9d48:	ldr	r2, [fp, #-32]	; 0xffffffe0
    9d4c:	mov	r1, #17
    9d50:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9d54:	bl	9bb8 <sf_gen_portop>
    9d58:	str	r0, [fp, #-8]
    9d5c:	ldr	r1, [fp, #-8]
    9d60:	ldr	r0, [fp, #-16]
    9d64:	bl	32b0 <sf_gen_or>
    9d68:	ldr	r2, [fp, #-32]	; 0xffffffe0
    9d6c:	mov	r1, #132	; 0x84
    9d70:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9d74:	bl	9bb8 <sf_gen_portop>
    9d78:	str	r0, [fp, #-16]
    9d7c:	ldr	r1, [fp, #-8]
    9d80:	ldr	r0, [fp, #-16]
    9d84:	bl	32b0 <sf_gen_or>
    9d88:	b	9d90 <gen_port+0xc8>
    9d8c:	bl	f9c <abort@plt>
    9d90:	ldr	r1, [fp, #-8]
    9d94:	ldr	r0, [fp, #-12]
    9d98:	bl	31f4 <sf_gen_and>
    9d9c:	ldr	r3, [fp, #-8]
    9da0:	mov	r0, r3
    9da4:	sub	sp, fp, #4
    9da8:	pop	{fp, pc}

00009dac <sf_gen_portop6>:
    9dac:	push	{fp, lr}
    9db0:	add	fp, sp, #4
    9db4:	sub	sp, sp, #32
    9db8:	str	r0, [fp, #-24]	; 0xffffffe8
    9dbc:	str	r1, [fp, #-28]	; 0xffffffe4
    9dc0:	str	r2, [fp, #-32]	; 0xffffffe0
    9dc4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9dc8:	mov	r2, #16
    9dcc:	mov	r1, #6
    9dd0:	mov	r0, #3
    9dd4:	bl	338c <gen_cmp>
    9dd8:	str	r0, [fp, #-12]
    9ddc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    9de0:	cmp	r3, #4
    9de4:	addls	pc, pc, r3, lsl #2
    9de8:	b	9e88 <sf_gen_portop6+0xdc>
    9dec:	b	9e28 <sf_gen_portop6+0x7c>
    9df0:	b	9e00 <sf_gen_portop6+0x54>
    9df4:	b	9e14 <sf_gen_portop6+0x68>
    9df8:	b	9e28 <sf_gen_portop6+0x7c>
    9dfc:	b	9e58 <sf_gen_portop6+0xac>
    9e00:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9e04:	mov	r0, #0
    9e08:	bl	9b80 <gen_portatom6>
    9e0c:	str	r0, [fp, #-8]
    9e10:	b	9e8c <sf_gen_portop6+0xe0>
    9e14:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9e18:	mov	r0, #2
    9e1c:	bl	9b80 <gen_portatom6>
    9e20:	str	r0, [fp, #-8]
    9e24:	b	9e8c <sf_gen_portop6+0xe0>
    9e28:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9e2c:	mov	r0, #0
    9e30:	bl	9b80 <gen_portatom6>
    9e34:	str	r0, [fp, #-16]
    9e38:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9e3c:	mov	r0, #2
    9e40:	bl	9b80 <gen_portatom6>
    9e44:	str	r0, [fp, #-8]
    9e48:	ldr	r1, [fp, #-8]
    9e4c:	ldr	r0, [fp, #-16]
    9e50:	bl	32b0 <sf_gen_or>
    9e54:	b	9e8c <sf_gen_portop6+0xe0>
    9e58:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9e5c:	mov	r0, #0
    9e60:	bl	9b80 <gen_portatom6>
    9e64:	str	r0, [fp, #-16]
    9e68:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9e6c:	mov	r0, #2
    9e70:	bl	9b80 <gen_portatom6>
    9e74:	str	r0, [fp, #-8]
    9e78:	ldr	r1, [fp, #-8]
    9e7c:	ldr	r0, [fp, #-16]
    9e80:	bl	31f4 <sf_gen_and>
    9e84:	b	9e8c <sf_gen_portop6+0xe0>
    9e88:	bl	f9c <abort@plt>
    9e8c:	ldr	r1, [fp, #-8]
    9e90:	ldr	r0, [fp, #-12]
    9e94:	bl	31f4 <sf_gen_and>
    9e98:	ldr	r3, [fp, #-8]
    9e9c:	mov	r0, r3
    9ea0:	sub	sp, fp, #4
    9ea4:	pop	{fp, pc}

00009ea8 <gen_port6>:
    9ea8:	push	{fp, lr}
    9eac:	add	fp, sp, #4
    9eb0:	sub	sp, sp, #32
    9eb4:	str	r0, [fp, #-24]	; 0xffffffe8
    9eb8:	str	r1, [fp, #-28]	; 0xffffffe4
    9ebc:	str	r2, [fp, #-32]	; 0xffffffe0
    9ec0:	ldr	r0, [pc, #196]	; 9f8c <gen_port6+0xe4>
    9ec4:	bl	6bb8 <gen_linktype>
    9ec8:	str	r0, [fp, #-12]
    9ecc:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9ed0:	cmp	r3, #6
    9ed4:	beq	9efc <gen_port6+0x54>
    9ed8:	cmp	r3, #6
    9edc:	bgt	9eec <gen_port6+0x44>
    9ee0:	cmn	r3, #1
    9ee4:	beq	9f14 <gen_port6+0x6c>
    9ee8:	b	9f6c <gen_port6+0xc4>
    9eec:	cmp	r3, #17
    9ef0:	beq	9efc <gen_port6+0x54>
    9ef4:	cmp	r3, #132	; 0x84
    9ef8:	bne	9f6c <gen_port6+0xc4>
    9efc:	ldr	r2, [fp, #-32]	; 0xffffffe0
    9f00:	ldr	r1, [fp, #-28]	; 0xffffffe4
    9f04:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9f08:	bl	9dac <sf_gen_portop6>
    9f0c:	str	r0, [fp, #-8]
    9f10:	b	9f70 <gen_port6+0xc8>
    9f14:	ldr	r2, [fp, #-32]	; 0xffffffe0
    9f18:	mov	r1, #6
    9f1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9f20:	bl	9dac <sf_gen_portop6>
    9f24:	str	r0, [fp, #-16]
    9f28:	ldr	r2, [fp, #-32]	; 0xffffffe0
    9f2c:	mov	r1, #17
    9f30:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9f34:	bl	9dac <sf_gen_portop6>
    9f38:	str	r0, [fp, #-8]
    9f3c:	ldr	r1, [fp, #-8]
    9f40:	ldr	r0, [fp, #-16]
    9f44:	bl	32b0 <sf_gen_or>
    9f48:	ldr	r2, [fp, #-32]	; 0xffffffe0
    9f4c:	mov	r1, #132	; 0x84
    9f50:	ldr	r0, [fp, #-24]	; 0xffffffe8
    9f54:	bl	9dac <sf_gen_portop6>
    9f58:	str	r0, [fp, #-16]
    9f5c:	ldr	r1, [fp, #-8]
    9f60:	ldr	r0, [fp, #-16]
    9f64:	bl	32b0 <sf_gen_or>
    9f68:	b	9f70 <gen_port6+0xc8>
    9f6c:	bl	f9c <abort@plt>
    9f70:	ldr	r1, [fp, #-8]
    9f74:	ldr	r0, [fp, #-12]
    9f78:	bl	31f4 <sf_gen_and>
    9f7c:	ldr	r3, [fp, #-8]
    9f80:	mov	r0, r3
    9f84:	sub	sp, fp, #4
    9f88:	pop	{fp, pc}
    9f8c:	.word	0x000086dd

00009f90 <gen_portrangeatom>:
    9f90:	push	{fp, lr}
    9f94:	add	fp, sp, #4
    9f98:	sub	sp, sp, #32
    9f9c:	str	r0, [fp, #-24]	; 0xffffffe8
    9fa0:	str	r1, [fp, #-28]	; 0xffffffe4
    9fa4:	str	r2, [fp, #-32]	; 0xffffffe0
    9fa8:	ldr	r2, [fp, #-28]	; 0xffffffe4
    9fac:	ldr	r3, [fp, #-32]	; 0xffffffe0
    9fb0:	cmp	r2, r3
    9fb4:	ble	9fd0 <gen_portrangeatom+0x40>
    9fb8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9fbc:	str	r3, [fp, #-8]
    9fc0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    9fc4:	str	r3, [fp, #-28]	; 0xffffffe4
    9fc8:	ldr	r3, [fp, #-8]
    9fcc:	str	r3, [fp, #-32]	; 0xffffffe0
    9fd0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9fd4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    9fd8:	mov	r2, #8
    9fdc:	mov	r0, #5
    9fe0:	bl	343c <gen_cmp_ge>
    9fe4:	str	r0, [fp, #-12]
    9fe8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    9fec:	ldr	r3, [fp, #-32]	; 0xffffffe0
    9ff0:	mov	r2, #8
    9ff4:	mov	r0, #5
    9ff8:	bl	34ec <gen_cmp_le>
    9ffc:	str	r0, [fp, #-16]
    a000:	ldr	r1, [fp, #-16]
    a004:	ldr	r0, [fp, #-12]
    a008:	bl	31f4 <sf_gen_and>
    a00c:	ldr	r3, [fp, #-16]
    a010:	mov	r0, r3
    a014:	sub	sp, fp, #4
    a018:	pop	{fp, pc}

0000a01c <sf_gen_portrangeop>:
    a01c:	push	{fp, lr}
    a020:	add	fp, sp, #4
    a024:	sub	sp, sp, #32
    a028:	str	r0, [fp, #-24]	; 0xffffffe8
    a02c:	str	r1, [fp, #-28]	; 0xffffffe4
    a030:	str	r2, [fp, #-32]	; 0xffffffe0
    a034:	str	r3, [fp, #-36]	; 0xffffffdc
    a038:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a03c:	mov	r2, #16
    a040:	mov	r1, #9
    a044:	mov	r0, #3
    a048:	bl	338c <gen_cmp>
    a04c:	str	r0, [fp, #-12]
    a050:	bl	9ae8 <gen_ipfrag>
    a054:	str	r0, [fp, #-16]
    a058:	ldr	r1, [fp, #-16]
    a05c:	ldr	r0, [fp, #-12]
    a060:	bl	31f4 <sf_gen_and>
    a064:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a068:	cmp	r3, #4
    a06c:	addls	pc, pc, r3, lsl #2
    a070:	b	a128 <sf_gen_portrangeop+0x10c>
    a074:	b	a0b8 <sf_gen_portrangeop+0x9c>
    a078:	b	a088 <sf_gen_portrangeop+0x6c>
    a07c:	b	a0a0 <sf_gen_portrangeop+0x84>
    a080:	b	a0b8 <sf_gen_portrangeop+0x9c>
    a084:	b	a0f0 <sf_gen_portrangeop+0xd4>
    a088:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a08c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a090:	mov	r0, #0
    a094:	bl	9f90 <gen_portrangeatom>
    a098:	str	r0, [fp, #-8]
    a09c:	b	a12c <sf_gen_portrangeop+0x110>
    a0a0:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a0a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a0a8:	mov	r0, #2
    a0ac:	bl	9f90 <gen_portrangeatom>
    a0b0:	str	r0, [fp, #-8]
    a0b4:	b	a12c <sf_gen_portrangeop+0x110>
    a0b8:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a0bc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a0c0:	mov	r0, #0
    a0c4:	bl	9f90 <gen_portrangeatom>
    a0c8:	str	r0, [fp, #-12]
    a0cc:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a0d0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a0d4:	mov	r0, #2
    a0d8:	bl	9f90 <gen_portrangeatom>
    a0dc:	str	r0, [fp, #-8]
    a0e0:	ldr	r1, [fp, #-8]
    a0e4:	ldr	r0, [fp, #-12]
    a0e8:	bl	32b0 <sf_gen_or>
    a0ec:	b	a12c <sf_gen_portrangeop+0x110>
    a0f0:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a0f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a0f8:	mov	r0, #0
    a0fc:	bl	9f90 <gen_portrangeatom>
    a100:	str	r0, [fp, #-12]
    a104:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a108:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a10c:	mov	r0, #2
    a110:	bl	9f90 <gen_portrangeatom>
    a114:	str	r0, [fp, #-8]
    a118:	ldr	r1, [fp, #-8]
    a11c:	ldr	r0, [fp, #-12]
    a120:	bl	31f4 <sf_gen_and>
    a124:	b	a12c <sf_gen_portrangeop+0x110>
    a128:	bl	f9c <abort@plt>
    a12c:	ldr	r1, [fp, #-8]
    a130:	ldr	r0, [fp, #-16]
    a134:	bl	31f4 <sf_gen_and>
    a138:	ldr	r3, [fp, #-8]
    a13c:	mov	r0, r3
    a140:	sub	sp, fp, #4
    a144:	pop	{fp, pc}

0000a148 <gen_portrange>:
    a148:	push	{fp, lr}
    a14c:	add	fp, sp, #4
    a150:	sub	sp, sp, #32
    a154:	str	r0, [fp, #-24]	; 0xffffffe8
    a158:	str	r1, [fp, #-28]	; 0xffffffe4
    a15c:	str	r2, [fp, #-32]	; 0xffffffe0
    a160:	str	r3, [fp, #-36]	; 0xffffffdc
    a164:	mov	r0, #2048	; 0x800
    a168:	bl	6bb8 <gen_linktype>
    a16c:	str	r0, [fp, #-12]
    a170:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a174:	cmp	r3, #6
    a178:	beq	a1a0 <gen_portrange+0x58>
    a17c:	cmp	r3, #6
    a180:	bgt	a190 <gen_portrange+0x48>
    a184:	cmn	r3, #1
    a188:	beq	a1bc <gen_portrange+0x74>
    a18c:	b	a220 <gen_portrange+0xd8>
    a190:	cmp	r3, #17
    a194:	beq	a1a0 <gen_portrange+0x58>
    a198:	cmp	r3, #132	; 0x84
    a19c:	bne	a220 <gen_portrange+0xd8>
    a1a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a1a4:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a1a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a1ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a1b0:	bl	a01c <sf_gen_portrangeop>
    a1b4:	str	r0, [fp, #-8]
    a1b8:	b	a224 <gen_portrange+0xdc>
    a1bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a1c0:	mov	r2, #6
    a1c4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a1c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a1cc:	bl	a01c <sf_gen_portrangeop>
    a1d0:	str	r0, [fp, #-16]
    a1d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a1d8:	mov	r2, #17
    a1dc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a1e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a1e4:	bl	a01c <sf_gen_portrangeop>
    a1e8:	str	r0, [fp, #-8]
    a1ec:	ldr	r1, [fp, #-8]
    a1f0:	ldr	r0, [fp, #-16]
    a1f4:	bl	32b0 <sf_gen_or>
    a1f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a1fc:	mov	r2, #132	; 0x84
    a200:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a204:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a208:	bl	a01c <sf_gen_portrangeop>
    a20c:	str	r0, [fp, #-16]
    a210:	ldr	r1, [fp, #-8]
    a214:	ldr	r0, [fp, #-16]
    a218:	bl	32b0 <sf_gen_or>
    a21c:	b	a224 <gen_portrange+0xdc>
    a220:	bl	f9c <abort@plt>
    a224:	ldr	r1, [fp, #-8]
    a228:	ldr	r0, [fp, #-12]
    a22c:	bl	31f4 <sf_gen_and>
    a230:	ldr	r3, [fp, #-8]
    a234:	mov	r0, r3
    a238:	sub	sp, fp, #4
    a23c:	pop	{fp, pc}

0000a240 <gen_portrangeatom6>:
    a240:	push	{fp, lr}
    a244:	add	fp, sp, #4
    a248:	sub	sp, sp, #32
    a24c:	str	r0, [fp, #-24]	; 0xffffffe8
    a250:	str	r1, [fp, #-28]	; 0xffffffe4
    a254:	str	r2, [fp, #-32]	; 0xffffffe0
    a258:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a25c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a260:	cmp	r2, r3
    a264:	ble	a280 <gen_portrangeatom6+0x40>
    a268:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a26c:	str	r3, [fp, #-8]
    a270:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a274:	str	r3, [fp, #-28]	; 0xffffffe4
    a278:	ldr	r3, [fp, #-8]
    a27c:	str	r3, [fp, #-32]	; 0xffffffe0
    a280:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a284:	ldr	r3, [fp, #-28]	; 0xffffffe4
    a288:	mov	r2, #8
    a28c:	mov	r0, #6
    a290:	bl	343c <gen_cmp_ge>
    a294:	str	r0, [fp, #-12]
    a298:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a29c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a2a0:	mov	r2, #8
    a2a4:	mov	r0, #6
    a2a8:	bl	34ec <gen_cmp_le>
    a2ac:	str	r0, [fp, #-16]
    a2b0:	ldr	r1, [fp, #-16]
    a2b4:	ldr	r0, [fp, #-12]
    a2b8:	bl	31f4 <sf_gen_and>
    a2bc:	ldr	r3, [fp, #-16]
    a2c0:	mov	r0, r3
    a2c4:	sub	sp, fp, #4
    a2c8:	pop	{fp, pc}

0000a2cc <sf_gen_portrangeop6>:
    a2cc:	push	{fp, lr}
    a2d0:	add	fp, sp, #4
    a2d4:	sub	sp, sp, #32
    a2d8:	str	r0, [fp, #-24]	; 0xffffffe8
    a2dc:	str	r1, [fp, #-28]	; 0xffffffe4
    a2e0:	str	r2, [fp, #-32]	; 0xffffffe0
    a2e4:	str	r3, [fp, #-36]	; 0xffffffdc
    a2e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a2ec:	mov	r2, #16
    a2f0:	mov	r1, #6
    a2f4:	mov	r0, #3
    a2f8:	bl	338c <gen_cmp>
    a2fc:	str	r0, [fp, #-12]
    a300:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a304:	cmp	r3, #4
    a308:	addls	pc, pc, r3, lsl #2
    a30c:	b	a3c4 <sf_gen_portrangeop6+0xf8>
    a310:	b	a354 <sf_gen_portrangeop6+0x88>
    a314:	b	a324 <sf_gen_portrangeop6+0x58>
    a318:	b	a33c <sf_gen_portrangeop6+0x70>
    a31c:	b	a354 <sf_gen_portrangeop6+0x88>
    a320:	b	a38c <sf_gen_portrangeop6+0xc0>
    a324:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a328:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a32c:	mov	r0, #0
    a330:	bl	a240 <gen_portrangeatom6>
    a334:	str	r0, [fp, #-8]
    a338:	b	a3c8 <sf_gen_portrangeop6+0xfc>
    a33c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a340:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a344:	mov	r0, #2
    a348:	bl	a240 <gen_portrangeatom6>
    a34c:	str	r0, [fp, #-8]
    a350:	b	a3c8 <sf_gen_portrangeop6+0xfc>
    a354:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a358:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a35c:	mov	r0, #0
    a360:	bl	a240 <gen_portrangeatom6>
    a364:	str	r0, [fp, #-16]
    a368:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a36c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a370:	mov	r0, #2
    a374:	bl	a240 <gen_portrangeatom6>
    a378:	str	r0, [fp, #-8]
    a37c:	ldr	r1, [fp, #-8]
    a380:	ldr	r0, [fp, #-16]
    a384:	bl	32b0 <sf_gen_or>
    a388:	b	a3c8 <sf_gen_portrangeop6+0xfc>
    a38c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a390:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a394:	mov	r0, #0
    a398:	bl	a240 <gen_portrangeatom6>
    a39c:	str	r0, [fp, #-16]
    a3a0:	ldr	r2, [fp, #-28]	; 0xffffffe4
    a3a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a3a8:	mov	r0, #2
    a3ac:	bl	a240 <gen_portrangeatom6>
    a3b0:	str	r0, [fp, #-8]
    a3b4:	ldr	r1, [fp, #-8]
    a3b8:	ldr	r0, [fp, #-16]
    a3bc:	bl	31f4 <sf_gen_and>
    a3c0:	b	a3c8 <sf_gen_portrangeop6+0xfc>
    a3c4:	bl	f9c <abort@plt>
    a3c8:	ldr	r1, [fp, #-8]
    a3cc:	ldr	r0, [fp, #-12]
    a3d0:	bl	31f4 <sf_gen_and>
    a3d4:	ldr	r3, [fp, #-8]
    a3d8:	mov	r0, r3
    a3dc:	sub	sp, fp, #4
    a3e0:	pop	{fp, pc}

0000a3e4 <gen_portrange6>:
    a3e4:	push	{fp, lr}
    a3e8:	add	fp, sp, #4
    a3ec:	sub	sp, sp, #32
    a3f0:	str	r0, [fp, #-24]	; 0xffffffe8
    a3f4:	str	r1, [fp, #-28]	; 0xffffffe4
    a3f8:	str	r2, [fp, #-32]	; 0xffffffe0
    a3fc:	str	r3, [fp, #-36]	; 0xffffffdc
    a400:	ldr	r0, [pc, #212]	; a4dc <gen_portrange6+0xf8>
    a404:	bl	6bb8 <gen_linktype>
    a408:	str	r0, [fp, #-12]
    a40c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    a410:	cmp	r3, #6
    a414:	beq	a43c <gen_portrange6+0x58>
    a418:	cmp	r3, #6
    a41c:	bgt	a42c <gen_portrange6+0x48>
    a420:	cmn	r3, #1
    a424:	beq	a458 <gen_portrange6+0x74>
    a428:	b	a4bc <gen_portrange6+0xd8>
    a42c:	cmp	r3, #17
    a430:	beq	a43c <gen_portrange6+0x58>
    a434:	cmp	r3, #132	; 0x84
    a438:	bne	a4bc <gen_portrange6+0xd8>
    a43c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a440:	ldr	r2, [fp, #-32]	; 0xffffffe0
    a444:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a448:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a44c:	bl	a2cc <sf_gen_portrangeop6>
    a450:	str	r0, [fp, #-8]
    a454:	b	a4c0 <gen_portrange6+0xdc>
    a458:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a45c:	mov	r2, #6
    a460:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a464:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a468:	bl	a2cc <sf_gen_portrangeop6>
    a46c:	str	r0, [fp, #-16]
    a470:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a474:	mov	r2, #17
    a478:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a47c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a480:	bl	a2cc <sf_gen_portrangeop6>
    a484:	str	r0, [fp, #-8]
    a488:	ldr	r1, [fp, #-8]
    a48c:	ldr	r0, [fp, #-16]
    a490:	bl	32b0 <sf_gen_or>
    a494:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a498:	mov	r2, #132	; 0x84
    a49c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    a4a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a4a4:	bl	a2cc <sf_gen_portrangeop6>
    a4a8:	str	r0, [fp, #-16]
    a4ac:	ldr	r1, [fp, #-8]
    a4b0:	ldr	r0, [fp, #-16]
    a4b4:	bl	32b0 <sf_gen_or>
    a4b8:	b	a4c0 <gen_portrange6+0xdc>
    a4bc:	bl	f9c <abort@plt>
    a4c0:	ldr	r1, [fp, #-8]
    a4c4:	ldr	r0, [fp, #-12]
    a4c8:	bl	31f4 <sf_gen_and>
    a4cc:	ldr	r3, [fp, #-8]
    a4d0:	mov	r0, r3
    a4d4:	sub	sp, fp, #4
    a4d8:	pop	{fp, pc}
    a4dc:	.word	0x000086dd

0000a4e0 <lookup_proto>:
    a4e0:	push	{r4, r5, fp, lr}
    a4e4:	add	fp, sp, #12
    a4e8:	mov	r5, r0
    a4ec:	mov	r3, r1
    a4f0:	cmp	r3, #24
    a4f4:	addls	pc, pc, r3, lsl #2
    a4f8:	b	a650 <lookup_proto+0x170>
    a4fc:	b	a560 <lookup_proto+0x80>
    a500:	b	a588 <lookup_proto+0xa8>
    a504:	b	a560 <lookup_proto+0x80>
    a508:	b	a650 <lookup_proto+0x170>
    a50c:	b	a650 <lookup_proto+0x170>
    a510:	b	a650 <lookup_proto+0x170>
    a514:	b	a650 <lookup_proto+0x170>
    a518:	b	a650 <lookup_proto+0x170>
    a51c:	b	a650 <lookup_proto+0x170>
    a520:	b	a650 <lookup_proto+0x170>
    a524:	b	a650 <lookup_proto+0x170>
    a528:	b	a650 <lookup_proto+0x170>
    a52c:	b	a650 <lookup_proto+0x170>
    a530:	b	a650 <lookup_proto+0x170>
    a534:	b	a650 <lookup_proto+0x170>
    a538:	b	a650 <lookup_proto+0x170>
    a53c:	b	a650 <lookup_proto+0x170>
    a540:	b	a560 <lookup_proto+0x80>
    a544:	b	a650 <lookup_proto+0x170>
    a548:	b	a650 <lookup_proto+0x170>
    a54c:	b	a650 <lookup_proto+0x170>
    a550:	b	a650 <lookup_proto+0x170>
    a554:	b	a650 <lookup_proto+0x170>
    a558:	b	a650 <lookup_proto+0x170>
    a55c:	b	a5c4 <lookup_proto+0xe4>
    a560:	mov	r0, r5
    a564:	bl	10410 <pcap_nametoproto>
    a568:	mov	r4, r0
    a56c:	cmn	r4, #1
    a570:	bne	a658 <lookup_proto+0x178>
    a574:	mov	r1, r5
    a578:	ldr	r3, [pc, #240]	; a670 <lookup_proto+0x190>
    a57c:	add	r3, pc, r3
    a580:	mov	r0, r3
    a584:	bl	291c <sf_bpf_error>
    a588:	mov	r0, r5
    a58c:	bl	10454 <pcap_nametoeproto>
    a590:	mov	r4, r0
    a594:	cmn	r4, #1
    a598:	bne	a660 <lookup_proto+0x180>
    a59c:	mov	r0, r5
    a5a0:	bl	104d0 <pcap_nametollc>
    a5a4:	mov	r4, r0
    a5a8:	cmn	r4, #1
    a5ac:	bne	a660 <lookup_proto+0x180>
    a5b0:	mov	r1, r5
    a5b4:	ldr	r3, [pc, #184]	; a674 <lookup_proto+0x194>
    a5b8:	add	r3, pc, r3
    a5bc:	mov	r0, r3
    a5c0:	bl	291c <sf_bpf_error>
    a5c4:	ldr	r3, [pc, #172]	; a678 <lookup_proto+0x198>
    a5c8:	add	r3, pc, r3
    a5cc:	mov	r1, r3
    a5d0:	mov	r0, r5
    a5d4:	bl	db0 <strcmp@plt>
    a5d8:	mov	r3, r0
    a5dc:	cmp	r3, #0
    a5e0:	bne	a5ec <lookup_proto+0x10c>
    a5e4:	mov	r4, #130	; 0x82
    a5e8:	b	a664 <lookup_proto+0x184>
    a5ec:	ldr	r3, [pc, #136]	; a67c <lookup_proto+0x19c>
    a5f0:	add	r3, pc, r3
    a5f4:	mov	r1, r3
    a5f8:	mov	r0, r5
    a5fc:	bl	db0 <strcmp@plt>
    a600:	mov	r3, r0
    a604:	cmp	r3, #0
    a608:	bne	a614 <lookup_proto+0x134>
    a60c:	mov	r4, #131	; 0x83
    a610:	b	a664 <lookup_proto+0x184>
    a614:	ldr	r3, [pc, #100]	; a680 <lookup_proto+0x1a0>
    a618:	add	r3, pc, r3
    a61c:	mov	r1, r3
    a620:	mov	r0, r5
    a624:	bl	db0 <strcmp@plt>
    a628:	mov	r3, r0
    a62c:	cmp	r3, #0
    a630:	bne	a63c <lookup_proto+0x15c>
    a634:	mov	r4, #129	; 0x81
    a638:	b	a664 <lookup_proto+0x184>
    a63c:	mov	r1, r5
    a640:	ldr	r3, [pc, #60]	; a684 <lookup_proto+0x1a4>
    a644:	add	r3, pc, r3
    a648:	mov	r0, r3
    a64c:	bl	291c <sf_bpf_error>
    a650:	mvn	r4, #0
    a654:	b	a664 <lookup_proto+0x184>
    a658:	nop			; (mov r0, r0)
    a65c:	b	a664 <lookup_proto+0x184>
    a660:	nop			; (mov r0, r0)
    a664:	mov	r3, r4
    a668:	mov	r0, r3
    a66c:	pop	{r4, r5, fp, pc}
    a670:	.word	0x000124a8
    a674:	.word	0x00012484
    a678:	.word	0x00012490
    a67c:	.word	0x00012470
    a680:	.word	0x00012450
    a684:	.word	0x0001242c

0000a688 <gen_protochain>:
    a688:	push	{r4, fp, lr}
    a68c:	add	fp, sp, #8
    a690:	sub	sp, sp, #484	; 0x1e4
    a694:	str	r0, [fp, #-480]	; 0xfffffe20
    a698:	str	r1, [fp, #-484]	; 0xfffffe1c
    a69c:	str	r2, [fp, #-488]	; 0xfffffe18
    a6a0:	ldr	r4, [pc, #2772]	; b17c <gen_protochain+0xaf4>
    a6a4:	add	r4, pc, r4
    a6a8:	bl	dc1c <alloc_reg>
    a6ac:	str	r0, [fp, #-32]	; 0xffffffe0
    a6b0:	sub	r3, fp, #476	; 0x1dc
    a6b4:	mov	r2, #400	; 0x190
    a6b8:	mov	r1, #0
    a6bc:	mov	r0, r3
    a6c0:	bl	ef4 <memset@plt>
    a6c4:	mov	r3, #0
    a6c8:	str	r3, [fp, #-36]	; 0xffffffdc
    a6cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    a6d0:	str	r3, [fp, #-40]	; 0xffffffd8
    a6d4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    a6d8:	str	r3, [fp, #-20]	; 0xffffffec
    a6dc:	ldr	r3, [fp, #-20]	; 0xffffffec
    a6e0:	str	r3, [fp, #-44]	; 0xffffffd4
    a6e4:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    a6e8:	cmp	r3, #2
    a6ec:	beq	a74c <gen_protochain+0xc4>
    a6f0:	cmp	r3, #17
    a6f4:	beq	a74c <gen_protochain+0xc4>
    a6f8:	cmp	r3, #0
    a6fc:	bne	a73c <gen_protochain+0xb4>
    a700:	ldr	r2, [fp, #-488]	; 0xfffffe18
    a704:	mov	r1, #2
    a708:	ldr	r0, [fp, #-480]	; 0xfffffe20
    a70c:	bl	a688 <gen_protochain>
    a710:	str	r0, [fp, #-16]
    a714:	ldr	r2, [fp, #-488]	; 0xfffffe18
    a718:	mov	r1, #17
    a71c:	ldr	r0, [fp, #-480]	; 0xfffffe20
    a720:	bl	a688 <gen_protochain>
    a724:	str	r0, [fp, #-48]	; 0xffffffd0
    a728:	ldr	r1, [fp, #-48]	; 0xffffffd0
    a72c:	ldr	r0, [fp, #-16]
    a730:	bl	32b0 <sf_gen_or>
    a734:	ldr	r3, [fp, #-48]	; 0xffffffd0
    a738:	b	b82c <gen_protochain+0x11a4>
    a73c:	ldr	r3, [pc, #2620]	; b180 <gen_protochain+0xaf8>
    a740:	add	r3, pc, r3
    a744:	mov	r0, r3
    a748:	bl	291c <sf_bpf_error>
    a74c:	nop			; (mov r0, r0)
    a750:	ldr	r3, [pc, #2604]	; b184 <gen_protochain+0xafc>
    a754:	add	r3, pc, r3
    a758:	ldr	r3, [r3]
    a75c:	cmp	r3, #127	; 0x7f
    a760:	beq	a790 <gen_protochain+0x108>
    a764:	cmp	r3, #127	; 0x7f
    a768:	bgt	a780 <gen_protochain+0xf8>
    a76c:	cmp	r3, #105	; 0x69
    a770:	beq	a790 <gen_protochain+0x108>
    a774:	cmp	r3, #119	; 0x77
    a778:	beq	a790 <gen_protochain+0x108>
    a77c:	b	a7a0 <gen_protochain+0x118>
    a780:	cmp	r3, #163	; 0xa3
    a784:	beq	a790 <gen_protochain+0x108>
    a788:	cmp	r3, #192	; 0xc0
    a78c:	bne	a7a0 <gen_protochain+0x118>
    a790:	ldr	r3, [pc, #2544]	; b188 <gen_protochain+0xb00>
    a794:	add	r3, pc, r3
    a798:	mov	r0, r3
    a79c:	bl	291c <sf_bpf_error>
    a7a0:	ldr	r3, [pc, #2532]	; b18c <gen_protochain+0xb04>
    a7a4:	ldr	r3, [r4, r3]
    a7a8:	mov	r2, #1
    a7ac:	str	r2, [r3]
    a7b0:	mov	r3, #0
    a7b4:	str	r3, [fp, #-24]	; 0xffffffe8
    a7b8:	mov	r0, #0
    a7bc:	bl	2c6c <new_stmt>
    a7c0:	mov	r2, r0
    a7c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a7c8:	lsl	r3, r3, #2
    a7cc:	sub	r1, fp, #12
    a7d0:	add	r3, r1, r3
    a7d4:	str	r2, [r3, #-464]	; 0xfffffe30
    a7d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a7dc:	add	r3, r3, #1
    a7e0:	str	r3, [fp, #-24]	; 0xffffffe8
    a7e4:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    a7e8:	cmp	r3, #2
    a7ec:	beq	a7fc <gen_protochain+0x174>
    a7f0:	cmp	r3, #17
    a7f4:	beq	a8d0 <gen_protochain+0x248>
    a7f8:	b	a98c <gen_protochain+0x304>
    a7fc:	mov	r0, #2048	; 0x800
    a800:	bl	6bb8 <gen_linktype>
    a804:	str	r0, [fp, #-16]
    a808:	mov	r0, #48	; 0x30
    a80c:	bl	2c6c <new_stmt>
    a810:	mov	r2, r0
    a814:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a818:	lsl	r3, r3, #2
    a81c:	sub	r1, fp, #12
    a820:	add	r3, r1, r3
    a824:	str	r2, [r3, #-464]	; 0xfffffe30
    a828:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a82c:	lsl	r3, r3, #2
    a830:	sub	r2, fp, #12
    a834:	add	r3, r2, r3
    a838:	ldr	r3, [r3, #-464]	; 0xfffffe30
    a83c:	ldr	r2, [pc, #2380]	; b190 <gen_protochain+0xb08>
    a840:	add	r2, pc, r2
    a844:	ldr	r1, [r2]
    a848:	ldr	r2, [pc, #2372]	; b194 <gen_protochain+0xb0c>
    a84c:	add	r2, pc, r2
    a850:	ldr	r2, [r2]
    a854:	add	r2, r1, r2
    a858:	add	r2, r2, #9
    a85c:	str	r2, [r3, #12]
    a860:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a864:	add	r3, r3, #1
    a868:	str	r3, [fp, #-24]	; 0xffffffe8
    a86c:	mov	r0, #177	; 0xb1
    a870:	bl	2c6c <new_stmt>
    a874:	mov	r2, r0
    a878:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a87c:	lsl	r3, r3, #2
    a880:	sub	r1, fp, #12
    a884:	add	r3, r1, r3
    a888:	str	r2, [r3, #-464]	; 0xfffffe30
    a88c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a890:	lsl	r3, r3, #2
    a894:	sub	r2, fp, #12
    a898:	add	r3, r2, r3
    a89c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    a8a0:	ldr	r2, [pc, #2288]	; b198 <gen_protochain+0xb10>
    a8a4:	add	r2, pc, r2
    a8a8:	ldr	r1, [r2]
    a8ac:	ldr	r2, [pc, #2280]	; b19c <gen_protochain+0xb14>
    a8b0:	add	r2, pc, r2
    a8b4:	ldr	r2, [r2]
    a8b8:	add	r2, r1, r2
    a8bc:	str	r2, [r3, #12]
    a8c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a8c4:	add	r3, r3, #1
    a8c8:	str	r3, [fp, #-24]	; 0xffffffe8
    a8cc:	b	a99c <gen_protochain+0x314>
    a8d0:	ldr	r0, [pc, #2248]	; b1a0 <gen_protochain+0xb18>
    a8d4:	bl	6bb8 <gen_linktype>
    a8d8:	str	r0, [fp, #-16]
    a8dc:	mov	r0, #48	; 0x30
    a8e0:	bl	2c6c <new_stmt>
    a8e4:	mov	r2, r0
    a8e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a8ec:	lsl	r3, r3, #2
    a8f0:	sub	r1, fp, #12
    a8f4:	add	r3, r1, r3
    a8f8:	str	r2, [r3, #-464]	; 0xfffffe30
    a8fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a900:	lsl	r3, r3, #2
    a904:	sub	r2, fp, #12
    a908:	add	r3, r2, r3
    a90c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    a910:	ldr	r2, [pc, #2188]	; b1a4 <gen_protochain+0xb1c>
    a914:	add	r2, pc, r2
    a918:	ldr	r1, [r2]
    a91c:	ldr	r2, [pc, #2180]	; b1a8 <gen_protochain+0xb20>
    a920:	add	r2, pc, r2
    a924:	ldr	r2, [r2]
    a928:	add	r2, r1, r2
    a92c:	add	r2, r2, #6
    a930:	str	r2, [r3, #12]
    a934:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a938:	add	r3, r3, #1
    a93c:	str	r3, [fp, #-24]	; 0xffffffe8
    a940:	mov	r0, #1
    a944:	bl	2c6c <new_stmt>
    a948:	mov	r2, r0
    a94c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a950:	lsl	r3, r3, #2
    a954:	sub	r1, fp, #12
    a958:	add	r3, r1, r3
    a95c:	str	r2, [r3, #-464]	; 0xfffffe30
    a960:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a964:	lsl	r3, r3, #2
    a968:	sub	r2, fp, #12
    a96c:	add	r3, r2, r3
    a970:	ldr	r3, [r3, #-464]	; 0xfffffe30
    a974:	mov	r2, #40	; 0x28
    a978:	str	r2, [r3, #12]
    a97c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a980:	add	r3, r3, #1
    a984:	str	r3, [fp, #-24]	; 0xffffffe8
    a988:	b	a99c <gen_protochain+0x314>
    a98c:	ldr	r3, [pc, #2072]	; b1ac <gen_protochain+0xb24>
    a990:	add	r3, pc, r3
    a994:	mov	r0, r3
    a998:	bl	291c <sf_bpf_error>
    a99c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a9a0:	str	r3, [fp, #-52]	; 0xffffffcc
    a9a4:	mov	r0, #21
    a9a8:	bl	2c6c <new_stmt>
    a9ac:	mov	r2, r0
    a9b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a9b4:	lsl	r3, r3, #2
    a9b8:	sub	r1, fp, #12
    a9bc:	add	r3, r1, r3
    a9c0:	str	r2, [r3, #-464]	; 0xfffffe30
    a9c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a9c8:	lsl	r3, r3, #2
    a9cc:	sub	r2, fp, #12
    a9d0:	add	r3, r2, r3
    a9d4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    a9d8:	ldr	r2, [fp, #-480]	; 0xfffffe20
    a9dc:	str	r2, [r3, #12]
    a9e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    a9e4:	lsl	r3, r3, #2
    a9e8:	sub	r2, fp, #12
    a9ec:	add	r3, r2, r3
    a9f0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    a9f4:	mov	r2, #0
    a9f8:	str	r2, [r3, #4]
    a9fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aa00:	lsl	r3, r3, #2
    aa04:	sub	r2, fp, #12
    aa08:	add	r3, r2, r3
    aa0c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    aa10:	mov	r2, #0
    aa14:	str	r2, [r3, #8]
    aa18:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aa1c:	str	r3, [fp, #-36]	; 0xffffffdc
    aa20:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aa24:	add	r3, r3, #1
    aa28:	str	r3, [fp, #-24]	; 0xffffffe8
    aa2c:	mov	r0, #21
    aa30:	bl	2c6c <new_stmt>
    aa34:	mov	r2, r0
    aa38:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aa3c:	lsl	r3, r3, #2
    aa40:	sub	r1, fp, #12
    aa44:	add	r3, r1, r3
    aa48:	str	r2, [r3, #-464]	; 0xfffffe30
    aa4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aa50:	lsl	r3, r3, #2
    aa54:	sub	r2, fp, #12
    aa58:	add	r3, r2, r3
    aa5c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    aa60:	mov	r2, #0
    aa64:	str	r2, [r3, #4]
    aa68:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aa6c:	lsl	r3, r3, #2
    aa70:	sub	r2, fp, #12
    aa74:	add	r3, r2, r3
    aa78:	ldr	r3, [r3, #-464]	; 0xfffffe30
    aa7c:	mov	r2, #0
    aa80:	str	r2, [r3, #8]
    aa84:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aa88:	lsl	r3, r3, #2
    aa8c:	sub	r2, fp, #12
    aa90:	add	r3, r2, r3
    aa94:	ldr	r3, [r3, #-464]	; 0xfffffe30
    aa98:	mov	r2, #59	; 0x3b
    aa9c:	str	r2, [r3, #12]
    aaa0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    aaa4:	lsl	r3, r3, #2
    aaa8:	sub	r2, fp, #12
    aaac:	add	r3, r2, r3
    aab0:	ldr	r2, [r3, #-464]	; 0xfffffe30
    aab4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aab8:	lsl	r3, r3, #2
    aabc:	sub	r1, fp, #12
    aac0:	add	r3, r1, r3
    aac4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    aac8:	str	r3, [r2, #8]
    aacc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aad0:	str	r3, [fp, #-44]	; 0xffffffd4
    aad4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aad8:	add	r3, r3, #1
    aadc:	str	r3, [fp, #-24]	; 0xffffffe8
    aae0:	ldr	r3, [fp, #-484]	; 0xfffffe1c
    aae4:	cmp	r3, #17
    aae8:	bne	b1d0 <gen_protochain+0xb48>
    aaec:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aaf0:	str	r3, [fp, #-56]	; 0xffffffc8
    aaf4:	mov	r0, #21
    aaf8:	bl	2c6c <new_stmt>
    aafc:	mov	r2, r0
    ab00:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ab04:	lsl	r3, r3, #2
    ab08:	sub	r1, fp, #12
    ab0c:	add	r3, r1, r3
    ab10:	str	r2, [r3, #-464]	; 0xfffffe30
    ab14:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ab18:	lsl	r3, r3, #2
    ab1c:	sub	r2, fp, #12
    ab20:	add	r3, r2, r3
    ab24:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ab28:	mov	r2, #0
    ab2c:	str	r2, [r3, #4]
    ab30:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ab34:	lsl	r3, r3, #2
    ab38:	sub	r2, fp, #12
    ab3c:	add	r3, r2, r3
    ab40:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ab44:	mov	r2, #0
    ab48:	str	r2, [r3, #8]
    ab4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ab50:	lsl	r3, r3, #2
    ab54:	sub	r2, fp, #12
    ab58:	add	r3, r2, r3
    ab5c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ab60:	mov	r2, #0
    ab64:	str	r2, [r3, #12]
    ab68:	ldr	r3, [fp, #-44]	; 0xffffffd4
    ab6c:	lsl	r3, r3, #2
    ab70:	sub	r2, fp, #12
    ab74:	add	r3, r2, r3
    ab78:	ldr	r2, [r3, #-464]	; 0xfffffe30
    ab7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ab80:	lsl	r3, r3, #2
    ab84:	sub	r1, fp, #12
    ab88:	add	r3, r1, r3
    ab8c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ab90:	str	r3, [r2, #8]
    ab94:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ab98:	add	r3, r3, #1
    ab9c:	str	r3, [fp, #-24]	; 0xffffffe8
    aba0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aba4:	sub	r3, r3, #1
    aba8:	lsl	r3, r3, #2
    abac:	sub	r2, fp, #12
    abb0:	add	r3, r2, r3
    abb4:	ldr	r4, [r3, #-464]	; 0xfffffe30
    abb8:	mov	r0, #21
    abbc:	bl	2c6c <new_stmt>
    abc0:	mov	r2, r0
    abc4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    abc8:	lsl	r3, r3, #2
    abcc:	sub	r1, fp, #12
    abd0:	add	r3, r1, r3
    abd4:	str	r2, [r3, #-464]	; 0xfffffe30
    abd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    abdc:	lsl	r3, r3, #2
    abe0:	sub	r2, fp, #12
    abe4:	add	r3, r2, r3
    abe8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    abec:	str	r3, [r4, #8]
    abf0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    abf4:	lsl	r3, r3, #2
    abf8:	sub	r2, fp, #12
    abfc:	add	r3, r2, r3
    ac00:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ac04:	mov	r2, #0
    ac08:	str	r2, [r3, #4]
    ac0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac10:	lsl	r3, r3, #2
    ac14:	sub	r2, fp, #12
    ac18:	add	r3, r2, r3
    ac1c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ac20:	mov	r2, #0
    ac24:	str	r2, [r3, #8]
    ac28:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac2c:	lsl	r3, r3, #2
    ac30:	sub	r2, fp, #12
    ac34:	add	r3, r2, r3
    ac38:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ac3c:	mov	r2, #60	; 0x3c
    ac40:	str	r2, [r3, #12]
    ac44:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac48:	add	r3, r3, #1
    ac4c:	str	r3, [fp, #-24]	; 0xffffffe8
    ac50:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac54:	sub	r3, r3, #1
    ac58:	lsl	r3, r3, #2
    ac5c:	sub	r2, fp, #12
    ac60:	add	r3, r2, r3
    ac64:	ldr	r4, [r3, #-464]	; 0xfffffe30
    ac68:	mov	r0, #21
    ac6c:	bl	2c6c <new_stmt>
    ac70:	mov	r2, r0
    ac74:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac78:	lsl	r3, r3, #2
    ac7c:	sub	r1, fp, #12
    ac80:	add	r3, r1, r3
    ac84:	str	r2, [r3, #-464]	; 0xfffffe30
    ac88:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ac8c:	lsl	r3, r3, #2
    ac90:	sub	r2, fp, #12
    ac94:	add	r3, r2, r3
    ac98:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ac9c:	str	r3, [r4, #8]
    aca0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aca4:	lsl	r3, r3, #2
    aca8:	sub	r2, fp, #12
    acac:	add	r3, r2, r3
    acb0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    acb4:	mov	r2, #0
    acb8:	str	r2, [r3, #4]
    acbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    acc0:	lsl	r3, r3, #2
    acc4:	sub	r2, fp, #12
    acc8:	add	r3, r2, r3
    accc:	ldr	r3, [r3, #-464]	; 0xfffffe30
    acd0:	mov	r2, #0
    acd4:	str	r2, [r3, #8]
    acd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    acdc:	lsl	r3, r3, #2
    ace0:	sub	r2, fp, #12
    ace4:	add	r3, r2, r3
    ace8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    acec:	mov	r2, #43	; 0x2b
    acf0:	str	r2, [r3, #12]
    acf4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    acf8:	add	r3, r3, #1
    acfc:	str	r3, [fp, #-24]	; 0xffffffe8
    ad00:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad04:	sub	r3, r3, #1
    ad08:	lsl	r3, r3, #2
    ad0c:	sub	r2, fp, #12
    ad10:	add	r3, r2, r3
    ad14:	ldr	r4, [r3, #-464]	; 0xfffffe30
    ad18:	mov	r0, #21
    ad1c:	bl	2c6c <new_stmt>
    ad20:	mov	r2, r0
    ad24:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad28:	lsl	r3, r3, #2
    ad2c:	sub	r1, fp, #12
    ad30:	add	r3, r1, r3
    ad34:	str	r2, [r3, #-464]	; 0xfffffe30
    ad38:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad3c:	lsl	r3, r3, #2
    ad40:	sub	r2, fp, #12
    ad44:	add	r3, r2, r3
    ad48:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ad4c:	str	r3, [r4, #8]
    ad50:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad54:	lsl	r3, r3, #2
    ad58:	sub	r2, fp, #12
    ad5c:	add	r3, r2, r3
    ad60:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ad64:	mov	r2, #0
    ad68:	str	r2, [r3, #4]
    ad6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad70:	lsl	r3, r3, #2
    ad74:	sub	r2, fp, #12
    ad78:	add	r3, r2, r3
    ad7c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ad80:	mov	r2, #0
    ad84:	str	r2, [r3, #8]
    ad88:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ad8c:	lsl	r3, r3, #2
    ad90:	sub	r2, fp, #12
    ad94:	add	r3, r2, r3
    ad98:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ad9c:	mov	r2, #44	; 0x2c
    ada0:	str	r2, [r3, #12]
    ada4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ada8:	str	r3, [fp, #-20]	; 0xffffffec
    adac:	ldr	r3, [fp, #-24]	; 0xffffffe8
    adb0:	str	r3, [fp, #-60]	; 0xffffffc4
    adb4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    adb8:	add	r3, r3, #1
    adbc:	str	r3, [fp, #-24]	; 0xffffffe8
    adc0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    adc4:	str	r3, [fp, #-64]	; 0xffffffc0
    adc8:	mov	r0, #135	; 0x87
    adcc:	bl	2c6c <new_stmt>
    add0:	mov	r2, r0
    add4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    add8:	lsl	r3, r3, #2
    addc:	sub	r1, fp, #12
    ade0:	add	r3, r1, r3
    ade4:	str	r2, [r3, #-464]	; 0xfffffe30
    ade8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    adec:	add	r3, r3, #1
    adf0:	str	r3, [fp, #-24]	; 0xffffffe8
    adf4:	mov	r0, #80	; 0x50
    adf8:	bl	2c6c <new_stmt>
    adfc:	mov	r2, r0
    ae00:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae04:	lsl	r3, r3, #2
    ae08:	sub	r1, fp, #12
    ae0c:	add	r3, r1, r3
    ae10:	str	r2, [r3, #-464]	; 0xfffffe30
    ae14:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae18:	lsl	r3, r3, #2
    ae1c:	sub	r2, fp, #12
    ae20:	add	r3, r2, r3
    ae24:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ae28:	ldr	r2, [pc, #896]	; b1b0 <gen_protochain+0xb28>
    ae2c:	add	r2, pc, r2
    ae30:	ldr	r1, [r2]
    ae34:	ldr	r2, [pc, #888]	; b1b4 <gen_protochain+0xb2c>
    ae38:	add	r2, pc, r2
    ae3c:	ldr	r2, [r2]
    ae40:	add	r2, r1, r2
    ae44:	str	r2, [r3, #12]
    ae48:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae4c:	add	r3, r3, #1
    ae50:	str	r3, [fp, #-24]	; 0xffffffe8
    ae54:	mov	r0, #2
    ae58:	bl	2c6c <new_stmt>
    ae5c:	mov	r2, r0
    ae60:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae64:	lsl	r3, r3, #2
    ae68:	sub	r1, fp, #12
    ae6c:	add	r3, r1, r3
    ae70:	str	r2, [r3, #-464]	; 0xfffffe30
    ae74:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae78:	lsl	r3, r3, #2
    ae7c:	sub	r2, fp, #12
    ae80:	add	r3, r2, r3
    ae84:	ldr	r3, [r3, #-464]	; 0xfffffe30
    ae88:	ldr	r2, [fp, #-32]	; 0xffffffe0
    ae8c:	str	r2, [r3, #12]
    ae90:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ae94:	add	r3, r3, #1
    ae98:	str	r3, [fp, #-24]	; 0xffffffe8
    ae9c:	mov	r0, #135	; 0x87
    aea0:	bl	2c6c <new_stmt>
    aea4:	mov	r2, r0
    aea8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aeac:	lsl	r3, r3, #2
    aeb0:	sub	r1, fp, #12
    aeb4:	add	r3, r1, r3
    aeb8:	str	r2, [r3, #-464]	; 0xfffffe30
    aebc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aec0:	add	r3, r3, #1
    aec4:	str	r3, [fp, #-24]	; 0xffffffe8
    aec8:	mov	r0, #4
    aecc:	bl	2c6c <new_stmt>
    aed0:	mov	r2, r0
    aed4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aed8:	lsl	r3, r3, #2
    aedc:	sub	r1, fp, #12
    aee0:	add	r3, r1, r3
    aee4:	str	r2, [r3, #-464]	; 0xfffffe30
    aee8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aeec:	lsl	r3, r3, #2
    aef0:	sub	r2, fp, #12
    aef4:	add	r3, r2, r3
    aef8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    aefc:	mov	r2, #1
    af00:	str	r2, [r3, #12]
    af04:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af08:	add	r3, r3, #1
    af0c:	str	r3, [fp, #-24]	; 0xffffffe8
    af10:	mov	r0, #7
    af14:	bl	2c6c <new_stmt>
    af18:	mov	r2, r0
    af1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af20:	lsl	r3, r3, #2
    af24:	sub	r1, fp, #12
    af28:	add	r3, r1, r3
    af2c:	str	r2, [r3, #-464]	; 0xfffffe30
    af30:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af34:	add	r3, r3, #1
    af38:	str	r3, [fp, #-24]	; 0xffffffe8
    af3c:	mov	r0, #80	; 0x50
    af40:	bl	2c6c <new_stmt>
    af44:	mov	r2, r0
    af48:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af4c:	lsl	r3, r3, #2
    af50:	sub	r1, fp, #12
    af54:	add	r3, r1, r3
    af58:	str	r2, [r3, #-464]	; 0xfffffe30
    af5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af60:	lsl	r3, r3, #2
    af64:	sub	r2, fp, #12
    af68:	add	r3, r2, r3
    af6c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    af70:	ldr	r2, [pc, #576]	; b1b8 <gen_protochain+0xb30>
    af74:	add	r2, pc, r2
    af78:	ldr	r1, [r2]
    af7c:	ldr	r2, [pc, #568]	; b1bc <gen_protochain+0xb34>
    af80:	add	r2, pc, r2
    af84:	ldr	r2, [r2]
    af88:	add	r2, r1, r2
    af8c:	str	r2, [r3, #12]
    af90:	ldr	r3, [fp, #-24]	; 0xffffffe8
    af94:	add	r3, r3, #1
    af98:	str	r3, [fp, #-24]	; 0xffffffe8
    af9c:	mov	r0, #4
    afa0:	bl	2c6c <new_stmt>
    afa4:	mov	r2, r0
    afa8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    afac:	lsl	r3, r3, #2
    afb0:	sub	r1, fp, #12
    afb4:	add	r3, r1, r3
    afb8:	str	r2, [r3, #-464]	; 0xfffffe30
    afbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    afc0:	lsl	r3, r3, #2
    afc4:	sub	r2, fp, #12
    afc8:	add	r3, r2, r3
    afcc:	ldr	r3, [r3, #-464]	; 0xfffffe30
    afd0:	mov	r2, #1
    afd4:	str	r2, [r3, #12]
    afd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    afdc:	add	r3, r3, #1
    afe0:	str	r3, [fp, #-24]	; 0xffffffe8
    afe4:	mov	r0, #36	; 0x24
    afe8:	bl	2c6c <new_stmt>
    afec:	mov	r2, r0
    aff0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    aff4:	lsl	r3, r3, #2
    aff8:	sub	r1, fp, #12
    affc:	add	r3, r1, r3
    b000:	str	r2, [r3, #-464]	; 0xfffffe30
    b004:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b008:	lsl	r3, r3, #2
    b00c:	sub	r2, fp, #12
    b010:	add	r3, r2, r3
    b014:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b018:	mov	r2, #8
    b01c:	str	r2, [r3, #12]
    b020:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b024:	add	r3, r3, #1
    b028:	str	r3, [fp, #-24]	; 0xffffffe8
    b02c:	mov	r0, #7
    b030:	bl	2c6c <new_stmt>
    b034:	mov	r2, r0
    b038:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b03c:	lsl	r3, r3, #2
    b040:	sub	r1, fp, #12
    b044:	add	r3, r1, r3
    b048:	str	r2, [r3, #-464]	; 0xfffffe30
    b04c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b050:	add	r3, r3, #1
    b054:	str	r3, [fp, #-24]	; 0xffffffe8
    b058:	mov	r0, #96	; 0x60
    b05c:	bl	2c6c <new_stmt>
    b060:	mov	r2, r0
    b064:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b068:	lsl	r3, r3, #2
    b06c:	sub	r1, fp, #12
    b070:	add	r3, r1, r3
    b074:	str	r2, [r3, #-464]	; 0xfffffe30
    b078:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b07c:	lsl	r3, r3, #2
    b080:	sub	r2, fp, #12
    b084:	add	r3, r2, r3
    b088:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b08c:	ldr	r2, [fp, #-32]	; 0xffffffe0
    b090:	str	r2, [r3, #12]
    b094:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b098:	add	r3, r3, #1
    b09c:	str	r3, [fp, #-24]	; 0xffffffe8
    b0a0:	mov	r0, #5
    b0a4:	bl	2c6c <new_stmt>
    b0a8:	mov	r2, r0
    b0ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b0b0:	lsl	r3, r3, #2
    b0b4:	sub	r1, fp, #12
    b0b8:	add	r3, r1, r3
    b0bc:	str	r2, [r3, #-464]	; 0xfffffe30
    b0c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b0c4:	lsl	r3, r3, #2
    b0c8:	sub	r2, fp, #12
    b0cc:	add	r3, r2, r3
    b0d0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b0d4:	ldr	r1, [fp, #-52]	; 0xffffffcc
    b0d8:	ldr	r2, [fp, #-24]	; 0xffffffe8
    b0dc:	sub	r2, r1, r2
    b0e0:	sub	r2, r2, #1
    b0e4:	str	r2, [r3, #12]
    b0e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b0ec:	sub	r3, r3, #1
    b0f0:	lsl	r3, r3, #2
    b0f4:	sub	r2, fp, #12
    b0f8:	add	r3, r2, r3
    b0fc:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b100:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b104:	lsl	r3, r3, #2
    b108:	sub	r1, fp, #12
    b10c:	add	r3, r1, r3
    b110:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b114:	str	r3, [r2, #8]
    b118:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b11c:	add	r3, r3, #1
    b120:	str	r3, [fp, #-24]	; 0xffffffe8
    b124:	ldr	r3, [fp, #-56]	; 0xffffffc8
    b128:	str	r3, [fp, #-28]	; 0xffffffe4
    b12c:	b	b168 <gen_protochain+0xae0>
    b130:	ldr	r3, [fp, #-28]	; 0xffffffe4
    b134:	lsl	r3, r3, #2
    b138:	sub	r2, fp, #12
    b13c:	add	r3, r2, r3
    b140:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b144:	ldr	r3, [fp, #-64]	; 0xffffffc0
    b148:	lsl	r3, r3, #2
    b14c:	sub	r1, fp, #12
    b150:	add	r3, r1, r3
    b154:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b158:	str	r3, [r2, #4]
    b15c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    b160:	add	r3, r3, #1
    b164:	str	r3, [fp, #-28]	; 0xffffffe4
    b168:	ldr	r2, [fp, #-28]	; 0xffffffe4
    b16c:	ldr	r3, [fp, #-60]	; 0xffffffc4
    b170:	cmp	r2, r3
    b174:	ble	b130 <gen_protochain+0xaa8>
    b178:	b	b244 <gen_protochain+0xbbc>
    b17c:	.word	0x0002f954
    b180:	.word	0x00012348
    b184:	.word	0x0002ff98
    b188:	.word	0x0001231c
    b18c:	.word	0x00000110
    b190:	.word	0x0002fe64
    b194:	.word	0x0002fe98
    b198:	.word	0x0002fe00
    b19c:	.word	0x0002fe34
    b1a0:	.word	0x000086dd
    b1a4:	.word	0x0002fd90
    b1a8:	.word	0x0002fdc4
    b1ac:	.word	0x00012148
    b1b0:	.word	0x0002f878
    b1b4:	.word	0x0002f8ac
    b1b8:	.word	0x0002f730
    b1bc:	.word	0x0002f764
    b1c0:	.word	0x0002f304
    b1c4:	.word	0x0002f338
    b1c8:	.word	0x0002f18c
    b1cc:	.word	0x0002f1c0
    b1d0:	mov	r0, #4
    b1d4:	bl	2c6c <new_stmt>
    b1d8:	mov	r2, r0
    b1dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b1e0:	lsl	r3, r3, #2
    b1e4:	sub	r1, fp, #12
    b1e8:	add	r3, r1, r3
    b1ec:	str	r2, [r3, #-464]	; 0xfffffe30
    b1f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b1f4:	lsl	r3, r3, #2
    b1f8:	sub	r2, fp, #12
    b1fc:	add	r3, r2, r3
    b200:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b204:	mov	r2, #0
    b208:	str	r2, [r3, #12]
    b20c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    b210:	lsl	r3, r3, #2
    b214:	sub	r2, fp, #12
    b218:	add	r3, r2, r3
    b21c:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b220:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b224:	lsl	r3, r3, #2
    b228:	sub	r1, fp, #12
    b22c:	add	r3, r1, r3
    b230:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b234:	str	r3, [r2, #8]
    b238:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b23c:	add	r3, r3, #1
    b240:	str	r3, [fp, #-24]	; 0xffffffe8
    b244:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b248:	str	r3, [fp, #-68]	; 0xffffffbc
    b24c:	mov	r0, #21
    b250:	bl	2c6c <new_stmt>
    b254:	mov	r2, r0
    b258:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b25c:	lsl	r3, r3, #2
    b260:	sub	r1, fp, #12
    b264:	add	r3, r1, r3
    b268:	str	r2, [r3, #-464]	; 0xfffffe30
    b26c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b270:	lsl	r3, r3, #2
    b274:	sub	r2, fp, #12
    b278:	add	r3, r2, r3
    b27c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b280:	mov	r2, #0
    b284:	str	r2, [r3, #4]
    b288:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b28c:	lsl	r3, r3, #2
    b290:	sub	r2, fp, #12
    b294:	add	r3, r2, r3
    b298:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b29c:	mov	r2, #0
    b2a0:	str	r2, [r3, #8]
    b2a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b2a8:	lsl	r3, r3, #2
    b2ac:	sub	r2, fp, #12
    b2b0:	add	r3, r2, r3
    b2b4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b2b8:	mov	r2, #51	; 0x33
    b2bc:	str	r2, [r3, #12]
    b2c0:	ldr	r3, [fp, #-20]	; 0xffffffec
    b2c4:	cmp	r3, #0
    b2c8:	beq	b2f8 <gen_protochain+0xc70>
    b2cc:	ldr	r3, [fp, #-20]	; 0xffffffec
    b2d0:	lsl	r3, r3, #2
    b2d4:	sub	r2, fp, #12
    b2d8:	add	r3, r2, r3
    b2dc:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b2e0:	ldr	r3, [fp, #-68]	; 0xffffffbc
    b2e4:	lsl	r3, r3, #2
    b2e8:	sub	r1, fp, #12
    b2ec:	add	r3, r1, r3
    b2f0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b2f4:	str	r3, [r2, #8]
    b2f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b2fc:	str	r3, [fp, #-40]	; 0xffffffd8
    b300:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b304:	add	r3, r3, #1
    b308:	str	r3, [fp, #-24]	; 0xffffffe8
    b30c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b310:	sub	r3, r3, #1
    b314:	lsl	r3, r3, #2
    b318:	sub	r2, fp, #12
    b31c:	add	r3, r2, r3
    b320:	ldr	r4, [r3, #-464]	; 0xfffffe30
    b324:	mov	r0, #135	; 0x87
    b328:	bl	2c6c <new_stmt>
    b32c:	mov	r2, r0
    b330:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b334:	lsl	r3, r3, #2
    b338:	sub	r1, fp, #12
    b33c:	add	r3, r1, r3
    b340:	str	r2, [r3, #-464]	; 0xfffffe30
    b344:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b348:	lsl	r3, r3, #2
    b34c:	sub	r2, fp, #12
    b350:	add	r3, r2, r3
    b354:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b358:	str	r3, [r4, #4]
    b35c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b360:	add	r3, r3, #1
    b364:	str	r3, [fp, #-24]	; 0xffffffe8
    b368:	mov	r0, #80	; 0x50
    b36c:	bl	2c6c <new_stmt>
    b370:	mov	r2, r0
    b374:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b378:	lsl	r3, r3, #2
    b37c:	sub	r1, fp, #12
    b380:	add	r3, r1, r3
    b384:	str	r2, [r3, #-464]	; 0xfffffe30
    b388:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b38c:	lsl	r3, r3, #2
    b390:	sub	r2, fp, #12
    b394:	add	r3, r2, r3
    b398:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b39c:	ldr	r2, [pc, #-484]	; b1c0 <gen_protochain+0xb38>
    b3a0:	add	r2, pc, r2
    b3a4:	ldr	r1, [r2]
    b3a8:	ldr	r2, [pc, #-492]	; b1c4 <gen_protochain+0xb3c>
    b3ac:	add	r2, pc, r2
    b3b0:	ldr	r2, [r2]
    b3b4:	add	r2, r1, r2
    b3b8:	str	r2, [r3, #12]
    b3bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b3c0:	add	r3, r3, #1
    b3c4:	str	r3, [fp, #-24]	; 0xffffffe8
    b3c8:	mov	r0, #2
    b3cc:	bl	2c6c <new_stmt>
    b3d0:	mov	r2, r0
    b3d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b3d8:	lsl	r3, r3, #2
    b3dc:	sub	r1, fp, #12
    b3e0:	add	r3, r1, r3
    b3e4:	str	r2, [r3, #-464]	; 0xfffffe30
    b3e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b3ec:	lsl	r3, r3, #2
    b3f0:	sub	r2, fp, #12
    b3f4:	add	r3, r2, r3
    b3f8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b3fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
    b400:	str	r2, [r3, #12]
    b404:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b408:	add	r3, r3, #1
    b40c:	str	r3, [fp, #-24]	; 0xffffffe8
    b410:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b414:	sub	r3, r3, #1
    b418:	lsl	r3, r3, #2
    b41c:	sub	r2, fp, #12
    b420:	add	r3, r2, r3
    b424:	ldr	r4, [r3, #-464]	; 0xfffffe30
    b428:	mov	r0, #135	; 0x87
    b42c:	bl	2c6c <new_stmt>
    b430:	mov	r2, r0
    b434:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b438:	lsl	r3, r3, #2
    b43c:	sub	r1, fp, #12
    b440:	add	r3, r1, r3
    b444:	str	r2, [r3, #-464]	; 0xfffffe30
    b448:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b44c:	lsl	r3, r3, #2
    b450:	sub	r2, fp, #12
    b454:	add	r3, r2, r3
    b458:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b45c:	str	r3, [r4, #4]
    b460:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b464:	add	r3, r3, #1
    b468:	str	r3, [fp, #-24]	; 0xffffffe8
    b46c:	mov	r0, #4
    b470:	bl	2c6c <new_stmt>
    b474:	mov	r2, r0
    b478:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b47c:	lsl	r3, r3, #2
    b480:	sub	r1, fp, #12
    b484:	add	r3, r1, r3
    b488:	str	r2, [r3, #-464]	; 0xfffffe30
    b48c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b490:	lsl	r3, r3, #2
    b494:	sub	r2, fp, #12
    b498:	add	r3, r2, r3
    b49c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b4a0:	mov	r2, #1
    b4a4:	str	r2, [r3, #12]
    b4a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b4ac:	add	r3, r3, #1
    b4b0:	str	r3, [fp, #-24]	; 0xffffffe8
    b4b4:	mov	r0, #7
    b4b8:	bl	2c6c <new_stmt>
    b4bc:	mov	r2, r0
    b4c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b4c4:	lsl	r3, r3, #2
    b4c8:	sub	r1, fp, #12
    b4cc:	add	r3, r1, r3
    b4d0:	str	r2, [r3, #-464]	; 0xfffffe30
    b4d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b4d8:	add	r3, r3, #1
    b4dc:	str	r3, [fp, #-24]	; 0xffffffe8
    b4e0:	mov	r0, #80	; 0x50
    b4e4:	bl	2c6c <new_stmt>
    b4e8:	mov	r2, r0
    b4ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b4f0:	lsl	r3, r3, #2
    b4f4:	sub	r1, fp, #12
    b4f8:	add	r3, r1, r3
    b4fc:	str	r2, [r3, #-464]	; 0xfffffe30
    b500:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b504:	lsl	r3, r3, #2
    b508:	sub	r2, fp, #12
    b50c:	add	r3, r2, r3
    b510:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b514:	ldr	r2, [pc, #-852]	; b1c8 <gen_protochain+0xb40>
    b518:	add	r2, pc, r2
    b51c:	ldr	r1, [r2]
    b520:	ldr	r2, [pc, #-860]	; b1cc <gen_protochain+0xb44>
    b524:	add	r2, pc, r2
    b528:	ldr	r2, [r2]
    b52c:	add	r2, r1, r2
    b530:	str	r2, [r3, #12]
    b534:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b538:	add	r3, r3, #1
    b53c:	str	r3, [fp, #-24]	; 0xffffffe8
    b540:	mov	r0, #4
    b544:	bl	2c6c <new_stmt>
    b548:	mov	r2, r0
    b54c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b550:	lsl	r3, r3, #2
    b554:	sub	r1, fp, #12
    b558:	add	r3, r1, r3
    b55c:	str	r2, [r3, #-464]	; 0xfffffe30
    b560:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b564:	lsl	r3, r3, #2
    b568:	sub	r2, fp, #12
    b56c:	add	r3, r2, r3
    b570:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b574:	mov	r2, #2
    b578:	str	r2, [r3, #12]
    b57c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b580:	add	r3, r3, #1
    b584:	str	r3, [fp, #-24]	; 0xffffffe8
    b588:	mov	r0, #36	; 0x24
    b58c:	bl	2c6c <new_stmt>
    b590:	mov	r2, r0
    b594:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b598:	lsl	r3, r3, #2
    b59c:	sub	r1, fp, #12
    b5a0:	add	r3, r1, r3
    b5a4:	str	r2, [r3, #-464]	; 0xfffffe30
    b5a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b5ac:	lsl	r3, r3, #2
    b5b0:	sub	r2, fp, #12
    b5b4:	add	r3, r2, r3
    b5b8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b5bc:	mov	r2, #4
    b5c0:	str	r2, [r3, #12]
    b5c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b5c8:	add	r3, r3, #1
    b5cc:	str	r3, [fp, #-24]	; 0xffffffe8
    b5d0:	mov	r0, #7
    b5d4:	bl	2c6c <new_stmt>
    b5d8:	mov	r2, r0
    b5dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b5e0:	lsl	r3, r3, #2
    b5e4:	sub	r1, fp, #12
    b5e8:	add	r3, r1, r3
    b5ec:	str	r2, [r3, #-464]	; 0xfffffe30
    b5f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b5f4:	add	r3, r3, #1
    b5f8:	str	r3, [fp, #-24]	; 0xffffffe8
    b5fc:	mov	r0, #96	; 0x60
    b600:	bl	2c6c <new_stmt>
    b604:	mov	r2, r0
    b608:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b60c:	lsl	r3, r3, #2
    b610:	sub	r1, fp, #12
    b614:	add	r3, r1, r3
    b618:	str	r2, [r3, #-464]	; 0xfffffe30
    b61c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b620:	lsl	r3, r3, #2
    b624:	sub	r2, fp, #12
    b628:	add	r3, r2, r3
    b62c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b630:	ldr	r2, [fp, #-32]	; 0xffffffe0
    b634:	str	r2, [r3, #12]
    b638:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b63c:	add	r3, r3, #1
    b640:	str	r3, [fp, #-24]	; 0xffffffe8
    b644:	mov	r0, #5
    b648:	bl	2c6c <new_stmt>
    b64c:	mov	r2, r0
    b650:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b654:	lsl	r3, r3, #2
    b658:	sub	r1, fp, #12
    b65c:	add	r3, r1, r3
    b660:	str	r2, [r3, #-464]	; 0xfffffe30
    b664:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b668:	lsl	r3, r3, #2
    b66c:	sub	r2, fp, #12
    b670:	add	r3, r2, r3
    b674:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b678:	ldr	r1, [fp, #-52]	; 0xffffffcc
    b67c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    b680:	sub	r2, r1, r2
    b684:	sub	r2, r2, #1
    b688:	str	r2, [r3, #12]
    b68c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b690:	add	r3, r3, #1
    b694:	str	r3, [fp, #-24]	; 0xffffffe8
    b698:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b69c:	str	r3, [fp, #-72]	; 0xffffffb8
    b6a0:	mov	r0, #4
    b6a4:	bl	2c6c <new_stmt>
    b6a8:	mov	r2, r0
    b6ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b6b0:	lsl	r3, r3, #2
    b6b4:	sub	r1, fp, #12
    b6b8:	add	r3, r1, r3
    b6bc:	str	r2, [r3, #-464]	; 0xfffffe30
    b6c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b6c4:	lsl	r3, r3, #2
    b6c8:	sub	r2, fp, #12
    b6cc:	add	r3, r2, r3
    b6d0:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b6d4:	mov	r2, #0
    b6d8:	str	r2, [r3, #12]
    b6dc:	ldr	r3, [fp, #-44]	; 0xffffffd4
    b6e0:	lsl	r3, r3, #2
    b6e4:	sub	r2, fp, #12
    b6e8:	add	r3, r2, r3
    b6ec:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b6f0:	ldr	r3, [fp, #-72]	; 0xffffffb8
    b6f4:	lsl	r3, r3, #2
    b6f8:	sub	r1, fp, #12
    b6fc:	add	r3, r1, r3
    b700:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b704:	str	r3, [r2, #4]
    b708:	ldr	r3, [fp, #-40]	; 0xffffffd8
    b70c:	lsl	r3, r3, #2
    b710:	sub	r2, fp, #12
    b714:	add	r3, r2, r3
    b718:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b71c:	ldr	r3, [fp, #-72]	; 0xffffffb8
    b720:	lsl	r3, r3, #2
    b724:	sub	r1, fp, #12
    b728:	add	r3, r1, r3
    b72c:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b730:	str	r3, [r2, #8]
    b734:	ldr	r3, [fp, #-36]	; 0xffffffdc
    b738:	lsl	r3, r3, #2
    b73c:	sub	r2, fp, #12
    b740:	add	r3, r2, r3
    b744:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b748:	ldr	r3, [fp, #-72]	; 0xffffffb8
    b74c:	lsl	r3, r3, #2
    b750:	sub	r1, fp, #12
    b754:	add	r3, r1, r3
    b758:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b75c:	str	r3, [r2, #4]
    b760:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b764:	add	r3, r3, #1
    b768:	str	r3, [fp, #-24]	; 0xffffffe8
    b76c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b770:	str	r3, [fp, #-76]	; 0xffffffb4
    b774:	mov	r3, #0
    b778:	str	r3, [fp, #-24]	; 0xffffffe8
    b77c:	b	b7bc <gen_protochain+0x1134>
    b780:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b784:	lsl	r3, r3, #2
    b788:	sub	r2, fp, #12
    b78c:	add	r3, r2, r3
    b790:	ldr	r2, [r3, #-464]	; 0xfffffe30
    b794:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b798:	add	r3, r3, #1
    b79c:	lsl	r3, r3, #2
    b7a0:	sub	r1, fp, #12
    b7a4:	add	r3, r1, r3
    b7a8:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b7ac:	str	r3, [r2, #16]
    b7b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b7b4:	add	r3, r3, #1
    b7b8:	str	r3, [fp, #-24]	; 0xffffffe8
    b7bc:	ldr	r3, [fp, #-76]	; 0xffffffb4
    b7c0:	sub	r2, r3, #1
    b7c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b7c8:	cmp	r2, r3
    b7cc:	bgt	b780 <gen_protochain+0x10f8>
    b7d0:	ldr	r3, [fp, #-76]	; 0xffffffb4
    b7d4:	sub	r3, r3, #1
    b7d8:	lsl	r3, r3, #2
    b7dc:	sub	r2, fp, #12
    b7e0:	add	r3, r2, r3
    b7e4:	ldr	r3, [r3, #-464]	; 0xfffffe30
    b7e8:	mov	r2, #0
    b7ec:	str	r2, [r3, #16]
    b7f0:	mov	r0, #21
    b7f4:	bl	2c28 <new_block>
    b7f8:	str	r0, [fp, #-48]	; 0xffffffd0
    b7fc:	ldr	r2, [fp, #-472]	; 0xfffffe28
    b800:	ldr	r3, [fp, #-48]	; 0xffffffd0
    b804:	str	r2, [r3, #4]
    b808:	ldr	r3, [fp, #-48]	; 0xffffffd0
    b80c:	ldr	r2, [fp, #-480]	; 0xfffffe20
    b810:	str	r2, [r3, #20]
    b814:	ldr	r0, [fp, #-32]	; 0xffffffe0
    b818:	bl	dd0c <free_reg>
    b81c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    b820:	ldr	r0, [fp, #-16]
    b824:	bl	31f4 <sf_gen_and>
    b828:	ldr	r3, [fp, #-48]	; 0xffffffd0
    b82c:	mov	r0, r3
    b830:	sub	sp, fp, #8
    b834:	pop	{r4, fp, pc}

0000b838 <gen_check_802_11_data_frame>:
    b838:	push	{fp, lr}
    b83c:	add	fp, sp, #4
    b840:	sub	sp, sp, #16
    b844:	mov	r2, #16
    b848:	mov	r1, #0
    b84c:	mov	r0, #1
    b850:	bl	53f4 <gen_load_a>
    b854:	str	r0, [fp, #-8]
    b858:	mov	r0, #69	; 0x45
    b85c:	bl	2c28 <new_block>
    b860:	str	r0, [fp, #-12]
    b864:	ldr	r3, [fp, #-12]
    b868:	mov	r2, #8
    b86c:	str	r2, [r3, #20]
    b870:	ldr	r3, [fp, #-12]
    b874:	ldr	r2, [fp, #-8]
    b878:	str	r2, [r3, #4]
    b87c:	mov	r2, #16
    b880:	mov	r1, #0
    b884:	mov	r0, #1
    b888:	bl	53f4 <gen_load_a>
    b88c:	str	r0, [fp, #-8]
    b890:	mov	r0, #69	; 0x45
    b894:	bl	2c28 <new_block>
    b898:	str	r0, [fp, #-16]
    b89c:	ldr	r3, [fp, #-16]
    b8a0:	mov	r2, #4
    b8a4:	str	r2, [r3, #20]
    b8a8:	ldr	r3, [fp, #-16]
    b8ac:	ldr	r2, [fp, #-8]
    b8b0:	str	r2, [r3, #4]
    b8b4:	ldr	r0, [fp, #-16]
    b8b8:	bl	3348 <sf_gen_not>
    b8bc:	ldr	r1, [fp, #-12]
    b8c0:	ldr	r0, [fp, #-16]
    b8c4:	bl	31f4 <sf_gen_and>
    b8c8:	ldr	r3, [fp, #-12]
    b8cc:	mov	r0, r3
    b8d0:	sub	sp, fp, #4
    b8d4:	pop	{fp, pc}

0000b8d8 <gen_proto>:
    b8d8:	push	{fp, lr}
    b8dc:	add	fp, sp, #4
    b8e0:	sub	sp, sp, #24
    b8e4:	str	r0, [fp, #-16]
    b8e8:	str	r1, [fp, #-20]	; 0xffffffec
    b8ec:	str	r2, [fp, #-24]	; 0xffffffe8
    b8f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    b8f4:	cmp	r3, #0
    b8f8:	beq	b90c <gen_proto+0x34>
    b8fc:	ldr	r3, [pc, #996]	; bce8 <gen_proto+0x410>
    b900:	add	r3, pc, r3
    b904:	mov	r0, r3
    b908:	bl	291c <sf_bpf_error>
    b90c:	ldr	r3, [fp, #-20]	; 0xffffffec
    b910:	cmp	r3, #40	; 0x28
    b914:	addls	pc, pc, r3, lsl #2
    b918:	b	bcd8 <gen_proto+0x400>
    b91c:	b	b9c0 <gen_proto+0xe8>
    b920:	b	bba0 <gen_proto+0x2c8>
    b924:	b	b9fc <gen_proto+0x124>
    b928:	b	bb20 <gen_proto+0x248>
    b92c:	b	bb30 <gen_proto+0x258>
    b930:	b	bbd0 <gen_proto+0x2f8>
    b934:	b	bbc0 <gen_proto+0x2e8>
    b938:	b	bbb0 <gen_proto+0x2d8>
    b93c:	b	bbe0 <gen_proto+0x308>
    b940:	b	bbf0 <gen_proto+0x318>
    b944:	b	bc00 <gen_proto+0x328>
    b948:	b	bb40 <gen_proto+0x268>
    b94c:	b	bb50 <gen_proto+0x278>
    b950:	b	bb70 <gen_proto+0x298>
    b954:	b	bb60 <gen_proto+0x288>
    b958:	b	bb80 <gen_proto+0x2a8>
    b95c:	b	bb90 <gen_proto+0x2b8>
    b960:	b	bc30 <gen_proto+0x358>
    b964:	b	bc68 <gen_proto+0x390>
    b968:	b	bc78 <gen_proto+0x3a0>
    b96c:	b	bc88 <gen_proto+0x3b0>
    b970:	b	bc10 <gen_proto+0x338>
    b974:	b	bc20 <gen_proto+0x348>
    b978:	b	bcd8 <gen_proto+0x400>
    b97c:	b	ba34 <gen_proto+0x15c>
    b980:	b	bcd8 <gen_proto+0x400>
    b984:	b	bae0 <gen_proto+0x208>
    b988:	b	bcd8 <gen_proto+0x400>
    b98c:	b	bc98 <gen_proto+0x3c0>
    b990:	b	bca8 <gen_proto+0x3d0>
    b994:	b	bcb8 <gen_proto+0x3e0>
    b998:	b	bcd8 <gen_proto+0x400>
    b99c:	b	bcd8 <gen_proto+0x400>
    b9a0:	b	bcd8 <gen_proto+0x400>
    b9a4:	b	bcd8 <gen_proto+0x400>
    b9a8:	b	bcd8 <gen_proto+0x400>
    b9ac:	b	bcd8 <gen_proto+0x400>
    b9b0:	b	bcd8 <gen_proto+0x400>
    b9b4:	b	bcd8 <gen_proto+0x400>
    b9b8:	b	bcd8 <gen_proto+0x400>
    b9bc:	b	bcc8 <gen_proto+0x3f0>
    b9c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    b9c4:	mov	r1, #2
    b9c8:	ldr	r0, [fp, #-16]
    b9cc:	bl	b8d8 <gen_proto>
    b9d0:	str	r0, [fp, #-8]
    b9d4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    b9d8:	mov	r1, #17
    b9dc:	ldr	r0, [fp, #-16]
    b9e0:	bl	b8d8 <gen_proto>
    b9e4:	str	r0, [fp, #-12]
    b9e8:	ldr	r1, [fp, #-12]
    b9ec:	ldr	r0, [fp, #-8]
    b9f0:	bl	32b0 <sf_gen_or>
    b9f4:	ldr	r3, [fp, #-12]
    b9f8:	b	bcdc <gen_proto+0x404>
    b9fc:	mov	r0, #2048	; 0x800
    ba00:	bl	6bb8 <gen_linktype>
    ba04:	str	r0, [fp, #-8]
    ba08:	ldr	r3, [fp, #-16]
    ba0c:	mov	r2, #16
    ba10:	mov	r1, #9
    ba14:	mov	r0, #3
    ba18:	bl	338c <gen_cmp>
    ba1c:	str	r0, [fp, #-12]
    ba20:	ldr	r1, [fp, #-12]
    ba24:	ldr	r0, [fp, #-8]
    ba28:	bl	31f4 <sf_gen_and>
    ba2c:	ldr	r3, [fp, #-12]
    ba30:	b	bcdc <gen_proto+0x404>
    ba34:	ldr	r3, [pc, #688]	; bcec <gen_proto+0x414>
    ba38:	add	r3, pc, r3
    ba3c:	ldr	r3, [r3]
    ba40:	cmp	r3, #104	; 0x68
    ba44:	beq	ba70 <gen_proto+0x198>
    ba48:	cmp	r3, #107	; 0x6b
    ba4c:	bne	baa8 <gen_proto+0x1d0>
    ba50:	ldr	r3, [fp, #-16]
    ba54:	orr	r3, r3, #768	; 0x300
    ba58:	mov	r2, #8
    ba5c:	mov	r1, #2
    ba60:	mov	r0, #1
    ba64:	bl	338c <gen_cmp>
    ba68:	mov	r3, r0
    ba6c:	b	bcdc <gen_proto+0x404>
    ba70:	ldr	r0, [pc, #632]	; bcf0 <gen_proto+0x418>
    ba74:	bl	6bb8 <gen_linktype>
    ba78:	str	r0, [fp, #-8]
    ba7c:	ldr	r3, [fp, #-16]
    ba80:	mov	r2, #16
    ba84:	mov	r1, #1
    ba88:	mov	r0, #4
    ba8c:	bl	338c <gen_cmp>
    ba90:	str	r0, [fp, #-12]
    ba94:	ldr	r1, [fp, #-12]
    ba98:	ldr	r0, [fp, #-8]
    ba9c:	bl	31f4 <sf_gen_and>
    baa0:	ldr	r3, [fp, #-12]
    baa4:	b	bcdc <gen_proto+0x404>
    baa8:	mov	r0, #254	; 0xfe
    baac:	bl	6bb8 <gen_linktype>
    bab0:	str	r0, [fp, #-8]
    bab4:	ldr	r3, [fp, #-16]
    bab8:	mov	r2, #16
    babc:	mov	r1, #0
    bac0:	mov	r0, #4
    bac4:	bl	338c <gen_cmp>
    bac8:	str	r0, [fp, #-12]
    bacc:	ldr	r1, [fp, #-12]
    bad0:	ldr	r0, [fp, #-8]
    bad4:	bl	31f4 <sf_gen_and>
    bad8:	ldr	r3, [fp, #-12]
    badc:	b	bcdc <gen_proto+0x404>
    bae0:	mov	r2, #0
    bae4:	mov	r1, #24
    bae8:	mov	r0, #131	; 0x83
    baec:	bl	b8d8 <gen_proto>
    baf0:	str	r0, [fp, #-8]
    baf4:	ldr	r3, [fp, #-16]
    baf8:	mov	r2, #16
    bafc:	mov	r1, #4
    bb00:	mov	r0, #4
    bb04:	bl	338c <gen_cmp>
    bb08:	str	r0, [fp, #-12]
    bb0c:	ldr	r1, [fp, #-12]
    bb10:	ldr	r0, [fp, #-8]
    bb14:	bl	31f4 <sf_gen_and>
    bb18:	ldr	r3, [fp, #-12]
    bb1c:	b	bcdc <gen_proto+0x404>
    bb20:	ldr	r3, [pc, #460]	; bcf4 <gen_proto+0x41c>
    bb24:	add	r3, pc, r3
    bb28:	mov	r0, r3
    bb2c:	bl	291c <sf_bpf_error>
    bb30:	ldr	r3, [pc, #448]	; bcf8 <gen_proto+0x420>
    bb34:	add	r3, pc, r3
    bb38:	mov	r0, r3
    bb3c:	bl	291c <sf_bpf_error>
    bb40:	ldr	r3, [pc, #436]	; bcfc <gen_proto+0x424>
    bb44:	add	r3, pc, r3
    bb48:	mov	r0, r3
    bb4c:	bl	291c <sf_bpf_error>
    bb50:	ldr	r3, [pc, #424]	; bd00 <gen_proto+0x428>
    bb54:	add	r3, pc, r3
    bb58:	mov	r0, r3
    bb5c:	bl	291c <sf_bpf_error>
    bb60:	ldr	r3, [pc, #412]	; bd04 <gen_proto+0x42c>
    bb64:	add	r3, pc, r3
    bb68:	mov	r0, r3
    bb6c:	bl	291c <sf_bpf_error>
    bb70:	ldr	r3, [pc, #400]	; bd08 <gen_proto+0x430>
    bb74:	add	r3, pc, r3
    bb78:	mov	r0, r3
    bb7c:	bl	291c <sf_bpf_error>
    bb80:	ldr	r3, [pc, #388]	; bd0c <gen_proto+0x434>
    bb84:	add	r3, pc, r3
    bb88:	mov	r0, r3
    bb8c:	bl	291c <sf_bpf_error>
    bb90:	ldr	r3, [pc, #376]	; bd10 <gen_proto+0x438>
    bb94:	add	r3, pc, r3
    bb98:	mov	r0, r3
    bb9c:	bl	291c <sf_bpf_error>
    bba0:	ldr	r0, [fp, #-16]
    bba4:	bl	6bb8 <gen_linktype>
    bba8:	mov	r3, r0
    bbac:	b	bcdc <gen_proto+0x404>
    bbb0:	ldr	r3, [pc, #348]	; bd14 <gen_proto+0x43c>
    bbb4:	add	r3, pc, r3
    bbb8:	mov	r0, r3
    bbbc:	bl	291c <sf_bpf_error>
    bbc0:	ldr	r3, [pc, #336]	; bd18 <gen_proto+0x440>
    bbc4:	add	r3, pc, r3
    bbc8:	mov	r0, r3
    bbcc:	bl	291c <sf_bpf_error>
    bbd0:	ldr	r3, [pc, #324]	; bd1c <gen_proto+0x444>
    bbd4:	add	r3, pc, r3
    bbd8:	mov	r0, r3
    bbdc:	bl	291c <sf_bpf_error>
    bbe0:	ldr	r3, [pc, #312]	; bd20 <gen_proto+0x448>
    bbe4:	add	r3, pc, r3
    bbe8:	mov	r0, r3
    bbec:	bl	291c <sf_bpf_error>
    bbf0:	ldr	r3, [pc, #300]	; bd24 <gen_proto+0x44c>
    bbf4:	add	r3, pc, r3
    bbf8:	mov	r0, r3
    bbfc:	bl	291c <sf_bpf_error>
    bc00:	ldr	r3, [pc, #288]	; bd28 <gen_proto+0x450>
    bc04:	add	r3, pc, r3
    bc08:	mov	r0, r3
    bc0c:	bl	291c <sf_bpf_error>
    bc10:	ldr	r3, [pc, #276]	; bd2c <gen_proto+0x454>
    bc14:	add	r3, pc, r3
    bc18:	mov	r0, r3
    bc1c:	bl	291c <sf_bpf_error>
    bc20:	ldr	r3, [pc, #264]	; bd30 <gen_proto+0x458>
    bc24:	add	r3, pc, r3
    bc28:	mov	r0, r3
    bc2c:	bl	291c <sf_bpf_error>
    bc30:	ldr	r0, [pc, #252]	; bd34 <gen_proto+0x45c>
    bc34:	bl	6bb8 <gen_linktype>
    bc38:	str	r0, [fp, #-8]
    bc3c:	ldr	r3, [fp, #-16]
    bc40:	mov	r2, #16
    bc44:	mov	r1, #6
    bc48:	mov	r0, #3
    bc4c:	bl	338c <gen_cmp>
    bc50:	str	r0, [fp, #-12]
    bc54:	ldr	r1, [fp, #-12]
    bc58:	ldr	r0, [fp, #-8]
    bc5c:	bl	31f4 <sf_gen_and>
    bc60:	ldr	r3, [fp, #-12]
    bc64:	b	bcdc <gen_proto+0x404>
    bc68:	ldr	r3, [pc, #200]	; bd38 <gen_proto+0x460>
    bc6c:	add	r3, pc, r3
    bc70:	mov	r0, r3
    bc74:	bl	291c <sf_bpf_error>
    bc78:	ldr	r3, [pc, #188]	; bd3c <gen_proto+0x464>
    bc7c:	add	r3, pc, r3
    bc80:	mov	r0, r3
    bc84:	bl	291c <sf_bpf_error>
    bc88:	ldr	r3, [pc, #176]	; bd40 <gen_proto+0x468>
    bc8c:	add	r3, pc, r3
    bc90:	mov	r0, r3
    bc94:	bl	291c <sf_bpf_error>
    bc98:	ldr	r3, [pc, #164]	; bd44 <gen_proto+0x46c>
    bc9c:	add	r3, pc, r3
    bca0:	mov	r0, r3
    bca4:	bl	291c <sf_bpf_error>
    bca8:	ldr	r3, [pc, #152]	; bd48 <gen_proto+0x470>
    bcac:	add	r3, pc, r3
    bcb0:	mov	r0, r3
    bcb4:	bl	291c <sf_bpf_error>
    bcb8:	ldr	r3, [pc, #140]	; bd4c <gen_proto+0x474>
    bcbc:	add	r3, pc, r3
    bcc0:	mov	r0, r3
    bcc4:	bl	291c <sf_bpf_error>
    bcc8:	ldr	r3, [pc, #128]	; bd50 <gen_proto+0x478>
    bccc:	add	r3, pc, r3
    bcd0:	mov	r0, r3
    bcd4:	bl	291c <sf_bpf_error>
    bcd8:	bl	f9c <abort@plt>
    bcdc:	mov	r0, r3
    bce0:	sub	sp, fp, #4
    bce4:	pop	{fp, pc}
    bce8:	.word	0x000111fc
    bcec:	.word	0x0002ecb4
    bcf0:	.word	0x0000fefe
    bcf4:	.word	0x00010ff8
    bcf8:	.word	0x00011014
    bcfc:	.word	0x00011030
    bd00:	.word	0x00011048
    bd04:	.word	0x00011060
    bd08:	.word	0x0001107c
    bd0c:	.word	0x00011098
    bd10:	.word	0x000110b4
    bd14:	.word	0x000110c0
    bd18:	.word	0x000110c8
    bd1c:	.word	0x000110d0
    bd20:	.word	0x000110d8
    bd24:	.word	0x000110e0
    bd28:	.word	0x000110e8
    bd2c:	.word	0x000110f0
    bd30:	.word	0x000110f8
    bd34:	.word	0x000086dd
    bd38:	.word	0x000110c8
    bd3c:	.word	0x000110d0
    bd40:	.word	0x000110c0
    bd44:	.word	0x000110c4
    bd48:	.word	0x000110cc
    bd4c:	.word	0x000110d4
    bd50:	.word	0x000110e0

0000bd54 <sf_gen_scode>:
    bd54:	push	{r4, fp, lr}
    bd58:	add	fp, sp, #8
    bd5c:	sub	sp, sp, #108	; 0x6c
    bd60:	mov	r4, r0
    bd64:	str	r1, [fp, #-104]	; 0xffffff98
    bd68:	ldrb	r3, [fp, #-103]	; 0xffffff99
    bd6c:	str	r3, [fp, #-44]	; 0xffffffd4
    bd70:	ldrb	r3, [fp, #-102]	; 0xffffff9a
    bd74:	str	r3, [fp, #-48]	; 0xffffffd0
    bd78:	ldrb	r3, [fp, #-104]	; 0xffffff98
    bd7c:	cmp	r3, #4
    bd80:	beq	c6b4 <sf_gen_scode+0x960>
    bd84:	cmp	r3, #4
    bd88:	bgt	bda8 <sf_gen_scode+0x54>
    bd8c:	cmp	r3, #2
    bd90:	beq	bdcc <sf_gen_scode+0x78>
    bd94:	cmp	r3, #2
    bd98:	bgt	c34c <sf_gen_scode+0x5f8>
    bd9c:	cmp	r3, #0
    bda0:	blt	c768 <sf_gen_scode+0xa14>
    bda4:	b	be5c <sf_gen_scode+0x108>
    bda8:	cmp	r3, #6
    bdac:	beq	c714 <sf_gen_scode+0x9c0>
    bdb0:	cmp	r3, #6
    bdb4:	blt	c6c4 <sf_gen_scode+0x970>
    bdb8:	cmp	r3, #7
    bdbc:	beq	c500 <sf_gen_scode+0x7ac>
    bdc0:	cmp	r3, #255	; 0xff
    bdc4:	beq	c764 <sf_gen_scode+0xa10>
    bdc8:	b	c768 <sf_gen_scode+0xa14>
    bdcc:	mov	r0, r4
    bdd0:	bl	10120 <pcap_nametonetaddr>
    bdd4:	str	r0, [fp, #-24]	; 0xffffffe8
    bdd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    bddc:	cmp	r3, #0
    bde0:	bne	bdf8 <sf_gen_scode+0xa4>
    bde4:	mov	r1, r4
    bde8:	ldr	r3, [pc, #2440]	; c778 <sf_gen_scode+0xa24>
    bdec:	add	r3, pc, r3
    bdf0:	mov	r0, r3
    bdf4:	bl	291c <sf_bpf_error>
    bdf8:	mvn	r3, #0
    bdfc:	str	r3, [fp, #-20]	; 0xffffffec
    be00:	b	be1c <sf_gen_scode+0xc8>
    be04:	ldr	r3, [fp, #-24]	; 0xffffffe8
    be08:	lsl	r3, r3, #8
    be0c:	str	r3, [fp, #-24]	; 0xffffffe8
    be10:	ldr	r3, [fp, #-20]	; 0xffffffec
    be14:	lsl	r3, r3, #8
    be18:	str	r3, [fp, #-20]	; 0xffffffec
    be1c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    be20:	cmp	r3, #0
    be24:	beq	be38 <sf_gen_scode+0xe4>
    be28:	ldr	r3, [fp, #-24]	; 0xffffffe8
    be2c:	and	r3, r3, #-16777216	; 0xff000000
    be30:	cmp	r3, #0
    be34:	beq	be04 <sf_gen_scode+0xb0>
    be38:	ldrb	r3, [fp, #-104]	; 0xffffff98
    be3c:	str	r3, [sp]
    be40:	ldr	r3, [fp, #-48]	; 0xffffffd0
    be44:	ldr	r2, [fp, #-44]	; 0xffffffd4
    be48:	ldr	r1, [fp, #-20]	; 0xffffffec
    be4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    be50:	bl	8b88 <gen_host>
    be54:	mov	r3, r0
    be58:	b	c76c <sf_gen_scode+0xa18>
    be5c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    be60:	cmp	r3, #1
    be64:	bne	c108 <sf_gen_scode+0x3b4>
    be68:	ldr	r3, [pc, #2316]	; c77c <sf_gen_scode+0xa28>
    be6c:	add	r3, pc, r3
    be70:	ldr	r3, [r3]
    be74:	cmp	r3, #119	; 0x77
    be78:	beq	bfd0 <sf_gen_scode+0x27c>
    be7c:	cmp	r3, #119	; 0x77
    be80:	bgt	beb4 <sf_gen_scode+0x160>
    be84:	cmp	r3, #6
    be88:	beq	bf84 <sf_gen_scode+0x230>
    be8c:	cmp	r3, #6
    be90:	bgt	bea0 <sf_gen_scode+0x14c>
    be94:	cmp	r3, #1
    be98:	beq	beec <sf_gen_scode+0x198>
    be9c:	b	c0f8 <sf_gen_scode+0x3a4>
    bea0:	cmp	r3, #10
    bea4:	beq	bf38 <sf_gen_scode+0x1e4>
    bea8:	cmp	r3, #105	; 0x69
    beac:	beq	bfd0 <sf_gen_scode+0x27c>
    beb0:	b	c0f8 <sf_gen_scode+0x3a4>
    beb4:	cmp	r3, #127	; 0x7f
    beb8:	beq	bfd0 <sf_gen_scode+0x27c>
    bebc:	cmp	r3, #127	; 0x7f
    bec0:	bgt	bed8 <sf_gen_scode+0x184>
    bec4:	cmp	r3, #122	; 0x7a
    bec8:	beq	c01c <sf_gen_scode+0x2c8>
    becc:	cmp	r3, #123	; 0x7b
    bed0:	beq	c068 <sf_gen_scode+0x314>
    bed4:	b	c0f8 <sf_gen_scode+0x3a4>
    bed8:	cmp	r3, #163	; 0xa3
    bedc:	beq	bfd0 <sf_gen_scode+0x27c>
    bee0:	cmp	r3, #192	; 0xc0
    bee4:	beq	bfd0 <sf_gen_scode+0x27c>
    bee8:	b	c0f8 <sf_gen_scode+0x3a4>
    beec:	mov	r0, r4
    bef0:	bl	10868 <pcap_ether_hostton>
    bef4:	str	r0, [fp, #-52]	; 0xffffffcc
    bef8:	ldr	r3, [fp, #-52]	; 0xffffffcc
    befc:	cmp	r3, #0
    bf00:	bne	bf18 <sf_gen_scode+0x1c4>
    bf04:	mov	r1, r4
    bf08:	ldr	r3, [pc, #2160]	; c780 <sf_gen_scode+0xa2c>
    bf0c:	add	r3, pc, r3
    bf10:	mov	r0, r3
    bf14:	bl	291c <sf_bpf_error>
    bf18:	ldr	r1, [fp, #-48]	; 0xffffffd0
    bf1c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    bf20:	bl	7de8 <gen_ehostop>
    bf24:	str	r0, [fp, #-36]	; 0xffffffdc
    bf28:	ldr	r0, [fp, #-52]	; 0xffffffcc
    bf2c:	bl	e04 <free@plt>
    bf30:	ldr	r3, [fp, #-36]	; 0xffffffdc
    bf34:	b	c76c <sf_gen_scode+0xa18>
    bf38:	mov	r0, r4
    bf3c:	bl	10868 <pcap_ether_hostton>
    bf40:	str	r0, [fp, #-52]	; 0xffffffcc
    bf44:	ldr	r3, [fp, #-52]	; 0xffffffcc
    bf48:	cmp	r3, #0
    bf4c:	bne	bf64 <sf_gen_scode+0x210>
    bf50:	mov	r1, r4
    bf54:	ldr	r3, [pc, #2088]	; c784 <sf_gen_scode+0xa30>
    bf58:	add	r3, pc, r3
    bf5c:	mov	r0, r3
    bf60:	bl	291c <sf_bpf_error>
    bf64:	ldr	r1, [fp, #-48]	; 0xffffffd0
    bf68:	ldr	r0, [fp, #-52]	; 0xffffffcc
    bf6c:	bl	7ee0 <gen_fhostop>
    bf70:	str	r0, [fp, #-36]	; 0xffffffdc
    bf74:	ldr	r0, [fp, #-52]	; 0xffffffcc
    bf78:	bl	e04 <free@plt>
    bf7c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    bf80:	b	c76c <sf_gen_scode+0xa18>
    bf84:	mov	r0, r4
    bf88:	bl	10868 <pcap_ether_hostton>
    bf8c:	str	r0, [fp, #-52]	; 0xffffffcc
    bf90:	ldr	r3, [fp, #-52]	; 0xffffffcc
    bf94:	cmp	r3, #0
    bf98:	bne	bfb0 <sf_gen_scode+0x25c>
    bf9c:	mov	r1, r4
    bfa0:	ldr	r3, [pc, #2016]	; c788 <sf_gen_scode+0xa34>
    bfa4:	add	r3, pc, r3
    bfa8:	mov	r0, r3
    bfac:	bl	291c <sf_bpf_error>
    bfb0:	ldr	r1, [fp, #-48]	; 0xffffffd0
    bfb4:	ldr	r0, [fp, #-52]	; 0xffffffcc
    bfb8:	bl	7fc4 <gen_thostop>
    bfbc:	str	r0, [fp, #-36]	; 0xffffffdc
    bfc0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    bfc4:	bl	e04 <free@plt>
    bfc8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    bfcc:	b	c76c <sf_gen_scode+0xa18>
    bfd0:	mov	r0, r4
    bfd4:	bl	10868 <pcap_ether_hostton>
    bfd8:	str	r0, [fp, #-52]	; 0xffffffcc
    bfdc:	ldr	r3, [fp, #-52]	; 0xffffffcc
    bfe0:	cmp	r3, #0
    bfe4:	bne	bffc <sf_gen_scode+0x2a8>
    bfe8:	mov	r1, r4
    bfec:	ldr	r3, [pc, #1944]	; c78c <sf_gen_scode+0xa38>
    bff0:	add	r3, pc, r3
    bff4:	mov	r0, r3
    bff8:	bl	291c <sf_bpf_error>
    bffc:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c000:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c004:	bl	80a0 <gen_wlanhostop>
    c008:	str	r0, [fp, #-36]	; 0xffffffdc
    c00c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c010:	bl	e04 <free@plt>
    c014:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c018:	b	c76c <sf_gen_scode+0xa18>
    c01c:	mov	r0, r4
    c020:	bl	10868 <pcap_ether_hostton>
    c024:	str	r0, [fp, #-52]	; 0xffffffcc
    c028:	ldr	r3, [fp, #-52]	; 0xffffffcc
    c02c:	cmp	r3, #0
    c030:	bne	c048 <sf_gen_scode+0x2f4>
    c034:	mov	r1, r4
    c038:	ldr	r3, [pc, #1872]	; c790 <sf_gen_scode+0xa3c>
    c03c:	add	r3, pc, r3
    c040:	mov	r0, r3
    c044:	bl	291c <sf_bpf_error>
    c048:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c04c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c050:	bl	86a0 <gen_ipfchostop>
    c054:	str	r0, [fp, #-36]	; 0xffffffdc
    c058:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c05c:	bl	e04 <free@plt>
    c060:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c064:	b	c76c <sf_gen_scode+0xa18>
    c068:	ldr	r3, [pc, #1828]	; c794 <sf_gen_scode+0xa40>
    c06c:	add	r3, pc, r3
    c070:	ldr	r3, [r3]
    c074:	cmp	r3, #0
    c078:	beq	c0f4 <sf_gen_scode+0x3a0>
    c07c:	mov	r3, #65280	; 0xff00
    c080:	mov	r2, #8
    c084:	mov	r1, #4
    c088:	mov	r0, #1
    c08c:	bl	338c <gen_cmp>
    c090:	str	r0, [fp, #-40]	; 0xffffffd8
    c094:	ldr	r0, [fp, #-40]	; 0xffffffd8
    c098:	bl	3348 <sf_gen_not>
    c09c:	mov	r0, r4
    c0a0:	bl	10868 <pcap_ether_hostton>
    c0a4:	str	r0, [fp, #-52]	; 0xffffffcc
    c0a8:	ldr	r3, [fp, #-52]	; 0xffffffcc
    c0ac:	cmp	r3, #0
    c0b0:	bne	c0c8 <sf_gen_scode+0x374>
    c0b4:	mov	r1, r4
    c0b8:	ldr	r3, [pc, #1752]	; c798 <sf_gen_scode+0xa44>
    c0bc:	add	r3, pc, r3
    c0c0:	mov	r0, r3
    c0c4:	bl	291c <sf_bpf_error>
    c0c8:	ldr	r1, [fp, #-48]	; 0xffffffd0
    c0cc:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c0d0:	bl	7de8 <gen_ehostop>
    c0d4:	str	r0, [fp, #-36]	; 0xffffffdc
    c0d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    c0dc:	ldr	r0, [fp, #-40]	; 0xffffffd8
    c0e0:	bl	31f4 <sf_gen_and>
    c0e4:	ldr	r0, [fp, #-52]	; 0xffffffcc
    c0e8:	bl	e04 <free@plt>
    c0ec:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c0f0:	b	c76c <sf_gen_scode+0xa18>
    c0f4:	nop			; (mov r0, r0)
    c0f8:	ldr	r3, [pc, #1692]	; c79c <sf_gen_scode+0xa48>
    c0fc:	add	r3, pc, r3
    c100:	mov	r0, r3
    c104:	bl	291c <sf_bpf_error>
    c108:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c10c:	cmp	r3, #12
    c110:	bne	c148 <sf_gen_scode+0x3f4>
    c114:	mov	r0, r4
    c118:	bl	109d4 <__pcap_nametodnaddr>
    c11c:	mov	r3, r0
    c120:	strh	r3, [fp, #-54]	; 0xffffffca
    c124:	ldrh	r0, [fp, #-54]	; 0xffffffca
    c128:	ldrb	r3, [fp, #-104]	; 0xffffff98
    c12c:	str	r3, [sp]
    c130:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c134:	ldr	r2, [fp, #-44]	; 0xffffffd4
    c138:	mov	r1, #0
    c13c:	bl	8b88 <gen_host>
    c140:	mov	r3, r0
    c144:	b	c76c <sf_gen_scode+0xa18>
    c148:	sub	r3, fp, #84	; 0x54
    c14c:	mov	r2, #16
    c150:	mov	r1, #255	; 0xff
    c154:	mov	r0, r3
    c158:	bl	ef4 <memset@plt>
    c15c:	mov	r0, r4
    c160:	bl	100a8 <pcap_nametoaddrinfo>
    c164:	str	r0, [fp, #-32]	; 0xffffffe0
    c168:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c16c:	str	r3, [fp, #-60]	; 0xffffffc4
    c170:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c174:	cmp	r3, #0
    c178:	bne	c190 <sf_gen_scode+0x43c>
    c17c:	mov	r1, r4
    c180:	ldr	r3, [pc, #1560]	; c7a0 <sf_gen_scode+0xa4c>
    c184:	add	r3, pc, r3
    c188:	mov	r0, r3
    c18c:	bl	291c <sf_bpf_error>
    c190:	ldr	r3, [pc, #1548]	; c7a4 <sf_gen_scode+0xa50>
    c194:	add	r3, pc, r3
    c198:	ldr	r2, [fp, #-32]	; 0xffffffe0
    c19c:	str	r2, [r3]
    c1a0:	mov	r3, #0
    c1a4:	str	r3, [fp, #-40]	; 0xffffffd8
    c1a8:	ldr	r3, [fp, #-40]	; 0xffffffd8
    c1ac:	str	r3, [fp, #-36]	; 0xffffffdc
    c1b0:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c1b4:	str	r3, [fp, #-28]	; 0xffffffe4
    c1b8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    c1bc:	str	r3, [fp, #-16]
    c1c0:	ldr	r3, [pc, #1504]	; c7a8 <sf_gen_scode+0xa54>
    c1c4:	add	r3, pc, r3
    c1c8:	ldr	r3, [r3]
    c1cc:	cmn	r3, #1
    c1d0:	bne	c1f0 <sf_gen_scode+0x49c>
    c1d4:	ldr	r3, [fp, #-16]
    c1d8:	cmp	r3, #0
    c1dc:	bne	c1f0 <sf_gen_scode+0x49c>
    c1e0:	mov	r3, #2
    c1e4:	str	r3, [fp, #-16]
    c1e8:	mov	r3, #17
    c1ec:	str	r3, [fp, #-28]	; 0xffffffe4
    c1f0:	ldr	r3, [fp, #-60]	; 0xffffffc4
    c1f4:	str	r3, [fp, #-32]	; 0xffffffe0
    c1f8:	b	c2dc <sf_gen_scode+0x588>
    c1fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c200:	ldr	r3, [r3, #4]
    c204:	cmp	r3, #2
    c208:	beq	c218 <sf_gen_scode+0x4c4>
    c20c:	cmp	r3, #10
    c210:	beq	c260 <sf_gen_scode+0x50c>
    c214:	b	c2d0 <sf_gen_scode+0x57c>
    c218:	ldr	r3, [fp, #-16]
    c21c:	cmp	r3, #17
    c220:	beq	c2c4 <sf_gen_scode+0x570>
    c224:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c228:	ldr	r3, [r3, #20]
    c22c:	str	r3, [fp, #-64]	; 0xffffffc0
    c230:	ldr	r3, [fp, #-64]	; 0xffffffc0
    c234:	ldr	r3, [r3, #4]
    c238:	mov	r0, r3
    c23c:	bl	e94 <ntohl@plt>
    c240:	ldrb	r3, [fp, #-104]	; 0xffffff98
    c244:	str	r3, [sp]
    c248:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c24c:	ldr	r2, [fp, #-16]
    c250:	mvn	r1, #0
    c254:	bl	8b88 <gen_host>
    c258:	str	r0, [fp, #-40]	; 0xffffffd8
    c25c:	b	c2a0 <sf_gen_scode+0x54c>
    c260:	ldr	r3, [fp, #-28]	; 0xffffffe4
    c264:	cmp	r3, #2
    c268:	beq	c2cc <sf_gen_scode+0x578>
    c26c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c270:	ldr	r3, [r3, #20]
    c274:	str	r3, [fp, #-68]	; 0xffffffbc
    c278:	ldr	r3, [fp, #-68]	; 0xffffffbc
    c27c:	add	r0, r3, #8
    c280:	ldrb	r3, [fp, #-104]	; 0xffffff98
    c284:	sub	r1, fp, #84	; 0x54
    c288:	str	r3, [sp]
    c28c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c290:	ldr	r2, [fp, #-28]	; 0xffffffe4
    c294:	bl	901c <gen_host6>
    c298:	str	r0, [fp, #-40]	; 0xffffffd8
    c29c:	nop			; (mov r0, r0)
    c2a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c2a4:	cmp	r3, #0
    c2a8:	beq	c2b8 <sf_gen_scode+0x564>
    c2ac:	ldr	r1, [fp, #-40]	; 0xffffffd8
    c2b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    c2b4:	bl	32b0 <sf_gen_or>
    c2b8:	ldr	r3, [fp, #-40]	; 0xffffffd8
    c2bc:	str	r3, [fp, #-36]	; 0xffffffdc
    c2c0:	b	c2d0 <sf_gen_scode+0x57c>
    c2c4:	nop			; (mov r0, r0)
    c2c8:	b	c2d0 <sf_gen_scode+0x57c>
    c2cc:	nop			; (mov r0, r0)
    c2d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c2d4:	ldr	r3, [r3, #28]
    c2d8:	str	r3, [fp, #-32]	; 0xffffffe0
    c2dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    c2e0:	cmp	r3, #0
    c2e4:	bne	c1fc <sf_gen_scode+0x4a8>
    c2e8:	ldr	r3, [pc, #1212]	; c7ac <sf_gen_scode+0xa58>
    c2ec:	add	r3, pc, r3
    c2f0:	mov	r2, #0
    c2f4:	str	r2, [r3]
    c2f8:	ldr	r0, [fp, #-60]	; 0xffffffc4
    c2fc:	bl	f60 <freeaddrinfo@plt>
    c300:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c304:	cmp	r3, #0
    c308:	bne	c344 <sf_gen_scode+0x5f0>
    c30c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c310:	cmp	r3, #0
    c314:	bne	c324 <sf_gen_scode+0x5d0>
    c318:	ldr	r3, [pc, #1168]	; c7b0 <sf_gen_scode+0xa5c>
    c31c:	add	r3, pc, r3
    c320:	b	c32c <sf_gen_scode+0x5d8>
    c324:	ldr	r3, [pc, #1160]	; c7b4 <sf_gen_scode+0xa60>
    c328:	add	r3, pc, r3
    c32c:	mov	r2, r3
    c330:	mov	r1, r4
    c334:	ldr	r3, [pc, #1148]	; c7b8 <sf_gen_scode+0xa64>
    c338:	add	r3, pc, r3
    c33c:	mov	r0, r3
    c340:	bl	291c <sf_bpf_error>
    c344:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c348:	b	c76c <sf_gen_scode+0xa18>
    c34c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c350:	cmp	r3, #0
    c354:	beq	c38c <sf_gen_scode+0x638>
    c358:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c35c:	cmp	r3, #7
    c360:	beq	c38c <sf_gen_scode+0x638>
    c364:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c368:	cmp	r3, #6
    c36c:	beq	c38c <sf_gen_scode+0x638>
    c370:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c374:	cmp	r3, #5
    c378:	beq	c38c <sf_gen_scode+0x638>
    c37c:	ldr	r3, [pc, #1080]	; c7bc <sf_gen_scode+0xa68>
    c380:	add	r3, pc, r3
    c384:	mov	r0, r3
    c388:	bl	291c <sf_bpf_error>
    c38c:	sub	r2, fp, #92	; 0x5c
    c390:	sub	r3, fp, #88	; 0x58
    c394:	mov	r1, r3
    c398:	mov	r0, r4
    c39c:	bl	10164 <pcap_nametoport>
    c3a0:	mov	r3, r0
    c3a4:	cmp	r3, #0
    c3a8:	bne	c3c0 <sf_gen_scode+0x66c>
    c3ac:	mov	r1, r4
    c3b0:	ldr	r3, [pc, #1032]	; c7c0 <sf_gen_scode+0xa6c>
    c3b4:	add	r3, pc, r3
    c3b8:	mov	r0, r3
    c3bc:	bl	291c <sf_bpf_error>
    c3c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c3c4:	cmp	r3, #7
    c3c8:	bne	c414 <sf_gen_scode+0x6c0>
    c3cc:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c3d0:	cmp	r3, #6
    c3d4:	bne	c3ec <sf_gen_scode+0x698>
    c3d8:	mov	r1, r4
    c3dc:	ldr	r3, [pc, #992]	; c7c4 <sf_gen_scode+0xa70>
    c3e0:	add	r3, pc, r3
    c3e4:	mov	r0, r3
    c3e8:	bl	291c <sf_bpf_error>
    c3ec:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c3f0:	cmp	r3, #132	; 0x84
    c3f4:	bne	c40c <sf_gen_scode+0x6b8>
    c3f8:	mov	r1, r4
    c3fc:	ldr	r3, [pc, #964]	; c7c8 <sf_gen_scode+0xa74>
    c400:	add	r3, pc, r3
    c404:	mov	r0, r3
    c408:	bl	291c <sf_bpf_error>
    c40c:	mov	r3, #17
    c410:	str	r3, [fp, #-92]	; 0xffffffa4
    c414:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c418:	cmp	r3, #6
    c41c:	bne	c468 <sf_gen_scode+0x714>
    c420:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c424:	cmp	r3, #17
    c428:	bne	c440 <sf_gen_scode+0x6ec>
    c42c:	mov	r1, r4
    c430:	ldr	r3, [pc, #916]	; c7cc <sf_gen_scode+0xa78>
    c434:	add	r3, pc, r3
    c438:	mov	r0, r3
    c43c:	bl	291c <sf_bpf_error>
    c440:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c444:	cmp	r3, #132	; 0x84
    c448:	bne	c460 <sf_gen_scode+0x70c>
    c44c:	mov	r1, r4
    c450:	ldr	r3, [pc, #888]	; c7d0 <sf_gen_scode+0xa7c>
    c454:	add	r3, pc, r3
    c458:	mov	r0, r3
    c45c:	bl	291c <sf_bpf_error>
    c460:	mov	r3, #6
    c464:	str	r3, [fp, #-92]	; 0xffffffa4
    c468:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c46c:	cmp	r3, #5
    c470:	bne	c4bc <sf_gen_scode+0x768>
    c474:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c478:	cmp	r3, #17
    c47c:	bne	c494 <sf_gen_scode+0x740>
    c480:	mov	r1, r4
    c484:	ldr	r3, [pc, #840]	; c7d4 <sf_gen_scode+0xa80>
    c488:	add	r3, pc, r3
    c48c:	mov	r0, r3
    c490:	bl	291c <sf_bpf_error>
    c494:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c498:	cmp	r3, #6
    c49c:	bne	c4b4 <sf_gen_scode+0x760>
    c4a0:	mov	r1, r4
    c4a4:	ldr	r3, [pc, #812]	; c7d8 <sf_gen_scode+0xa84>
    c4a8:	add	r3, pc, r3
    c4ac:	mov	r0, r3
    c4b0:	bl	291c <sf_bpf_error>
    c4b4:	mov	r3, #132	; 0x84
    c4b8:	str	r3, [fp, #-92]	; 0xffffffa4
    c4bc:	ldr	r3, [fp, #-88]	; 0xffffffa8
    c4c0:	ldr	r1, [fp, #-92]	; 0xffffffa4
    c4c4:	ldr	r2, [fp, #-48]	; 0xffffffd0
    c4c8:	mov	r0, r3
    c4cc:	bl	9cc8 <gen_port>
    c4d0:	str	r0, [fp, #-36]	; 0xffffffdc
    c4d4:	ldr	r3, [fp, #-88]	; 0xffffffa8
    c4d8:	ldr	r1, [fp, #-92]	; 0xffffffa4
    c4dc:	ldr	r2, [fp, #-48]	; 0xffffffd0
    c4e0:	mov	r0, r3
    c4e4:	bl	9ea8 <gen_port6>
    c4e8:	mov	r3, r0
    c4ec:	ldr	r1, [fp, #-36]	; 0xffffffdc
    c4f0:	mov	r0, r3
    c4f4:	bl	32b0 <sf_gen_or>
    c4f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c4fc:	b	c76c <sf_gen_scode+0xa18>
    c500:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c504:	cmp	r3, #0
    c508:	beq	c540 <sf_gen_scode+0x7ec>
    c50c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c510:	cmp	r3, #7
    c514:	beq	c540 <sf_gen_scode+0x7ec>
    c518:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c51c:	cmp	r3, #6
    c520:	beq	c540 <sf_gen_scode+0x7ec>
    c524:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c528:	cmp	r3, #5
    c52c:	beq	c540 <sf_gen_scode+0x7ec>
    c530:	ldr	r3, [pc, #676]	; c7dc <sf_gen_scode+0xa88>
    c534:	add	r3, pc, r3
    c538:	mov	r0, r3
    c53c:	bl	291c <sf_bpf_error>
    c540:	sub	r3, fp, #92	; 0x5c
    c544:	sub	r2, fp, #100	; 0x64
    c548:	sub	r1, fp, #96	; 0x60
    c54c:	mov	r0, r4
    c550:	bl	102a4 <pcap_nametoportrange>
    c554:	mov	r3, r0
    c558:	cmp	r3, #0
    c55c:	bne	c574 <sf_gen_scode+0x820>
    c560:	mov	r1, r4
    c564:	ldr	r3, [pc, #628]	; c7e0 <sf_gen_scode+0xa8c>
    c568:	add	r3, pc, r3
    c56c:	mov	r0, r3
    c570:	bl	291c <sf_bpf_error>
    c574:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c578:	cmp	r3, #7
    c57c:	bne	c5c8 <sf_gen_scode+0x874>
    c580:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c584:	cmp	r3, #6
    c588:	bne	c5a0 <sf_gen_scode+0x84c>
    c58c:	mov	r1, r4
    c590:	ldr	r3, [pc, #588]	; c7e4 <sf_gen_scode+0xa90>
    c594:	add	r3, pc, r3
    c598:	mov	r0, r3
    c59c:	bl	291c <sf_bpf_error>
    c5a0:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c5a4:	cmp	r3, #132	; 0x84
    c5a8:	bne	c5c0 <sf_gen_scode+0x86c>
    c5ac:	mov	r1, r4
    c5b0:	ldr	r3, [pc, #560]	; c7e8 <sf_gen_scode+0xa94>
    c5b4:	add	r3, pc, r3
    c5b8:	mov	r0, r3
    c5bc:	bl	291c <sf_bpf_error>
    c5c0:	mov	r3, #17
    c5c4:	str	r3, [fp, #-92]	; 0xffffffa4
    c5c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c5cc:	cmp	r3, #6
    c5d0:	bne	c61c <sf_gen_scode+0x8c8>
    c5d4:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c5d8:	cmp	r3, #17
    c5dc:	bne	c5f4 <sf_gen_scode+0x8a0>
    c5e0:	mov	r1, r4
    c5e4:	ldr	r3, [pc, #512]	; c7ec <sf_gen_scode+0xa98>
    c5e8:	add	r3, pc, r3
    c5ec:	mov	r0, r3
    c5f0:	bl	291c <sf_bpf_error>
    c5f4:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c5f8:	cmp	r3, #132	; 0x84
    c5fc:	bne	c614 <sf_gen_scode+0x8c0>
    c600:	mov	r1, r4
    c604:	ldr	r3, [pc, #484]	; c7f0 <sf_gen_scode+0xa9c>
    c608:	add	r3, pc, r3
    c60c:	mov	r0, r3
    c610:	bl	291c <sf_bpf_error>
    c614:	mov	r3, #6
    c618:	str	r3, [fp, #-92]	; 0xffffffa4
    c61c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    c620:	cmp	r3, #5
    c624:	bne	c670 <sf_gen_scode+0x91c>
    c628:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c62c:	cmp	r3, #17
    c630:	bne	c648 <sf_gen_scode+0x8f4>
    c634:	mov	r1, r4
    c638:	ldr	r3, [pc, #436]	; c7f4 <sf_gen_scode+0xaa0>
    c63c:	add	r3, pc, r3
    c640:	mov	r0, r3
    c644:	bl	291c <sf_bpf_error>
    c648:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c64c:	cmp	r3, #6
    c650:	bne	c668 <sf_gen_scode+0x914>
    c654:	mov	r1, r4
    c658:	ldr	r3, [pc, #408]	; c7f8 <sf_gen_scode+0xaa4>
    c65c:	add	r3, pc, r3
    c660:	mov	r0, r3
    c664:	bl	291c <sf_bpf_error>
    c668:	mov	r3, #132	; 0x84
    c66c:	str	r3, [fp, #-92]	; 0xffffffa4
    c670:	ldr	r0, [fp, #-96]	; 0xffffffa0
    c674:	ldr	r1, [fp, #-100]	; 0xffffff9c
    c678:	ldr	r2, [fp, #-92]	; 0xffffffa4
    c67c:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c680:	bl	a148 <gen_portrange>
    c684:	str	r0, [fp, #-36]	; 0xffffffdc
    c688:	ldr	r0, [fp, #-96]	; 0xffffffa0
    c68c:	ldr	r1, [fp, #-100]	; 0xffffff9c
    c690:	ldr	r2, [fp, #-92]	; 0xffffffa4
    c694:	ldr	r3, [fp, #-48]	; 0xffffffd0
    c698:	bl	a3e4 <gen_portrange6>
    c69c:	mov	r3, r0
    c6a0:	ldr	r1, [fp, #-36]	; 0xffffffdc
    c6a4:	mov	r0, r3
    c6a8:	bl	32b0 <sf_gen_or>
    c6ac:	ldr	r3, [fp, #-36]	; 0xffffffdc
    c6b0:	b	c76c <sf_gen_scode+0xa18>
    c6b4:	ldr	r3, [pc, #320]	; c7fc <sf_gen_scode+0xaa8>
    c6b8:	add	r3, pc, r3
    c6bc:	mov	r0, r3
    c6c0:	bl	291c <sf_bpf_error>
    c6c4:	ldr	r1, [fp, #-44]	; 0xffffffd4
    c6c8:	mov	r0, r4
    c6cc:	bl	a4e0 <lookup_proto>
    c6d0:	mov	r3, r0
    c6d4:	str	r3, [fp, #-92]	; 0xffffffa4
    c6d8:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c6dc:	cmp	r3, #0
    c6e0:	blt	c700 <sf_gen_scode+0x9ac>
    c6e4:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c6e8:	ldr	r2, [fp, #-48]	; 0xffffffd0
    c6ec:	ldr	r1, [fp, #-44]	; 0xffffffd4
    c6f0:	mov	r0, r3
    c6f4:	bl	b8d8 <gen_proto>
    c6f8:	mov	r3, r0
    c6fc:	b	c76c <sf_gen_scode+0xa18>
    c700:	mov	r1, r4
    c704:	ldr	r3, [pc, #244]	; c800 <sf_gen_scode+0xaac>
    c708:	add	r3, pc, r3
    c70c:	mov	r0, r3
    c710:	bl	291c <sf_bpf_error>
    c714:	ldr	r1, [fp, #-44]	; 0xffffffd4
    c718:	mov	r0, r4
    c71c:	bl	a4e0 <lookup_proto>
    c720:	mov	r3, r0
    c724:	str	r3, [fp, #-92]	; 0xffffffa4
    c728:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c72c:	cmp	r3, #0
    c730:	blt	c750 <sf_gen_scode+0x9fc>
    c734:	ldr	r3, [fp, #-92]	; 0xffffffa4
    c738:	ldr	r2, [fp, #-48]	; 0xffffffd0
    c73c:	ldr	r1, [fp, #-44]	; 0xffffffd4
    c740:	mov	r0, r3
    c744:	bl	a688 <gen_protochain>
    c748:	mov	r3, r0
    c74c:	b	c76c <sf_gen_scode+0xa18>
    c750:	mov	r1, r4
    c754:	ldr	r3, [pc, #168]	; c804 <sf_gen_scode+0xab0>
    c758:	add	r3, pc, r3
    c75c:	mov	r0, r3
    c760:	bl	291c <sf_bpf_error>
    c764:	bl	2cdc <syntax>
    c768:	bl	f9c <abort@plt>
    c76c:	mov	r0, r3
    c770:	sub	sp, fp, #8
    c774:	pop	{r4, fp, pc}
    c778:	.word	0x00010fd8
    c77c:	.word	0x0002e880
    c780:	.word	0x00010ed0
    c784:	.word	0x00010e9c
    c788:	.word	0x00010e68
    c78c:	.word	0x00010e3c
    c790:	.word	0x00010e0c
    c794:	.word	0x0002e650
    c798:	.word	0x00010d20
    c79c:	.word	0x00010d6c
    c7a0:	.word	0x00010d40
    c7a4:	.word	0x0002e474
    c7a8:	.word	0x0002e4ec
    c7ac:	.word	0x0002e31c
    c7b0:	.word	0x0000ff58
    c7b4:	.word	0x00010bb0
    c7b8:	.word	0x00010bc0
    c7bc:	.word	0x00010b8c
    c7c0:	.word	0x00010b74
    c7c4:	.word	0x00010b5c
    c7c8:	.word	0x00010b50
    c7cc:	.word	0x00010b30
    c7d0:	.word	0x00010afc
    c7d4:	.word	0x00010adc
    c7d8:	.word	0x00010a94
    c7dc:	.word	0x00010a44
    c7e0:	.word	0x00010a34
    c7e4:	.word	0x00010a24
    c7e8:	.word	0x00010a20
    c7ec:	.word	0x00010a08
    c7f0:	.word	0x000109cc
    c7f4:	.word	0x000109b4
    c7f8:	.word	0x0001095c
    c7fc:	.word	0x00010954
    c800:	.word	0x00010934
    c804:	.word	0x000108e4

0000c808 <sf_gen_mcode>:
    c808:	push	{r4, r5, r6, r7, fp, lr}
    c80c:	add	fp, sp, #20
    c810:	sub	sp, sp, #24
    c814:	mov	r7, r0
    c818:	mov	r5, r1
    c81c:	mov	r4, r2
    c820:	str	r3, [fp, #-32]	; 0xffffffe0
    c824:	sub	r3, fp, #24
    c828:	mov	r1, r3
    c82c:	mov	r0, r7
    c830:	bl	105c4 <__pcap_atoin>
    c834:	mov	r6, r0
    c838:	ldr	r2, [fp, #-24]	; 0xffffffe8
    c83c:	rsb	r3, r6, #32
    c840:	lsl	r3, r2, r3
    c844:	str	r3, [fp, #-24]	; 0xffffffe8
    c848:	cmp	r5, #0
    c84c:	beq	c8a4 <sf_gen_mcode+0x9c>
    c850:	sub	r3, fp, #28
    c854:	mov	r1, r3
    c858:	mov	r0, r5
    c85c:	bl	105c4 <__pcap_atoin>
    c860:	mov	r4, r0
    c864:	ldr	r2, [fp, #-28]	; 0xffffffe4
    c868:	rsb	r3, r4, #32
    c86c:	lsl	r3, r2, r3
    c870:	str	r3, [fp, #-28]	; 0xffffffe4
    c874:	ldr	r3, [fp, #-28]	; 0xffffffe4
    c878:	mvn	r2, r3
    c87c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    c880:	and	r3, r3, r2
    c884:	cmp	r3, #0
    c888:	beq	c910 <sf_gen_mcode+0x108>
    c88c:	mov	r2, r5
    c890:	mov	r1, r7
    c894:	ldr	r3, [pc, #204]	; c968 <sf_gen_mcode+0x160>
    c898:	add	r3, pc, r3
    c89c:	mov	r0, r3
    c8a0:	bl	291c <sf_bpf_error>
    c8a4:	cmp	r4, #32
    c8a8:	ble	c8bc <sf_gen_mcode+0xb4>
    c8ac:	ldr	r3, [pc, #184]	; c96c <sf_gen_mcode+0x164>
    c8b0:	add	r3, pc, r3
    c8b4:	mov	r0, r3
    c8b8:	bl	291c <sf_bpf_error>
    c8bc:	cmp	r4, #0
    c8c0:	bne	c8d0 <sf_gen_mcode+0xc8>
    c8c4:	mov	r3, #0
    c8c8:	str	r3, [fp, #-28]	; 0xffffffe4
    c8cc:	b	c8e0 <sf_gen_mcode+0xd8>
    c8d0:	rsb	r3, r4, #32
    c8d4:	mvn	r2, #0
    c8d8:	lsl	r3, r2, r3
    c8dc:	str	r3, [fp, #-28]	; 0xffffffe4
    c8e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    c8e4:	mvn	r2, r3
    c8e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    c8ec:	and	r3, r3, r2
    c8f0:	cmp	r3, #0
    c8f4:	beq	c910 <sf_gen_mcode+0x108>
    c8f8:	mov	r2, r4
    c8fc:	mov	r1, r7
    c900:	ldr	r3, [pc, #104]	; c970 <sf_gen_mcode+0x168>
    c904:	add	r3, pc, r3
    c908:	mov	r0, r3
    c90c:	bl	291c <sf_bpf_error>
    c910:	ldrb	r3, [fp, #-32]	; 0xffffffe0
    c914:	cmp	r3, #2
    c918:	bne	c94c <sf_gen_mcode+0x144>
    c91c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    c920:	ldr	r1, [fp, #-28]	; 0xffffffe4
    c924:	ldrb	r3, [fp, #-31]	; 0xffffffe1
    c928:	mov	r2, r3
    c92c:	ldrb	r3, [fp, #-30]	; 0xffffffe2
    c930:	mov	ip, r3
    c934:	ldrb	r3, [fp, #-32]	; 0xffffffe0
    c938:	str	r3, [sp]
    c93c:	mov	r3, ip
    c940:	bl	8b88 <gen_host>
    c944:	mov	r3, r0
    c948:	b	c95c <sf_gen_mcode+0x154>
    c94c:	ldr	r3, [pc, #32]	; c974 <sf_gen_mcode+0x16c>
    c950:	add	r3, pc, r3
    c954:	mov	r0, r3
    c958:	bl	291c <sf_bpf_error>
    c95c:	mov	r0, r3
    c960:	sub	sp, fp, #20
    c964:	pop	{r4, r5, r6, r7, fp, pc}
    c968:	.word	0x000107bc
    c96c:	.word	0x000107cc
    c970:	.word	0x00010794
    c974:	.word	0x00010768

0000c978 <sf_gen_ncode>:
    c978:	push	{r4, r5, fp, lr}
    c97c:	add	fp, sp, #12
    c980:	sub	sp, sp, #40	; 0x28
    c984:	mov	r5, r0
    c988:	str	r1, [fp, #-40]	; 0xffffffd8
    c98c:	str	r2, [fp, #-44]	; 0xffffffd4
    c990:	ldrb	r3, [fp, #-43]	; 0xffffffd5
    c994:	str	r3, [fp, #-20]	; 0xffffffec
    c998:	ldrb	r3, [fp, #-42]	; 0xffffffd6
    c99c:	str	r3, [fp, #-24]	; 0xffffffe8
    c9a0:	cmp	r5, #0
    c9a4:	bne	c9b0 <sf_gen_ncode+0x38>
    c9a8:	mov	r4, #32
    c9ac:	b	c9e8 <sf_gen_ncode+0x70>
    c9b0:	ldrb	r3, [fp, #-43]	; 0xffffffd5
    c9b4:	cmp	r3, #12
    c9b8:	bne	c9d4 <sf_gen_ncode+0x5c>
    c9bc:	sub	r3, fp, #40	; 0x28
    c9c0:	mov	r1, r3
    c9c4:	mov	r0, r5
    c9c8:	bl	106c0 <__pcap_atodn>
    c9cc:	mov	r4, r0
    c9d0:	b	c9e8 <sf_gen_ncode+0x70>
    c9d4:	sub	r3, fp, #40	; 0x28
    c9d8:	mov	r1, r3
    c9dc:	mov	r0, r5
    c9e0:	bl	105c4 <__pcap_atoin>
    c9e4:	mov	r4, r0
    c9e8:	ldrb	r3, [fp, #-44]	; 0xffffffd4
    c9ec:	cmp	r3, #4
    c9f0:	beq	cc9c <sf_gen_ncode+0x324>
    c9f4:	cmp	r3, #4
    c9f8:	bgt	ca10 <sf_gen_ncode+0x98>
    c9fc:	cmp	r3, #0
    ca00:	blt	cce8 <sf_gen_ncode+0x370>
    ca04:	cmp	r3, #2
    ca08:	ble	ca34 <sf_gen_ncode+0xbc>
    ca0c:	b	cb24 <sf_gen_ncode+0x1ac>
    ca10:	cmp	r3, #6
    ca14:	beq	ccc8 <sf_gen_ncode+0x350>
    ca18:	cmp	r3, #6
    ca1c:	blt	ccac <sf_gen_ncode+0x334>
    ca20:	cmp	r3, #7
    ca24:	beq	cbd8 <sf_gen_ncode+0x260>
    ca28:	cmp	r3, #255	; 0xff
    ca2c:	beq	cce4 <sf_gen_ncode+0x36c>
    ca30:	b	cce8 <sf_gen_ncode+0x370>
    ca34:	ldr	r3, [fp, #-20]	; 0xffffffec
    ca38:	cmp	r3, #12
    ca3c:	bne	ca64 <sf_gen_ncode+0xec>
    ca40:	ldr	r0, [fp, #-40]	; 0xffffffd8
    ca44:	ldrb	r3, [fp, #-44]	; 0xffffffd4
    ca48:	str	r3, [sp]
    ca4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ca50:	ldr	r2, [fp, #-20]	; 0xffffffec
    ca54:	mov	r1, #0
    ca58:	bl	8b88 <gen_host>
    ca5c:	mov	r3, r0
    ca60:	b	ccec <sf_gen_ncode+0x374>
    ca64:	ldr	r3, [fp, #-20]	; 0xffffffec
    ca68:	cmp	r3, #1
    ca6c:	bne	ca80 <sf_gen_ncode+0x108>
    ca70:	ldr	r3, [pc, #640]	; ccf8 <sf_gen_ncode+0x380>
    ca74:	add	r3, pc, r3
    ca78:	mov	r0, r3
    ca7c:	bl	291c <sf_bpf_error>
    ca80:	mvn	r3, #0
    ca84:	str	r3, [fp, #-16]
    ca88:	cmp	r5, #0
    ca8c:	bne	cad8 <sf_gen_ncode+0x160>
    ca90:	ldrb	r3, [fp, #-44]	; 0xffffffd4
    ca94:	cmp	r3, #2
    ca98:	bne	cad8 <sf_gen_ncode+0x160>
    ca9c:	b	cab8 <sf_gen_ncode+0x140>
    caa0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    caa4:	lsl	r3, r3, #8
    caa8:	str	r3, [fp, #-40]	; 0xffffffd8
    caac:	ldr	r3, [fp, #-16]
    cab0:	lsl	r3, r3, #8
    cab4:	str	r3, [fp, #-16]
    cab8:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cabc:	cmp	r3, #0
    cac0:	beq	cafc <sf_gen_ncode+0x184>
    cac4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cac8:	and	r3, r3, #-16777216	; 0xff000000
    cacc:	cmp	r3, #0
    cad0:	beq	caa0 <sf_gen_ncode+0x128>
    cad4:	b	cafc <sf_gen_ncode+0x184>
    cad8:	ldr	r2, [fp, #-40]	; 0xffffffd8
    cadc:	rsb	r3, r4, #32
    cae0:	lsl	r3, r2, r3
    cae4:	str	r3, [fp, #-40]	; 0xffffffd8
    cae8:	rsb	r3, r4, #32
    caec:	ldr	r2, [fp, #-16]
    caf0:	lsl	r3, r2, r3
    caf4:	str	r3, [fp, #-16]
    caf8:	b	cb00 <sf_gen_ncode+0x188>
    cafc:	nop			; (mov r0, r0)
    cb00:	ldr	r0, [fp, #-40]	; 0xffffffd8
    cb04:	ldrb	r3, [fp, #-44]	; 0xffffffd4
    cb08:	str	r3, [sp]
    cb0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    cb10:	ldr	r2, [fp, #-20]	; 0xffffffec
    cb14:	ldr	r1, [fp, #-16]
    cb18:	bl	8b88 <gen_host>
    cb1c:	mov	r3, r0
    cb20:	b	ccec <sf_gen_ncode+0x374>
    cb24:	ldr	r3, [fp, #-20]	; 0xffffffec
    cb28:	cmp	r3, #7
    cb2c:	bne	cb3c <sf_gen_ncode+0x1c4>
    cb30:	mov	r3, #17
    cb34:	str	r3, [fp, #-20]	; 0xffffffec
    cb38:	b	cb94 <sf_gen_ncode+0x21c>
    cb3c:	ldr	r3, [fp, #-20]	; 0xffffffec
    cb40:	cmp	r3, #6
    cb44:	bne	cb54 <sf_gen_ncode+0x1dc>
    cb48:	mov	r3, #6
    cb4c:	str	r3, [fp, #-20]	; 0xffffffec
    cb50:	b	cb94 <sf_gen_ncode+0x21c>
    cb54:	ldr	r3, [fp, #-20]	; 0xffffffec
    cb58:	cmp	r3, #5
    cb5c:	bne	cb6c <sf_gen_ncode+0x1f4>
    cb60:	mov	r3, #132	; 0x84
    cb64:	str	r3, [fp, #-20]	; 0xffffffec
    cb68:	b	cb94 <sf_gen_ncode+0x21c>
    cb6c:	ldr	r3, [fp, #-20]	; 0xffffffec
    cb70:	cmp	r3, #0
    cb74:	bne	cb84 <sf_gen_ncode+0x20c>
    cb78:	mvn	r3, #0
    cb7c:	str	r3, [fp, #-20]	; 0xffffffec
    cb80:	b	cb94 <sf_gen_ncode+0x21c>
    cb84:	ldr	r3, [pc, #368]	; ccfc <sf_gen_ncode+0x384>
    cb88:	add	r3, pc, r3
    cb8c:	mov	r0, r3
    cb90:	bl	291c <sf_bpf_error>
    cb94:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cb98:	ldr	r2, [fp, #-24]	; 0xffffffe8
    cb9c:	ldr	r1, [fp, #-20]	; 0xffffffec
    cba0:	mov	r0, r3
    cba4:	bl	9cc8 <gen_port>
    cba8:	str	r0, [fp, #-28]	; 0xffffffe4
    cbac:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cbb0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    cbb4:	ldr	r1, [fp, #-20]	; 0xffffffec
    cbb8:	mov	r0, r3
    cbbc:	bl	9ea8 <gen_port6>
    cbc0:	mov	r3, r0
    cbc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    cbc8:	mov	r0, r3
    cbcc:	bl	32b0 <sf_gen_or>
    cbd0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    cbd4:	b	ccec <sf_gen_ncode+0x374>
    cbd8:	ldr	r3, [fp, #-20]	; 0xffffffec
    cbdc:	cmp	r3, #7
    cbe0:	bne	cbf0 <sf_gen_ncode+0x278>
    cbe4:	mov	r3, #17
    cbe8:	str	r3, [fp, #-20]	; 0xffffffec
    cbec:	b	cc48 <sf_gen_ncode+0x2d0>
    cbf0:	ldr	r3, [fp, #-20]	; 0xffffffec
    cbf4:	cmp	r3, #6
    cbf8:	bne	cc08 <sf_gen_ncode+0x290>
    cbfc:	mov	r3, #6
    cc00:	str	r3, [fp, #-20]	; 0xffffffec
    cc04:	b	cc48 <sf_gen_ncode+0x2d0>
    cc08:	ldr	r3, [fp, #-20]	; 0xffffffec
    cc0c:	cmp	r3, #5
    cc10:	bne	cc20 <sf_gen_ncode+0x2a8>
    cc14:	mov	r3, #132	; 0x84
    cc18:	str	r3, [fp, #-20]	; 0xffffffec
    cc1c:	b	cc48 <sf_gen_ncode+0x2d0>
    cc20:	ldr	r3, [fp, #-20]	; 0xffffffec
    cc24:	cmp	r3, #0
    cc28:	bne	cc38 <sf_gen_ncode+0x2c0>
    cc2c:	mvn	r3, #0
    cc30:	str	r3, [fp, #-20]	; 0xffffffec
    cc34:	b	cc48 <sf_gen_ncode+0x2d0>
    cc38:	ldr	r3, [pc, #192]	; cd00 <sf_gen_ncode+0x388>
    cc3c:	add	r3, pc, r3
    cc40:	mov	r0, r3
    cc44:	bl	291c <sf_bpf_error>
    cc48:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cc4c:	mov	r0, r3
    cc50:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cc54:	mov	r1, r3
    cc58:	ldr	r3, [fp, #-24]	; 0xffffffe8
    cc5c:	ldr	r2, [fp, #-20]	; 0xffffffec
    cc60:	bl	a148 <gen_portrange>
    cc64:	str	r0, [fp, #-32]	; 0xffffffe0
    cc68:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cc6c:	mov	r0, r3
    cc70:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cc74:	mov	r1, r3
    cc78:	ldr	r3, [fp, #-24]	; 0xffffffe8
    cc7c:	ldr	r2, [fp, #-20]	; 0xffffffec
    cc80:	bl	a3e4 <gen_portrange6>
    cc84:	mov	r3, r0
    cc88:	ldr	r1, [fp, #-32]	; 0xffffffe0
    cc8c:	mov	r0, r3
    cc90:	bl	32b0 <sf_gen_or>
    cc94:	ldr	r3, [fp, #-32]	; 0xffffffe0
    cc98:	b	ccec <sf_gen_ncode+0x374>
    cc9c:	ldr	r3, [pc, #96]	; cd04 <sf_gen_ncode+0x38c>
    cca0:	add	r3, pc, r3
    cca4:	mov	r0, r3
    cca8:	bl	291c <sf_bpf_error>
    ccac:	ldr	r3, [fp, #-40]	; 0xffffffd8
    ccb0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    ccb4:	ldr	r1, [fp, #-20]	; 0xffffffec
    ccb8:	mov	r0, r3
    ccbc:	bl	b8d8 <gen_proto>
    ccc0:	mov	r3, r0
    ccc4:	b	ccec <sf_gen_ncode+0x374>
    ccc8:	ldr	r3, [fp, #-40]	; 0xffffffd8
    cccc:	ldr	r2, [fp, #-24]	; 0xffffffe8
    ccd0:	ldr	r1, [fp, #-20]	; 0xffffffec
    ccd4:	mov	r0, r3
    ccd8:	bl	a688 <gen_protochain>
    ccdc:	mov	r3, r0
    cce0:	b	ccec <sf_gen_ncode+0x374>
    cce4:	bl	2cdc <syntax>
    cce8:	bl	f9c <abort@plt>
    ccec:	mov	r0, r3
    ccf0:	sub	sp, fp, #12
    ccf4:	pop	{r4, r5, fp, pc}
    ccf8:	.word	0x00010664
    ccfc:	.word	0x00010384
    cd00:	.word	0x0001033c
    cd04:	.word	0x00010454

0000cd08 <sf_gen_mcode6>:
    cd08:	push	{r4, r5, fp, lr}
    cd0c:	add	fp, sp, #12
    cd10:	sub	sp, sp, #56	; 0x38
    cd14:	mov	r5, r0
    cd18:	mov	r4, r2
    cd1c:	str	r3, [fp, #-56]	; 0xffffffc8
    cd20:	cmp	r1, #0
    cd24:	beq	cd38 <sf_gen_mcode6+0x30>
    cd28:	ldr	r3, [pc, #660]	; cfc4 <sf_gen_mcode6+0x2bc>
    cd2c:	add	r3, pc, r3
    cd30:	mov	r0, r3
    cd34:	bl	291c <sf_bpf_error>
    cd38:	mov	r0, r5
    cd3c:	bl	100a8 <pcap_nametoaddrinfo>
    cd40:	str	r0, [fp, #-16]
    cd44:	ldr	r3, [fp, #-16]
    cd48:	cmp	r3, #0
    cd4c:	bne	cd64 <sf_gen_mcode6+0x5c>
    cd50:	mov	r1, r5
    cd54:	ldr	r3, [pc, #620]	; cfc8 <sf_gen_mcode6+0x2c0>
    cd58:	add	r3, pc, r3
    cd5c:	mov	r0, r3
    cd60:	bl	291c <sf_bpf_error>
    cd64:	ldr	r3, [pc, #608]	; cfcc <sf_gen_mcode6+0x2c4>
    cd68:	add	r3, pc, r3
    cd6c:	ldr	r2, [fp, #-16]
    cd70:	str	r2, [r3]
    cd74:	ldr	r3, [fp, #-16]
    cd78:	ldr	r3, [r3, #28]
    cd7c:	cmp	r3, #0
    cd80:	beq	cd98 <sf_gen_mcode6+0x90>
    cd84:	mov	r1, r5
    cd88:	ldr	r3, [pc, #576]	; cfd0 <sf_gen_mcode6+0x2c8>
    cd8c:	add	r3, pc, r3
    cd90:	mov	r0, r3
    cd94:	bl	291c <sf_bpf_error>
    cd98:	ldr	r3, [fp, #-16]
    cd9c:	ldr	r3, [r3, #20]
    cda0:	add	r3, r3, #8
    cda4:	str	r3, [fp, #-20]	; 0xffffffec
    cda8:	mov	r3, r4
    cdac:	cmp	r3, #128	; 0x80
    cdb0:	bls	cdc8 <sf_gen_mcode6+0xc0>
    cdb4:	mov	r1, #128	; 0x80
    cdb8:	ldr	r3, [pc, #532]	; cfd4 <sf_gen_mcode6+0x2cc>
    cdbc:	add	r3, pc, r3
    cdc0:	mov	r0, r3
    cdc4:	bl	291c <sf_bpf_error>
    cdc8:	sub	r3, fp, #48	; 0x30
    cdcc:	mov	r2, #16
    cdd0:	mov	r1, #0
    cdd4:	mov	r0, r3
    cdd8:	bl	ef4 <memset@plt>
    cddc:	mov	r3, r4
    cde0:	add	r2, r3, #7
    cde4:	cmp	r3, #0
    cde8:	movlt	r3, r2
    cdec:	movge	r3, r3
    cdf0:	asr	r3, r3, #3
    cdf4:	mov	r2, r3
    cdf8:	sub	r3, fp, #48	; 0x30
    cdfc:	mov	r1, #255	; 0xff
    ce00:	mov	r0, r3
    ce04:	bl	ef4 <memset@plt>
    ce08:	mov	r3, r4
    ce0c:	and	r3, r3, #7
    ce10:	cmp	r3, #0
    ce14:	beq	ce64 <sf_gen_mcode6+0x15c>
    ce18:	mov	r3, r4
    ce1c:	add	r2, r3, #7
    ce20:	cmp	r3, #0
    ce24:	movlt	r3, r2
    ce28:	movge	r3, r3
    ce2c:	asr	r3, r3, #3
    ce30:	mov	r1, r3
    ce34:	asr	r3, r4, #31
    ce38:	lsr	r3, r3, #29
    ce3c:	add	r2, r4, r3
    ce40:	and	r2, r2, #7
    ce44:	sub	r3, r2, r3
    ce48:	rsb	r3, r3, #8
    ce4c:	mov	r2, #255	; 0xff
    ce50:	lsl	r3, r2, r3
    ce54:	uxtb	r2, r3
    ce58:	sub	r3, fp, #12
    ce5c:	add	r3, r3, r1
    ce60:	strb	r2, [r3, #-36]	; 0xffffffdc
    ce64:	ldr	r3, [fp, #-20]	; 0xffffffec
    ce68:	str	r3, [fp, #-24]	; 0xffffffe8
    ce6c:	sub	r3, fp, #48	; 0x30
    ce70:	str	r3, [fp, #-28]	; 0xffffffe4
    ce74:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ce78:	ldr	r2, [r3]
    ce7c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    ce80:	ldr	r3, [r3]
    ce84:	mvn	r3, r3
    ce88:	and	r3, r3, r2
    ce8c:	cmp	r3, #0
    ce90:	bne	cf0c <sf_gen_mcode6+0x204>
    ce94:	ldr	r3, [fp, #-24]	; 0xffffffe8
    ce98:	add	r3, r3, #4
    ce9c:	ldr	r2, [r3]
    cea0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    cea4:	add	r3, r3, #4
    cea8:	ldr	r3, [r3]
    ceac:	mvn	r3, r3
    ceb0:	and	r3, r3, r2
    ceb4:	cmp	r3, #0
    ceb8:	bne	cf0c <sf_gen_mcode6+0x204>
    cebc:	ldr	r3, [fp, #-24]	; 0xffffffe8
    cec0:	add	r3, r3, #8
    cec4:	ldr	r2, [r3]
    cec8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    cecc:	add	r3, r3, #8
    ced0:	ldr	r3, [r3]
    ced4:	mvn	r3, r3
    ced8:	and	r3, r3, r2
    cedc:	cmp	r3, #0
    cee0:	bne	cf0c <sf_gen_mcode6+0x204>
    cee4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    cee8:	add	r3, r3, #12
    ceec:	ldr	r2, [r3]
    cef0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    cef4:	add	r3, r3, #12
    cef8:	ldr	r3, [r3]
    cefc:	mvn	r3, r3
    cf00:	and	r3, r3, r2
    cf04:	cmp	r3, #0
    cf08:	beq	cf24 <sf_gen_mcode6+0x21c>
    cf0c:	mov	r2, r4
    cf10:	mov	r1, r5
    cf14:	ldr	r3, [pc, #188]	; cfd8 <sf_gen_mcode6+0x2d0>
    cf18:	add	r3, pc, r3
    cf1c:	mov	r0, r3
    cf20:	bl	291c <sf_bpf_error>
    cf24:	ldrb	r3, [fp, #-56]	; 0xffffffc8
    cf28:	cmp	r3, #0
    cf2c:	blt	cfa8 <sf_gen_mcode6+0x2a0>
    cf30:	cmp	r3, #1
    cf34:	ble	cf44 <sf_gen_mcode6+0x23c>
    cf38:	cmp	r3, #2
    cf3c:	beq	cf5c <sf_gen_mcode6+0x254>
    cf40:	b	cfa8 <sf_gen_mcode6+0x2a0>
    cf44:	cmp	r4, #128	; 0x80
    cf48:	beq	cf5c <sf_gen_mcode6+0x254>
    cf4c:	ldr	r3, [pc, #136]	; cfdc <sf_gen_mcode6+0x2d4>
    cf50:	add	r3, pc, r3
    cf54:	mov	r0, r3
    cf58:	bl	291c <sf_bpf_error>
    cf5c:	ldrb	r3, [fp, #-55]	; 0xffffffc9
    cf60:	mov	r2, r3
    cf64:	ldrb	r3, [fp, #-54]	; 0xffffffca
    cf68:	mov	r0, r3
    cf6c:	ldrb	r3, [fp, #-56]	; 0xffffffc8
    cf70:	sub	r1, fp, #48	; 0x30
    cf74:	str	r3, [sp]
    cf78:	mov	r3, r0
    cf7c:	ldr	r0, [fp, #-20]	; 0xffffffec
    cf80:	bl	901c <gen_host6>
    cf84:	str	r0, [fp, #-32]	; 0xffffffe0
    cf88:	ldr	r3, [pc, #80]	; cfe0 <sf_gen_mcode6+0x2d8>
    cf8c:	add	r3, pc, r3
    cf90:	mov	r2, #0
    cf94:	str	r2, [r3]
    cf98:	ldr	r0, [fp, #-16]
    cf9c:	bl	f60 <freeaddrinfo@plt>
    cfa0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    cfa4:	b	cfb8 <sf_gen_mcode6+0x2b0>
    cfa8:	ldr	r3, [pc, #52]	; cfe4 <sf_gen_mcode6+0x2dc>
    cfac:	add	r3, pc, r3
    cfb0:	mov	r0, r3
    cfb4:	bl	291c <sf_bpf_error>
    cfb8:	mov	r0, r3
    cfbc:	sub	sp, fp, #12
    cfc0:	pop	{r4, r5, fp, pc}
    cfc4:	.word	0x000103e4
    cfc8:	.word	0x000103d0
    cfcc:	.word	0x0002d8a0
    cfd0:	.word	0x000103b4
    cfd4:	.word	0x000103a4
    cfd8:	.word	0x00010180
    cfdc:	.word	0x00010168
    cfe0:	.word	0x0002d67c
    cfe4:	.word	0x000101d0

0000cfe8 <sf_gen_ecode>:
    cfe8:	push	{r4, fp, lr}
    cfec:	add	fp, sp, #8
    cff0:	sub	sp, sp, #20
    cff4:	mov	r4, r0
    cff8:	str	r1, [fp, #-24]	; 0xffffffe8
    cffc:	ldrb	r3, [fp, #-24]	; 0xffffffe8
    d000:	cmp	r3, #1
    d004:	beq	d014 <sf_gen_ecode+0x2c>
    d008:	ldrb	r3, [fp, #-24]	; 0xffffffe8
    d00c:	cmp	r3, #0
    d010:	bne	d18c <sf_gen_ecode+0x1a4>
    d014:	ldrb	r3, [fp, #-23]	; 0xffffffe9
    d018:	cmp	r3, #1
    d01c:	bne	d18c <sf_gen_ecode+0x1a4>
    d020:	ldr	r3, [pc, #384]	; d1a8 <sf_gen_ecode+0x1c0>
    d024:	add	r3, pc, r3
    d028:	ldr	r3, [r3]
    d02c:	cmp	r3, #119	; 0x77
    d030:	beq	d0ec <sf_gen_ecode+0x104>
    d034:	cmp	r3, #119	; 0x77
    d038:	bgt	d06c <sf_gen_ecode+0x84>
    d03c:	cmp	r3, #6
    d040:	beq	d0d4 <sf_gen_ecode+0xec>
    d044:	cmp	r3, #6
    d048:	bgt	d058 <sf_gen_ecode+0x70>
    d04c:	cmp	r3, #1
    d050:	beq	d0a4 <sf_gen_ecode+0xbc>
    d054:	b	d178 <sf_gen_ecode+0x190>
    d058:	cmp	r3, #10
    d05c:	beq	d0bc <sf_gen_ecode+0xd4>
    d060:	cmp	r3, #105	; 0x69
    d064:	beq	d0ec <sf_gen_ecode+0x104>
    d068:	b	d178 <sf_gen_ecode+0x190>
    d06c:	cmp	r3, #127	; 0x7f
    d070:	beq	d0ec <sf_gen_ecode+0x104>
    d074:	cmp	r3, #127	; 0x7f
    d078:	bgt	d090 <sf_gen_ecode+0xa8>
    d07c:	cmp	r3, #122	; 0x7a
    d080:	beq	d160 <sf_gen_ecode+0x178>
    d084:	cmp	r3, #123	; 0x7b
    d088:	beq	d104 <sf_gen_ecode+0x11c>
    d08c:	b	d178 <sf_gen_ecode+0x190>
    d090:	cmp	r3, #163	; 0xa3
    d094:	beq	d0ec <sf_gen_ecode+0x104>
    d098:	cmp	r3, #192	; 0xc0
    d09c:	beq	d0ec <sf_gen_ecode+0x104>
    d0a0:	b	d178 <sf_gen_ecode+0x190>
    d0a4:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d0a8:	mov	r1, r3
    d0ac:	mov	r0, r4
    d0b0:	bl	7de8 <gen_ehostop>
    d0b4:	mov	r3, r0
    d0b8:	b	d19c <sf_gen_ecode+0x1b4>
    d0bc:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d0c0:	mov	r1, r3
    d0c4:	mov	r0, r4
    d0c8:	bl	7ee0 <gen_fhostop>
    d0cc:	mov	r3, r0
    d0d0:	b	d19c <sf_gen_ecode+0x1b4>
    d0d4:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d0d8:	mov	r1, r3
    d0dc:	mov	r0, r4
    d0e0:	bl	7fc4 <gen_thostop>
    d0e4:	mov	r3, r0
    d0e8:	b	d19c <sf_gen_ecode+0x1b4>
    d0ec:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d0f0:	mov	r1, r3
    d0f4:	mov	r0, r4
    d0f8:	bl	80a0 <gen_wlanhostop>
    d0fc:	mov	r3, r0
    d100:	b	d19c <sf_gen_ecode+0x1b4>
    d104:	ldr	r3, [pc, #160]	; d1ac <sf_gen_ecode+0x1c4>
    d108:	add	r3, pc, r3
    d10c:	ldr	r3, [r3]
    d110:	cmp	r3, #0
    d114:	beq	d188 <sf_gen_ecode+0x1a0>
    d118:	mov	r3, #65280	; 0xff00
    d11c:	mov	r2, #8
    d120:	mov	r1, #4
    d124:	mov	r0, #1
    d128:	bl	338c <gen_cmp>
    d12c:	str	r0, [fp, #-16]
    d130:	ldr	r0, [fp, #-16]
    d134:	bl	3348 <sf_gen_not>
    d138:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d13c:	mov	r1, r3
    d140:	mov	r0, r4
    d144:	bl	7de8 <gen_ehostop>
    d148:	str	r0, [fp, #-20]	; 0xffffffec
    d14c:	ldr	r1, [fp, #-20]	; 0xffffffec
    d150:	ldr	r0, [fp, #-16]
    d154:	bl	31f4 <sf_gen_and>
    d158:	ldr	r3, [fp, #-20]	; 0xffffffec
    d15c:	b	d19c <sf_gen_ecode+0x1b4>
    d160:	ldrb	r3, [fp, #-22]	; 0xffffffea
    d164:	mov	r1, r3
    d168:	mov	r0, r4
    d16c:	bl	86a0 <gen_ipfchostop>
    d170:	mov	r3, r0
    d174:	b	d19c <sf_gen_ecode+0x1b4>
    d178:	ldr	r3, [pc, #48]	; d1b0 <sf_gen_ecode+0x1c8>
    d17c:	add	r3, pc, r3
    d180:	mov	r0, r3
    d184:	bl	291c <sf_bpf_error>
    d188:	nop			; (mov r0, r0)
    d18c:	ldr	r3, [pc, #32]	; d1b4 <sf_gen_ecode+0x1cc>
    d190:	add	r3, pc, r3
    d194:	mov	r0, r3
    d198:	bl	291c <sf_bpf_error>
    d19c:	mov	r0, r3
    d1a0:	sub	sp, fp, #8
    d1a4:	pop	{r4, fp, pc}
    d1a8:	.word	0x0002d6c8
    d1ac:	.word	0x0002d5b4
    d1b0:	.word	0x00010028
    d1b4:	.word	0x00010070

0000d1b8 <sf_append>:
    d1b8:	push	{fp}		; (str fp, [sp, #-4]!)
    d1bc:	add	fp, sp, #0
    d1c0:	sub	sp, sp, #12
    d1c4:	str	r0, [fp, #-8]
    d1c8:	str	r1, [fp, #-12]
    d1cc:	b	d1dc <sf_append+0x24>
    d1d0:	ldr	r3, [fp, #-8]
    d1d4:	ldr	r3, [r3, #16]
    d1d8:	str	r3, [fp, #-8]
    d1dc:	ldr	r3, [fp, #-8]
    d1e0:	ldr	r3, [r3, #16]
    d1e4:	cmp	r3, #0
    d1e8:	bne	d1d0 <sf_append+0x18>
    d1ec:	ldr	r3, [fp, #-8]
    d1f0:	ldr	r2, [fp, #-12]
    d1f4:	str	r2, [r3, #16]
    d1f8:	nop			; (mov r0, r0)
    d1fc:	add	sp, fp, #0
    d200:	pop	{fp}		; (ldr fp, [sp], #4)
    d204:	bx	lr

0000d208 <xfer_to_x>:
    d208:	push	{fp, lr}
    d20c:	add	fp, sp, #4
    d210:	sub	sp, sp, #16
    d214:	str	r0, [fp, #-16]
    d218:	mov	r0, #97	; 0x61
    d21c:	bl	2c6c <new_stmt>
    d220:	str	r0, [fp, #-8]
    d224:	ldr	r3, [fp, #-16]
    d228:	ldr	r2, [r3, #8]
    d22c:	ldr	r3, [fp, #-8]
    d230:	str	r2, [r3, #12]
    d234:	ldr	r3, [fp, #-8]
    d238:	mov	r0, r3
    d23c:	sub	sp, fp, #4
    d240:	pop	{fp, pc}

0000d244 <xfer_to_a>:
    d244:	push	{fp, lr}
    d248:	add	fp, sp, #4
    d24c:	sub	sp, sp, #16
    d250:	str	r0, [fp, #-16]
    d254:	mov	r0, #96	; 0x60
    d258:	bl	2c6c <new_stmt>
    d25c:	str	r0, [fp, #-8]
    d260:	ldr	r3, [fp, #-16]
    d264:	ldr	r2, [r3, #8]
    d268:	ldr	r3, [fp, #-8]
    d26c:	str	r2, [r3, #12]
    d270:	ldr	r3, [fp, #-8]
    d274:	mov	r0, r3
    d278:	sub	sp, fp, #4
    d27c:	pop	{fp, pc}

0000d280 <sf_gen_load>:
    d280:	push	{r4, fp, lr}
    d284:	add	fp, sp, #8
    d288:	sub	sp, sp, #36	; 0x24
    d28c:	str	r0, [fp, #-32]	; 0xffffffe0
    d290:	str	r1, [fp, #-36]	; 0xffffffdc
    d294:	str	r2, [fp, #-40]	; 0xffffffd8
    d298:	bl	dc1c <alloc_reg>
    d29c:	str	r0, [fp, #-20]	; 0xffffffec
    d2a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d2a4:	ldr	r3, [r3, #8]
    d2a8:	mov	r0, r3
    d2ac:	bl	dd0c <free_reg>
    d2b0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d2b4:	cmp	r3, #2
    d2b8:	beq	d2e8 <sf_gen_load+0x68>
    d2bc:	cmp	r3, #4
    d2c0:	beq	d2f4 <sf_gen_load+0x74>
    d2c4:	cmp	r3, #1
    d2c8:	beq	d2dc <sf_gen_load+0x5c>
    d2cc:	ldr	r3, [pc, #1204]	; d788 <sf_gen_load+0x508>
    d2d0:	add	r3, pc, r3
    d2d4:	mov	r0, r3
    d2d8:	bl	291c <sf_bpf_error>
    d2dc:	mov	r3, #16
    d2e0:	str	r3, [fp, #-40]	; 0xffffffd8
    d2e4:	b	d300 <sf_gen_load+0x80>
    d2e8:	mov	r3, #8
    d2ec:	str	r3, [fp, #-40]	; 0xffffffd8
    d2f0:	b	d300 <sf_gen_load+0x80>
    d2f4:	mov	r3, #0
    d2f8:	str	r3, [fp, #-40]	; 0xffffffd8
    d2fc:	nop			; (mov r0, r0)
    d300:	ldr	r3, [fp, #-32]	; 0xffffffe0
    d304:	sub	r3, r3, #1
    d308:	cmp	r3, #39	; 0x27
    d30c:	addls	pc, pc, r3, lsl #2
    d310:	b	d3b4 <sf_gen_load+0x134>
    d314:	b	d454 <sf_gen_load+0x1d4>
    d318:	b	d510 <sf_gen_load+0x290>
    d31c:	b	d510 <sf_gen_load+0x290>
    d320:	b	d510 <sf_gen_load+0x290>
    d324:	b	d618 <sf_gen_load+0x398>
    d328:	b	d618 <sf_gen_load+0x398>
    d32c:	b	d618 <sf_gen_load+0x398>
    d330:	b	d618 <sf_gen_load+0x398>
    d334:	b	d618 <sf_gen_load+0x398>
    d338:	b	d618 <sf_gen_load+0x398>
    d33c:	b	d510 <sf_gen_load+0x290>
    d340:	b	d510 <sf_gen_load+0x290>
    d344:	b	d510 <sf_gen_load+0x290>
    d348:	b	d510 <sf_gen_load+0x290>
    d34c:	b	d510 <sf_gen_load+0x290>
    d350:	b	d510 <sf_gen_load+0x290>
    d354:	b	d510 <sf_gen_load+0x290>
    d358:	b	d730 <sf_gen_load+0x4b0>
    d35c:	b	d3b4 <sf_gen_load+0x134>
    d360:	b	d3b4 <sf_gen_load+0x134>
    d364:	b	d618 <sf_gen_load+0x398>
    d368:	b	d618 <sf_gen_load+0x398>
    d36c:	b	d3b4 <sf_gen_load+0x134>
    d370:	b	d3b4 <sf_gen_load+0x134>
    d374:	b	d3b4 <sf_gen_load+0x134>
    d378:	b	d3b4 <sf_gen_load+0x134>
    d37c:	b	d3b4 <sf_gen_load+0x134>
    d380:	b	d3b4 <sf_gen_load+0x134>
    d384:	b	d3b4 <sf_gen_load+0x134>
    d388:	b	d3b4 <sf_gen_load+0x134>
    d38c:	b	d3b4 <sf_gen_load+0x134>
    d390:	b	d3b4 <sf_gen_load+0x134>
    d394:	b	d3b4 <sf_gen_load+0x134>
    d398:	b	d3b4 <sf_gen_load+0x134>
    d39c:	b	d3b4 <sf_gen_load+0x134>
    d3a0:	b	d3b4 <sf_gen_load+0x134>
    d3a4:	b	d3b4 <sf_gen_load+0x134>
    d3a8:	b	d3b4 <sf_gen_load+0x134>
    d3ac:	b	d3b4 <sf_gen_load+0x134>
    d3b0:	b	d3c4 <sf_gen_load+0x144>
    d3b4:	ldr	r3, [pc, #976]	; d78c <sf_gen_load+0x50c>
    d3b8:	add	r3, pc, r3
    d3bc:	mov	r0, r3
    d3c0:	bl	291c <sf_bpf_error>
    d3c4:	ldr	r3, [pc, #964]	; d790 <sf_gen_load+0x510>
    d3c8:	add	r3, pc, r3
    d3cc:	ldr	r3, [r3]
    d3d0:	cmp	r3, #163	; 0xa3
    d3d4:	beq	d410 <sf_gen_load+0x190>
    d3d8:	ldr	r3, [pc, #948]	; d794 <sf_gen_load+0x514>
    d3dc:	add	r3, pc, r3
    d3e0:	ldr	r3, [r3]
    d3e4:	cmp	r3, #127	; 0x7f
    d3e8:	beq	d410 <sf_gen_load+0x190>
    d3ec:	ldr	r3, [pc, #932]	; d798 <sf_gen_load+0x518>
    d3f0:	add	r3, pc, r3
    d3f4:	ldr	r3, [r3]
    d3f8:	cmp	r3, #119	; 0x77
    d3fc:	beq	d410 <sf_gen_load+0x190>
    d400:	ldr	r3, [pc, #916]	; d79c <sf_gen_load+0x51c>
    d404:	add	r3, pc, r3
    d408:	mov	r0, r3
    d40c:	bl	291c <sf_bpf_error>
    d410:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d414:	bl	d208 <xfer_to_x>
    d418:	str	r0, [fp, #-16]
    d41c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d420:	orr	r3, r3, #64	; 0x40
    d424:	mov	r0, r3
    d428:	bl	2c6c <new_stmt>
    d42c:	str	r0, [fp, #-24]	; 0xffffffe8
    d430:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d434:	ldr	r0, [fp, #-16]
    d438:	bl	d1b8 <sf_append>
    d43c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d440:	ldr	r3, [r3, #4]
    d444:	ldr	r1, [fp, #-16]
    d448:	mov	r0, r3
    d44c:	bl	d1b8 <sf_append>
    d450:	b	d740 <sf_gen_load+0x4c0>
    d454:	bl	69a4 <gen_llprefixlen>
    d458:	str	r0, [fp, #-16]
    d45c:	ldr	r3, [fp, #-16]
    d460:	cmp	r3, #0
    d464:	beq	d4b4 <sf_gen_load+0x234>
    d468:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d46c:	bl	d244 <xfer_to_a>
    d470:	mov	r3, r0
    d474:	mov	r1, r3
    d478:	ldr	r0, [fp, #-16]
    d47c:	bl	d1b8 <sf_append>
    d480:	mov	r0, #12
    d484:	bl	2c6c <new_stmt>
    d488:	mov	r3, r0
    d48c:	mov	r1, r3
    d490:	ldr	r0, [fp, #-16]
    d494:	bl	d1b8 <sf_append>
    d498:	mov	r0, #7
    d49c:	bl	2c6c <new_stmt>
    d4a0:	mov	r3, r0
    d4a4:	mov	r1, r3
    d4a8:	ldr	r0, [fp, #-16]
    d4ac:	bl	d1b8 <sf_append>
    d4b0:	b	d4c0 <sf_gen_load+0x240>
    d4b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d4b8:	bl	d208 <xfer_to_x>
    d4bc:	str	r0, [fp, #-16]
    d4c0:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d4c4:	orr	r3, r3, #64	; 0x40
    d4c8:	mov	r0, r3
    d4cc:	bl	2c6c <new_stmt>
    d4d0:	str	r0, [fp, #-24]	; 0xffffffe8
    d4d4:	ldr	r3, [pc, #708]	; d7a0 <sf_gen_load+0x520>
    d4d8:	add	r3, pc, r3
    d4dc:	ldr	r3, [r3]
    d4e0:	mov	r2, r3
    d4e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d4e8:	str	r2, [r3, #12]
    d4ec:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d4f0:	ldr	r0, [fp, #-16]
    d4f4:	bl	d1b8 <sf_append>
    d4f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d4fc:	ldr	r3, [r3, #4]
    d500:	ldr	r1, [fp, #-16]
    d504:	mov	r0, r3
    d508:	bl	d1b8 <sf_append>
    d50c:	b	d740 <sf_gen_load+0x4c0>
    d510:	bl	6a28 <gen_off_macpl>
    d514:	str	r0, [fp, #-16]
    d518:	ldr	r3, [fp, #-16]
    d51c:	cmp	r3, #0
    d520:	beq	d570 <sf_gen_load+0x2f0>
    d524:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d528:	bl	d244 <xfer_to_a>
    d52c:	mov	r3, r0
    d530:	mov	r1, r3
    d534:	ldr	r0, [fp, #-16]
    d538:	bl	d1b8 <sf_append>
    d53c:	mov	r0, #12
    d540:	bl	2c6c <new_stmt>
    d544:	mov	r3, r0
    d548:	mov	r1, r3
    d54c:	ldr	r0, [fp, #-16]
    d550:	bl	d1b8 <sf_append>
    d554:	mov	r0, #7
    d558:	bl	2c6c <new_stmt>
    d55c:	mov	r3, r0
    d560:	mov	r1, r3
    d564:	ldr	r0, [fp, #-16]
    d568:	bl	d1b8 <sf_append>
    d56c:	b	d57c <sf_gen_load+0x2fc>
    d570:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d574:	bl	d208 <xfer_to_x>
    d578:	str	r0, [fp, #-16]
    d57c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d580:	orr	r3, r3, #64	; 0x40
    d584:	mov	r0, r3
    d588:	bl	2c6c <new_stmt>
    d58c:	str	r0, [fp, #-24]	; 0xffffffe8
    d590:	ldr	r3, [pc, #524]	; d7a4 <sf_gen_load+0x524>
    d594:	add	r3, pc, r3
    d598:	ldr	r2, [r3]
    d59c:	ldr	r3, [pc, #516]	; d7a8 <sf_gen_load+0x528>
    d5a0:	add	r3, pc, r3
    d5a4:	ldr	r3, [r3]
    d5a8:	add	r3, r2, r3
    d5ac:	mov	r2, r3
    d5b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d5b4:	str	r2, [r3, #12]
    d5b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d5bc:	ldr	r0, [fp, #-16]
    d5c0:	bl	d1b8 <sf_append>
    d5c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d5c8:	ldr	r3, [r3, #4]
    d5cc:	ldr	r1, [fp, #-16]
    d5d0:	mov	r0, r3
    d5d4:	bl	d1b8 <sf_append>
    d5d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    d5dc:	bl	9418 <sf_gen_proto_abbrev>
    d5e0:	str	r0, [fp, #-28]	; 0xffffffe4
    d5e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d5e8:	ldr	r3, [r3]
    d5ec:	cmp	r3, #0
    d5f0:	beq	d608 <sf_gen_load+0x388>
    d5f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d5f8:	ldr	r3, [r3]
    d5fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    d600:	mov	r0, r3
    d604:	bl	31f4 <sf_gen_and>
    d608:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d60c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    d610:	str	r2, [r3]
    d614:	b	d740 <sf_gen_load+0x4c0>
    d618:	bl	5584 <gen_loadx_iphdrlen>
    d61c:	str	r0, [fp, #-16]
    d620:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d624:	bl	d244 <xfer_to_a>
    d628:	mov	r3, r0
    d62c:	mov	r1, r3
    d630:	ldr	r0, [fp, #-16]
    d634:	bl	d1b8 <sf_append>
    d638:	mov	r0, #12
    d63c:	bl	2c6c <new_stmt>
    d640:	mov	r3, r0
    d644:	mov	r1, r3
    d648:	ldr	r0, [fp, #-16]
    d64c:	bl	d1b8 <sf_append>
    d650:	mov	r0, #7
    d654:	bl	2c6c <new_stmt>
    d658:	mov	r3, r0
    d65c:	mov	r1, r3
    d660:	ldr	r0, [fp, #-16]
    d664:	bl	d1b8 <sf_append>
    d668:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d66c:	orr	r3, r3, #64	; 0x40
    d670:	mov	r0, r3
    d674:	bl	2c6c <new_stmt>
    d678:	str	r0, [fp, #-24]	; 0xffffffe8
    d67c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d680:	ldr	r0, [fp, #-16]
    d684:	bl	d1b8 <sf_append>
    d688:	ldr	r3, [pc, #284]	; d7ac <sf_gen_load+0x52c>
    d68c:	add	r3, pc, r3
    d690:	ldr	r2, [r3]
    d694:	ldr	r3, [pc, #276]	; d7b0 <sf_gen_load+0x530>
    d698:	add	r3, pc, r3
    d69c:	ldr	r3, [r3]
    d6a0:	add	r3, r2, r3
    d6a4:	mov	r2, r3
    d6a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
    d6ac:	str	r2, [r3, #12]
    d6b0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d6b4:	ldr	r3, [r3, #4]
    d6b8:	ldr	r1, [fp, #-16]
    d6bc:	mov	r0, r3
    d6c0:	bl	d1b8 <sf_append>
    d6c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    d6c8:	bl	9418 <sf_gen_proto_abbrev>
    d6cc:	mov	r4, r0
    d6d0:	bl	9ae8 <gen_ipfrag>
    d6d4:	str	r0, [fp, #-28]	; 0xffffffe4
    d6d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
    d6dc:	mov	r0, r4
    d6e0:	bl	31f4 <sf_gen_and>
    d6e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d6e8:	ldr	r3, [r3]
    d6ec:	cmp	r3, #0
    d6f0:	beq	d708 <sf_gen_load+0x488>
    d6f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d6f8:	ldr	r3, [r3]
    d6fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    d700:	mov	r0, r3
    d704:	bl	31f4 <sf_gen_and>
    d708:	mov	r0, #2
    d70c:	bl	9418 <sf_gen_proto_abbrev>
    d710:	mov	r3, r0
    d714:	ldr	r1, [fp, #-28]	; 0xffffffe4
    d718:	mov	r0, r3
    d71c:	bl	31f4 <sf_gen_and>
    d720:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d724:	ldr	r2, [fp, #-28]	; 0xffffffe4
    d728:	str	r2, [r3]
    d72c:	b	d740 <sf_gen_load+0x4c0>
    d730:	ldr	r3, [pc, #124]	; d7b4 <sf_gen_load+0x534>
    d734:	add	r3, pc, r3
    d738:	mov	r0, r3
    d73c:	bl	291c <sf_bpf_error>
    d740:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d744:	ldr	r2, [fp, #-20]	; 0xffffffec
    d748:	str	r2, [r3, #8]
    d74c:	mov	r0, #2
    d750:	bl	2c6c <new_stmt>
    d754:	str	r0, [fp, #-16]
    d758:	ldr	r3, [fp, #-16]
    d75c:	ldr	r2, [fp, #-20]	; 0xffffffec
    d760:	str	r2, [r3, #12]
    d764:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d768:	ldr	r3, [r3, #4]
    d76c:	ldr	r1, [fp, #-16]
    d770:	mov	r0, r3
    d774:	bl	d1b8 <sf_append>
    d778:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d77c:	mov	r0, r3
    d780:	sub	sp, fp, #8
    d784:	pop	{r4, fp, pc}
    d788:	.word	0x0000ff60
    d78c:	.word	0x0000fe98
    d790:	.word	0x0002d324
    d794:	.word	0x0002d310
    d798:	.word	0x0002d2fc
    d79c:	.word	0x0000fe68
    d7a0:	.word	0x0002d1c0
    d7a4:	.word	0x0002d110
    d7a8:	.word	0x0002d144
    d7ac:	.word	0x0002d018
    d7b0:	.word	0x0002d04c
    d7b4:	.word	0x0000fb64

0000d7b8 <sf_gen_relation>:
    d7b8:	push	{fp, lr}
    d7bc:	add	fp, sp, #4
    d7c0:	sub	sp, sp, #40	; 0x28
    d7c4:	str	r0, [fp, #-32]	; 0xffffffe0
    d7c8:	str	r1, [fp, #-36]	; 0xffffffdc
    d7cc:	str	r2, [fp, #-40]	; 0xffffffd8
    d7d0:	str	r3, [fp, #-44]	; 0xffffffd4
    d7d4:	ldr	r0, [fp, #-40]	; 0xffffffd8
    d7d8:	bl	d208 <xfer_to_x>
    d7dc:	str	r0, [fp, #-16]
    d7e0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    d7e4:	bl	d244 <xfer_to_a>
    d7e8:	str	r0, [fp, #-20]	; 0xffffffec
    d7ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
    d7f0:	cmp	r3, #16
    d7f4:	bne	d828 <sf_gen_relation+0x70>
    d7f8:	mov	r0, #28
    d7fc:	bl	2c6c <new_stmt>
    d800:	str	r0, [fp, #-24]	; 0xffffffe8
    d804:	ldr	r3, [fp, #-32]	; 0xffffffe0
    d808:	orr	r3, r3, #5
    d80c:	mov	r0, r3
    d810:	bl	2c28 <new_block>
    d814:	str	r0, [fp, #-8]
    d818:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d81c:	ldr	r0, [fp, #-20]	; 0xffffffec
    d820:	bl	d1b8 <sf_append>
    d824:	b	d83c <sf_gen_relation+0x84>
    d828:	ldr	r3, [fp, #-32]	; 0xffffffe0
    d82c:	orr	r3, r3, #13
    d830:	mov	r0, r3
    d834:	bl	2c28 <new_block>
    d838:	str	r0, [fp, #-8]
    d83c:	ldr	r3, [fp, #-44]	; 0xffffffd4
    d840:	cmp	r3, #0
    d844:	beq	d850 <sf_gen_relation+0x98>
    d848:	ldr	r0, [fp, #-8]
    d84c:	bl	3348 <sf_gen_not>
    d850:	ldr	r1, [fp, #-20]	; 0xffffffec
    d854:	ldr	r0, [fp, #-16]
    d858:	bl	d1b8 <sf_append>
    d85c:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d860:	ldr	r3, [r3, #4]
    d864:	ldr	r1, [fp, #-16]
    d868:	mov	r0, r3
    d86c:	bl	d1b8 <sf_append>
    d870:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d874:	ldr	r2, [r3, #4]
    d878:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d87c:	ldr	r3, [r3, #4]
    d880:	mov	r1, r3
    d884:	mov	r0, r2
    d888:	bl	d1b8 <sf_append>
    d88c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d890:	ldr	r2, [r3, #4]
    d894:	ldr	r3, [fp, #-8]
    d898:	str	r2, [r3, #4]
    d89c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d8a0:	ldr	r3, [r3, #8]
    d8a4:	mov	r0, r3
    d8a8:	bl	dd0c <free_reg>
    d8ac:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d8b0:	ldr	r3, [r3, #8]
    d8b4:	mov	r0, r3
    d8b8:	bl	dd0c <free_reg>
    d8bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d8c0:	ldr	r3, [r3]
    d8c4:	cmp	r3, #0
    d8c8:	beq	d910 <sf_gen_relation+0x158>
    d8cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d8d0:	ldr	r3, [r3]
    d8d4:	cmp	r3, #0
    d8d8:	beq	d900 <sf_gen_relation+0x148>
    d8dc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d8e0:	ldr	r2, [r3]
    d8e4:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d8e8:	ldr	r3, [r3]
    d8ec:	str	r3, [fp, #-12]
    d8f0:	ldr	r1, [fp, #-12]
    d8f4:	mov	r0, r2
    d8f8:	bl	31f4 <sf_gen_and>
    d8fc:	b	d91c <sf_gen_relation+0x164>
    d900:	ldr	r3, [fp, #-36]	; 0xffffffdc
    d904:	ldr	r3, [r3]
    d908:	str	r3, [fp, #-12]
    d90c:	b	d91c <sf_gen_relation+0x164>
    d910:	ldr	r3, [fp, #-40]	; 0xffffffd8
    d914:	ldr	r3, [r3]
    d918:	str	r3, [fp, #-12]
    d91c:	ldr	r3, [fp, #-12]
    d920:	cmp	r3, #0
    d924:	beq	d934 <sf_gen_relation+0x17c>
    d928:	ldr	r1, [fp, #-8]
    d92c:	ldr	r0, [fp, #-12]
    d930:	bl	31f4 <sf_gen_and>
    d934:	ldr	r3, [fp, #-8]
    d938:	mov	r0, r3
    d93c:	sub	sp, fp, #4
    d940:	pop	{fp, pc}

0000d944 <sf_gen_loadlen>:
    d944:	push	{fp, lr}
    d948:	add	fp, sp, #4
    d94c:	sub	sp, sp, #16
    d950:	bl	dc1c <alloc_reg>
    d954:	str	r0, [fp, #-8]
    d958:	mov	r0, #12
    d95c:	bl	2968 <newchunk>
    d960:	str	r0, [fp, #-12]
    d964:	mov	r0, #128	; 0x80
    d968:	bl	2c6c <new_stmt>
    d96c:	str	r0, [fp, #-16]
    d970:	mov	r0, #2
    d974:	bl	2c6c <new_stmt>
    d978:	mov	r2, r0
    d97c:	ldr	r3, [fp, #-16]
    d980:	str	r2, [r3, #16]
    d984:	ldr	r3, [fp, #-16]
    d988:	ldr	r3, [r3, #16]
    d98c:	ldr	r2, [fp, #-8]
    d990:	str	r2, [r3, #12]
    d994:	ldr	r3, [fp, #-12]
    d998:	ldr	r2, [fp, #-16]
    d99c:	str	r2, [r3, #4]
    d9a0:	ldr	r3, [fp, #-12]
    d9a4:	ldr	r2, [fp, #-8]
    d9a8:	str	r2, [r3, #8]
    d9ac:	ldr	r3, [fp, #-12]
    d9b0:	mov	r0, r3
    d9b4:	sub	sp, fp, #4
    d9b8:	pop	{fp, pc}

0000d9bc <sf_gen_loadi>:
    d9bc:	push	{fp, lr}
    d9c0:	add	fp, sp, #4
    d9c4:	sub	sp, sp, #24
    d9c8:	str	r0, [fp, #-24]	; 0xffffffe8
    d9cc:	mov	r0, #12
    d9d0:	bl	2968 <newchunk>
    d9d4:	str	r0, [fp, #-8]
    d9d8:	bl	dc1c <alloc_reg>
    d9dc:	str	r0, [fp, #-12]
    d9e0:	mov	r0, #0
    d9e4:	bl	2c6c <new_stmt>
    d9e8:	str	r0, [fp, #-16]
    d9ec:	ldr	r3, [fp, #-16]
    d9f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d9f4:	str	r2, [r3, #12]
    d9f8:	mov	r0, #2
    d9fc:	bl	2c6c <new_stmt>
    da00:	mov	r2, r0
    da04:	ldr	r3, [fp, #-16]
    da08:	str	r2, [r3, #16]
    da0c:	ldr	r3, [fp, #-16]
    da10:	ldr	r3, [r3, #16]
    da14:	ldr	r2, [fp, #-12]
    da18:	str	r2, [r3, #12]
    da1c:	ldr	r3, [fp, #-8]
    da20:	ldr	r2, [fp, #-16]
    da24:	str	r2, [r3, #4]
    da28:	ldr	r3, [fp, #-8]
    da2c:	ldr	r2, [fp, #-12]
    da30:	str	r2, [r3, #8]
    da34:	ldr	r3, [fp, #-8]
    da38:	mov	r0, r3
    da3c:	sub	sp, fp, #4
    da40:	pop	{fp, pc}

0000da44 <sf_gen_neg>:
    da44:	push	{fp, lr}
    da48:	add	fp, sp, #4
    da4c:	sub	sp, sp, #16
    da50:	str	r0, [fp, #-16]
    da54:	ldr	r0, [fp, #-16]
    da58:	bl	d244 <xfer_to_a>
    da5c:	str	r0, [fp, #-8]
    da60:	ldr	r3, [fp, #-16]
    da64:	ldr	r3, [r3, #4]
    da68:	ldr	r1, [fp, #-8]
    da6c:	mov	r0, r3
    da70:	bl	d1b8 <sf_append>
    da74:	mov	r0, #132	; 0x84
    da78:	bl	2c6c <new_stmt>
    da7c:	str	r0, [fp, #-8]
    da80:	ldr	r3, [fp, #-8]
    da84:	mov	r2, #0
    da88:	str	r2, [r3, #12]
    da8c:	ldr	r3, [fp, #-16]
    da90:	ldr	r3, [r3, #4]
    da94:	ldr	r1, [fp, #-8]
    da98:	mov	r0, r3
    da9c:	bl	d1b8 <sf_append>
    daa0:	mov	r0, #2
    daa4:	bl	2c6c <new_stmt>
    daa8:	str	r0, [fp, #-8]
    daac:	ldr	r3, [fp, #-16]
    dab0:	ldr	r2, [r3, #8]
    dab4:	ldr	r3, [fp, #-8]
    dab8:	str	r2, [r3, #12]
    dabc:	ldr	r3, [fp, #-16]
    dac0:	ldr	r3, [r3, #4]
    dac4:	ldr	r1, [fp, #-8]
    dac8:	mov	r0, r3
    dacc:	bl	d1b8 <sf_append>
    dad0:	ldr	r3, [fp, #-16]
    dad4:	mov	r0, r3
    dad8:	sub	sp, fp, #4
    dadc:	pop	{fp, pc}

0000dae0 <sf_gen_arth>:
    dae0:	push	{fp, lr}
    dae4:	add	fp, sp, #4
    dae8:	sub	sp, sp, #32
    daec:	str	r0, [fp, #-24]	; 0xffffffe8
    daf0:	str	r1, [fp, #-28]	; 0xffffffe4
    daf4:	str	r2, [fp, #-32]	; 0xffffffe0
    daf8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    dafc:	bl	d208 <xfer_to_x>
    db00:	str	r0, [fp, #-8]
    db04:	ldr	r0, [fp, #-28]	; 0xffffffe4
    db08:	bl	d244 <xfer_to_a>
    db0c:	str	r0, [fp, #-12]
    db10:	ldr	r3, [fp, #-24]	; 0xffffffe8
    db14:	orr	r3, r3, #12
    db18:	mov	r0, r3
    db1c:	bl	2c6c <new_stmt>
    db20:	str	r0, [fp, #-16]
    db24:	ldr	r1, [fp, #-16]
    db28:	ldr	r0, [fp, #-12]
    db2c:	bl	d1b8 <sf_append>
    db30:	ldr	r1, [fp, #-12]
    db34:	ldr	r0, [fp, #-8]
    db38:	bl	d1b8 <sf_append>
    db3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    db40:	ldr	r3, [r3, #4]
    db44:	ldr	r1, [fp, #-8]
    db48:	mov	r0, r3
    db4c:	bl	d1b8 <sf_append>
    db50:	ldr	r3, [fp, #-28]	; 0xffffffe4
    db54:	ldr	r2, [r3, #4]
    db58:	ldr	r3, [fp, #-32]	; 0xffffffe0
    db5c:	ldr	r3, [r3, #4]
    db60:	mov	r1, r3
    db64:	mov	r0, r2
    db68:	bl	d1b8 <sf_append>
    db6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    db70:	ldr	r3, [r3, #8]
    db74:	mov	r0, r3
    db78:	bl	dd0c <free_reg>
    db7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
    db80:	ldr	r3, [r3, #8]
    db84:	mov	r0, r3
    db88:	bl	dd0c <free_reg>
    db8c:	mov	r0, #2
    db90:	bl	2c6c <new_stmt>
    db94:	str	r0, [fp, #-8]
    db98:	bl	dc1c <alloc_reg>
    db9c:	mov	r2, r0
    dba0:	ldr	r3, [fp, #-8]
    dba4:	str	r2, [r3, #12]
    dba8:	ldr	r3, [fp, #-8]
    dbac:	ldr	r2, [r3, #12]
    dbb0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    dbb4:	str	r2, [r3, #8]
    dbb8:	ldr	r3, [fp, #-28]	; 0xffffffe4
    dbbc:	ldr	r3, [r3, #4]
    dbc0:	ldr	r1, [fp, #-8]
    dbc4:	mov	r0, r3
    dbc8:	bl	d1b8 <sf_append>
    dbcc:	ldr	r3, [fp, #-28]	; 0xffffffe4
    dbd0:	mov	r0, r3
    dbd4:	sub	sp, fp, #4
    dbd8:	pop	{fp, pc}

0000dbdc <init_regs>:
    dbdc:	push	{fp, lr}
    dbe0:	add	fp, sp, #4
    dbe4:	ldr	r3, [pc, #40]	; dc14 <init_regs+0x38>
    dbe8:	add	r3, pc, r3
    dbec:	mov	r2, #0
    dbf0:	str	r2, [r3]
    dbf4:	mov	r2, #64	; 0x40
    dbf8:	mov	r1, #0
    dbfc:	ldr	r3, [pc, #20]	; dc18 <init_regs+0x3c>
    dc00:	add	r3, pc, r3
    dc04:	mov	r0, r3
    dc08:	bl	ef4 <memset@plt>
    dc0c:	nop			; (mov r0, r0)
    dc10:	pop	{fp, pc}
    dc14:	.word	0x0002cb48
    dc18:	.word	0x0002caf0

0000dc1c <alloc_reg>:
    dc1c:	push	{fp, lr}
    dc20:	add	fp, sp, #4
    dc24:	sub	sp, sp, #8
    dc28:	mov	r3, #16
    dc2c:	str	r3, [fp, #-8]
    dc30:	b	dcb8 <alloc_reg+0x9c>
    dc34:	ldr	r3, [pc, #176]	; dcec <alloc_reg+0xd0>
    dc38:	add	r3, pc, r3
    dc3c:	ldr	r2, [r3]
    dc40:	ldr	r3, [pc, #168]	; dcf0 <alloc_reg+0xd4>
    dc44:	add	r3, pc, r3
    dc48:	ldr	r3, [r3, r2, lsl #2]
    dc4c:	cmp	r3, #0
    dc50:	beq	dc8c <alloc_reg+0x70>
    dc54:	ldr	r3, [pc, #152]	; dcf4 <alloc_reg+0xd8>
    dc58:	add	r3, pc, r3
    dc5c:	ldr	r3, [r3]
    dc60:	add	r2, r3, #1
    dc64:	asr	r3, r2, #31
    dc68:	lsr	r3, r3, #28
    dc6c:	add	r2, r2, r3
    dc70:	and	r2, r2, #15
    dc74:	sub	r3, r2, r3
    dc78:	mov	r2, r3
    dc7c:	ldr	r3, [pc, #116]	; dcf8 <alloc_reg+0xdc>
    dc80:	add	r3, pc, r3
    dc84:	str	r2, [r3]
    dc88:	b	dcb8 <alloc_reg+0x9c>
    dc8c:	ldr	r3, [pc, #104]	; dcfc <alloc_reg+0xe0>
    dc90:	add	r3, pc, r3
    dc94:	ldr	r2, [r3]
    dc98:	ldr	r3, [pc, #96]	; dd00 <alloc_reg+0xe4>
    dc9c:	add	r3, pc, r3
    dca0:	mov	r1, #1
    dca4:	str	r1, [r3, r2, lsl #2]
    dca8:	ldr	r3, [pc, #84]	; dd04 <alloc_reg+0xe8>
    dcac:	add	r3, pc, r3
    dcb0:	ldr	r3, [r3]
    dcb4:	b	dce0 <alloc_reg+0xc4>
    dcb8:	ldr	r3, [fp, #-8]
    dcbc:	sub	r3, r3, #1
    dcc0:	str	r3, [fp, #-8]
    dcc4:	ldr	r3, [fp, #-8]
    dcc8:	cmp	r3, #0
    dccc:	bge	dc34 <alloc_reg+0x18>
    dcd0:	ldr	r3, [pc, #48]	; dd08 <alloc_reg+0xec>
    dcd4:	add	r3, pc, r3
    dcd8:	mov	r0, r3
    dcdc:	bl	291c <sf_bpf_error>
    dce0:	mov	r0, r3
    dce4:	sub	sp, fp, #4
    dce8:	pop	{fp, pc}
    dcec:	.word	0x0002caf8
    dcf0:	.word	0x0002caac
    dcf4:	.word	0x0002cad8
    dcf8:	.word	0x0002cab0
    dcfc:	.word	0x0002caa0
    dd00:	.word	0x0002ca54
    dd04:	.word	0x0002ca84
    dd08:	.word	0x0000f5fc

0000dd0c <free_reg>:
    dd0c:	push	{fp}		; (str fp, [sp, #-4]!)
    dd10:	add	fp, sp, #0
    dd14:	sub	sp, sp, #12
    dd18:	str	r0, [fp, #-8]
    dd1c:	ldr	r3, [pc, #28]	; dd40 <free_reg+0x34>
    dd20:	add	r3, pc, r3
    dd24:	ldr	r2, [fp, #-8]
    dd28:	mov	r1, #0
    dd2c:	str	r1, [r3, r2, lsl #2]
    dd30:	nop			; (mov r0, r0)
    dd34:	add	sp, fp, #0
    dd38:	pop	{fp}		; (ldr fp, [sp], #4)
    dd3c:	bx	lr
    dd40:	.word	0x0002c9d0

0000dd44 <gen_len>:
    dd44:	push	{fp, lr}
    dd48:	add	fp, sp, #4
    dd4c:	sub	sp, sp, #16
    dd50:	str	r0, [fp, #-16]
    dd54:	str	r1, [fp, #-20]	; 0xffffffec
    dd58:	mov	r0, #128	; 0x80
    dd5c:	bl	2c6c <new_stmt>
    dd60:	str	r0, [fp, #-8]
    dd64:	ldr	r3, [fp, #-16]
    dd68:	orr	r3, r3, #5
    dd6c:	mov	r0, r3
    dd70:	bl	2c28 <new_block>
    dd74:	str	r0, [fp, #-12]
    dd78:	ldr	r3, [fp, #-12]
    dd7c:	ldr	r2, [fp, #-8]
    dd80:	str	r2, [r3, #4]
    dd84:	ldr	r3, [fp, #-12]
    dd88:	ldr	r2, [fp, #-20]	; 0xffffffec
    dd8c:	str	r2, [r3, #20]
    dd90:	ldr	r3, [fp, #-12]
    dd94:	mov	r0, r3
    dd98:	sub	sp, fp, #4
    dd9c:	pop	{fp, pc}

0000dda0 <sf_gen_greater>:
    dda0:	push	{fp, lr}
    dda4:	add	fp, sp, #4
    dda8:	sub	sp, sp, #8
    ddac:	str	r0, [fp, #-8]
    ddb0:	ldr	r1, [fp, #-8]
    ddb4:	mov	r0, #48	; 0x30
    ddb8:	bl	dd44 <gen_len>
    ddbc:	mov	r3, r0
    ddc0:	mov	r0, r3
    ddc4:	sub	sp, fp, #4
    ddc8:	pop	{fp, pc}

0000ddcc <sf_gen_less>:
    ddcc:	push	{fp, lr}
    ddd0:	add	fp, sp, #4
    ddd4:	sub	sp, sp, #16
    ddd8:	str	r0, [fp, #-16]
    dddc:	ldr	r1, [fp, #-16]
    dde0:	mov	r0, #32
    dde4:	bl	dd44 <gen_len>
    dde8:	str	r0, [fp, #-8]
    ddec:	ldr	r0, [fp, #-8]
    ddf0:	bl	3348 <sf_gen_not>
    ddf4:	ldr	r3, [fp, #-8]
    ddf8:	mov	r0, r3
    ddfc:	sub	sp, fp, #4
    de00:	pop	{fp, pc}

0000de04 <sf_gen_byteop>:
    de04:	push	{fp, lr}
    de08:	add	fp, sp, #4
    de0c:	sub	sp, sp, #24
    de10:	str	r0, [fp, #-16]
    de14:	str	r1, [fp, #-20]	; 0xffffffec
    de18:	str	r2, [fp, #-24]	; 0xffffffe8
    de1c:	ldr	r3, [fp, #-16]
    de20:	cmp	r3, #61	; 0x3d
    de24:	beq	de58 <sf_gen_byteop+0x54>
    de28:	cmp	r3, #61	; 0x3d
    de2c:	bgt	de44 <sf_gen_byteop+0x40>
    de30:	cmp	r3, #38	; 0x26
    de34:	beq	dec4 <sf_gen_byteop+0xc0>
    de38:	cmp	r3, #60	; 0x3c
    de3c:	beq	de74 <sf_gen_byteop+0x70>
    de40:	b	de54 <sf_gen_byteop+0x50>
    de44:	cmp	r3, #62	; 0x3e
    de48:	beq	de94 <sf_gen_byteop+0x90>
    de4c:	cmp	r3, #124	; 0x7c
    de50:	beq	deb4 <sf_gen_byteop+0xb0>
    de54:	bl	f9c <abort@plt>
    de58:	ldr	r1, [fp, #-20]	; 0xffffffec
    de5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    de60:	mov	r2, #16
    de64:	mov	r0, #1
    de68:	bl	338c <gen_cmp>
    de6c:	mov	r3, r0
    de70:	b	df04 <sf_gen_byteop+0x100>
    de74:	ldr	r1, [fp, #-20]	; 0xffffffec
    de78:	ldr	r3, [fp, #-24]	; 0xffffffe8
    de7c:	mov	r2, #16
    de80:	mov	r0, #1
    de84:	bl	3494 <gen_cmp_lt>
    de88:	str	r0, [fp, #-12]
    de8c:	ldr	r3, [fp, #-12]
    de90:	b	df04 <sf_gen_byteop+0x100>
    de94:	ldr	r1, [fp, #-20]	; 0xffffffec
    de98:	ldr	r3, [fp, #-24]	; 0xffffffe8
    de9c:	mov	r2, #16
    dea0:	mov	r0, #1
    dea4:	bl	33e4 <gen_cmp_gt>
    dea8:	str	r0, [fp, #-12]
    deac:	ldr	r3, [fp, #-12]
    deb0:	b	df04 <sf_gen_byteop+0x100>
    deb4:	mov	r0, #68	; 0x44
    deb8:	bl	2c6c <new_stmt>
    debc:	str	r0, [fp, #-8]
    dec0:	b	ded4 <sf_gen_byteop+0xd0>
    dec4:	mov	r0, #84	; 0x54
    dec8:	bl	2c6c <new_stmt>
    decc:	str	r0, [fp, #-8]
    ded0:	nop			; (mov r0, r0)
    ded4:	ldr	r3, [fp, #-8]
    ded8:	ldr	r2, [fp, #-24]	; 0xffffffe8
    dedc:	str	r2, [r3, #12]
    dee0:	mov	r0, #21
    dee4:	bl	2c28 <new_block>
    dee8:	str	r0, [fp, #-12]
    deec:	ldr	r3, [fp, #-12]
    def0:	ldr	r2, [fp, #-8]
    def4:	str	r2, [r3, #4]
    def8:	ldr	r0, [fp, #-12]
    defc:	bl	3348 <sf_gen_not>
    df00:	ldr	r3, [fp, #-12]
    df04:	mov	r0, r3
    df08:	sub	sp, fp, #4
    df0c:	pop	{fp, pc}

0000df10 <sf_gen_broadcast>:
    df10:	push	{fp, lr}
    df14:	add	fp, sp, #4
    df18:	sub	sp, sp, #32
    df1c:	str	r0, [fp, #-24]	; 0xffffffe8
    df20:	ldr	r3, [fp, #-24]	; 0xffffffe8
    df24:	cmp	r3, #0
    df28:	blt	e198 <sf_gen_broadcast+0x288>
    df2c:	cmp	r3, #1
    df30:	ble	df40 <sf_gen_broadcast+0x30>
    df34:	cmp	r3, #2
    df38:	beq	e0f0 <sf_gen_broadcast+0x1e0>
    df3c:	b	e198 <sf_gen_broadcast+0x288>
    df40:	ldr	r3, [pc, #620]	; e1b4 <sf_gen_broadcast+0x2a4>
    df44:	add	r3, pc, r3
    df48:	ldr	r3, [r3]
    df4c:	cmp	r3, #119	; 0x77
    df50:	beq	e040 <sf_gen_broadcast+0x130>
    df54:	cmp	r3, #119	; 0x77
    df58:	bgt	df94 <sf_gen_broadcast+0x84>
    df5c:	cmp	r3, #7
    df60:	beq	dfd0 <sf_gen_broadcast+0xc0>
    df64:	cmp	r3, #7
    df68:	bgt	df80 <sf_gen_broadcast+0x70>
    df6c:	cmp	r3, #1
    df70:	beq	dfec <sf_gen_broadcast+0xdc>
    df74:	cmp	r3, #6
    df78:	beq	e024 <sf_gen_broadcast+0x114>
    df7c:	b	e0d8 <sf_gen_broadcast+0x1c8>
    df80:	cmp	r3, #10
    df84:	beq	e008 <sf_gen_broadcast+0xf8>
    df88:	cmp	r3, #105	; 0x69
    df8c:	beq	e040 <sf_gen_broadcast+0x130>
    df90:	b	e0d8 <sf_gen_broadcast+0x1c8>
    df94:	cmp	r3, #127	; 0x7f
    df98:	beq	e040 <sf_gen_broadcast+0x130>
    df9c:	cmp	r3, #127	; 0x7f
    dfa0:	bgt	dfb8 <sf_gen_broadcast+0xa8>
    dfa4:	cmp	r3, #122	; 0x7a
    dfa8:	beq	e05c <sf_gen_broadcast+0x14c>
    dfac:	cmp	r3, #123	; 0x7b
    dfb0:	beq	e078 <sf_gen_broadcast+0x168>
    dfb4:	b	e0d8 <sf_gen_broadcast+0x1c8>
    dfb8:	cmp	r3, #163	; 0xa3
    dfbc:	beq	e040 <sf_gen_broadcast+0x130>
    dfc0:	cmp	r3, #192	; 0xc0
    dfc4:	beq	e040 <sf_gen_broadcast+0x130>
    dfc8:	cmp	r3, #129	; 0x81
    dfcc:	bne	e0d8 <sf_gen_broadcast+0x1c8>
    dfd0:	mov	r1, #2
    dfd4:	ldr	r3, [pc, #476]	; e1b8 <sf_gen_broadcast+0x2a8>
    dfd8:	add	r3, pc, r3
    dfdc:	mov	r0, r3
    dfe0:	bl	eb00 <gen_ahostop>
    dfe4:	mov	r3, r0
    dfe8:	b	e1a8 <sf_gen_broadcast+0x298>
    dfec:	mov	r1, #2
    dff0:	ldr	r3, [pc, #452]	; e1bc <sf_gen_broadcast+0x2ac>
    dff4:	add	r3, pc, r3
    dff8:	mov	r0, r3
    dffc:	bl	7de8 <gen_ehostop>
    e000:	mov	r3, r0
    e004:	b	e1a8 <sf_gen_broadcast+0x298>
    e008:	mov	r1, #2
    e00c:	ldr	r3, [pc, #428]	; e1c0 <sf_gen_broadcast+0x2b0>
    e010:	add	r3, pc, r3
    e014:	mov	r0, r3
    e018:	bl	7ee0 <gen_fhostop>
    e01c:	mov	r3, r0
    e020:	b	e1a8 <sf_gen_broadcast+0x298>
    e024:	mov	r1, #2
    e028:	ldr	r3, [pc, #404]	; e1c4 <sf_gen_broadcast+0x2b4>
    e02c:	add	r3, pc, r3
    e030:	mov	r0, r3
    e034:	bl	7fc4 <gen_thostop>
    e038:	mov	r3, r0
    e03c:	b	e1a8 <sf_gen_broadcast+0x298>
    e040:	mov	r1, #2
    e044:	ldr	r3, [pc, #380]	; e1c8 <sf_gen_broadcast+0x2b8>
    e048:	add	r3, pc, r3
    e04c:	mov	r0, r3
    e050:	bl	80a0 <gen_wlanhostop>
    e054:	mov	r3, r0
    e058:	b	e1a8 <sf_gen_broadcast+0x298>
    e05c:	mov	r1, #2
    e060:	ldr	r3, [pc, #356]	; e1cc <sf_gen_broadcast+0x2bc>
    e064:	add	r3, pc, r3
    e068:	mov	r0, r3
    e06c:	bl	86a0 <gen_ipfchostop>
    e070:	mov	r3, r0
    e074:	b	e1a8 <sf_gen_broadcast+0x298>
    e078:	ldr	r3, [pc, #336]	; e1d0 <sf_gen_broadcast+0x2c0>
    e07c:	add	r3, pc, r3
    e080:	ldr	r3, [r3]
    e084:	cmp	r3, #0
    e088:	beq	e0e8 <sf_gen_broadcast+0x1d8>
    e08c:	mov	r3, #65280	; 0xff00
    e090:	mov	r2, #8
    e094:	mov	r1, #4
    e098:	mov	r0, #1
    e09c:	bl	338c <gen_cmp>
    e0a0:	str	r0, [fp, #-8]
    e0a4:	ldr	r0, [fp, #-8]
    e0a8:	bl	3348 <sf_gen_not>
    e0ac:	mov	r1, #2
    e0b0:	ldr	r3, [pc, #284]	; e1d4 <sf_gen_broadcast+0x2c4>
    e0b4:	add	r3, pc, r3
    e0b8:	mov	r0, r3
    e0bc:	bl	7de8 <gen_ehostop>
    e0c0:	str	r0, [fp, #-12]
    e0c4:	ldr	r1, [fp, #-12]
    e0c8:	ldr	r0, [fp, #-8]
    e0cc:	bl	31f4 <sf_gen_and>
    e0d0:	ldr	r3, [fp, #-12]
    e0d4:	b	e1a8 <sf_gen_broadcast+0x298>
    e0d8:	ldr	r3, [pc, #248]	; e1d8 <sf_gen_broadcast+0x2c8>
    e0dc:	add	r3, pc, r3
    e0e0:	mov	r0, r3
    e0e4:	bl	291c <sf_bpf_error>
    e0e8:	nop			; (mov r0, r0)
    e0ec:	b	e198 <sf_gen_broadcast+0x288>
    e0f0:	ldr	r3, [pc, #228]	; e1dc <sf_gen_broadcast+0x2cc>
    e0f4:	add	r3, pc, r3
    e0f8:	ldr	r3, [r3]
    e0fc:	cmn	r3, #1
    e100:	bne	e114 <sf_gen_broadcast+0x204>
    e104:	ldr	r3, [pc, #212]	; e1e0 <sf_gen_broadcast+0x2d0>
    e108:	add	r3, pc, r3
    e10c:	mov	r0, r3
    e110:	bl	291c <sf_bpf_error>
    e114:	mov	r0, #2048	; 0x800
    e118:	bl	6bb8 <gen_linktype>
    e11c:	str	r0, [fp, #-12]
    e120:	ldr	r3, [pc, #188]	; e1e4 <sf_gen_broadcast+0x2d4>
    e124:	add	r3, pc, r3
    e128:	ldr	r3, [r3]
    e12c:	mvn	r3, r3
    e130:	str	r3, [fp, #-16]
    e134:	ldr	r3, [fp, #-16]
    e138:	str	r3, [sp]
    e13c:	mov	r3, #0
    e140:	mov	r2, #0
    e144:	mov	r1, #16
    e148:	mov	r0, #3
    e14c:	bl	3544 <gen_mcmp>
    e150:	str	r0, [fp, #-8]
    e154:	ldr	r2, [fp, #-16]
    e158:	ldr	r3, [fp, #-16]
    e15c:	str	r3, [sp]
    e160:	mov	r3, r2
    e164:	mov	r2, #0
    e168:	mov	r1, #16
    e16c:	mov	r0, #3
    e170:	bl	3544 <gen_mcmp>
    e174:	str	r0, [fp, #-20]	; 0xffffffec
    e178:	ldr	r1, [fp, #-20]	; 0xffffffec
    e17c:	ldr	r0, [fp, #-8]
    e180:	bl	32b0 <sf_gen_or>
    e184:	ldr	r1, [fp, #-20]	; 0xffffffec
    e188:	ldr	r0, [fp, #-12]
    e18c:	bl	31f4 <sf_gen_and>
    e190:	ldr	r3, [fp, #-20]	; 0xffffffec
    e194:	b	e1a8 <sf_gen_broadcast+0x298>
    e198:	ldr	r3, [pc, #72]	; e1e8 <sf_gen_broadcast+0x2d8>
    e19c:	add	r3, pc, r3
    e1a0:	mov	r0, r3
    e1a4:	bl	291c <sf_bpf_error>
    e1a8:	mov	r0, r3
    e1ac:	sub	sp, fp, #4
    e1b0:	pop	{fp, pc}
    e1b4:	.word	0x0002c7a8
    e1b8:	.word	0x0002c75c
    e1bc:	.word	0x0002c29c
    e1c0:	.word	0x0002c280
    e1c4:	.word	0x0002c264
    e1c8:	.word	0x0002c248
    e1cc:	.word	0x0002c22c
    e1d0:	.word	0x0002c640
    e1d4:	.word	0x0002c1dc
    e1d8:	.word	0x0000f228
    e1dc:	.word	0x0002c59c
    e1e0:	.word	0x0000f214
    e1e4:	.word	0x0002c56c
    e1e8:	.word	0x0000f1b4

0000e1ec <gen_mac_multicast>:
    e1ec:	push	{r4, r5, fp, lr}
    e1f0:	add	fp, sp, #12
    e1f4:	sub	sp, sp, #8
    e1f8:	str	r0, [fp, #-16]
    e1fc:	ldr	r3, [fp, #-16]
    e200:	mov	r2, #16
    e204:	mov	r1, r3
    e208:	mov	r0, #1
    e20c:	bl	53f4 <gen_load_a>
    e210:	mov	r5, r0
    e214:	mov	r0, #69	; 0x45
    e218:	bl	2c28 <new_block>
    e21c:	mov	r4, r0
    e220:	mov	r3, #1
    e224:	str	r3, [r4, #20]
    e228:	str	r5, [r4, #4]
    e22c:	mov	r3, r4
    e230:	mov	r0, r3
    e234:	sub	sp, fp, #12
    e238:	pop	{r4, r5, fp, pc}

0000e23c <sf_gen_multicast>:
    e23c:	push	{r4, r5, r6, r7, fp, lr}
    e240:	add	fp, sp, #20
    e244:	sub	sp, sp, #8
    e248:	str	r0, [fp, #-24]	; 0xffffffe8
    e24c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    e250:	cmp	r3, #17
    e254:	addls	pc, pc, r3, lsl #2
    e258:	b	e5e4 <sf_gen_multicast+0x3a8>
    e25c:	b	e2a4 <sf_gen_multicast+0x68>
    e260:	b	e2a4 <sf_gen_multicast+0x68>
    e264:	b	e574 <sf_gen_multicast+0x338>
    e268:	b	e5e4 <sf_gen_multicast+0x3a8>
    e26c:	b	e5e4 <sf_gen_multicast+0x3a8>
    e270:	b	e5e4 <sf_gen_multicast+0x3a8>
    e274:	b	e5e4 <sf_gen_multicast+0x3a8>
    e278:	b	e5e4 <sf_gen_multicast+0x3a8>
    e27c:	b	e5e4 <sf_gen_multicast+0x3a8>
    e280:	b	e5e4 <sf_gen_multicast+0x3a8>
    e284:	b	e5e4 <sf_gen_multicast+0x3a8>
    e288:	b	e5e4 <sf_gen_multicast+0x3a8>
    e28c:	b	e5e4 <sf_gen_multicast+0x3a8>
    e290:	b	e5e4 <sf_gen_multicast+0x3a8>
    e294:	b	e5e4 <sf_gen_multicast+0x3a8>
    e298:	b	e5e4 <sf_gen_multicast+0x3a8>
    e29c:	b	e5e4 <sf_gen_multicast+0x3a8>
    e2a0:	b	e5ac <sf_gen_multicast+0x370>
    e2a4:	ldr	r3, [pc, #852]	; e600 <sf_gen_multicast+0x3c4>
    e2a8:	add	r3, pc, r3
    e2ac:	ldr	r3, [r3]
    e2b0:	cmp	r3, #119	; 0x77
    e2b4:	beq	e384 <sf_gen_multicast+0x148>
    e2b8:	cmp	r3, #119	; 0x77
    e2bc:	bgt	e2f8 <sf_gen_multicast+0xbc>
    e2c0:	cmp	r3, #7
    e2c4:	beq	e338 <sf_gen_multicast+0xfc>
    e2c8:	cmp	r3, #7
    e2cc:	bgt	e2e4 <sf_gen_multicast+0xa8>
    e2d0:	cmp	r3, #1
    e2d4:	beq	e354 <sf_gen_multicast+0x118>
    e2d8:	cmp	r3, #6
    e2dc:	beq	e374 <sf_gen_multicast+0x138>
    e2e0:	b	e570 <sf_gen_multicast+0x334>
    e2e4:	cmp	r3, #10
    e2e8:	beq	e364 <sf_gen_multicast+0x128>
    e2ec:	cmp	r3, #105	; 0x69
    e2f0:	beq	e384 <sf_gen_multicast+0x148>
    e2f4:	b	e570 <sf_gen_multicast+0x334>
    e2f8:	cmp	r3, #127	; 0x7f
    e2fc:	beq	e384 <sf_gen_multicast+0x148>
    e300:	cmp	r3, #127	; 0x7f
    e304:	bgt	e31c <sf_gen_multicast+0xe0>
    e308:	cmp	r3, #122	; 0x7a
    e30c:	beq	e4f8 <sf_gen_multicast+0x2bc>
    e310:	cmp	r3, #123	; 0x7b
    e314:	beq	e50c <sf_gen_multicast+0x2d0>
    e318:	b	e570 <sf_gen_multicast+0x334>
    e31c:	cmp	r3, #163	; 0xa3
    e320:	beq	e384 <sf_gen_multicast+0x148>
    e324:	cmp	r3, #192	; 0xc0
    e328:	beq	e384 <sf_gen_multicast+0x148>
    e32c:	cmp	r3, #129	; 0x81
    e330:	beq	e338 <sf_gen_multicast+0xfc>
    e334:	b	e570 <sf_gen_multicast+0x334>
    e338:	mov	r1, #2
    e33c:	ldr	r3, [pc, #704]	; e604 <sf_gen_multicast+0x3c8>
    e340:	add	r3, pc, r3
    e344:	mov	r0, r3
    e348:	bl	eb00 <gen_ahostop>
    e34c:	mov	r3, r0
    e350:	b	e5f4 <sf_gen_multicast+0x3b8>
    e354:	mov	r0, #0
    e358:	bl	e1ec <gen_mac_multicast>
    e35c:	mov	r3, r0
    e360:	b	e5f4 <sf_gen_multicast+0x3b8>
    e364:	mov	r0, #1
    e368:	bl	e1ec <gen_mac_multicast>
    e36c:	mov	r3, r0
    e370:	b	e5f4 <sf_gen_multicast+0x3b8>
    e374:	mov	r0, #2
    e378:	bl	e1ec <gen_mac_multicast>
    e37c:	mov	r3, r0
    e380:	b	e5f4 <sf_gen_multicast+0x3b8>
    e384:	mov	r2, #16
    e388:	mov	r1, #1
    e38c:	mov	r0, #1
    e390:	bl	53f4 <gen_load_a>
    e394:	mov	r5, r0
    e398:	mov	r0, #69	; 0x45
    e39c:	bl	2c28 <new_block>
    e3a0:	mov	r4, r0
    e3a4:	mov	r3, #1
    e3a8:	str	r3, [r4, #20]
    e3ac:	str	r5, [r4, #4]
    e3b0:	mov	r0, #16
    e3b4:	bl	e1ec <gen_mac_multicast>
    e3b8:	mov	r7, r0
    e3bc:	mov	r1, r7
    e3c0:	mov	r0, r4
    e3c4:	bl	31f4 <sf_gen_and>
    e3c8:	mov	r2, #16
    e3cc:	mov	r1, #1
    e3d0:	mov	r0, #1
    e3d4:	bl	53f4 <gen_load_a>
    e3d8:	mov	r5, r0
    e3dc:	mov	r0, #69	; 0x45
    e3e0:	bl	2c28 <new_block>
    e3e4:	mov	r6, r0
    e3e8:	mov	r3, #1
    e3ec:	str	r3, [r6, #20]
    e3f0:	str	r5, [r6, #4]
    e3f4:	mov	r0, r6
    e3f8:	bl	3348 <sf_gen_not>
    e3fc:	mov	r0, #4
    e400:	bl	e1ec <gen_mac_multicast>
    e404:	mov	r4, r0
    e408:	mov	r1, r4
    e40c:	mov	r0, r6
    e410:	bl	31f4 <sf_gen_and>
    e414:	mov	r1, r7
    e418:	mov	r0, r4
    e41c:	bl	32b0 <sf_gen_or>
    e420:	mov	r2, #16
    e424:	mov	r1, #0
    e428:	mov	r0, #1
    e42c:	bl	53f4 <gen_load_a>
    e430:	mov	r5, r0
    e434:	mov	r0, #69	; 0x45
    e438:	bl	2c28 <new_block>
    e43c:	mov	r4, r0
    e440:	mov	r3, #8
    e444:	str	r3, [r4, #20]
    e448:	str	r5, [r4, #4]
    e44c:	mov	r1, r7
    e450:	mov	r0, r4
    e454:	bl	31f4 <sf_gen_and>
    e458:	mov	r2, #16
    e45c:	mov	r1, #0
    e460:	mov	r0, #1
    e464:	bl	53f4 <gen_load_a>
    e468:	mov	r5, r0
    e46c:	mov	r0, #69	; 0x45
    e470:	bl	2c28 <new_block>
    e474:	mov	r6, r0
    e478:	mov	r3, #8
    e47c:	str	r3, [r6, #20]
    e480:	str	r5, [r6, #4]
    e484:	mov	r0, r6
    e488:	bl	3348 <sf_gen_not>
    e48c:	mov	r0, #4
    e490:	bl	e1ec <gen_mac_multicast>
    e494:	mov	r4, r0
    e498:	mov	r1, r4
    e49c:	mov	r0, r6
    e4a0:	bl	31f4 <sf_gen_and>
    e4a4:	mov	r1, r7
    e4a8:	mov	r0, r4
    e4ac:	bl	32b0 <sf_gen_or>
    e4b0:	mov	r2, #16
    e4b4:	mov	r1, #0
    e4b8:	mov	r0, #1
    e4bc:	bl	53f4 <gen_load_a>
    e4c0:	mov	r5, r0
    e4c4:	mov	r0, #69	; 0x45
    e4c8:	bl	2c28 <new_block>
    e4cc:	mov	r4, r0
    e4d0:	mov	r3, #4
    e4d4:	str	r3, [r4, #20]
    e4d8:	str	r5, [r4, #4]
    e4dc:	mov	r0, r4
    e4e0:	bl	3348 <sf_gen_not>
    e4e4:	mov	r1, r7
    e4e8:	mov	r0, r4
    e4ec:	bl	31f4 <sf_gen_and>
    e4f0:	mov	r3, r7
    e4f4:	b	e5f4 <sf_gen_multicast+0x3b8>
    e4f8:	mov	r0, #2
    e4fc:	bl	e1ec <gen_mac_multicast>
    e500:	mov	r7, r0
    e504:	mov	r3, r7
    e508:	b	e5f4 <sf_gen_multicast+0x3b8>
    e50c:	ldr	r3, [pc, #244]	; e608 <sf_gen_multicast+0x3cc>
    e510:	add	r3, pc, r3
    e514:	ldr	r3, [r3]
    e518:	cmp	r3, #0
    e51c:	beq	e56c <sf_gen_multicast+0x330>
    e520:	mov	r3, #65280	; 0xff00
    e524:	mov	r2, #8
    e528:	mov	r1, #4
    e52c:	mov	r0, #1
    e530:	bl	338c <gen_cmp>
    e534:	mov	r4, r0
    e538:	mov	r0, r4
    e53c:	bl	3348 <sf_gen_not>
    e540:	ldr	r3, [pc, #196]	; e60c <sf_gen_multicast+0x3d0>
    e544:	add	r3, pc, r3
    e548:	ldr	r3, [r3]
    e54c:	mov	r0, r3
    e550:	bl	e1ec <gen_mac_multicast>
    e554:	mov	r7, r0
    e558:	mov	r1, r7
    e55c:	mov	r0, r4
    e560:	bl	31f4 <sf_gen_and>
    e564:	mov	r3, r7
    e568:	b	e5f4 <sf_gen_multicast+0x3b8>
    e56c:	nop			; (mov r0, r0)
    e570:	b	e5e4 <sf_gen_multicast+0x3a8>
    e574:	mov	r0, #2048	; 0x800
    e578:	bl	6bb8 <gen_linktype>
    e57c:	mov	r7, r0
    e580:	mov	r3, #224	; 0xe0
    e584:	mov	r2, #16
    e588:	mov	r1, #16
    e58c:	mov	r0, #3
    e590:	bl	343c <gen_cmp_ge>
    e594:	mov	r4, r0
    e598:	mov	r1, r4
    e59c:	mov	r0, r7
    e5a0:	bl	31f4 <sf_gen_and>
    e5a4:	mov	r3, r4
    e5a8:	b	e5f4 <sf_gen_multicast+0x3b8>
    e5ac:	ldr	r0, [pc, #92]	; e610 <sf_gen_multicast+0x3d4>
    e5b0:	bl	6bb8 <gen_linktype>
    e5b4:	mov	r7, r0
    e5b8:	mov	r3, #255	; 0xff
    e5bc:	mov	r2, #16
    e5c0:	mov	r1, #24
    e5c4:	mov	r0, #3
    e5c8:	bl	338c <gen_cmp>
    e5cc:	mov	r4, r0
    e5d0:	mov	r1, r4
    e5d4:	mov	r0, r7
    e5d8:	bl	31f4 <sf_gen_and>
    e5dc:	mov	r3, r4
    e5e0:	b	e5f4 <sf_gen_multicast+0x3b8>
    e5e4:	ldr	r3, [pc, #40]	; e614 <sf_gen_multicast+0x3d8>
    e5e8:	add	r3, pc, r3
    e5ec:	mov	r0, r3
    e5f0:	bl	291c <sf_bpf_error>
    e5f4:	mov	r0, r3
    e5f8:	sub	sp, fp, #20
    e5fc:	pop	{r4, r5, r6, r7, fp, pc}
    e600:	.word	0x0002c444
    e604:	.word	0x0002c3f4
    e608:	.word	0x0002c1ac
    e60c:	.word	0x0002c15c
    e610:	.word	0x000086dd
    e614:	.word	0x0000ed98

0000e618 <sf_gen_inbound>:
    e618:	push	{r4, fp, lr}
    e61c:	add	fp, sp, #8
    e620:	sub	sp, sp, #20
    e624:	str	r0, [fp, #-16]
    e628:	ldr	r3, [pc, #540]	; e84c <sf_gen_inbound+0x234>
    e62c:	add	r3, pc, r3
    e630:	ldr	r3, [r3]
    e634:	cmp	r3, #168	; 0xa8
    e638:	bgt	e67c <sf_gen_inbound+0x64>
    e63c:	cmp	r3, #167	; 0xa7
    e640:	bge	e7c8 <sf_gen_inbound+0x1b0>
    e644:	cmp	r3, #137	; 0x89
    e648:	bgt	e668 <sf_gen_inbound+0x50>
    e64c:	cmp	r3, #130	; 0x82
    e650:	bge	e7c8 <sf_gen_inbound+0x1b0>
    e654:	cmp	r3, #8
    e658:	beq	e6b8 <sf_gen_inbound+0xa0>
    e65c:	cmp	r3, #113	; 0x71
    e660:	beq	e740 <sf_gen_inbound+0x128>
    e664:	b	e81c <sf_gen_inbound+0x204>
    e668:	cmp	r3, #164	; 0xa4
    e66c:	beq	e7c8 <sf_gen_inbound+0x1b0>
    e670:	cmp	r3, #166	; 0xa6
    e674:	beq	e784 <sf_gen_inbound+0x16c>
    e678:	b	e81c <sf_gen_inbound+0x204>
    e67c:	cmp	r3, #183	; 0xb7
    e680:	beq	e7c8 <sf_gen_inbound+0x1b0>
    e684:	cmp	r3, #183	; 0xb7
    e688:	bgt	e69c <sf_gen_inbound+0x84>
    e68c:	sub	r3, r3, #178	; 0xb2
    e690:	cmp	r3, #3
    e694:	bhi	e81c <sf_gen_inbound+0x204>
    e698:	b	e7c8 <sf_gen_inbound+0x1b0>
    e69c:	cmp	r3, #200	; 0xc8
    e6a0:	beq	e7c8 <sf_gen_inbound+0x1b0>
    e6a4:	cmp	r3, #226	; 0xe2
    e6a8:	beq	e6fc <sf_gen_inbound+0xe4>
    e6ac:	cmp	r3, #194	; 0xc2
    e6b0:	beq	e7c8 <sf_gen_inbound+0x1b0>
    e6b4:	b	e81c <sf_gen_inbound+0x204>
    e6b8:	mov	r0, #0
    e6bc:	bl	d9bc <sf_gen_loadi>
    e6c0:	mov	r3, r0
    e6c4:	mov	r2, #1
    e6c8:	mov	r1, r3
    e6cc:	mov	r0, #1
    e6d0:	bl	d280 <sf_gen_load>
    e6d4:	mov	r4, r0
    e6d8:	mov	r0, #0
    e6dc:	bl	d9bc <sf_gen_loadi>
    e6e0:	mov	r2, r0
    e6e4:	ldr	r3, [fp, #-16]
    e6e8:	mov	r1, r4
    e6ec:	mov	r0, #16
    e6f0:	bl	d7b8 <sf_gen_relation>
    e6f4:	mov	r4, r0
    e6f8:	b	e83c <sf_gen_inbound+0x224>
    e6fc:	ldr	r3, [fp, #-16]
    e700:	cmp	r3, #0
    e704:	beq	e724 <sf_gen_inbound+0x10c>
    e708:	mov	r3, #1
    e70c:	mov	r2, #8
    e710:	mov	r1, #2
    e714:	mov	r0, #1
    e718:	bl	338c <gen_cmp>
    e71c:	mov	r4, r0
    e720:	b	e83c <sf_gen_inbound+0x224>
    e724:	mov	r3, #2
    e728:	mov	r2, #8
    e72c:	mov	r1, #2
    e730:	mov	r0, #1
    e734:	bl	338c <gen_cmp>
    e738:	mov	r4, r0
    e73c:	b	e83c <sf_gen_inbound+0x224>
    e740:	ldr	r3, [fp, #-16]
    e744:	cmp	r3, #0
    e748:	beq	e768 <sf_gen_inbound+0x150>
    e74c:	mov	r3, #4
    e750:	mov	r2, #8
    e754:	mov	r1, #0
    e758:	mov	r0, #1
    e75c:	bl	338c <gen_cmp>
    e760:	mov	r4, r0
    e764:	b	e83c <sf_gen_inbound+0x224>
    e768:	mov	r3, #0
    e76c:	mov	r2, #8
    e770:	mov	r1, #0
    e774:	mov	r0, #1
    e778:	bl	338c <gen_cmp>
    e77c:	mov	r4, r0
    e780:	b	e83c <sf_gen_inbound+0x224>
    e784:	ldr	r3, [fp, #-16]
    e788:	cmp	r3, #0
    e78c:	beq	e7ac <sf_gen_inbound+0x194>
    e790:	mov	r3, #1
    e794:	mov	r2, #16
    e798:	mov	r1, #0
    e79c:	mov	r0, #1
    e7a0:	bl	338c <gen_cmp>
    e7a4:	mov	r4, r0
    e7a8:	b	e83c <sf_gen_inbound+0x224>
    e7ac:	mov	r3, #0
    e7b0:	mov	r2, #16
    e7b4:	mov	r1, #0
    e7b8:	mov	r0, #1
    e7bc:	bl	338c <gen_cmp>
    e7c0:	mov	r4, r0
    e7c4:	b	e83c <sf_gen_inbound+0x224>
    e7c8:	ldr	r3, [fp, #-16]
    e7cc:	cmp	r3, #0
    e7d0:	beq	e7f8 <sf_gen_inbound+0x1e0>
    e7d4:	mov	r3, #1
    e7d8:	str	r3, [sp]
    e7dc:	mov	r3, #0
    e7e0:	mov	r2, #16
    e7e4:	mov	r1, #3
    e7e8:	mov	r0, #1
    e7ec:	bl	3544 <gen_mcmp>
    e7f0:	mov	r4, r0
    e7f4:	b	e83c <sf_gen_inbound+0x224>
    e7f8:	mov	r3, #1
    e7fc:	str	r3, [sp]
    e800:	mov	r3, #1
    e804:	mov	r2, #16
    e808:	mov	r1, #3
    e80c:	mov	r0, #1
    e810:	bl	3544 <gen_mcmp>
    e814:	mov	r4, r0
    e818:	b	e83c <sf_gen_inbound+0x224>
    e81c:	ldr	r3, [pc, #44]	; e850 <sf_gen_inbound+0x238>
    e820:	add	r3, pc, r3
    e824:	ldr	r3, [r3]
    e828:	mov	r1, r3
    e82c:	ldr	r3, [pc, #32]	; e854 <sf_gen_inbound+0x23c>
    e830:	add	r3, pc, r3
    e834:	mov	r0, r3
    e838:	bl	291c <sf_bpf_error>
    e83c:	mov	r3, r4
    e840:	mov	r0, r3
    e844:	sub	sp, fp, #8
    e848:	pop	{r4, fp, pc}
    e84c:	.word	0x0002c0c0
    e850:	.word	0x0002becc
    e854:	.word	0x0000ebc0

0000e858 <sf_gen_pf_ifname>:
    e858:	push	{fp, lr}
    e85c:	add	fp, sp, #4
    e860:	sub	sp, sp, #8
    e864:	str	r0, [fp, #-8]
    e868:	ldr	r3, [pc, #8]	; e878 <sf_gen_pf_ifname+0x20>
    e86c:	add	r3, pc, r3
    e870:	mov	r0, r3
    e874:	bl	291c <sf_bpf_error>
    e878:	.word	0x0000ebb4

0000e87c <sf_gen_pf_ruleset>:
    e87c:	push	{fp, lr}
    e880:	add	fp, sp, #4
    e884:	sub	sp, sp, #8
    e888:	str	r0, [fp, #-8]
    e88c:	ldr	r3, [pc, #8]	; e89c <sf_gen_pf_ruleset+0x20>
    e890:	add	r3, pc, r3
    e894:	mov	r0, r3
    e898:	bl	291c <sf_bpf_error>
    e89c:	.word	0x0000ebb8

0000e8a0 <sf_gen_pf_rnr>:
    e8a0:	push	{fp, lr}
    e8a4:	add	fp, sp, #4
    e8a8:	sub	sp, sp, #8
    e8ac:	str	r0, [fp, #-8]
    e8b0:	ldr	r3, [pc, #8]	; e8c0 <sf_gen_pf_rnr+0x20>
    e8b4:	add	r3, pc, r3
    e8b8:	mov	r0, r3
    e8bc:	bl	291c <sf_bpf_error>
    e8c0:	.word	0x0000eb94

0000e8c4 <sf_gen_pf_srnr>:
    e8c4:	push	{fp, lr}
    e8c8:	add	fp, sp, #4
    e8cc:	sub	sp, sp, #8
    e8d0:	str	r0, [fp, #-8]
    e8d4:	ldr	r3, [pc, #8]	; e8e4 <sf_gen_pf_srnr+0x20>
    e8d8:	add	r3, pc, r3
    e8dc:	mov	r0, r3
    e8e0:	bl	291c <sf_bpf_error>
    e8e4:	.word	0x0000eb70

0000e8e8 <sf_gen_pf_reason>:
    e8e8:	push	{fp, lr}
    e8ec:	add	fp, sp, #4
    e8f0:	sub	sp, sp, #8
    e8f4:	str	r0, [fp, #-8]
    e8f8:	ldr	r3, [pc, #8]	; e908 <sf_gen_pf_reason+0x20>
    e8fc:	add	r3, pc, r3
    e900:	mov	r0, r3
    e904:	bl	291c <sf_bpf_error>
    e908:	.word	0x0000eb4c

0000e90c <sf_gen_pf_action>:
    e90c:	push	{fp, lr}
    e910:	add	fp, sp, #4
    e914:	sub	sp, sp, #8
    e918:	str	r0, [fp, #-8]
    e91c:	ldr	r3, [pc, #8]	; e92c <sf_gen_pf_action+0x20>
    e920:	add	r3, pc, r3
    e924:	mov	r0, r3
    e928:	bl	291c <sf_bpf_error>
    e92c:	.word	0x0000eb28

0000e930 <sf_gen_p80211_type>:
    e930:	push	{fp, lr}
    e934:	add	fp, sp, #4
    e938:	sub	sp, sp, #24
    e93c:	str	r0, [fp, #-16]
    e940:	str	r1, [fp, #-20]	; 0xffffffec
    e944:	ldr	r3, [pc, #116]	; e9c0 <sf_gen_p80211_type+0x90>
    e948:	add	r3, pc, r3
    e94c:	ldr	r3, [r3]
    e950:	cmp	r3, #119	; 0x77
    e954:	beq	e97c <sf_gen_p80211_type+0x4c>
    e958:	cmp	r3, #119	; 0x77
    e95c:	bgt	e96c <sf_gen_p80211_type+0x3c>
    e960:	cmp	r3, #105	; 0x69
    e964:	beq	e97c <sf_gen_p80211_type+0x4c>
    e968:	b	e9a0 <sf_gen_p80211_type+0x70>
    e96c:	cmp	r3, #127	; 0x7f
    e970:	beq	e97c <sf_gen_p80211_type+0x4c>
    e974:	cmp	r3, #163	; 0xa3
    e978:	bne	e9a0 <sf_gen_p80211_type+0x70>
    e97c:	ldr	r3, [fp, #-20]	; 0xffffffec
    e980:	str	r3, [sp]
    e984:	ldr	r3, [fp, #-16]
    e988:	mov	r2, #16
    e98c:	mov	r1, #0
    e990:	mov	r0, #1
    e994:	bl	3544 <gen_mcmp>
    e998:	str	r0, [fp, #-8]
    e99c:	b	e9b0 <sf_gen_p80211_type+0x80>
    e9a0:	ldr	r3, [pc, #28]	; e9c4 <sf_gen_p80211_type+0x94>
    e9a4:	add	r3, pc, r3
    e9a8:	mov	r0, r3
    e9ac:	bl	291c <sf_bpf_error>
    e9b0:	ldr	r3, [fp, #-8]
    e9b4:	mov	r0, r3
    e9b8:	sub	sp, fp, #4
    e9bc:	pop	{fp, pc}
    e9c0:	.word	0x0002bda4
    e9c4:	.word	0x0000eadc

0000e9c8 <sf_gen_p80211_fcdir>:
    e9c8:	push	{fp, lr}
    e9cc:	add	fp, sp, #4
    e9d0:	sub	sp, sp, #24
    e9d4:	str	r0, [fp, #-16]
    e9d8:	ldr	r3, [pc, #116]	; ea54 <sf_gen_p80211_fcdir+0x8c>
    e9dc:	add	r3, pc, r3
    e9e0:	ldr	r3, [r3]
    e9e4:	cmp	r3, #119	; 0x77
    e9e8:	beq	ea20 <sf_gen_p80211_fcdir+0x58>
    e9ec:	cmp	r3, #119	; 0x77
    e9f0:	bgt	ea00 <sf_gen_p80211_fcdir+0x38>
    e9f4:	cmp	r3, #105	; 0x69
    e9f8:	beq	ea20 <sf_gen_p80211_fcdir+0x58>
    e9fc:	b	ea10 <sf_gen_p80211_fcdir+0x48>
    ea00:	cmp	r3, #127	; 0x7f
    ea04:	beq	ea20 <sf_gen_p80211_fcdir+0x58>
    ea08:	cmp	r3, #163	; 0xa3
    ea0c:	beq	ea20 <sf_gen_p80211_fcdir+0x58>
    ea10:	ldr	r3, [pc, #64]	; ea58 <sf_gen_p80211_fcdir+0x90>
    ea14:	add	r3, pc, r3
    ea18:	mov	r0, r3
    ea1c:	bl	291c <sf_bpf_error>
    ea20:	nop			; (mov r0, r0)
    ea24:	mov	r3, #3
    ea28:	str	r3, [sp]
    ea2c:	ldr	r3, [fp, #-16]
    ea30:	mov	r2, #16
    ea34:	mov	r1, #1
    ea38:	mov	r0, #1
    ea3c:	bl	3544 <gen_mcmp>
    ea40:	str	r0, [fp, #-8]
    ea44:	ldr	r3, [fp, #-8]
    ea48:	mov	r0, r3
    ea4c:	sub	sp, fp, #4
    ea50:	pop	{fp, pc}
    ea54:	.word	0x0002bd10
    ea58:	.word	0x0000eaa0

0000ea5c <sf_gen_acode>:
    ea5c:	push	{fp, lr}
    ea60:	add	fp, sp, #4
    ea64:	sub	sp, sp, #8
    ea68:	mov	r2, r0
    ea6c:	str	r1, [fp, #-8]
    ea70:	ldr	r3, [pc, #124]	; eaf4 <sf_gen_acode+0x98>
    ea74:	add	r3, pc, r3
    ea78:	ldr	r3, [r3]
    ea7c:	cmp	r3, #7
    ea80:	beq	ea8c <sf_gen_acode+0x30>
    ea84:	cmp	r3, #129	; 0x81
    ea88:	bne	ead8 <sf_gen_acode+0x7c>
    ea8c:	ldrb	r3, [fp, #-8]
    ea90:	cmp	r3, #1
    ea94:	beq	eaa4 <sf_gen_acode+0x48>
    ea98:	ldrb	r3, [fp, #-8]
    ea9c:	cmp	r3, #0
    eaa0:	bne	eac8 <sf_gen_acode+0x6c>
    eaa4:	ldrb	r3, [fp, #-7]
    eaa8:	cmp	r3, #1
    eaac:	bne	eac8 <sf_gen_acode+0x6c>
    eab0:	ldrb	r3, [fp, #-6]
    eab4:	mov	r1, r3
    eab8:	mov	r0, r2
    eabc:	bl	eb00 <gen_ahostop>
    eac0:	mov	r3, r0
    eac4:	b	eae8 <sf_gen_acode+0x8c>
    eac8:	ldr	r3, [pc, #40]	; eaf8 <sf_gen_acode+0x9c>
    eacc:	add	r3, pc, r3
    ead0:	mov	r0, r3
    ead4:	bl	291c <sf_bpf_error>
    ead8:	ldr	r3, [pc, #28]	; eafc <sf_gen_acode+0xa0>
    eadc:	add	r3, pc, r3
    eae0:	mov	r0, r3
    eae4:	bl	291c <sf_bpf_error>
    eae8:	mov	r0, r3
    eaec:	sub	sp, fp, #4
    eaf0:	pop	{fp, pc}
    eaf4:	.word	0x0002bc78
    eaf8:	.word	0x0000ea1c
    eafc:	.word	0x0000ea38

0000eb00 <gen_ahostop>:
    eb00:	push	{r4, r5, fp, lr}
    eb04:	add	fp, sp, #12
    eb08:	mov	r4, r0
    eb0c:	mov	r3, r1
    eb10:	cmp	r3, #4
    eb14:	addls	pc, pc, r3, lsl #2
    eb18:	b	ebd0 <gen_ahostop+0xd0>
    eb1c:	b	eb9c <gen_ahostop+0x9c>
    eb20:	b	eb30 <gen_ahostop+0x30>
    eb24:	b	eb4c <gen_ahostop+0x4c>
    eb28:	b	eb9c <gen_ahostop+0x9c>
    eb2c:	b	eb68 <gen_ahostop+0x68>
    eb30:	mov	r3, r4
    eb34:	mov	r2, #1
    eb38:	mov	r1, #0
    eb3c:	mov	r0, #1
    eb40:	bl	359c <gen_bcmp>
    eb44:	mov	r3, r0
    eb48:	b	ebd4 <gen_ahostop+0xd4>
    eb4c:	mov	r3, r4
    eb50:	mov	r2, #1
    eb54:	mov	r1, #1
    eb58:	mov	r0, #1
    eb5c:	bl	359c <gen_bcmp>
    eb60:	mov	r3, r0
    eb64:	b	ebd4 <gen_ahostop+0xd4>
    eb68:	mov	r1, #1
    eb6c:	mov	r0, r4
    eb70:	bl	eb00 <gen_ahostop>
    eb74:	mov	r5, r0
    eb78:	mov	r1, #2
    eb7c:	mov	r0, r4
    eb80:	bl	eb00 <gen_ahostop>
    eb84:	mov	r4, r0
    eb88:	mov	r1, r4
    eb8c:	mov	r0, r5
    eb90:	bl	31f4 <sf_gen_and>
    eb94:	mov	r3, r4
    eb98:	b	ebd4 <gen_ahostop+0xd4>
    eb9c:	mov	r1, #1
    eba0:	mov	r0, r4
    eba4:	bl	eb00 <gen_ahostop>
    eba8:	mov	r5, r0
    ebac:	mov	r1, #2
    ebb0:	mov	r0, r4
    ebb4:	bl	eb00 <gen_ahostop>
    ebb8:	mov	r4, r0
    ebbc:	mov	r1, r4
    ebc0:	mov	r0, r5
    ebc4:	bl	32b0 <sf_gen_or>
    ebc8:	mov	r3, r4
    ebcc:	b	ebd4 <gen_ahostop+0xd4>
    ebd0:	bl	f9c <abort@plt>
    ebd4:	mov	r0, r3
    ebd8:	pop	{r4, r5, fp, pc}

0000ebdc <sf_gen_vlan>:
    ebdc:	push	{fp, lr}
    ebe0:	add	fp, sp, #4
    ebe4:	sub	sp, sp, #24
    ebe8:	str	r0, [fp, #-16]
    ebec:	ldr	r3, [pc, #276]	; ed08 <sf_gen_vlan+0x12c>
    ebf0:	add	r3, pc, r3
    ebf4:	ldr	r3, [r3]
    ebf8:	cmp	r3, #0
    ebfc:	beq	ec10 <sf_gen_vlan+0x34>
    ec00:	ldr	r3, [pc, #260]	; ed0c <sf_gen_vlan+0x130>
    ec04:	add	r3, pc, r3
    ec08:	mov	r0, r3
    ec0c:	bl	291c <sf_bpf_error>
    ec10:	ldr	r3, [pc, #248]	; ed10 <sf_gen_vlan+0x134>
    ec14:	add	r3, pc, r3
    ec18:	ldr	r2, [r3]
    ec1c:	ldr	r3, [pc, #240]	; ed14 <sf_gen_vlan+0x138>
    ec20:	add	r3, pc, r3
    ec24:	str	r2, [r3]
    ec28:	ldr	r3, [pc, #232]	; ed18 <sf_gen_vlan+0x13c>
    ec2c:	add	r3, pc, r3
    ec30:	ldr	r3, [r3]
    ec34:	cmp	r3, #1
    ec38:	bne	ecd8 <sf_gen_vlan+0xfc>
    ec3c:	ldr	r3, [pc, #216]	; ed1c <sf_gen_vlan+0x140>
    ec40:	add	r3, pc, r3
    ec44:	ldr	r1, [r3]
    ec48:	mov	r3, #33024	; 0x8100
    ec4c:	mov	r2, #8
    ec50:	mov	r0, #1
    ec54:	bl	338c <gen_cmp>
    ec58:	str	r0, [fp, #-8]
    ec5c:	ldr	r3, [fp, #-16]
    ec60:	cmp	r3, #0
    ec64:	blt	ec9c <sf_gen_vlan+0xc0>
    ec68:	ldr	r3, [pc, #176]	; ed20 <sf_gen_vlan+0x144>
    ec6c:	str	r3, [sp]
    ec70:	ldr	r3, [fp, #-16]
    ec74:	mov	r2, #8
    ec78:	mov	r1, #0
    ec7c:	mov	r0, #2
    ec80:	bl	3544 <gen_mcmp>
    ec84:	str	r0, [fp, #-12]
    ec88:	ldr	r1, [fp, #-12]
    ec8c:	ldr	r0, [fp, #-8]
    ec90:	bl	31f4 <sf_gen_and>
    ec94:	ldr	r3, [fp, #-12]
    ec98:	str	r3, [fp, #-8]
    ec9c:	ldr	r3, [pc, #128]	; ed24 <sf_gen_vlan+0x148>
    eca0:	add	r3, pc, r3
    eca4:	ldr	r3, [r3]
    eca8:	add	r2, r3, #4
    ecac:	ldr	r3, [pc, #116]	; ed28 <sf_gen_vlan+0x14c>
    ecb0:	add	r3, pc, r3
    ecb4:	str	r2, [r3]
    ecb8:	ldr	r3, [pc, #108]	; ed2c <sf_gen_vlan+0x150>
    ecbc:	add	r3, pc, r3
    ecc0:	ldr	r3, [r3]
    ecc4:	add	r2, r3, #4
    ecc8:	ldr	r3, [pc, #96]	; ed30 <sf_gen_vlan+0x154>
    eccc:	add	r3, pc, r3
    ecd0:	str	r2, [r3]
    ecd4:	b	ecf8 <sf_gen_vlan+0x11c>
    ecd8:	ldr	r3, [pc, #84]	; ed34 <sf_gen_vlan+0x158>
    ecdc:	add	r3, pc, r3
    ece0:	ldr	r3, [r3]
    ece4:	mov	r1, r3
    ece8:	ldr	r3, [pc, #72]	; ed38 <sf_gen_vlan+0x15c>
    ecec:	add	r3, pc, r3
    ecf0:	mov	r0, r3
    ecf4:	bl	291c <sf_bpf_error>
    ecf8:	ldr	r3, [fp, #-8]
    ecfc:	mov	r0, r3
    ed00:	sub	sp, fp, #4
    ed04:	pop	{fp, pc}
    ed08:	.word	0x0002b69c
    ed0c:	.word	0x0000e930
    ed10:	.word	0x0002bad0
    ed14:	.word	0x0002b668
    ed18:	.word	0x0002bac0
    ed1c:	.word	0x0002ba70
    ed20:	.word	0x00000fff
    ed24:	.word	0x0002ba04
    ed28:	.word	0x0002b9f4
    ed2c:	.word	0x0002b9f4
    ed30:	.word	0x0002b9e4
    ed34:	.word	0x0002ba10
    ed38:	.word	0x0000e864

0000ed3c <sf_gen_mpls>:
    ed3c:	push	{fp, lr}
    ed40:	add	fp, sp, #4
    ed44:	sub	sp, sp, #24
    ed48:	str	r0, [fp, #-16]
    ed4c:	ldr	r3, [pc, #368]	; eec4 <sf_gen_mpls+0x188>
    ed50:	add	r3, pc, r3
    ed54:	ldr	r2, [r3]
    ed58:	ldr	r3, [pc, #360]	; eec8 <sf_gen_mpls+0x18c>
    ed5c:	add	r3, pc, r3
    ed60:	str	r2, [r3]
    ed64:	ldr	r3, [pc, #352]	; eecc <sf_gen_mpls+0x190>
    ed68:	add	r3, pc, r3
    ed6c:	ldr	r3, [r3]
    ed70:	cmp	r3, #0
    ed74:	beq	eda8 <sf_gen_mpls+0x6c>
    ed78:	ldr	r3, [pc, #336]	; eed0 <sf_gen_mpls+0x194>
    ed7c:	add	r3, pc, r3
    ed80:	ldr	r3, [r3]
    ed84:	sub	r1, r3, #2
    ed88:	mov	r3, #1
    ed8c:	str	r3, [sp]
    ed90:	mov	r3, #0
    ed94:	mov	r2, #16
    ed98:	mov	r0, #2
    ed9c:	bl	3544 <gen_mcmp>
    eda0:	str	r0, [fp, #-8]
    eda4:	b	ee0c <sf_gen_mpls+0xd0>
    eda8:	ldr	r3, [pc, #292]	; eed4 <sf_gen_mpls+0x198>
    edac:	add	r3, pc, r3
    edb0:	ldr	r3, [r3]
    edb4:	cmp	r3, #9
    edb8:	beq	eddc <sf_gen_mpls+0xa0>
    edbc:	cmp	r3, #104	; 0x68
    edc0:	beq	edcc <sf_gen_mpls+0x90>
    edc4:	cmp	r3, #1
    edc8:	bne	edec <sf_gen_mpls+0xb0>
    edcc:	ldr	r0, [pc, #260]	; eed8 <sf_gen_mpls+0x19c>
    edd0:	bl	6bb8 <gen_linktype>
    edd4:	str	r0, [fp, #-8]
    edd8:	b	ee0c <sf_gen_mpls+0xd0>
    eddc:	ldr	r0, [pc, #248]	; eedc <sf_gen_mpls+0x1a0>
    ede0:	bl	6bb8 <gen_linktype>
    ede4:	str	r0, [fp, #-8]
    ede8:	b	ee0c <sf_gen_mpls+0xd0>
    edec:	ldr	r3, [pc, #236]	; eee0 <sf_gen_mpls+0x1a4>
    edf0:	add	r3, pc, r3
    edf4:	ldr	r3, [r3]
    edf8:	mov	r1, r3
    edfc:	ldr	r3, [pc, #224]	; eee4 <sf_gen_mpls+0x1a8>
    ee00:	add	r3, pc, r3
    ee04:	mov	r0, r3
    ee08:	bl	291c <sf_bpf_error>
    ee0c:	ldr	r3, [fp, #-16]
    ee10:	cmp	r3, #0
    ee14:	blt	ee60 <sf_gen_mpls+0x124>
    ee18:	ldr	r3, [fp, #-16]
    ee1c:	lsl	r3, r3, #12
    ee20:	str	r3, [fp, #-16]
    ee24:	ldr	r3, [pc, #188]	; eee8 <sf_gen_mpls+0x1ac>
    ee28:	add	r3, pc, r3
    ee2c:	ldr	r1, [r3]
    ee30:	ldr	r3, [pc, #180]	; eeec <sf_gen_mpls+0x1b0>
    ee34:	str	r3, [sp]
    ee38:	ldr	r3, [fp, #-16]
    ee3c:	mov	r2, #0
    ee40:	mov	r0, #2
    ee44:	bl	3544 <gen_mcmp>
    ee48:	str	r0, [fp, #-12]
    ee4c:	ldr	r1, [fp, #-12]
    ee50:	ldr	r0, [fp, #-8]
    ee54:	bl	31f4 <sf_gen_and>
    ee58:	ldr	r3, [fp, #-12]
    ee5c:	str	r3, [fp, #-8]
    ee60:	ldr	r3, [pc, #136]	; eef0 <sf_gen_mpls+0x1b4>
    ee64:	add	r3, pc, r3
    ee68:	ldr	r3, [r3]
    ee6c:	add	r2, r3, #4
    ee70:	ldr	r3, [pc, #124]	; eef4 <sf_gen_mpls+0x1b8>
    ee74:	add	r3, pc, r3
    ee78:	str	r2, [r3]
    ee7c:	ldr	r3, [pc, #116]	; eef8 <sf_gen_mpls+0x1bc>
    ee80:	add	r3, pc, r3
    ee84:	ldr	r3, [r3]
    ee88:	add	r2, r3, #4
    ee8c:	ldr	r3, [pc, #104]	; eefc <sf_gen_mpls+0x1c0>
    ee90:	add	r3, pc, r3
    ee94:	str	r2, [r3]
    ee98:	ldr	r3, [pc, #96]	; ef00 <sf_gen_mpls+0x1c4>
    ee9c:	add	r3, pc, r3
    eea0:	ldr	r3, [r3]
    eea4:	add	r2, r3, #1
    eea8:	ldr	r3, [pc, #84]	; ef04 <sf_gen_mpls+0x1c8>
    eeac:	add	r3, pc, r3
    eeb0:	str	r2, [r3]
    eeb4:	ldr	r3, [fp, #-8]
    eeb8:	mov	r0, r3
    eebc:	sub	sp, fp, #4
    eec0:	pop	{fp, pc}
    eec4:	.word	0x0002b994
    eec8:	.word	0x0002b52c
    eecc:	.word	0x0002b524
    eed0:	.word	0x0002b50c
    eed4:	.word	0x0002b940
    eed8:	.word	0x00008847
    eedc:	.word	0x00000281
    eee0:	.word	0x0002b8fc
    eee4:	.word	0x0000e778
    eee8:	.word	0x0002b460
    eeec:	.word	0xfffff000
    eef0:	.word	0x0002b884
    eef4:	.word	0x0002b874
    eef8:	.word	0x0002b864
    eefc:	.word	0x0002b854
    ef00:	.word	0x0002b3f0
    ef04:	.word	0x0002b3e0

0000ef08 <sf_gen_pppoed>:
    ef08:	push	{fp, lr}
    ef0c:	add	fp, sp, #4
    ef10:	ldr	r0, [pc, #12]	; ef24 <sf_gen_pppoed+0x1c>
    ef14:	bl	6bb8 <gen_linktype>
    ef18:	mov	r3, r0
    ef1c:	mov	r0, r3
    ef20:	pop	{fp, pc}
    ef24:	.word	0x00008863

0000ef28 <sf_gen_pppoes>:
    ef28:	push	{fp, lr}
    ef2c:	add	fp, sp, #4
    ef30:	sub	sp, sp, #8
    ef34:	ldr	r0, [pc, #144]	; efcc <sf_gen_pppoes+0xa4>
    ef38:	bl	6bb8 <gen_linktype>
    ef3c:	str	r0, [fp, #-8]
    ef40:	ldr	r3, [pc, #136]	; efd0 <sf_gen_pppoes+0xa8>
    ef44:	add	r3, pc, r3
    ef48:	ldr	r2, [r3]
    ef4c:	ldr	r3, [pc, #128]	; efd4 <sf_gen_pppoes+0xac>
    ef50:	add	r3, pc, r3
    ef54:	str	r2, [r3]
    ef58:	ldr	r3, [pc, #120]	; efd8 <sf_gen_pppoes+0xb0>
    ef5c:	add	r3, pc, r3
    ef60:	ldr	r2, [r3]
    ef64:	ldr	r3, [pc, #112]	; efdc <sf_gen_pppoes+0xb4>
    ef68:	add	r3, pc, r3
    ef6c:	str	r2, [r3]
    ef70:	ldr	r3, [pc, #104]	; efe0 <sf_gen_pppoes+0xb8>
    ef74:	add	r3, pc, r3
    ef78:	mov	r2, #1
    ef7c:	str	r2, [r3]
    ef80:	ldr	r3, [pc, #92]	; efe4 <sf_gen_pppoes+0xbc>
    ef84:	add	r3, pc, r3
    ef88:	ldr	r3, [r3]
    ef8c:	add	r2, r3, #6
    ef90:	ldr	r3, [pc, #80]	; efe8 <sf_gen_pppoes+0xc0>
    ef94:	add	r3, pc, r3
    ef98:	str	r2, [r3]
    ef9c:	ldr	r3, [pc, #72]	; efec <sf_gen_pppoes+0xc4>
    efa0:	add	r3, pc, r3
    efa4:	mov	r2, #8
    efa8:	str	r2, [r3]
    efac:	ldr	r3, [pc, #60]	; eff0 <sf_gen_pppoes+0xc8>
    efb0:	add	r3, pc, r3
    efb4:	mov	r2, #8
    efb8:	str	r2, [r3]
    efbc:	ldr	r3, [fp, #-8]
    efc0:	mov	r0, r3
    efc4:	sub	sp, fp, #4
    efc8:	pop	{fp, pc}
    efcc:	.word	0x00008864
    efd0:	.word	0x0002b76c
    efd4:	.word	0x0002b334
    efd8:	.word	0x0002b788
    efdc:	.word	0x0002b320
    efe0:	.word	0x0002b740
    efe4:	.word	0x0002b760
    efe8:	.word	0x0002b71c
    efec:	.word	0x0002b744
    eff0:	.word	0x0002b738

0000eff4 <sf_gen_atmfield_code>:
    eff4:	push	{fp, lr}
    eff8:	add	fp, sp, #4
    effc:	sub	sp, sp, #40	; 0x28
    f000:	str	r0, [fp, #-16]
    f004:	str	r1, [fp, #-20]	; 0xffffffec
    f008:	str	r2, [fp, #-24]	; 0xffffffe8
    f00c:	str	r3, [fp, #-28]	; 0xffffffe4
    f010:	ldr	r3, [fp, #-16]
    f014:	sub	r3, r3, #51	; 0x33
    f018:	cmp	r3, #4
    f01c:	addls	pc, pc, r3, lsl #2
    f020:	b	f24c <sf_gen_atmfield_code+0x258>
    f024:	b	f038 <sf_gen_atmfield_code+0x44>
    f028:	b	f0b0 <sf_gen_atmfield_code+0xbc>
    f02c:	b	f128 <sf_gen_atmfield_code+0x134>
    f030:	b	f17c <sf_gen_atmfield_code+0x188>
    f034:	b	f1d4 <sf_gen_atmfield_code+0x1e0>
    f038:	ldr	r3, [pc, #544]	; f260 <sf_gen_atmfield_code+0x26c>
    f03c:	add	r3, pc, r3
    f040:	ldr	r3, [r3]
    f044:	cmp	r3, #0
    f048:	bne	f05c <sf_gen_atmfield_code+0x68>
    f04c:	ldr	r3, [pc, #528]	; f264 <sf_gen_atmfield_code+0x270>
    f050:	add	r3, pc, r3
    f054:	mov	r0, r3
    f058:	bl	291c <sf_bpf_error>
    f05c:	ldr	r3, [pc, #516]	; f268 <sf_gen_atmfield_code+0x274>
    f060:	add	r3, pc, r3
    f064:	ldr	r3, [r3]
    f068:	cmn	r3, #1
    f06c:	bne	f074 <sf_gen_atmfield_code+0x80>
    f070:	bl	f9c <abort@plt>
    f074:	ldr	r3, [pc, #496]	; f26c <sf_gen_atmfield_code+0x278>
    f078:	add	r3, pc, r3
    f07c:	ldr	r1, [r3]
    f080:	ldr	r3, [fp, #-20]	; 0xffffffec
    f084:	str	r3, [sp, #8]
    f088:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f08c:	str	r3, [sp, #4]
    f090:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f094:	str	r3, [sp]
    f098:	mvn	r3, #0
    f09c:	mov	r2, #16
    f0a0:	mov	r0, #1
    f0a4:	bl	36ec <gen_ncmp>
    f0a8:	str	r0, [fp, #-8]
    f0ac:	b	f250 <sf_gen_atmfield_code+0x25c>
    f0b0:	ldr	r3, [pc, #440]	; f270 <sf_gen_atmfield_code+0x27c>
    f0b4:	add	r3, pc, r3
    f0b8:	ldr	r3, [r3]
    f0bc:	cmp	r3, #0
    f0c0:	bne	f0d4 <sf_gen_atmfield_code+0xe0>
    f0c4:	ldr	r3, [pc, #424]	; f274 <sf_gen_atmfield_code+0x280>
    f0c8:	add	r3, pc, r3
    f0cc:	mov	r0, r3
    f0d0:	bl	291c <sf_bpf_error>
    f0d4:	ldr	r3, [pc, #412]	; f278 <sf_gen_atmfield_code+0x284>
    f0d8:	add	r3, pc, r3
    f0dc:	ldr	r3, [r3]
    f0e0:	cmn	r3, #1
    f0e4:	bne	f0ec <sf_gen_atmfield_code+0xf8>
    f0e8:	bl	f9c <abort@plt>
    f0ec:	ldr	r3, [pc, #392]	; f27c <sf_gen_atmfield_code+0x288>
    f0f0:	add	r3, pc, r3
    f0f4:	ldr	r1, [r3]
    f0f8:	ldr	r3, [fp, #-20]	; 0xffffffec
    f0fc:	str	r3, [sp, #8]
    f100:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f104:	str	r3, [sp, #4]
    f108:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f10c:	str	r3, [sp]
    f110:	mvn	r3, #0
    f114:	mov	r2, #8
    f118:	mov	r0, #1
    f11c:	bl	36ec <gen_ncmp>
    f120:	str	r0, [fp, #-8]
    f124:	b	f250 <sf_gen_atmfield_code+0x25c>
    f128:	ldr	r3, [pc, #336]	; f280 <sf_gen_atmfield_code+0x28c>
    f12c:	add	r3, pc, r3
    f130:	ldr	r3, [r3]
    f134:	cmn	r3, #1
    f138:	bne	f140 <sf_gen_atmfield_code+0x14c>
    f13c:	bl	f9c <abort@plt>
    f140:	ldr	r3, [pc, #316]	; f284 <sf_gen_atmfield_code+0x290>
    f144:	add	r3, pc, r3
    f148:	ldr	r1, [r3]
    f14c:	ldr	r3, [fp, #-20]	; 0xffffffec
    f150:	str	r3, [sp, #8]
    f154:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f158:	str	r3, [sp, #4]
    f15c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f160:	str	r3, [sp]
    f164:	mov	r3, #15
    f168:	mov	r2, #16
    f16c:	mov	r0, #1
    f170:	bl	36ec <gen_ncmp>
    f174:	str	r0, [fp, #-8]
    f178:	b	f250 <sf_gen_atmfield_code+0x25c>
    f17c:	ldr	r3, [pc, #260]	; f288 <sf_gen_atmfield_code+0x294>
    f180:	add	r3, pc, r3
    f184:	ldr	r3, [r3]
    f188:	cmn	r3, #1
    f18c:	bne	f194 <sf_gen_atmfield_code+0x1a0>
    f190:	bl	f9c <abort@plt>
    f194:	ldr	r3, [pc, #240]	; f28c <sf_gen_atmfield_code+0x298>
    f198:	add	r3, pc, r3
    f19c:	ldr	r3, [r3]
    f1a0:	add	r1, r3, #5
    f1a4:	ldr	r3, [fp, #-20]	; 0xffffffec
    f1a8:	str	r3, [sp, #8]
    f1ac:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f1b0:	str	r3, [sp, #4]
    f1b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f1b8:	str	r3, [sp]
    f1bc:	mvn	r3, #0
    f1c0:	mov	r2, #16
    f1c4:	mov	r0, #1
    f1c8:	bl	36ec <gen_ncmp>
    f1cc:	str	r0, [fp, #-8]
    f1d0:	b	f250 <sf_gen_atmfield_code+0x25c>
    f1d4:	ldr	r3, [pc, #180]	; f290 <sf_gen_atmfield_code+0x29c>
    f1d8:	add	r3, pc, r3
    f1dc:	ldr	r3, [r3]
    f1e0:	cmp	r3, #0
    f1e4:	bne	f1f8 <sf_gen_atmfield_code+0x204>
    f1e8:	ldr	r3, [pc, #164]	; f294 <sf_gen_atmfield_code+0x2a0>
    f1ec:	add	r3, pc, r3
    f1f0:	mov	r0, r3
    f1f4:	bl	291c <sf_bpf_error>
    f1f8:	ldr	r3, [pc, #152]	; f298 <sf_gen_atmfield_code+0x2a4>
    f1fc:	add	r3, pc, r3
    f200:	ldr	r3, [r3]
    f204:	cmn	r3, #1
    f208:	bne	f210 <sf_gen_atmfield_code+0x21c>
    f20c:	bl	f9c <abort@plt>
    f210:	ldr	r3, [pc, #132]	; f29c <sf_gen_atmfield_code+0x2a8>
    f214:	add	r3, pc, r3
    f218:	ldr	r1, [r3]
    f21c:	ldr	r3, [fp, #-20]	; 0xffffffec
    f220:	str	r3, [sp, #8]
    f224:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f228:	str	r3, [sp, #4]
    f22c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f230:	str	r3, [sp]
    f234:	mvn	r3, #0
    f238:	mov	r2, #16
    f23c:	mov	r0, #1
    f240:	bl	36ec <gen_ncmp>
    f244:	str	r0, [fp, #-8]
    f248:	b	f250 <sf_gen_atmfield_code+0x25c>
    f24c:	bl	f9c <abort@plt>
    f250:	ldr	r3, [fp, #-8]
    f254:	mov	r0, r3
    f258:	sub	sp, fp, #4
    f25c:	pop	{fp, pc}
    f260:	.word	0x0002b67c
    f264:	.word	0x0000e550
    f268:	.word	0x0002b660
    f26c:	.word	0x0002b648
    f270:	.word	0x0002b604
    f274:	.word	0x0000e4f8
    f278:	.word	0x0002b5ec
    f27c:	.word	0x0002b5d4
    f280:	.word	0x0002b59c
    f284:	.word	0x0002b584
    f288:	.word	0x0002b560
    f28c:	.word	0x0002b548
    f290:	.word	0x0002b4e0
    f294:	.word	0x0000e3f4
    f298:	.word	0x0002b4cc
    f29c:	.word	0x0002b4b4

0000f2a0 <sf_gen_atmtype_abbrev>:
    f2a0:	push	{fp, lr}
    f2a4:	add	fp, sp, #4
    f2a8:	sub	sp, sp, #16
    f2ac:	str	r0, [fp, #-16]
    f2b0:	ldr	r3, [fp, #-16]
    f2b4:	sub	r3, r3, #22
    f2b8:	cmp	r3, #9
    f2bc:	addls	pc, pc, r3, lsl #2
    f2c0:	b	f658 <sf_gen_atmtype_abbrev+0x3b8>
    f2c4:	b	f2ec <sf_gen_atmtype_abbrev+0x4c>
    f2c8:	b	f350 <sf_gen_atmtype_abbrev+0xb0>
    f2cc:	b	f3b4 <sf_gen_atmtype_abbrev+0x114>
    f2d0:	b	f418 <sf_gen_atmtype_abbrev+0x178>
    f2d4:	b	f47c <sf_gen_atmtype_abbrev+0x1dc>
    f2d8:	b	f4e0 <sf_gen_atmtype_abbrev+0x240>
    f2dc:	b	f658 <sf_gen_atmtype_abbrev+0x3b8>
    f2e0:	b	f658 <sf_gen_atmtype_abbrev+0x3b8>
    f2e4:	b	f544 <sf_gen_atmtype_abbrev+0x2a4>
    f2e8:	b	f608 <sf_gen_atmtype_abbrev+0x368>
    f2ec:	ldr	r3, [pc, #888]	; f66c <sf_gen_atmtype_abbrev+0x3cc>
    f2f0:	add	r3, pc, r3
    f2f4:	ldr	r3, [r3]
    f2f8:	cmp	r3, #0
    f2fc:	bne	f310 <sf_gen_atmtype_abbrev+0x70>
    f300:	ldr	r3, [pc, #872]	; f670 <sf_gen_atmtype_abbrev+0x3d0>
    f304:	add	r3, pc, r3
    f308:	mov	r0, r3
    f30c:	bl	291c <sf_bpf_error>
    f310:	mov	r3, #0
    f314:	mov	r2, #16
    f318:	mov	r1, #0
    f31c:	mov	r0, #51	; 0x33
    f320:	bl	eff4 <sf_gen_atmfield_code>
    f324:	str	r0, [fp, #-12]
    f328:	mov	r3, #0
    f32c:	mov	r2, #16
    f330:	mov	r1, #1
    f334:	mov	r0, #52	; 0x34
    f338:	bl	eff4 <sf_gen_atmfield_code>
    f33c:	str	r0, [fp, #-8]
    f340:	ldr	r1, [fp, #-8]
    f344:	ldr	r0, [fp, #-12]
    f348:	bl	31f4 <sf_gen_and>
    f34c:	b	f65c <sf_gen_atmtype_abbrev+0x3bc>
    f350:	ldr	r3, [pc, #796]	; f674 <sf_gen_atmtype_abbrev+0x3d4>
    f354:	add	r3, pc, r3
    f358:	ldr	r3, [r3]
    f35c:	cmp	r3, #0
    f360:	bne	f374 <sf_gen_atmtype_abbrev+0xd4>
    f364:	ldr	r3, [pc, #780]	; f678 <sf_gen_atmtype_abbrev+0x3d8>
    f368:	add	r3, pc, r3
    f36c:	mov	r0, r3
    f370:	bl	291c <sf_bpf_error>
    f374:	mov	r3, #0
    f378:	mov	r2, #16
    f37c:	mov	r1, #0
    f380:	mov	r0, #51	; 0x33
    f384:	bl	eff4 <sf_gen_atmfield_code>
    f388:	str	r0, [fp, #-12]
    f38c:	mov	r3, #0
    f390:	mov	r2, #16
    f394:	mov	r1, #2
    f398:	mov	r0, #52	; 0x34
    f39c:	bl	eff4 <sf_gen_atmfield_code>
    f3a0:	str	r0, [fp, #-8]
    f3a4:	ldr	r1, [fp, #-8]
    f3a8:	ldr	r0, [fp, #-12]
    f3ac:	bl	31f4 <sf_gen_and>
    f3b0:	b	f65c <sf_gen_atmtype_abbrev+0x3bc>
    f3b4:	ldr	r3, [pc, #704]	; f67c <sf_gen_atmtype_abbrev+0x3dc>
    f3b8:	add	r3, pc, r3
    f3bc:	ldr	r3, [r3]
    f3c0:	cmp	r3, #0
    f3c4:	bne	f3d8 <sf_gen_atmtype_abbrev+0x138>
    f3c8:	ldr	r3, [pc, #688]	; f680 <sf_gen_atmtype_abbrev+0x3e0>
    f3cc:	add	r3, pc, r3
    f3d0:	mov	r0, r3
    f3d4:	bl	291c <sf_bpf_error>
    f3d8:	mov	r3, #0
    f3dc:	mov	r2, #16
    f3e0:	mov	r1, #0
    f3e4:	mov	r0, #51	; 0x33
    f3e8:	bl	eff4 <sf_gen_atmfield_code>
    f3ec:	str	r0, [fp, #-12]
    f3f0:	mov	r3, #0
    f3f4:	mov	r2, #16
    f3f8:	mov	r1, #3
    f3fc:	mov	r0, #52	; 0x34
    f400:	bl	eff4 <sf_gen_atmfield_code>
    f404:	str	r0, [fp, #-8]
    f408:	ldr	r1, [fp, #-8]
    f40c:	ldr	r0, [fp, #-12]
    f410:	bl	31f4 <sf_gen_and>
    f414:	b	f65c <sf_gen_atmtype_abbrev+0x3bc>
    f418:	ldr	r3, [pc, #612]	; f684 <sf_gen_atmtype_abbrev+0x3e4>
    f41c:	add	r3, pc, r3
    f420:	ldr	r3, [r3]
    f424:	cmp	r3, #0
    f428:	bne	f43c <sf_gen_atmtype_abbrev+0x19c>
    f42c:	ldr	r3, [pc, #596]	; f688 <sf_gen_atmtype_abbrev+0x3e8>
    f430:	add	r3, pc, r3
    f434:	mov	r0, r3
    f438:	bl	291c <sf_bpf_error>
    f43c:	mov	r3, #0
    f440:	mov	r2, #16
    f444:	mov	r1, #0
    f448:	mov	r0, #51	; 0x33
    f44c:	bl	eff4 <sf_gen_atmfield_code>
    f450:	str	r0, [fp, #-12]
    f454:	mov	r3, #0
    f458:	mov	r2, #16
    f45c:	mov	r1, #4
    f460:	mov	r0, #52	; 0x34
    f464:	bl	eff4 <sf_gen_atmfield_code>
    f468:	str	r0, [fp, #-8]
    f46c:	ldr	r1, [fp, #-8]
    f470:	ldr	r0, [fp, #-12]
    f474:	bl	31f4 <sf_gen_and>
    f478:	b	f65c <sf_gen_atmtype_abbrev+0x3bc>
    f47c:	ldr	r3, [pc, #520]	; f68c <sf_gen_atmtype_abbrev+0x3ec>
    f480:	add	r3, pc, r3
    f484:	ldr	r3, [r3]
    f488:	cmp	r3, #0
    f48c:	bne	f4a0 <sf_gen_atmtype_abbrev+0x200>
    f490:	ldr	r3, [pc, #504]	; f690 <sf_gen_atmtype_abbrev+0x3f0>
    f494:	add	r3, pc, r3
    f498:	mov	r0, r3
    f49c:	bl	291c <sf_bpf_error>
    f4a0:	mov	r3, #0
    f4a4:	mov	r2, #16
    f4a8:	mov	r1, #0
    f4ac:	mov	r0, #51	; 0x33
    f4b0:	bl	eff4 <sf_gen_atmfield_code>
    f4b4:	str	r0, [fp, #-12]
    f4b8:	mov	r3, #0
    f4bc:	mov	r2, #16
    f4c0:	mov	r1, #5
    f4c4:	mov	r0, #52	; 0x34
    f4c8:	bl	eff4 <sf_gen_atmfield_code>
    f4cc:	str	r0, [fp, #-8]
    f4d0:	ldr	r1, [fp, #-8]
    f4d4:	ldr	r0, [fp, #-12]
    f4d8:	bl	31f4 <sf_gen_and>
    f4dc:	b	f65c <sf_gen_atmtype_abbrev+0x3bc>
    f4e0:	ldr	r3, [pc, #428]	; f694 <sf_gen_atmtype_abbrev+0x3f4>
    f4e4:	add	r3, pc, r3
    f4e8:	ldr	r3, [r3]
    f4ec:	cmp	r3, #0
    f4f0:	bne	f504 <sf_gen_atmtype_abbrev+0x264>
    f4f4:	ldr	r3, [pc, #412]	; f698 <sf_gen_atmtype_abbrev+0x3f8>
    f4f8:	add	r3, pc, r3
    f4fc:	mov	r0, r3
    f500:	bl	291c <sf_bpf_error>
    f504:	mov	r3, #0
    f508:	mov	r2, #16
    f50c:	mov	r1, #0
    f510:	mov	r0, #51	; 0x33
    f514:	bl	eff4 <sf_gen_atmfield_code>
    f518:	str	r0, [fp, #-12]
    f51c:	mov	r3, #0
    f520:	mov	r2, #16
    f524:	mov	r1, #16
    f528:	mov	r0, #52	; 0x34
    f52c:	bl	eff4 <sf_gen_atmfield_code>
    f530:	str	r0, [fp, #-8]
    f534:	ldr	r1, [fp, #-8]
    f538:	ldr	r0, [fp, #-12]
    f53c:	bl	31f4 <sf_gen_and>
    f540:	b	f65c <sf_gen_atmtype_abbrev+0x3bc>
    f544:	ldr	r3, [pc, #336]	; f69c <sf_gen_atmtype_abbrev+0x3fc>
    f548:	add	r3, pc, r3
    f54c:	ldr	r3, [r3]
    f550:	cmp	r3, #0
    f554:	bne	f568 <sf_gen_atmtype_abbrev+0x2c8>
    f558:	ldr	r3, [pc, #320]	; f6a0 <sf_gen_atmtype_abbrev+0x400>
    f55c:	add	r3, pc, r3
    f560:	mov	r0, r3
    f564:	bl	291c <sf_bpf_error>
    f568:	mov	r3, #0
    f56c:	mov	r2, #16
    f570:	mov	r1, #1
    f574:	mov	r0, #53	; 0x35
    f578:	bl	eff4 <sf_gen_atmfield_code>
    f57c:	str	r0, [fp, #-8]
    f580:	ldr	r3, [pc, #284]	; f6a4 <sf_gen_atmtype_abbrev+0x404>
    f584:	add	r3, pc, r3
    f588:	mov	r2, #1
    f58c:	str	r2, [r3]
    f590:	ldr	r3, [pc, #272]	; f6a8 <sf_gen_atmtype_abbrev+0x408>
    f594:	add	r3, pc, r3
    f598:	ldr	r3, [r3]
    f59c:	add	r2, r3, #2
    f5a0:	ldr	r3, [pc, #260]	; f6ac <sf_gen_atmtype_abbrev+0x40c>
    f5a4:	add	r3, pc, r3
    f5a8:	str	r2, [r3]
    f5ac:	ldr	r3, [pc, #252]	; f6b0 <sf_gen_atmtype_abbrev+0x410>
    f5b0:	add	r3, pc, r3
    f5b4:	ldr	r3, [r3]
    f5b8:	add	r2, r3, #12
    f5bc:	ldr	r3, [pc, #240]	; f6b4 <sf_gen_atmtype_abbrev+0x414>
    f5c0:	add	r3, pc, r3
    f5c4:	str	r2, [r3]
    f5c8:	ldr	r3, [pc, #232]	; f6b8 <sf_gen_atmtype_abbrev+0x418>
    f5cc:	add	r3, pc, r3
    f5d0:	ldr	r3, [r3]
    f5d4:	add	r2, r3, #14
    f5d8:	ldr	r3, [pc, #220]	; f6bc <sf_gen_atmtype_abbrev+0x41c>
    f5dc:	add	r3, pc, r3
    f5e0:	str	r2, [r3]
    f5e4:	ldr	r3, [pc, #212]	; f6c0 <sf_gen_atmtype_abbrev+0x420>
    f5e8:	add	r3, pc, r3
    f5ec:	mov	r2, #0
    f5f0:	str	r2, [r3]
    f5f4:	ldr	r3, [pc, #200]	; f6c4 <sf_gen_atmtype_abbrev+0x424>
    f5f8:	add	r3, pc, r3
    f5fc:	mov	r2, #3
    f600:	str	r2, [r3]
    f604:	b	f65c <sf_gen_atmtype_abbrev+0x3bc>
    f608:	ldr	r3, [pc, #184]	; f6c8 <sf_gen_atmtype_abbrev+0x428>
    f60c:	add	r3, pc, r3
    f610:	ldr	r3, [r3]
    f614:	cmp	r3, #0
    f618:	bne	f62c <sf_gen_atmtype_abbrev+0x38c>
    f61c:	ldr	r3, [pc, #168]	; f6cc <sf_gen_atmtype_abbrev+0x42c>
    f620:	add	r3, pc, r3
    f624:	mov	r0, r3
    f628:	bl	291c <sf_bpf_error>
    f62c:	mov	r3, #0
    f630:	mov	r2, #16
    f634:	mov	r1, #2
    f638:	mov	r0, #53	; 0x35
    f63c:	bl	eff4 <sf_gen_atmfield_code>
    f640:	str	r0, [fp, #-8]
    f644:	ldr	r3, [pc, #132]	; f6d0 <sf_gen_atmtype_abbrev+0x430>
    f648:	add	r3, pc, r3
    f64c:	mov	r2, #0
    f650:	str	r2, [r3]
    f654:	b	f65c <sf_gen_atmtype_abbrev+0x3bc>
    f658:	bl	f9c <abort@plt>
    f65c:	ldr	r3, [fp, #-8]
    f660:	mov	r0, r3
    f664:	sub	sp, fp, #4
    f668:	pop	{fp, pc}
    f66c:	.word	0x0002b3c8
    f670:	.word	0x0000e300
    f674:	.word	0x0002b364
    f678:	.word	0x0000e2c0
    f67c:	.word	0x0002b300
    f680:	.word	0x0000e27c
    f684:	.word	0x0002b29c
    f688:	.word	0x0000e23c
    f68c:	.word	0x0002b238
    f690:	.word	0x0000e1fc
    f694:	.word	0x0002b1d4
    f698:	.word	0x0000e1b8
    f69c:	.word	0x0002b170
    f6a0:	.word	0x0000e178
    f6a4:	.word	0x0002b138
    f6a8:	.word	0x0002b14c
    f6ac:	.word	0x0002b0fc
    f6b0:	.word	0x0002b0f0
    f6b4:	.word	0x0002b0f0
    f6b8:	.word	0x0002b0d4
    f6bc:	.word	0x0002b0c8
    f6c0:	.word	0x0002b0fc
    f6c4:	.word	0x0002b0f0
    f6c8:	.word	0x0002b0ac
    f6cc:	.word	0x0000e0d8
    f6d0:	.word	0x0002b074

0000f6d4 <sf_gen_mtp2type_abbrev>:
    f6d4:	push	{fp, lr}
    f6d8:	add	fp, sp, #4
    f6dc:	sub	sp, sp, #32
    f6e0:	str	r0, [fp, #-16]
    f6e4:	ldr	r3, [fp, #-16]
    f6e8:	cmp	r3, #23
    f6ec:	beq	f788 <sf_gen_mtp2type_abbrev+0xb4>
    f6f0:	cmp	r3, #24
    f6f4:	beq	f854 <sf_gen_mtp2type_abbrev+0x180>
    f6f8:	cmp	r3, #22
    f6fc:	bne	f8dc <sf_gen_mtp2type_abbrev+0x208>
    f700:	ldr	r3, [pc, #488]	; f8f0 <sf_gen_mtp2type_abbrev+0x21c>
    f704:	add	r3, pc, r3
    f708:	ldr	r3, [r3]
    f70c:	cmp	r3, #140	; 0x8c
    f710:	beq	f74c <sf_gen_mtp2type_abbrev+0x78>
    f714:	ldr	r3, [pc, #472]	; f8f4 <sf_gen_mtp2type_abbrev+0x220>
    f718:	add	r3, pc, r3
    f71c:	ldr	r3, [r3]
    f720:	cmp	r3, #197	; 0xc5
    f724:	beq	f74c <sf_gen_mtp2type_abbrev+0x78>
    f728:	ldr	r3, [pc, #456]	; f8f8 <sf_gen_mtp2type_abbrev+0x224>
    f72c:	add	r3, pc, r3
    f730:	ldr	r3, [r3]
    f734:	cmp	r3, #139	; 0x8b
    f738:	beq	f74c <sf_gen_mtp2type_abbrev+0x78>
    f73c:	ldr	r3, [pc, #440]	; f8fc <sf_gen_mtp2type_abbrev+0x228>
    f740:	add	r3, pc, r3
    f744:	mov	r0, r3
    f748:	bl	291c <sf_bpf_error>
    f74c:	ldr	r3, [pc, #428]	; f900 <sf_gen_mtp2type_abbrev+0x22c>
    f750:	add	r3, pc, r3
    f754:	ldr	r1, [r3]
    f758:	mov	r3, #0
    f75c:	str	r3, [sp, #8]
    f760:	mov	r3, #0
    f764:	str	r3, [sp, #4]
    f768:	mov	r3, #16
    f76c:	str	r3, [sp]
    f770:	mov	r3, #63	; 0x3f
    f774:	mov	r2, #16
    f778:	mov	r0, #0
    f77c:	bl	36ec <gen_ncmp>
    f780:	str	r0, [fp, #-8]
    f784:	b	f8e0 <sf_gen_mtp2type_abbrev+0x20c>
    f788:	ldr	r3, [pc, #372]	; f904 <sf_gen_mtp2type_abbrev+0x230>
    f78c:	add	r3, pc, r3
    f790:	ldr	r3, [r3]
    f794:	cmp	r3, #140	; 0x8c
    f798:	beq	f7d4 <sf_gen_mtp2type_abbrev+0x100>
    f79c:	ldr	r3, [pc, #356]	; f908 <sf_gen_mtp2type_abbrev+0x234>
    f7a0:	add	r3, pc, r3
    f7a4:	ldr	r3, [r3]
    f7a8:	cmp	r3, #197	; 0xc5
    f7ac:	beq	f7d4 <sf_gen_mtp2type_abbrev+0x100>
    f7b0:	ldr	r3, [pc, #340]	; f90c <sf_gen_mtp2type_abbrev+0x238>
    f7b4:	add	r3, pc, r3
    f7b8:	ldr	r3, [r3]
    f7bc:	cmp	r3, #139	; 0x8b
    f7c0:	beq	f7d4 <sf_gen_mtp2type_abbrev+0x100>
    f7c4:	ldr	r3, [pc, #324]	; f910 <sf_gen_mtp2type_abbrev+0x23c>
    f7c8:	add	r3, pc, r3
    f7cc:	mov	r0, r3
    f7d0:	bl	291c <sf_bpf_error>
    f7d4:	ldr	r3, [pc, #312]	; f914 <sf_gen_mtp2type_abbrev+0x240>
    f7d8:	add	r3, pc, r3
    f7dc:	ldr	r1, [r3]
    f7e0:	mov	r3, #2
    f7e4:	str	r3, [sp, #8]
    f7e8:	mov	r3, #1
    f7ec:	str	r3, [sp, #4]
    f7f0:	mov	r3, #32
    f7f4:	str	r3, [sp]
    f7f8:	mov	r3, #63	; 0x3f
    f7fc:	mov	r2, #16
    f800:	mov	r0, #0
    f804:	bl	36ec <gen_ncmp>
    f808:	str	r0, [fp, #-8]
    f80c:	ldr	r3, [pc, #260]	; f918 <sf_gen_mtp2type_abbrev+0x244>
    f810:	add	r3, pc, r3
    f814:	ldr	r1, [r3]
    f818:	mov	r3, #0
    f81c:	str	r3, [sp, #8]
    f820:	mov	r3, #0
    f824:	str	r3, [sp, #4]
    f828:	mov	r3, #32
    f82c:	str	r3, [sp]
    f830:	mov	r3, #63	; 0x3f
    f834:	mov	r2, #16
    f838:	mov	r0, #0
    f83c:	bl	36ec <gen_ncmp>
    f840:	str	r0, [fp, #-12]
    f844:	ldr	r1, [fp, #-8]
    f848:	ldr	r0, [fp, #-12]
    f84c:	bl	31f4 <sf_gen_and>
    f850:	b	f8e0 <sf_gen_mtp2type_abbrev+0x20c>
    f854:	ldr	r3, [pc, #192]	; f91c <sf_gen_mtp2type_abbrev+0x248>
    f858:	add	r3, pc, r3
    f85c:	ldr	r3, [r3]
    f860:	cmp	r3, #140	; 0x8c
    f864:	beq	f8a0 <sf_gen_mtp2type_abbrev+0x1cc>
    f868:	ldr	r3, [pc, #176]	; f920 <sf_gen_mtp2type_abbrev+0x24c>
    f86c:	add	r3, pc, r3
    f870:	ldr	r3, [r3]
    f874:	cmp	r3, #197	; 0xc5
    f878:	beq	f8a0 <sf_gen_mtp2type_abbrev+0x1cc>
    f87c:	ldr	r3, [pc, #160]	; f924 <sf_gen_mtp2type_abbrev+0x250>
    f880:	add	r3, pc, r3
    f884:	ldr	r3, [r3]
    f888:	cmp	r3, #139	; 0x8b
    f88c:	beq	f8a0 <sf_gen_mtp2type_abbrev+0x1cc>
    f890:	ldr	r3, [pc, #144]	; f928 <sf_gen_mtp2type_abbrev+0x254>
    f894:	add	r3, pc, r3
    f898:	mov	r0, r3
    f89c:	bl	291c <sf_bpf_error>
    f8a0:	ldr	r3, [pc, #132]	; f92c <sf_gen_mtp2type_abbrev+0x258>
    f8a4:	add	r3, pc, r3
    f8a8:	ldr	r1, [r3]
    f8ac:	mov	r3, #2
    f8b0:	str	r3, [sp, #8]
    f8b4:	mov	r3, #0
    f8b8:	str	r3, [sp, #4]
    f8bc:	mov	r3, #32
    f8c0:	str	r3, [sp]
    f8c4:	mov	r3, #63	; 0x3f
    f8c8:	mov	r2, #16
    f8cc:	mov	r0, #0
    f8d0:	bl	36ec <gen_ncmp>
    f8d4:	str	r0, [fp, #-8]
    f8d8:	b	f8e0 <sf_gen_mtp2type_abbrev+0x20c>
    f8dc:	bl	f9c <abort@plt>
    f8e0:	ldr	r3, [fp, #-8]
    f8e4:	mov	r0, r3
    f8e8:	sub	sp, fp, #4
    f8ec:	pop	{fp, pc}
    f8f0:	.word	0x0002afe8
    f8f4:	.word	0x0002afd4
    f8f8:	.word	0x0002afc0
    f8fc:	.word	0x0000dfd8
    f900:	.word	0x0002af7c
    f904:	.word	0x0002af60
    f908:	.word	0x0002af4c
    f90c:	.word	0x0002af38
    f910:	.word	0x0000df70
    f914:	.word	0x0002aef4
    f918:	.word	0x0002aebc
    f91c:	.word	0x0002ae94
    f920:	.word	0x0002ae80
    f924:	.word	0x0002ae6c
    f928:	.word	0x0000dec4
    f92c:	.word	0x0002ae28

0000f930 <sf_gen_mtp3field_code>:
    f930:	push	{fp, lr}
    f934:	add	fp, sp, #4
    f938:	sub	sp, sp, #48	; 0x30
    f93c:	str	r0, [fp, #-24]	; 0xffffffe8
    f940:	str	r1, [fp, #-28]	; 0xffffffe4
    f944:	str	r2, [fp, #-32]	; 0xffffffe0
    f948:	str	r3, [fp, #-36]	; 0xffffffdc
    f94c:	ldr	r3, [fp, #-24]	; 0xffffffe8
    f950:	sub	r3, r3, #1
    f954:	cmp	r3, #3
    f958:	addls	pc, pc, r3, lsl #2
    f95c:	b	fc1c <sf_gen_mtp3field_code+0x2ec>
    f960:	b	f970 <sf_gen_mtp3field_code+0x40>
    f964:	b	f9f0 <sf_gen_mtp3field_code+0xc0>
    f968:	b	fad0 <sf_gen_mtp3field_code+0x1a0>
    f96c:	b	fb90 <sf_gen_mtp3field_code+0x260>
    f970:	ldr	r3, [pc, #696]	; fc30 <sf_gen_mtp3field_code+0x300>
    f974:	add	r3, pc, r3
    f978:	ldr	r3, [r3]
    f97c:	cmn	r3, #1
    f980:	bne	f994 <sf_gen_mtp3field_code+0x64>
    f984:	ldr	r3, [pc, #680]	; fc34 <sf_gen_mtp3field_code+0x304>
    f988:	add	r3, pc, r3
    f98c:	mov	r0, r3
    f990:	bl	291c <sf_bpf_error>
    f994:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f998:	cmp	r3, #255	; 0xff
    f99c:	bls	f9b4 <sf_gen_mtp3field_code+0x84>
    f9a0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    f9a4:	ldr	r3, [pc, #652]	; fc38 <sf_gen_mtp3field_code+0x308>
    f9a8:	add	r3, pc, r3
    f9ac:	mov	r0, r3
    f9b0:	bl	291c <sf_bpf_error>
    f9b4:	ldr	r3, [pc, #640]	; fc3c <sf_gen_mtp3field_code+0x30c>
    f9b8:	add	r3, pc, r3
    f9bc:	ldr	r1, [r3]
    f9c0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    f9c4:	str	r3, [sp, #8]
    f9c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    f9cc:	str	r3, [sp, #4]
    f9d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    f9d4:	str	r3, [sp]
    f9d8:	mvn	r3, #0
    f9dc:	mov	r2, #16
    f9e0:	mov	r0, #0
    f9e4:	bl	36ec <gen_ncmp>
    f9e8:	str	r0, [fp, #-8]
    f9ec:	b	fc20 <sf_gen_mtp3field_code+0x2f0>
    f9f0:	ldr	r3, [pc, #584]	; fc40 <sf_gen_mtp3field_code+0x310>
    f9f4:	add	r3, pc, r3
    f9f8:	ldr	r3, [r3]
    f9fc:	cmn	r3, #1
    fa00:	bne	fa14 <sf_gen_mtp3field_code+0xe4>
    fa04:	ldr	r3, [pc, #568]	; fc44 <sf_gen_mtp3field_code+0x314>
    fa08:	add	r3, pc, r3
    fa0c:	mov	r0, r3
    fa10:	bl	291c <sf_bpf_error>
    fa14:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fa18:	cmp	r3, #16384	; 0x4000
    fa1c:	bcc	fa34 <sf_gen_mtp3field_code+0x104>
    fa20:	ldr	r1, [fp, #-28]	; 0xffffffe4
    fa24:	ldr	r3, [pc, #540]	; fc48 <sf_gen_mtp3field_code+0x318>
    fa28:	add	r3, pc, r3
    fa2c:	mov	r0, r3
    fa30:	bl	291c <sf_bpf_error>
    fa34:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fa38:	and	r3, r3, #15360	; 0x3c00
    fa3c:	str	r3, [fp, #-12]
    fa40:	ldr	r3, [fp, #-12]
    fa44:	lsr	r3, r3, #10
    fa48:	str	r3, [fp, #-12]
    fa4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fa50:	and	r3, r3, #1020	; 0x3fc
    fa54:	str	r3, [fp, #-16]
    fa58:	ldr	r3, [fp, #-16]
    fa5c:	lsl	r3, r3, #6
    fa60:	str	r3, [fp, #-16]
    fa64:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fa68:	and	r3, r3, #3
    fa6c:	str	r3, [fp, #-20]	; 0xffffffec
    fa70:	ldr	r3, [fp, #-20]	; 0xffffffec
    fa74:	lsl	r3, r3, #22
    fa78:	str	r3, [fp, #-20]	; 0xffffffec
    fa7c:	ldr	r2, [fp, #-12]
    fa80:	ldr	r3, [fp, #-16]
    fa84:	add	r2, r2, r3
    fa88:	ldr	r3, [fp, #-20]	; 0xffffffec
    fa8c:	add	r3, r2, r3
    fa90:	str	r3, [fp, #-28]	; 0xffffffe4
    fa94:	ldr	r3, [pc, #432]	; fc4c <sf_gen_mtp3field_code+0x31c>
    fa98:	add	r3, pc, r3
    fa9c:	ldr	r1, [r3]
    faa0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    faa4:	str	r3, [sp, #8]
    faa8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    faac:	str	r3, [sp, #4]
    fab0:	ldr	r3, [fp, #-32]	; 0xffffffe0
    fab4:	str	r3, [sp]
    fab8:	ldr	r3, [pc, #400]	; fc50 <sf_gen_mtp3field_code+0x320>
    fabc:	mov	r2, #0
    fac0:	mov	r0, #0
    fac4:	bl	36ec <gen_ncmp>
    fac8:	str	r0, [fp, #-8]
    facc:	b	fc20 <sf_gen_mtp3field_code+0x2f0>
    fad0:	ldr	r3, [pc, #380]	; fc54 <sf_gen_mtp3field_code+0x324>
    fad4:	add	r3, pc, r3
    fad8:	ldr	r3, [r3]
    fadc:	cmn	r3, #1
    fae0:	bne	faf4 <sf_gen_mtp3field_code+0x1c4>
    fae4:	ldr	r3, [pc, #364]	; fc58 <sf_gen_mtp3field_code+0x328>
    fae8:	add	r3, pc, r3
    faec:	mov	r0, r3
    faf0:	bl	291c <sf_bpf_error>
    faf4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    faf8:	cmp	r3, #16384	; 0x4000
    fafc:	bcc	fb14 <sf_gen_mtp3field_code+0x1e4>
    fb00:	ldr	r1, [fp, #-28]	; 0xffffffe4
    fb04:	ldr	r3, [pc, #336]	; fc5c <sf_gen_mtp3field_code+0x32c>
    fb08:	add	r3, pc, r3
    fb0c:	mov	r0, r3
    fb10:	bl	291c <sf_bpf_error>
    fb14:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fb18:	uxtb	r3, r3
    fb1c:	str	r3, [fp, #-12]
    fb20:	ldr	r3, [fp, #-12]
    fb24:	lsl	r3, r3, #24
    fb28:	str	r3, [fp, #-12]
    fb2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fb30:	and	r3, r3, #16128	; 0x3f00
    fb34:	str	r3, [fp, #-16]
    fb38:	ldr	r3, [fp, #-16]
    fb3c:	lsl	r3, r3, #8
    fb40:	str	r3, [fp, #-16]
    fb44:	ldr	r2, [fp, #-12]
    fb48:	ldr	r3, [fp, #-16]
    fb4c:	add	r3, r2, r3
    fb50:	str	r3, [fp, #-28]	; 0xffffffe4
    fb54:	ldr	r3, [pc, #260]	; fc60 <sf_gen_mtp3field_code+0x330>
    fb58:	add	r3, pc, r3
    fb5c:	ldr	r1, [r3]
    fb60:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fb64:	str	r3, [sp, #8]
    fb68:	ldr	r3, [fp, #-36]	; 0xffffffdc
    fb6c:	str	r3, [sp, #4]
    fb70:	ldr	r3, [fp, #-32]	; 0xffffffe0
    fb74:	str	r3, [sp]
    fb78:	ldr	r3, [pc, #228]	; fc64 <sf_gen_mtp3field_code+0x334>
    fb7c:	mov	r2, #0
    fb80:	mov	r0, #0
    fb84:	bl	36ec <gen_ncmp>
    fb88:	str	r0, [fp, #-8]
    fb8c:	b	fc20 <sf_gen_mtp3field_code+0x2f0>
    fb90:	ldr	r3, [pc, #208]	; fc68 <sf_gen_mtp3field_code+0x338>
    fb94:	add	r3, pc, r3
    fb98:	ldr	r3, [r3]
    fb9c:	cmn	r3, #1
    fba0:	bne	fbb4 <sf_gen_mtp3field_code+0x284>
    fba4:	ldr	r3, [pc, #192]	; fc6c <sf_gen_mtp3field_code+0x33c>
    fba8:	add	r3, pc, r3
    fbac:	mov	r0, r3
    fbb0:	bl	291c <sf_bpf_error>
    fbb4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fbb8:	cmp	r3, #15
    fbbc:	bls	fbd4 <sf_gen_mtp3field_code+0x2a4>
    fbc0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    fbc4:	ldr	r3, [pc, #164]	; fc70 <sf_gen_mtp3field_code+0x340>
    fbc8:	add	r3, pc, r3
    fbcc:	mov	r0, r3
    fbd0:	bl	291c <sf_bpf_error>
    fbd4:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fbd8:	lsl	r3, r3, #4
    fbdc:	str	r3, [fp, #-28]	; 0xffffffe4
    fbe0:	ldr	r3, [pc, #140]	; fc74 <sf_gen_mtp3field_code+0x344>
    fbe4:	add	r3, pc, r3
    fbe8:	ldr	r1, [r3]
    fbec:	ldr	r3, [fp, #-28]	; 0xffffffe4
    fbf0:	str	r3, [sp, #8]
    fbf4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    fbf8:	str	r3, [sp, #4]
    fbfc:	ldr	r3, [fp, #-32]	; 0xffffffe0
    fc00:	str	r3, [sp]
    fc04:	mov	r3, #240	; 0xf0
    fc08:	mov	r2, #16
    fc0c:	mov	r0, #0
    fc10:	bl	36ec <gen_ncmp>
    fc14:	str	r0, [fp, #-8]
    fc18:	b	fc20 <sf_gen_mtp3field_code+0x2f0>
    fc1c:	bl	f9c <abort@plt>
    fc20:	ldr	r3, [fp, #-8]
    fc24:	mov	r0, r3
    fc28:	sub	sp, fp, #4
    fc2c:	pop	{fp, pc}
    fc30:	.word	0x0002ad5c
    fc34:	.word	0x0000ddf0
    fc38:	.word	0x0000ddec
    fc3c:	.word	0x0002ad18
    fc40:	.word	0x0002ace0
    fc44:	.word	0x0000ddb4
    fc48:	.word	0x0000ddb0
    fc4c:	.word	0x0002ac3c
    fc50:	.word	0x00c0ff0f
    fc54:	.word	0x0002ac04
    fc58:	.word	0x0000dd18
    fc5c:	.word	0x0000dd14
    fc60:	.word	0x0002ab80
    fc64:	.word	0xff3f0000
    fc68:	.word	0x0002ab48
    fc6c:	.word	0x0000dc9c
    fc70:	.word	0x0000dc98
    fc74:	.word	0x0002aaf8

0000fc78 <gen_msg_abbrev>:
    fc78:	push	{fp, lr}
    fc7c:	add	fp, sp, #4
    fc80:	sub	sp, sp, #16
    fc84:	str	r0, [fp, #-16]
    fc88:	ldr	r3, [fp, #-16]
    fc8c:	sub	r3, r3, #41	; 0x29
    fc90:	cmp	r3, #5
    fc94:	addls	pc, pc, r3, lsl #2
    fc98:	b	fd5c <gen_msg_abbrev+0xe4>
    fc9c:	b	fcb4 <gen_msg_abbrev+0x3c>
    fca0:	b	fcd0 <gen_msg_abbrev+0x58>
    fca4:	b	fcec <gen_msg_abbrev+0x74>
    fca8:	b	fd08 <gen_msg_abbrev+0x90>
    fcac:	b	fd24 <gen_msg_abbrev+0xac>
    fcb0:	b	fd40 <gen_msg_abbrev+0xc8>
    fcb4:	mov	r3, #0
    fcb8:	mov	r2, #16
    fcbc:	mov	r1, #5
    fcc0:	mov	r0, #54	; 0x36
    fcc4:	bl	eff4 <sf_gen_atmfield_code>
    fcc8:	str	r0, [fp, #-8]
    fccc:	b	fd60 <gen_msg_abbrev+0xe8>
    fcd0:	mov	r3, #0
    fcd4:	mov	r2, #16
    fcd8:	mov	r1, #2
    fcdc:	mov	r0, #54	; 0x36
    fce0:	bl	eff4 <sf_gen_atmfield_code>
    fce4:	str	r0, [fp, #-8]
    fce8:	b	fd60 <gen_msg_abbrev+0xe8>
    fcec:	mov	r3, #0
    fcf0:	mov	r2, #16
    fcf4:	mov	r1, #7
    fcf8:	mov	r0, #54	; 0x36
    fcfc:	bl	eff4 <sf_gen_atmfield_code>
    fd00:	str	r0, [fp, #-8]
    fd04:	b	fd60 <gen_msg_abbrev+0xe8>
    fd08:	mov	r3, #0
    fd0c:	mov	r2, #16
    fd10:	mov	r1, #15
    fd14:	mov	r0, #54	; 0x36
    fd18:	bl	eff4 <sf_gen_atmfield_code>
    fd1c:	str	r0, [fp, #-8]
    fd20:	b	fd60 <gen_msg_abbrev+0xe8>
    fd24:	mov	r3, #0
    fd28:	mov	r2, #16
    fd2c:	mov	r1, #77	; 0x4d
    fd30:	mov	r0, #54	; 0x36
    fd34:	bl	eff4 <sf_gen_atmfield_code>
    fd38:	str	r0, [fp, #-8]
    fd3c:	b	fd60 <gen_msg_abbrev+0xe8>
    fd40:	mov	r3, #0
    fd44:	mov	r2, #16
    fd48:	mov	r1, #90	; 0x5a
    fd4c:	mov	r0, #54	; 0x36
    fd50:	bl	eff4 <sf_gen_atmfield_code>
    fd54:	str	r0, [fp, #-8]
    fd58:	b	fd60 <gen_msg_abbrev+0xe8>
    fd5c:	bl	f9c <abort@plt>
    fd60:	ldr	r3, [fp, #-8]
    fd64:	mov	r0, r3
    fd68:	sub	sp, fp, #4
    fd6c:	pop	{fp, pc}

0000fd70 <sf_gen_atmmulti_abbrev>:
    fd70:	push	{fp, lr}
    fd74:	add	fp, sp, #4
    fd78:	sub	sp, sp, #16
    fd7c:	str	r0, [fp, #-16]
    fd80:	ldr	r3, [fp, #-16]
    fd84:	cmp	r3, #29
    fd88:	beq	fde8 <sf_gen_atmmulti_abbrev+0x78>
    fd8c:	cmp	r3, #29
    fd90:	bgt	fda0 <sf_gen_atmmulti_abbrev+0x30>
    fd94:	cmp	r3, #28
    fd98:	beq	fdb4 <sf_gen_atmmulti_abbrev+0x44>
    fd9c:	b	ffe0 <sf_gen_atmmulti_abbrev+0x270>
    fda0:	cmp	r3, #70	; 0x46
    fda4:	beq	fe70 <sf_gen_atmmulti_abbrev+0x100>
    fda8:	cmp	r3, #71	; 0x47
    fdac:	beq	ff34 <sf_gen_atmmulti_abbrev+0x1c4>
    fdb0:	b	ffe0 <sf_gen_atmmulti_abbrev+0x270>
    fdb4:	ldr	r3, [pc, #568]	; fff4 <sf_gen_atmmulti_abbrev+0x284>
    fdb8:	add	r3, pc, r3
    fdbc:	ldr	r3, [r3]
    fdc0:	cmp	r3, #0
    fdc4:	bne	fdd8 <sf_gen_atmmulti_abbrev+0x68>
    fdc8:	ldr	r3, [pc, #552]	; fff8 <sf_gen_atmmulti_abbrev+0x288>
    fdcc:	add	r3, pc, r3
    fdd0:	mov	r0, r3
    fdd4:	bl	291c <sf_bpf_error>
    fdd8:	mov	r0, #29
    fddc:	bl	fd70 <sf_gen_atmmulti_abbrev>
    fde0:	str	r0, [fp, #-8]
    fde4:	b	ffe4 <sf_gen_atmmulti_abbrev+0x274>
    fde8:	ldr	r3, [pc, #524]	; fffc <sf_gen_atmmulti_abbrev+0x28c>
    fdec:	add	r3, pc, r3
    fdf0:	ldr	r3, [r3]
    fdf4:	cmp	r3, #0
    fdf8:	bne	fe0c <sf_gen_atmmulti_abbrev+0x9c>
    fdfc:	ldr	r3, [pc, #508]	; 10000 <sf_gen_atmmulti_abbrev+0x290>
    fe00:	add	r3, pc, r3
    fe04:	mov	r0, r3
    fe08:	bl	291c <sf_bpf_error>
    fe0c:	mov	r3, #0
    fe10:	mov	r2, #16
    fe14:	mov	r1, #3
    fe18:	mov	r0, #52	; 0x34
    fe1c:	bl	eff4 <sf_gen_atmfield_code>
    fe20:	str	r0, [fp, #-12]
    fe24:	mov	r3, #0
    fe28:	mov	r2, #16
    fe2c:	mov	r1, #4
    fe30:	mov	r0, #52	; 0x34
    fe34:	bl	eff4 <sf_gen_atmfield_code>
    fe38:	str	r0, [fp, #-8]
    fe3c:	ldr	r1, [fp, #-8]
    fe40:	ldr	r0, [fp, #-12]
    fe44:	bl	32b0 <sf_gen_or>
    fe48:	mov	r3, #0
    fe4c:	mov	r2, #16
    fe50:	mov	r1, #0
    fe54:	mov	r0, #51	; 0x33
    fe58:	bl	eff4 <sf_gen_atmfield_code>
    fe5c:	str	r0, [fp, #-12]
    fe60:	ldr	r1, [fp, #-8]
    fe64:	ldr	r0, [fp, #-12]
    fe68:	bl	31f4 <sf_gen_and>
    fe6c:	b	ffe4 <sf_gen_atmmulti_abbrev+0x274>
    fe70:	ldr	r3, [pc, #396]	; 10004 <sf_gen_atmmulti_abbrev+0x294>
    fe74:	add	r3, pc, r3
    fe78:	ldr	r3, [r3]
    fe7c:	cmp	r3, #0
    fe80:	bne	fe94 <sf_gen_atmmulti_abbrev+0x124>
    fe84:	ldr	r3, [pc, #380]	; 10008 <sf_gen_atmmulti_abbrev+0x298>
    fe88:	add	r3, pc, r3
    fe8c:	mov	r0, r3
    fe90:	bl	291c <sf_bpf_error>
    fe94:	mov	r0, #41	; 0x29
    fe98:	bl	fc78 <gen_msg_abbrev>
    fe9c:	str	r0, [fp, #-12]
    fea0:	mov	r0, #42	; 0x2a
    fea4:	bl	fc78 <gen_msg_abbrev>
    fea8:	str	r0, [fp, #-8]
    feac:	ldr	r1, [fp, #-8]
    feb0:	ldr	r0, [fp, #-12]
    feb4:	bl	32b0 <sf_gen_or>
    feb8:	mov	r0, #43	; 0x2b
    febc:	bl	fc78 <gen_msg_abbrev>
    fec0:	str	r0, [fp, #-12]
    fec4:	ldr	r1, [fp, #-8]
    fec8:	ldr	r0, [fp, #-12]
    fecc:	bl	32b0 <sf_gen_or>
    fed0:	mov	r0, #44	; 0x2c
    fed4:	bl	fc78 <gen_msg_abbrev>
    fed8:	str	r0, [fp, #-12]
    fedc:	ldr	r1, [fp, #-8]
    fee0:	ldr	r0, [fp, #-12]
    fee4:	bl	32b0 <sf_gen_or>
    fee8:	mov	r0, #45	; 0x2d
    feec:	bl	fc78 <gen_msg_abbrev>
    fef0:	str	r0, [fp, #-12]
    fef4:	ldr	r1, [fp, #-8]
    fef8:	ldr	r0, [fp, #-12]
    fefc:	bl	32b0 <sf_gen_or>
    ff00:	mov	r0, #46	; 0x2e
    ff04:	bl	fc78 <gen_msg_abbrev>
    ff08:	str	r0, [fp, #-12]
    ff0c:	ldr	r1, [fp, #-8]
    ff10:	ldr	r0, [fp, #-12]
    ff14:	bl	32b0 <sf_gen_or>
    ff18:	mov	r0, #26
    ff1c:	bl	f2a0 <sf_gen_atmtype_abbrev>
    ff20:	str	r0, [fp, #-12]
    ff24:	ldr	r1, [fp, #-8]
    ff28:	ldr	r0, [fp, #-12]
    ff2c:	bl	31f4 <sf_gen_and>
    ff30:	b	ffe4 <sf_gen_atmmulti_abbrev+0x274>
    ff34:	ldr	r3, [pc, #208]	; 1000c <sf_gen_atmmulti_abbrev+0x29c>
    ff38:	add	r3, pc, r3
    ff3c:	ldr	r3, [r3]
    ff40:	cmp	r3, #0
    ff44:	bne	ff58 <sf_gen_atmmulti_abbrev+0x1e8>
    ff48:	ldr	r3, [pc, #192]	; 10010 <sf_gen_atmmulti_abbrev+0x2a0>
    ff4c:	add	r3, pc, r3
    ff50:	mov	r0, r3
    ff54:	bl	291c <sf_bpf_error>
    ff58:	mov	r0, #41	; 0x29
    ff5c:	bl	fc78 <gen_msg_abbrev>
    ff60:	str	r0, [fp, #-12]
    ff64:	mov	r0, #42	; 0x2a
    ff68:	bl	fc78 <gen_msg_abbrev>
    ff6c:	str	r0, [fp, #-8]
    ff70:	ldr	r1, [fp, #-8]
    ff74:	ldr	r0, [fp, #-12]
    ff78:	bl	32b0 <sf_gen_or>
    ff7c:	mov	r0, #43	; 0x2b
    ff80:	bl	fc78 <gen_msg_abbrev>
    ff84:	str	r0, [fp, #-12]
    ff88:	ldr	r1, [fp, #-8]
    ff8c:	ldr	r0, [fp, #-12]
    ff90:	bl	32b0 <sf_gen_or>
    ff94:	mov	r0, #45	; 0x2d
    ff98:	bl	fc78 <gen_msg_abbrev>
    ff9c:	str	r0, [fp, #-12]
    ffa0:	ldr	r1, [fp, #-8]
    ffa4:	ldr	r0, [fp, #-12]
    ffa8:	bl	32b0 <sf_gen_or>
    ffac:	mov	r0, #46	; 0x2e
    ffb0:	bl	fc78 <gen_msg_abbrev>
    ffb4:	str	r0, [fp, #-12]
    ffb8:	ldr	r1, [fp, #-8]
    ffbc:	ldr	r0, [fp, #-12]
    ffc0:	bl	32b0 <sf_gen_or>
    ffc4:	mov	r0, #22
    ffc8:	bl	f2a0 <sf_gen_atmtype_abbrev>
    ffcc:	str	r0, [fp, #-12]
    ffd0:	ldr	r1, [fp, #-8]
    ffd4:	ldr	r0, [fp, #-12]
    ffd8:	bl	31f4 <sf_gen_and>
    ffdc:	b	ffe4 <sf_gen_atmmulti_abbrev+0x274>
    ffe0:	bl	f9c <abort@plt>
    ffe4:	ldr	r3, [fp, #-8]
    ffe8:	mov	r0, r3
    ffec:	sub	sp, fp, #4
    fff0:	pop	{fp, pc}
    fff4:	.word	0x0002a900
    fff8:	.word	0x0000dabc
    fffc:	.word	0x0002a8cc
   10000:	.word	0x0000daa8
   10004:	.word	0x0002a844
   10008:	.word	0x0000da44
   1000c:	.word	0x0002a780
   10010:	.word	0x0000d9a8

00010014 <pcap_nametoaddr>:
   10014:	push	{r4, fp, lr}
   10018:	add	fp, sp, #8
   1001c:	sub	sp, sp, #20
   10020:	str	r0, [fp, #-24]	; 0xffffffe8
   10024:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10028:	bl	f84 <gethostbyname@plt>
   1002c:	str	r0, [fp, #-20]	; 0xffffffec
   10030:	ldr	r3, [fp, #-20]	; 0xffffffec
   10034:	cmp	r3, #0
   10038:	beq	10098 <pcap_nametoaddr+0x84>
   1003c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10040:	ldr	r3, [r3, #16]
   10044:	str	r3, [fp, #-16]
   10048:	b	1007c <pcap_nametoaddr+0x68>
   1004c:	ldr	r3, [fp, #-16]
   10050:	ldr	r4, [r3]
   10054:	ldr	r3, [fp, #-16]
   10058:	ldr	r3, [r3]
   1005c:	ldr	r3, [r3]
   10060:	mov	r0, r3
   10064:	bl	e94 <ntohl@plt>
   10068:	mov	r3, r0
   1006c:	str	r3, [r4]
   10070:	ldr	r3, [fp, #-16]
   10074:	add	r3, r3, #4
   10078:	str	r3, [fp, #-16]
   1007c:	ldr	r3, [fp, #-16]
   10080:	ldr	r3, [r3]
   10084:	cmp	r3, #0
   10088:	bne	1004c <pcap_nametoaddr+0x38>
   1008c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10090:	ldr	r3, [r3, #16]
   10094:	b	1009c <pcap_nametoaddr+0x88>
   10098:	mov	r3, #0
   1009c:	mov	r0, r3
   100a0:	sub	sp, fp, #8
   100a4:	pop	{r4, fp, pc}

000100a8 <pcap_nametoaddrinfo>:
   100a8:	push	{fp, lr}
   100ac:	add	fp, sp, #4
   100b0:	sub	sp, sp, #48	; 0x30
   100b4:	str	r0, [fp, #-48]	; 0xffffffd0
   100b8:	sub	r3, fp, #40	; 0x28
   100bc:	mov	r2, #32
   100c0:	mov	r1, #0
   100c4:	mov	r0, r3
   100c8:	bl	ef4 <memset@plt>
   100cc:	mov	r3, #0
   100d0:	str	r3, [fp, #-36]	; 0xffffffdc
   100d4:	mov	r3, #1
   100d8:	str	r3, [fp, #-32]	; 0xffffffe0
   100dc:	mov	r3, #6
   100e0:	str	r3, [fp, #-28]	; 0xffffffe4
   100e4:	sub	r3, fp, #44	; 0x2c
   100e8:	sub	r2, fp, #40	; 0x28
   100ec:	mov	r1, #0
   100f0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   100f4:	bl	f6c <getaddrinfo@plt>
   100f8:	str	r0, [fp, #-8]
   100fc:	ldr	r3, [fp, #-8]
   10100:	cmp	r3, #0
   10104:	beq	10110 <pcap_nametoaddrinfo+0x68>
   10108:	mov	r3, #0
   1010c:	b	10114 <pcap_nametoaddrinfo+0x6c>
   10110:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10114:	mov	r0, r3
   10118:	sub	sp, fp, #4
   1011c:	pop	{fp, pc}

00010120 <pcap_nametonetaddr>:
   10120:	push	{fp, lr}
   10124:	add	fp, sp, #4
   10128:	sub	sp, sp, #16
   1012c:	str	r0, [fp, #-16]
   10130:	ldr	r0, [fp, #-16]
   10134:	bl	e10 <getnetbyname@plt>
   10138:	str	r0, [fp, #-8]
   1013c:	ldr	r3, [fp, #-8]
   10140:	cmp	r3, #0
   10144:	beq	10154 <pcap_nametonetaddr+0x34>
   10148:	ldr	r3, [fp, #-8]
   1014c:	ldr	r3, [r3, #12]
   10150:	b	10158 <pcap_nametonetaddr+0x38>
   10154:	mov	r3, #0
   10158:	mov	r0, r3
   1015c:	sub	sp, fp, #4
   10160:	pop	{fp, pc}

00010164 <pcap_nametoport>:
   10164:	push	{fp, lr}
   10168:	add	fp, sp, #4
   1016c:	sub	sp, sp, #32
   10170:	str	r0, [fp, #-24]	; 0xffffffe8
   10174:	str	r1, [fp, #-28]	; 0xffffffe4
   10178:	str	r2, [fp, #-32]	; 0xffffffe0
   1017c:	mvn	r3, #0
   10180:	str	r3, [fp, #-8]
   10184:	mvn	r3, #0
   10188:	str	r3, [fp, #-12]
   1018c:	ldr	r3, [pc, #264]	; 1029c <pcap_nametoport+0x138>
   10190:	add	r3, pc, r3
   10194:	mov	r1, r3
   10198:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1019c:	bl	ee8 <getservbyname@plt>
   101a0:	str	r0, [fp, #-16]
   101a4:	ldr	r3, [fp, #-16]
   101a8:	cmp	r3, #0
   101ac:	beq	101cc <pcap_nametoport+0x68>
   101b0:	ldr	r3, [fp, #-16]
   101b4:	ldr	r3, [r3, #8]
   101b8:	uxth	r3, r3
   101bc:	mov	r0, r3
   101c0:	bl	f30 <ntohs@plt>
   101c4:	mov	r3, r0
   101c8:	str	r3, [fp, #-8]
   101cc:	ldr	r3, [pc, #204]	; 102a0 <pcap_nametoport+0x13c>
   101d0:	add	r3, pc, r3
   101d4:	mov	r1, r3
   101d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   101dc:	bl	ee8 <getservbyname@plt>
   101e0:	str	r0, [fp, #-16]
   101e4:	ldr	r3, [fp, #-16]
   101e8:	cmp	r3, #0
   101ec:	beq	1020c <pcap_nametoport+0xa8>
   101f0:	ldr	r3, [fp, #-16]
   101f4:	ldr	r3, [r3, #8]
   101f8:	uxth	r3, r3
   101fc:	mov	r0, r3
   10200:	bl	f30 <ntohs@plt>
   10204:	mov	r3, r0
   10208:	str	r3, [fp, #-12]
   1020c:	ldr	r3, [fp, #-8]
   10210:	cmp	r3, #0
   10214:	blt	10260 <pcap_nametoport+0xfc>
   10218:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1021c:	ldr	r2, [fp, #-8]
   10220:	str	r2, [r3]
   10224:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10228:	mov	r2, #6
   1022c:	str	r2, [r3]
   10230:	ldr	r3, [fp, #-12]
   10234:	cmp	r3, #0
   10238:	blt	10258 <pcap_nametoport+0xf4>
   1023c:	ldr	r2, [fp, #-12]
   10240:	ldr	r3, [fp, #-8]
   10244:	cmp	r2, r3
   10248:	bne	10258 <pcap_nametoport+0xf4>
   1024c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10250:	mvn	r2, #0
   10254:	str	r2, [r3]
   10258:	mov	r3, #1
   1025c:	b	10290 <pcap_nametoport+0x12c>
   10260:	ldr	r3, [fp, #-12]
   10264:	cmp	r3, #0
   10268:	blt	1028c <pcap_nametoport+0x128>
   1026c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   10270:	ldr	r2, [fp, #-12]
   10274:	str	r2, [r3]
   10278:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1027c:	mov	r2, #17
   10280:	str	r2, [r3]
   10284:	mov	r3, #1
   10288:	b	10290 <pcap_nametoport+0x12c>
   1028c:	mov	r3, #0
   10290:	mov	r0, r3
   10294:	sub	sp, fp, #4
   10298:	pop	{fp, pc}
   1029c:	.word	0x0000d7e8
   102a0:	.word	0x0000d7ac

000102a4 <pcap_nametoportrange>:
   102a4:	push	{fp, lr}
   102a8:	add	fp, sp, #4
   102ac:	sub	sp, sp, #40	; 0x28
   102b0:	str	r0, [fp, #-32]	; 0xffffffe0
   102b4:	str	r1, [fp, #-36]	; 0xffffffdc
   102b8:	str	r2, [fp, #-40]	; 0xffffffd8
   102bc:	str	r3, [fp, #-44]	; 0xffffffd4
   102c0:	sub	r3, fp, #24
   102c4:	sub	r2, fp, #20
   102c8:	ldr	r1, [pc, #316]	; 1040c <pcap_nametoportrange+0x168>
   102cc:	add	r1, pc, r1
   102d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   102d4:	bl	f3c <sscanf@plt>
   102d8:	mov	r3, r0
   102dc:	cmp	r3, #2
   102e0:	beq	103d0 <pcap_nametoportrange+0x12c>
   102e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   102e8:	bl	e34 <strdup@plt>
   102ec:	mov	r3, r0
   102f0:	str	r3, [fp, #-8]
   102f4:	ldr	r3, [fp, #-8]
   102f8:	cmp	r3, #0
   102fc:	bne	10308 <pcap_nametoportrange+0x64>
   10300:	mov	r3, #0
   10304:	b	10400 <pcap_nametoportrange+0x15c>
   10308:	mov	r1, #45	; 0x2d
   1030c:	ldr	r0, [fp, #-8]
   10310:	bl	ec4 <strchr@plt>
   10314:	str	r0, [fp, #-12]
   10318:	ldr	r3, [fp, #-12]
   1031c:	cmp	r3, #0
   10320:	bne	10334 <pcap_nametoportrange+0x90>
   10324:	ldr	r0, [fp, #-8]
   10328:	bl	e04 <free@plt>
   1032c:	mov	r3, #0
   10330:	b	10400 <pcap_nametoportrange+0x15c>
   10334:	ldr	r3, [fp, #-12]
   10338:	mov	r2, #0
   1033c:	strb	r2, [r3]
   10340:	ldr	r2, [fp, #-44]	; 0xffffffd4
   10344:	ldr	r1, [fp, #-36]	; 0xffffffdc
   10348:	ldr	r0, [fp, #-8]
   1034c:	bl	10164 <pcap_nametoport>
   10350:	mov	r3, r0
   10354:	cmp	r3, #0
   10358:	bne	1036c <pcap_nametoportrange+0xc8>
   1035c:	ldr	r0, [fp, #-8]
   10360:	bl	e04 <free@plt>
   10364:	mov	r3, #0
   10368:	b	10400 <pcap_nametoportrange+0x15c>
   1036c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10370:	ldr	r3, [r3]
   10374:	str	r3, [fp, #-16]
   10378:	ldr	r3, [fp, #-12]
   1037c:	add	r3, r3, #1
   10380:	ldr	r2, [fp, #-44]	; 0xffffffd4
   10384:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10388:	mov	r0, r3
   1038c:	bl	10164 <pcap_nametoport>
   10390:	mov	r3, r0
   10394:	cmp	r3, #0
   10398:	bne	103ac <pcap_nametoportrange+0x108>
   1039c:	ldr	r0, [fp, #-8]
   103a0:	bl	e04 <free@plt>
   103a4:	mov	r3, #0
   103a8:	b	10400 <pcap_nametoportrange+0x15c>
   103ac:	ldr	r3, [fp, #-44]	; 0xffffffd4
   103b0:	ldr	r2, [r3]
   103b4:	ldr	r3, [fp, #-16]
   103b8:	cmp	r2, r3
   103bc:	beq	103fc <pcap_nametoportrange+0x158>
   103c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   103c4:	mvn	r2, #0
   103c8:	str	r2, [r3]
   103cc:	b	103fc <pcap_nametoportrange+0x158>
   103d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   103d4:	mov	r2, r3
   103d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   103dc:	str	r2, [r3]
   103e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   103e4:	mov	r2, r3
   103e8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   103ec:	str	r2, [r3]
   103f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   103f4:	mvn	r2, #0
   103f8:	str	r2, [r3]
   103fc:	mov	r3, #1
   10400:	mov	r0, r3
   10404:	sub	sp, fp, #4
   10408:	pop	{fp, pc}
   1040c:	.word	0x0000d6b4

00010410 <pcap_nametoproto>:
   10410:	push	{fp, lr}
   10414:	add	fp, sp, #4
   10418:	sub	sp, sp, #16
   1041c:	str	r0, [fp, #-16]
   10420:	ldr	r0, [fp, #-16]
   10424:	bl	de0 <getprotobyname@plt>
   10428:	str	r0, [fp, #-8]
   1042c:	ldr	r3, [fp, #-8]
   10430:	cmp	r3, #0
   10434:	beq	10444 <pcap_nametoproto+0x34>
   10438:	ldr	r3, [fp, #-8]
   1043c:	ldr	r3, [r3, #8]
   10440:	b	10448 <pcap_nametoproto+0x38>
   10444:	mvn	r3, #0
   10448:	mov	r0, r3
   1044c:	sub	sp, fp, #4
   10450:	pop	{fp, pc}

00010454 <pcap_nametoeproto>:
   10454:	push	{fp, lr}
   10458:	add	fp, sp, #4
   1045c:	sub	sp, sp, #16
   10460:	str	r0, [fp, #-16]
   10464:	ldr	r3, [pc, #96]	; 104cc <pcap_nametoeproto+0x78>
   10468:	add	r3, pc, r3
   1046c:	str	r3, [fp, #-8]
   10470:	b	104ac <pcap_nametoeproto+0x58>
   10474:	ldr	r3, [fp, #-8]
   10478:	ldr	r3, [r3]
   1047c:	ldr	r1, [fp, #-16]
   10480:	mov	r0, r3
   10484:	bl	db0 <strcmp@plt>
   10488:	mov	r3, r0
   1048c:	cmp	r3, #0
   10490:	bne	104a0 <pcap_nametoeproto+0x4c>
   10494:	ldr	r3, [fp, #-8]
   10498:	ldrh	r3, [r3, #4]
   1049c:	b	104c0 <pcap_nametoeproto+0x6c>
   104a0:	ldr	r3, [fp, #-8]
   104a4:	add	r3, r3, #8
   104a8:	str	r3, [fp, #-8]
   104ac:	ldr	r3, [fp, #-8]
   104b0:	ldr	r3, [r3]
   104b4:	cmp	r3, #0
   104b8:	bne	10474 <pcap_nametoeproto+0x20>
   104bc:	mvn	r3, #0
   104c0:	mov	r0, r3
   104c4:	sub	sp, fp, #4
   104c8:	pop	{fp, pc}
   104cc:	.word	0x00029e30

000104d0 <pcap_nametollc>:
   104d0:	push	{fp, lr}
   104d4:	add	fp, sp, #4
   104d8:	sub	sp, sp, #16
   104dc:	str	r0, [fp, #-16]
   104e0:	ldr	r3, [pc, #96]	; 10548 <pcap_nametollc+0x78>
   104e4:	add	r3, pc, r3
   104e8:	str	r3, [fp, #-8]
   104ec:	b	10528 <pcap_nametollc+0x58>
   104f0:	ldr	r3, [fp, #-8]
   104f4:	ldr	r3, [r3]
   104f8:	ldr	r1, [fp, #-16]
   104fc:	mov	r0, r3
   10500:	bl	db0 <strcmp@plt>
   10504:	mov	r3, r0
   10508:	cmp	r3, #0
   1050c:	bne	1051c <pcap_nametollc+0x4c>
   10510:	ldr	r3, [fp, #-8]
   10514:	ldrh	r3, [r3, #4]
   10518:	b	1053c <pcap_nametollc+0x6c>
   1051c:	ldr	r3, [fp, #-8]
   10520:	add	r3, r3, #8
   10524:	str	r3, [fp, #-8]
   10528:	ldr	r3, [fp, #-8]
   1052c:	ldr	r3, [r3]
   10530:	cmp	r3, #0
   10534:	bne	104f0 <pcap_nametollc+0x20>
   10538:	mvn	r3, #0
   1053c:	mov	r0, r3
   10540:	sub	sp, fp, #4
   10544:	pop	{fp, pc}
   10548:	.word	0x00029e5c

0001054c <xdtoi>:
   1054c:	push	{r4, r5, fp, lr}
   10550:	add	fp, sp, #12
   10554:	mov	r4, r0
   10558:	bl	ea0 <__ctype_b_loc@plt>
   1055c:	mov	r3, r0
   10560:	ldr	r2, [r3]
   10564:	mov	r3, r4
   10568:	lsl	r3, r3, #1
   1056c:	add	r3, r2, r3
   10570:	ldrh	r3, [r3]
   10574:	and	r3, r3, #2048	; 0x800
   10578:	cmp	r3, #0
   1057c:	beq	10588 <xdtoi+0x3c>
   10580:	sub	r3, r4, #48	; 0x30
   10584:	b	105bc <xdtoi+0x70>
   10588:	bl	ea0 <__ctype_b_loc@plt>
   1058c:	mov	r3, r0
   10590:	ldr	r2, [r3]
   10594:	mov	r3, r4
   10598:	lsl	r3, r3, #1
   1059c:	add	r3, r2, r3
   105a0:	ldrh	r3, [r3]
   105a4:	and	r3, r3, #512	; 0x200
   105a8:	cmp	r3, #0
   105ac:	beq	105b8 <xdtoi+0x6c>
   105b0:	sub	r3, r4, #87	; 0x57
   105b4:	b	105bc <xdtoi+0x70>
   105b8:	sub	r3, r4, #55	; 0x37
   105bc:	mov	r0, r3
   105c0:	pop	{r4, r5, fp, pc}

000105c4 <__pcap_atoin>:
   105c4:	push	{fp}		; (str fp, [sp, #-4]!)
   105c8:	add	fp, sp, #0
   105cc:	sub	sp, sp, #20
   105d0:	str	r0, [fp, #-16]
   105d4:	str	r1, [fp, #-20]	; 0xffffffec
   105d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   105dc:	mov	r2, #0
   105e0:	str	r2, [r3]
   105e4:	mov	r3, #0
   105e8:	str	r3, [fp, #-12]
   105ec:	mov	r3, #0
   105f0:	str	r3, [fp, #-8]
   105f4:	b	1062c <__pcap_atoin+0x68>
   105f8:	ldr	r2, [fp, #-8]
   105fc:	mov	r3, r2
   10600:	lsl	r3, r3, #2
   10604:	add	r3, r3, r2
   10608:	lsl	r3, r3, #1
   1060c:	mov	r1, r3
   10610:	ldr	r3, [fp, #-16]
   10614:	add	r2, r3, #1
   10618:	str	r2, [fp, #-16]
   1061c:	ldrb	r3, [r3]
   10620:	add	r3, r1, r3
   10624:	sub	r3, r3, #48	; 0x30
   10628:	str	r3, [fp, #-8]
   1062c:	ldr	r3, [fp, #-16]
   10630:	ldrb	r3, [r3]
   10634:	cmp	r3, #0
   10638:	beq	1064c <__pcap_atoin+0x88>
   1063c:	ldr	r3, [fp, #-16]
   10640:	ldrb	r3, [r3]
   10644:	cmp	r3, #46	; 0x2e
   10648:	bne	105f8 <__pcap_atoin+0x34>
   1064c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10650:	ldr	r3, [r3]
   10654:	lsl	r2, r3, #8
   10658:	ldr	r3, [fp, #-20]	; 0xffffffec
   1065c:	str	r2, [r3]
   10660:	ldr	r3, [fp, #-20]	; 0xffffffec
   10664:	ldr	r2, [r3]
   10668:	ldr	r3, [fp, #-8]
   1066c:	uxtb	r3, r3
   10670:	orr	r2, r2, r3
   10674:	ldr	r3, [fp, #-20]	; 0xffffffec
   10678:	str	r2, [r3]
   1067c:	ldr	r3, [fp, #-12]
   10680:	add	r3, r3, #8
   10684:	str	r3, [fp, #-12]
   10688:	ldr	r3, [fp, #-16]
   1068c:	ldrb	r3, [r3]
   10690:	cmp	r3, #0
   10694:	bne	106a0 <__pcap_atoin+0xdc>
   10698:	ldr	r3, [fp, #-12]
   1069c:	b	106b0 <__pcap_atoin+0xec>
   106a0:	ldr	r3, [fp, #-16]
   106a4:	add	r3, r3, #1
   106a8:	str	r3, [fp, #-16]
   106ac:	b	105ec <__pcap_atoin+0x28>
   106b0:	mov	r0, r3
   106b4:	add	sp, fp, #0
   106b8:	pop	{fp}		; (ldr fp, [sp], #4)
   106bc:	bx	lr

000106c0 <__pcap_atodn>:
   106c0:	push	{fp, lr}
   106c4:	add	fp, sp, #4
   106c8:	sub	sp, sp, #16
   106cc:	str	r0, [fp, #-16]
   106d0:	str	r1, [fp, #-20]	; 0xffffffec
   106d4:	sub	r3, fp, #8
   106d8:	sub	r2, fp, #12
   106dc:	ldr	r1, [pc, #108]	; 10750 <__pcap_atodn+0x90>
   106e0:	add	r1, pc, r1
   106e4:	ldr	r0, [fp, #-16]
   106e8:	bl	f3c <sscanf@plt>
   106ec:	mov	r3, r0
   106f0:	cmp	r3, #2
   106f4:	beq	1070c <__pcap_atodn+0x4c>
   106f8:	ldr	r1, [fp, #-16]
   106fc:	ldr	r3, [pc, #80]	; 10754 <__pcap_atodn+0x94>
   10700:	add	r3, pc, r3
   10704:	mov	r0, r3
   10708:	bl	291c <sf_bpf_error>
   1070c:	ldr	r3, [fp, #-12]
   10710:	lsl	r3, r3, #10
   10714:	uxth	r2, r3
   10718:	ldr	r3, [fp, #-20]	; 0xffffffec
   1071c:	str	r2, [r3]
   10720:	ldr	r3, [fp, #-20]	; 0xffffffec
   10724:	ldr	r2, [r3]
   10728:	ldr	r3, [fp, #-8]
   1072c:	lsl	r3, r3, #22
   10730:	lsr	r3, r3, #22
   10734:	orr	r2, r2, r3
   10738:	ldr	r3, [fp, #-20]	; 0xffffffec
   1073c:	str	r2, [r3]
   10740:	mov	r3, #32
   10744:	mov	r0, r3
   10748:	sub	sp, fp, #4
   1074c:	pop	{fp, pc}
   10750:	.word	0x0000d34c
   10754:	.word	0x0000d334

00010758 <pcap_ether_aton>:
   10758:	push	{r4, r5, r6, fp, lr}
   1075c:	add	fp, sp, #16
   10760:	sub	sp, sp, #12
   10764:	str	r0, [fp, #-24]	; 0xffffffe8
   10768:	mov	r0, #6
   1076c:	bl	e7c <malloc@plt>
   10770:	mov	r3, r0
   10774:	mov	r5, r3
   10778:	mov	r6, r5
   1077c:	cmp	r6, #0
   10780:	bne	10848 <pcap_ether_aton+0xf0>
   10784:	mov	r3, #0
   10788:	b	1085c <pcap_ether_aton+0x104>
   1078c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10790:	ldrb	r3, [r3]
   10794:	cmp	r3, #58	; 0x3a
   10798:	beq	107bc <pcap_ether_aton+0x64>
   1079c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   107a0:	ldrb	r3, [r3]
   107a4:	cmp	r3, #46	; 0x2e
   107a8:	beq	107bc <pcap_ether_aton+0x64>
   107ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   107b0:	ldrb	r3, [r3]
   107b4:	cmp	r3, #45	; 0x2d
   107b8:	bne	107c8 <pcap_ether_aton+0x70>
   107bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   107c0:	add	r3, r3, #1
   107c4:	str	r3, [fp, #-24]	; 0xffffffe8
   107c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   107cc:	add	r2, r3, #1
   107d0:	str	r2, [fp, #-24]	; 0xffffffe8
   107d4:	ldrb	r3, [r3]
   107d8:	mov	r0, r3
   107dc:	bl	1054c <xdtoi>
   107e0:	mov	r3, r0
   107e4:	mov	r4, r3
   107e8:	bl	ea0 <__ctype_b_loc@plt>
   107ec:	mov	r3, r0
   107f0:	ldr	r2, [r3]
   107f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   107f8:	ldrb	r3, [r3]
   107fc:	lsl	r3, r3, #1
   10800:	add	r3, r2, r3
   10804:	ldrh	r3, [r3]
   10808:	and	r3, r3, #4096	; 0x1000
   1080c:	cmp	r3, #0
   10810:	beq	10838 <pcap_ether_aton+0xe0>
   10814:	lsl	r4, r4, #4
   10818:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1081c:	add	r2, r3, #1
   10820:	str	r2, [fp, #-24]	; 0xffffffe8
   10824:	ldrb	r3, [r3]
   10828:	mov	r0, r3
   1082c:	bl	1054c <xdtoi>
   10830:	mov	r3, r0
   10834:	orr	r4, r4, r3
   10838:	mov	r3, r5
   1083c:	add	r5, r3, #1
   10840:	uxtb	r2, r4
   10844:	strb	r2, [r3]
   10848:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1084c:	ldrb	r3, [r3]
   10850:	cmp	r3, #0
   10854:	bne	1078c <pcap_ether_aton+0x34>
   10858:	mov	r3, r6
   1085c:	mov	r0, r3
   10860:	sub	sp, fp, #16
   10864:	pop	{r4, r5, r6, fp, pc}

00010868 <pcap_ether_hostton>:
   10868:	push	{r4, r5, fp, lr}
   1086c:	add	fp, sp, #12
   10870:	sub	sp, sp, #8
   10874:	str	r0, [fp, #-16]
   10878:	ldr	r3, [pc, #300]	; 109ac <pcap_ether_hostton+0x144>
   1087c:	add	r3, pc, r3
   10880:	ldr	r3, [r3]
   10884:	cmp	r3, #0
   10888:	bne	108f0 <pcap_ether_hostton+0x88>
   1088c:	ldr	r3, [pc, #284]	; 109b0 <pcap_ether_hostton+0x148>
   10890:	add	r3, pc, r3
   10894:	mov	r1, r3
   10898:	ldr	r3, [pc, #276]	; 109b4 <pcap_ether_hostton+0x14c>
   1089c:	add	r3, pc, r3
   108a0:	mov	r0, r3
   108a4:	bl	dd4 <fopen@plt>
   108a8:	mov	r2, r0
   108ac:	ldr	r3, [pc, #260]	; 109b8 <pcap_ether_hostton+0x150>
   108b0:	add	r3, pc, r3
   108b4:	str	r2, [r3]
   108b8:	ldr	r3, [pc, #252]	; 109bc <pcap_ether_hostton+0x154>
   108bc:	add	r3, pc, r3
   108c0:	ldr	r3, [r3]
   108c4:	add	r2, r3, #1
   108c8:	ldr	r3, [pc, #240]	; 109c0 <pcap_ether_hostton+0x158>
   108cc:	add	r3, pc, r3
   108d0:	str	r2, [r3]
   108d4:	ldr	r3, [pc, #232]	; 109c4 <pcap_ether_hostton+0x15c>
   108d8:	add	r3, pc, r3
   108dc:	ldr	r3, [r3]
   108e0:	cmp	r3, #0
   108e4:	bne	10974 <pcap_ether_hostton+0x10c>
   108e8:	mov	r3, #0
   108ec:	b	109a0 <pcap_ether_hostton+0x138>
   108f0:	ldr	r3, [pc, #208]	; 109c8 <pcap_ether_hostton+0x160>
   108f4:	add	r3, pc, r3
   108f8:	ldr	r3, [r3]
   108fc:	cmp	r3, #0
   10900:	bne	1090c <pcap_ether_hostton+0xa4>
   10904:	mov	r3, #0
   10908:	b	109a0 <pcap_ether_hostton+0x138>
   1090c:	ldr	r3, [pc, #184]	; 109cc <pcap_ether_hostton+0x164>
   10910:	add	r3, pc, r3
   10914:	ldr	r3, [r3]
   10918:	mov	r0, r3
   1091c:	bl	e40 <rewind@plt>
   10920:	b	10974 <pcap_ether_hostton+0x10c>
   10924:	add	r3, r4, #6
   10928:	ldr	r1, [fp, #-16]
   1092c:	mov	r0, r3
   10930:	bl	db0 <strcmp@plt>
   10934:	mov	r3, r0
   10938:	cmp	r3, #0
   1093c:	bne	10974 <pcap_ether_hostton+0x10c>
   10940:	mov	r0, #6
   10944:	bl	e7c <malloc@plt>
   10948:	mov	r3, r0
   1094c:	mov	r5, r3
   10950:	cmp	r5, #0
   10954:	beq	10998 <pcap_ether_hostton+0x130>
   10958:	mov	r3, r4
   1095c:	mov	r2, #6
   10960:	mov	r1, r3
   10964:	mov	r0, r5
   10968:	bl	e28 <memcpy@plt>
   1096c:	mov	r3, r5
   10970:	b	109a0 <pcap_ether_hostton+0x138>
   10974:	ldr	r3, [pc, #84]	; 109d0 <pcap_ether_hostton+0x168>
   10978:	add	r3, pc, r3
   1097c:	ldr	r3, [r3]
   10980:	mov	r0, r3
   10984:	bl	15ce0 <pcap_next_etherent>
   10988:	mov	r4, r0
   1098c:	cmp	r4, #0
   10990:	bne	10924 <pcap_ether_hostton+0xbc>
   10994:	b	1099c <pcap_ether_hostton+0x134>
   10998:	nop			; (mov r0, r0)
   1099c:	mov	r3, #0
   109a0:	mov	r0, r3
   109a4:	sub	sp, fp, #12
   109a8:	pop	{r4, r5, fp, pc}
   109ac:	.word	0x00029ebc
   109b0:	.word	0x0000d1c4
   109b4:	.word	0x0000d1bc
   109b8:	.word	0x00029e8c
   109bc:	.word	0x00029e7c
   109c0:	.word	0x00029e6c
   109c4:	.word	0x00029e64
   109c8:	.word	0x00029e48
   109cc:	.word	0x00029e2c
   109d0:	.word	0x00029dc4

000109d4 <__pcap_nametodnaddr>:
   109d4:	push	{fp, lr}
   109d8:	add	fp, sp, #4
   109dc:	sub	sp, sp, #8
   109e0:	str	r0, [fp, #-8]
   109e4:	ldr	r1, [fp, #-8]
   109e8:	ldr	r3, [pc, #8]	; 109f8 <__pcap_nametodnaddr+0x24>
   109ec:	add	r3, pc, r3
   109f0:	mov	r0, r3
   109f4:	bl	291c <sf_bpf_error>
   109f8:	.word	0x0000d078

000109fc <find_levels_r>:
   109fc:	push	{r4, fp, lr}
   10a00:	add	fp, sp, #8
   10a04:	sub	sp, sp, #20
   10a08:	str	r0, [fp, #-24]	; 0xffffffe8
   10a0c:	ldr	r4, [pc, #260]	; 10b18 <find_levels_r+0x11c>
   10a10:	add	r4, pc, r4
   10a14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a18:	ldr	r2, [r3, #24]
   10a1c:	ldr	r3, [pc, #248]	; 10b1c <find_levels_r+0x120>
   10a20:	add	r3, pc, r3
   10a24:	ldr	r3, [r3]
   10a28:	cmp	r2, r3
   10a2c:	beq	10b0c <find_levels_r+0x110>
   10a30:	ldr	r3, [pc, #232]	; 10b20 <find_levels_r+0x124>
   10a34:	add	r3, pc, r3
   10a38:	ldr	r2, [r3]
   10a3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a40:	str	r2, [r3, #24]
   10a44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a48:	mov	r2, #0
   10a4c:	str	r2, [r3, #100]	; 0x64
   10a50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a54:	ldr	r3, [r3, #60]	; 0x3c
   10a58:	cmp	r3, #0
   10a5c:	beq	10ab0 <find_levels_r+0xb4>
   10a60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a64:	ldr	r3, [r3, #60]	; 0x3c
   10a68:	mov	r0, r3
   10a6c:	bl	109fc <find_levels_r>
   10a70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a74:	ldr	r3, [r3, #84]	; 0x54
   10a78:	mov	r0, r3
   10a7c:	bl	109fc <find_levels_r>
   10a80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a84:	ldr	r3, [r3, #84]	; 0x54
   10a88:	ldr	r2, [r3, #36]	; 0x24
   10a8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10a90:	ldr	r3, [r3, #60]	; 0x3c
   10a94:	ldr	r3, [r3, #36]	; 0x24
   10a98:	cmp	r2, r3
   10a9c:	movge	r3, r2
   10aa0:	movlt	r3, r3
   10aa4:	add	r3, r3, #1
   10aa8:	str	r3, [fp, #-16]
   10aac:	b	10ab8 <find_levels_r+0xbc>
   10ab0:	mov	r3, #0
   10ab4:	str	r3, [fp, #-16]
   10ab8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10abc:	ldr	r2, [fp, #-16]
   10ac0:	str	r2, [r3, #36]	; 0x24
   10ac4:	ldr	r3, [pc, #88]	; 10b24 <find_levels_r+0x128>
   10ac8:	ldr	r3, [r4, r3]
   10acc:	ldr	r2, [r3]
   10ad0:	ldr	r3, [fp, #-16]
   10ad4:	lsl	r3, r3, #2
   10ad8:	add	r3, r2, r3
   10adc:	ldr	r2, [r3]
   10ae0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10ae4:	str	r2, [r3, #100]	; 0x64
   10ae8:	ldr	r3, [pc, #52]	; 10b24 <find_levels_r+0x128>
   10aec:	ldr	r3, [r4, r3]
   10af0:	ldr	r2, [r3]
   10af4:	ldr	r3, [fp, #-16]
   10af8:	lsl	r3, r3, #2
   10afc:	add	r3, r2, r3
   10b00:	ldr	r2, [fp, #-24]	; 0xffffffe8
   10b04:	str	r2, [r3]
   10b08:	b	10b10 <find_levels_r+0x114>
   10b0c:	nop			; (mov r0, r0)
   10b10:	sub	sp, fp, #8
   10b14:	pop	{r4, fp, pc}
   10b18:	.word	0x000295e8
   10b1c:	.word	0x00029d24
   10b20:	.word	0x00029d10
   10b24:	.word	0x000000d4

00010b28 <find_levels>:
   10b28:	push	{fp, lr}
   10b2c:	add	fp, sp, #4
   10b30:	sub	sp, sp, #8
   10b34:	str	r0, [fp, #-8]
   10b38:	ldr	r2, [pc, #88]	; 10b98 <find_levels+0x70>
   10b3c:	add	r2, pc, r2
   10b40:	ldr	r3, [pc, #84]	; 10b9c <find_levels+0x74>
   10b44:	ldr	r3, [r2, r3]
   10b48:	ldr	r0, [r3]
   10b4c:	ldr	r3, [pc, #76]	; 10ba0 <find_levels+0x78>
   10b50:	add	r3, pc, r3
   10b54:	ldr	r3, [r3]
   10b58:	lsl	r3, r3, #2
   10b5c:	mov	r2, r3
   10b60:	mov	r1, #0
   10b64:	bl	ef4 <memset@plt>
   10b68:	ldr	r3, [pc, #52]	; 10ba4 <find_levels+0x7c>
   10b6c:	add	r3, pc, r3
   10b70:	ldr	r3, [r3]
   10b74:	add	r2, r3, #1
   10b78:	ldr	r3, [pc, #40]	; 10ba8 <find_levels+0x80>
   10b7c:	add	r3, pc, r3
   10b80:	str	r2, [r3]
   10b84:	ldr	r0, [fp, #-8]
   10b88:	bl	109fc <find_levels_r>
   10b8c:	nop			; (mov r0, r0)
   10b90:	sub	sp, fp, #4
   10b94:	pop	{fp, pc}
   10b98:	.word	0x000294bc
   10b9c:	.word	0x000000d4
   10ba0:	.word	0x00029bf8
   10ba4:	.word	0x00029bd8
   10ba8:	.word	0x00029bc8

00010bac <find_dom>:
   10bac:	push	{r4, r5, r6, fp}
   10bb0:	add	fp, sp, #12
   10bb4:	sub	sp, sp, #24
   10bb8:	str	r0, [fp, #-32]	; 0xffffffe0
   10bbc:	ldr	r2, [pc, #544]	; 10de4 <find_dom+0x238>
   10bc0:	add	r2, pc, r2
   10bc4:	ldr	r3, [pc, #540]	; 10de8 <find_dom+0x23c>
   10bc8:	add	r3, pc, r3
   10bcc:	ldr	r3, [r3]
   10bd0:	str	r3, [fp, #-24]	; 0xffffffe8
   10bd4:	ldr	r3, [pc, #528]	; 10dec <find_dom+0x240>
   10bd8:	add	r3, pc, r3
   10bdc:	ldr	r3, [r3]
   10be0:	ldr	r1, [pc, #520]	; 10df0 <find_dom+0x244>
   10be4:	add	r1, pc, r1
   10be8:	ldr	r1, [r1]
   10bec:	mul	r3, r1, r3
   10bf0:	str	r3, [fp, #-16]
   10bf4:	b	10c0c <find_dom+0x60>
   10bf8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   10bfc:	add	r1, r3, #4
   10c00:	str	r1, [fp, #-24]	; 0xffffffe8
   10c04:	mvn	r1, #0
   10c08:	str	r1, [r3]
   10c0c:	ldr	r3, [fp, #-16]
   10c10:	sub	r3, r3, #1
   10c14:	str	r3, [fp, #-16]
   10c18:	ldr	r3, [fp, #-16]
   10c1c:	cmp	r3, #0
   10c20:	bge	10bf8 <find_dom+0x4c>
   10c24:	ldr	r3, [pc, #456]	; 10df4 <find_dom+0x248>
   10c28:	add	r3, pc, r3
   10c2c:	ldr	r3, [r3]
   10c30:	str	r3, [fp, #-16]
   10c34:	b	10c54 <find_dom+0xa8>
   10c38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10c3c:	ldr	r1, [r3, #104]	; 0x68
   10c40:	ldr	r3, [fp, #-16]
   10c44:	lsl	r3, r3, #2
   10c48:	add	r3, r1, r3
   10c4c:	mov	r1, #0
   10c50:	str	r1, [r3]
   10c54:	ldr	r3, [fp, #-16]
   10c58:	sub	r3, r3, #1
   10c5c:	str	r3, [fp, #-16]
   10c60:	ldr	r3, [fp, #-16]
   10c64:	cmp	r3, #0
   10c68:	bge	10c38 <find_dom+0x8c>
   10c6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10c70:	ldr	r3, [r3, #36]	; 0x24
   10c74:	str	r3, [fp, #-16]
   10c78:	b	10dc8 <find_dom+0x21c>
   10c7c:	ldr	r3, [pc, #372]	; 10df8 <find_dom+0x24c>
   10c80:	ldr	r3, [r2, r3]
   10c84:	ldr	r1, [r3]
   10c88:	ldr	r3, [fp, #-16]
   10c8c:	lsl	r3, r3, #2
   10c90:	add	r3, r1, r3
   10c94:	ldr	r3, [r3]
   10c98:	str	r3, [fp, #-20]	; 0xffffffec
   10c9c:	b	10db0 <find_dom+0x204>
   10ca0:	ldr	r3, [fp, #-20]	; 0xffffffec
   10ca4:	ldr	r0, [r3, #104]	; 0x68
   10ca8:	ldr	r3, [fp, #-20]	; 0xffffffec
   10cac:	ldr	r3, [r3]
   10cb0:	lsr	r3, r3, #5
   10cb4:	lsl	r1, r3, #2
   10cb8:	add	r1, r0, r1
   10cbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   10cc0:	ldr	r0, [r0, #104]	; 0x68
   10cc4:	lsl	r3, r3, #2
   10cc8:	add	r3, r0, r3
   10ccc:	ldr	r3, [r3]
   10cd0:	ldr	r0, [fp, #-20]	; 0xffffffec
   10cd4:	ldr	r0, [r0]
   10cd8:	and	r0, r0, #31
   10cdc:	mov	ip, #1
   10ce0:	lsl	r0, ip, r0
   10ce4:	orr	r3, r3, r0
   10ce8:	str	r3, [r1]
   10cec:	ldr	r3, [fp, #-20]	; 0xffffffec
   10cf0:	ldr	r3, [r3, #60]	; 0x3c
   10cf4:	cmp	r3, #0
   10cf8:	beq	10da0 <find_dom+0x1f4>
   10cfc:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d00:	ldr	r3, [r3, #60]	; 0x3c
   10d04:	ldr	r5, [r3, #104]	; 0x68
   10d08:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d0c:	ldr	r6, [r3, #104]	; 0x68
   10d10:	ldr	r3, [pc, #228]	; 10dfc <find_dom+0x250>
   10d14:	add	r3, pc, r3
   10d18:	ldr	r4, [r3]
   10d1c:	b	10d40 <find_dom+0x194>
   10d20:	mov	r3, r6
   10d24:	add	r6, r3, #4
   10d28:	ldr	r1, [r3]
   10d2c:	mov	r3, r5
   10d30:	add	r5, r3, #4
   10d34:	ldr	r0, [r3]
   10d38:	and	r1, r1, r0
   10d3c:	str	r1, [r3]
   10d40:	sub	r4, r4, #1
   10d44:	cmp	r4, #0
   10d48:	bge	10d20 <find_dom+0x174>
   10d4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d50:	ldr	r3, [r3, #84]	; 0x54
   10d54:	ldr	r5, [r3, #104]	; 0x68
   10d58:	ldr	r3, [fp, #-20]	; 0xffffffec
   10d5c:	ldr	r6, [r3, #104]	; 0x68
   10d60:	ldr	r3, [pc, #152]	; 10e00 <find_dom+0x254>
   10d64:	add	r3, pc, r3
   10d68:	ldr	r4, [r3]
   10d6c:	b	10d90 <find_dom+0x1e4>
   10d70:	mov	r3, r6
   10d74:	add	r6, r3, #4
   10d78:	ldr	r1, [r3]
   10d7c:	mov	r3, r5
   10d80:	add	r5, r3, #4
   10d84:	ldr	r0, [r3]
   10d88:	and	r1, r1, r0
   10d8c:	str	r1, [r3]
   10d90:	sub	r4, r4, #1
   10d94:	cmp	r4, #0
   10d98:	bge	10d70 <find_dom+0x1c4>
   10d9c:	b	10da4 <find_dom+0x1f8>
   10da0:	nop			; (mov r0, r0)
   10da4:	ldr	r3, [fp, #-20]	; 0xffffffec
   10da8:	ldr	r3, [r3, #100]	; 0x64
   10dac:	str	r3, [fp, #-20]	; 0xffffffec
   10db0:	ldr	r3, [fp, #-20]	; 0xffffffec
   10db4:	cmp	r3, #0
   10db8:	bne	10ca0 <find_dom+0xf4>
   10dbc:	ldr	r3, [fp, #-16]
   10dc0:	sub	r3, r3, #1
   10dc4:	str	r3, [fp, #-16]
   10dc8:	ldr	r3, [fp, #-16]
   10dcc:	cmp	r3, #0
   10dd0:	bge	10c7c <find_dom+0xd0>
   10dd4:	nop			; (mov r0, r0)
   10dd8:	sub	sp, fp, #12
   10ddc:	pop	{r4, r5, r6, fp}
   10de0:	bx	lr
   10de4:	.word	0x00029438
   10de8:	.word	0x00029b90
   10dec:	.word	0x00029b70
   10df0:	.word	0x00029b6c
   10df4:	.word	0x00029b28
   10df8:	.word	0x000000d4
   10dfc:	.word	0x00029a3c
   10e00:	.word	0x000299ec

00010e04 <propedom>:
   10e04:	push	{r4, r5, r6, fp}
   10e08:	add	fp, sp, #12
   10e0c:	sub	sp, sp, #8
   10e10:	str	r0, [fp, #-16]
   10e14:	ldr	r3, [fp, #-16]
   10e18:	ldr	r1, [r3, #8]
   10e1c:	ldr	r3, [fp, #-16]
   10e20:	ldr	r3, [r3]
   10e24:	lsr	r3, r3, #5
   10e28:	lsl	r2, r3, #2
   10e2c:	add	r2, r1, r2
   10e30:	ldr	r1, [fp, #-16]
   10e34:	ldr	r1, [r1, #8]
   10e38:	lsl	r3, r3, #2
   10e3c:	add	r3, r1, r3
   10e40:	ldr	r3, [r3]
   10e44:	ldr	r1, [fp, #-16]
   10e48:	ldr	r1, [r1]
   10e4c:	and	r1, r1, #31
   10e50:	mov	r0, #1
   10e54:	lsl	r1, r0, r1
   10e58:	orr	r3, r3, r1
   10e5c:	str	r3, [r2]
   10e60:	ldr	r3, [fp, #-16]
   10e64:	ldr	r3, [r3, #12]
   10e68:	cmp	r3, #0
   10e6c:	beq	10f10 <propedom+0x10c>
   10e70:	ldr	r3, [fp, #-16]
   10e74:	ldr	r3, [r3, #12]
   10e78:	ldr	r5, [r3, #56]	; 0x38
   10e7c:	ldr	r3, [fp, #-16]
   10e80:	ldr	r6, [r3, #8]
   10e84:	ldr	r3, [pc, #148]	; 10f20 <propedom+0x11c>
   10e88:	add	r3, pc, r3
   10e8c:	ldr	r4, [r3]
   10e90:	b	10eb4 <propedom+0xb0>
   10e94:	mov	r3, r6
   10e98:	add	r6, r3, #4
   10e9c:	ldr	r2, [r3]
   10ea0:	mov	r3, r5
   10ea4:	add	r5, r3, #4
   10ea8:	ldr	r1, [r3]
   10eac:	and	r2, r2, r1
   10eb0:	str	r2, [r3]
   10eb4:	sub	r4, r4, #1
   10eb8:	cmp	r4, #0
   10ebc:	bge	10e94 <propedom+0x90>
   10ec0:	ldr	r3, [fp, #-16]
   10ec4:	ldr	r3, [r3, #12]
   10ec8:	ldr	r5, [r3, #80]	; 0x50
   10ecc:	ldr	r3, [fp, #-16]
   10ed0:	ldr	r6, [r3, #8]
   10ed4:	ldr	r3, [pc, #72]	; 10f24 <propedom+0x120>
   10ed8:	add	r3, pc, r3
   10edc:	ldr	r4, [r3]
   10ee0:	b	10f04 <propedom+0x100>
   10ee4:	mov	r3, r6
   10ee8:	add	r6, r3, #4
   10eec:	ldr	r2, [r3]
   10ef0:	mov	r3, r5
   10ef4:	add	r5, r3, #4
   10ef8:	ldr	r1, [r3]
   10efc:	and	r2, r2, r1
   10f00:	str	r2, [r3]
   10f04:	sub	r4, r4, #1
   10f08:	cmp	r4, #0
   10f0c:	bge	10ee4 <propedom+0xe0>
   10f10:	nop			; (mov r0, r0)
   10f14:	sub	sp, fp, #12
   10f18:	pop	{r4, r5, r6, fp}
   10f1c:	bx	lr
   10f20:	.word	0x000298cc
   10f24:	.word	0x0002987c

00010f28 <find_edom>:
   10f28:	push	{r4, fp, lr}
   10f2c:	add	fp, sp, #8
   10f30:	sub	sp, sp, #28
   10f34:	str	r0, [fp, #-32]	; 0xffffffe0
   10f38:	ldr	r4, [pc, #316]	; 1107c <find_edom+0x154>
   10f3c:	add	r4, pc, r4
   10f40:	ldr	r3, [pc, #312]	; 11080 <find_edom+0x158>
   10f44:	add	r3, pc, r3
   10f48:	ldr	r3, [r3]
   10f4c:	str	r3, [fp, #-24]	; 0xffffffe8
   10f50:	ldr	r3, [pc, #300]	; 11084 <find_edom+0x15c>
   10f54:	add	r3, pc, r3
   10f58:	ldr	r3, [r3]
   10f5c:	ldr	r2, [pc, #292]	; 11088 <find_edom+0x160>
   10f60:	add	r2, pc, r2
   10f64:	ldr	r2, [r2]
   10f68:	mul	r3, r2, r3
   10f6c:	str	r3, [fp, #-16]
   10f70:	b	10f8c <find_edom+0x64>
   10f74:	ldr	r3, [fp, #-16]
   10f78:	lsl	r3, r3, #2
   10f7c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   10f80:	add	r3, r2, r3
   10f84:	mvn	r2, #0
   10f88:	str	r2, [r3]
   10f8c:	ldr	r3, [fp, #-16]
   10f90:	sub	r3, r3, #1
   10f94:	str	r3, [fp, #-16]
   10f98:	ldr	r3, [fp, #-16]
   10f9c:	cmp	r3, #0
   10fa0:	bge	10f74 <find_edom+0x4c>
   10fa4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10fa8:	ldr	r0, [r3, #56]	; 0x38
   10fac:	ldr	r3, [pc, #216]	; 1108c <find_edom+0x164>
   10fb0:	add	r3, pc, r3
   10fb4:	ldr	r3, [r3]
   10fb8:	lsl	r3, r3, #2
   10fbc:	mov	r2, r3
   10fc0:	mov	r1, #0
   10fc4:	bl	ef4 <memset@plt>
   10fc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10fcc:	ldr	r0, [r3, #80]	; 0x50
   10fd0:	ldr	r3, [pc, #184]	; 11090 <find_edom+0x168>
   10fd4:	add	r3, pc, r3
   10fd8:	ldr	r3, [r3]
   10fdc:	lsl	r3, r3, #2
   10fe0:	mov	r2, r3
   10fe4:	mov	r1, #0
   10fe8:	bl	ef4 <memset@plt>
   10fec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10ff0:	ldr	r3, [r3, #36]	; 0x24
   10ff4:	str	r3, [fp, #-16]
   10ff8:	b	11064 <find_edom+0x13c>
   10ffc:	ldr	r3, [pc, #144]	; 11094 <find_edom+0x16c>
   11000:	ldr	r3, [r4, r3]
   11004:	ldr	r2, [r3]
   11008:	ldr	r3, [fp, #-16]
   1100c:	lsl	r3, r3, #2
   11010:	add	r3, r2, r3
   11014:	ldr	r3, [r3]
   11018:	str	r3, [fp, #-20]	; 0xffffffec
   1101c:	b	1104c <find_edom+0x124>
   11020:	ldr	r3, [fp, #-20]	; 0xffffffec
   11024:	add	r3, r3, #48	; 0x30
   11028:	mov	r0, r3
   1102c:	bl	10e04 <propedom>
   11030:	ldr	r3, [fp, #-20]	; 0xffffffec
   11034:	add	r3, r3, #72	; 0x48
   11038:	mov	r0, r3
   1103c:	bl	10e04 <propedom>
   11040:	ldr	r3, [fp, #-20]	; 0xffffffec
   11044:	ldr	r3, [r3, #100]	; 0x64
   11048:	str	r3, [fp, #-20]	; 0xffffffec
   1104c:	ldr	r3, [fp, #-20]	; 0xffffffec
   11050:	cmp	r3, #0
   11054:	bne	11020 <find_edom+0xf8>
   11058:	ldr	r3, [fp, #-16]
   1105c:	sub	r3, r3, #1
   11060:	str	r3, [fp, #-16]
   11064:	ldr	r3, [fp, #-16]
   11068:	cmp	r3, #0
   1106c:	bge	10ffc <find_edom+0xd4>
   11070:	nop			; (mov r0, r0)
   11074:	sub	sp, fp, #8
   11078:	pop	{r4, fp, pc}
   1107c:	.word	0x000290bc
   11080:	.word	0x0002981c
   11084:	.word	0x000297f8
   11088:	.word	0x000297f4
   1108c:	.word	0x000297a4
   11090:	.word	0x00029780
   11094:	.word	0x000000d4

00011098 <find_closure>:
   11098:	push	{r4, r5, r6, r7, fp, lr}
   1109c:	add	fp, sp, #20
   110a0:	sub	sp, sp, #16
   110a4:	str	r0, [fp, #-32]	; 0xffffffe0
   110a8:	ldr	r7, [pc, #428]	; 1125c <find_closure+0x1c4>
   110ac:	add	r7, pc, r7
   110b0:	ldr	r3, [pc, #424]	; 11260 <find_closure+0x1c8>
   110b4:	add	r3, pc, r3
   110b8:	ldr	r0, [r3]
   110bc:	ldr	r3, [pc, #416]	; 11264 <find_closure+0x1cc>
   110c0:	add	r3, pc, r3
   110c4:	ldr	r3, [r3]
   110c8:	ldr	r2, [pc, #408]	; 11268 <find_closure+0x1d0>
   110cc:	add	r2, pc, r2
   110d0:	ldr	r2, [r2]
   110d4:	mul	r3, r2, r3
   110d8:	lsl	r3, r3, #2
   110dc:	mov	r2, r3
   110e0:	mov	r1, #0
   110e4:	bl	ef4 <memset@plt>
   110e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   110ec:	ldr	r3, [r3, #36]	; 0x24
   110f0:	str	r3, [fp, #-24]	; 0xffffffe8
   110f4:	b	11244 <find_closure+0x1ac>
   110f8:	ldr	r3, [pc, #364]	; 1126c <find_closure+0x1d4>
   110fc:	ldr	r3, [r7, r3]
   11100:	ldr	r2, [r3]
   11104:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11108:	lsl	r3, r3, #2
   1110c:	add	r3, r2, r3
   11110:	ldr	r3, [r3]
   11114:	str	r3, [fp, #-28]	; 0xffffffe4
   11118:	b	1122c <find_closure+0x194>
   1111c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11120:	ldr	r1, [r3, #108]	; 0x6c
   11124:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11128:	ldr	r3, [r3]
   1112c:	lsr	r3, r3, #5
   11130:	lsl	r2, r3, #2
   11134:	add	r2, r1, r2
   11138:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1113c:	ldr	r1, [r1, #108]	; 0x6c
   11140:	lsl	r3, r3, #2
   11144:	add	r3, r1, r3
   11148:	ldr	r3, [r3]
   1114c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   11150:	ldr	r1, [r1]
   11154:	and	r1, r1, #31
   11158:	mov	r0, #1
   1115c:	lsl	r1, r0, r1
   11160:	orr	r3, r3, r1
   11164:	str	r3, [r2]
   11168:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1116c:	ldr	r3, [r3, #60]	; 0x3c
   11170:	cmp	r3, #0
   11174:	beq	1121c <find_closure+0x184>
   11178:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1117c:	ldr	r3, [r3, #60]	; 0x3c
   11180:	ldr	r5, [r3, #108]	; 0x6c
   11184:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11188:	ldr	r6, [r3, #108]	; 0x6c
   1118c:	ldr	r3, [pc, #220]	; 11270 <find_closure+0x1d8>
   11190:	add	r3, pc, r3
   11194:	ldr	r4, [r3]
   11198:	b	111bc <find_closure+0x124>
   1119c:	mov	r3, r6
   111a0:	add	r6, r3, #4
   111a4:	ldr	r2, [r3]
   111a8:	mov	r3, r5
   111ac:	add	r5, r3, #4
   111b0:	ldr	r1, [r3]
   111b4:	orr	r2, r1, r2
   111b8:	str	r2, [r3]
   111bc:	sub	r4, r4, #1
   111c0:	cmp	r4, #0
   111c4:	bge	1119c <find_closure+0x104>
   111c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   111cc:	ldr	r3, [r3, #84]	; 0x54
   111d0:	ldr	r5, [r3, #108]	; 0x6c
   111d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   111d8:	ldr	r6, [r3, #108]	; 0x6c
   111dc:	ldr	r3, [pc, #144]	; 11274 <find_closure+0x1dc>
   111e0:	add	r3, pc, r3
   111e4:	ldr	r4, [r3]
   111e8:	b	1120c <find_closure+0x174>
   111ec:	mov	r3, r6
   111f0:	add	r6, r3, #4
   111f4:	ldr	r2, [r3]
   111f8:	mov	r3, r5
   111fc:	add	r5, r3, #4
   11200:	ldr	r1, [r3]
   11204:	orr	r2, r1, r2
   11208:	str	r2, [r3]
   1120c:	sub	r4, r4, #1
   11210:	cmp	r4, #0
   11214:	bge	111ec <find_closure+0x154>
   11218:	b	11220 <find_closure+0x188>
   1121c:	nop			; (mov r0, r0)
   11220:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11224:	ldr	r3, [r3, #100]	; 0x64
   11228:	str	r3, [fp, #-28]	; 0xffffffe4
   1122c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11230:	cmp	r3, #0
   11234:	bne	1111c <find_closure+0x84>
   11238:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1123c:	sub	r3, r3, #1
   11240:	str	r3, [fp, #-24]	; 0xffffffe8
   11244:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11248:	cmp	r3, #0
   1124c:	bge	110f8 <find_closure+0x60>
   11250:	nop			; (mov r0, r0)
   11254:	sub	sp, fp, #20
   11258:	pop	{r4, r5, r6, r7, fp, pc}
   1125c:	.word	0x00028f4c
   11260:	.word	0x000296a8
   11264:	.word	0x00029688
   11268:	.word	0x00029684
   1126c:	.word	0x000000d4
   11270:	.word	0x000295c0
   11274:	.word	0x00029570

00011278 <atomuse>:
   11278:	push	{r4, fp, lr}
   1127c:	add	fp, sp, #8
   11280:	sub	sp, sp, #12
   11284:	str	r0, [fp, #-16]
   11288:	ldr	r3, [fp, #-16]
   1128c:	ldr	r4, [r3]
   11290:	cmn	r4, #1
   11294:	bne	112a0 <atomuse+0x28>
   11298:	mvn	r3, #0
   1129c:	b	11380 <atomuse+0x108>
   112a0:	and	r3, r4, #7
   112a4:	cmp	r3, #7
   112a8:	addls	pc, pc, r3, lsl #2
   112ac:	b	1137c <atomuse+0x104>
   112b0:	b	11300 <atomuse+0x88>
   112b4:	b	11300 <atomuse+0x88>
   112b8:	b	11334 <atomuse+0xbc>
   112bc:	b	1133c <atomuse+0xc4>
   112c0:	b	11344 <atomuse+0xcc>
   112c4:	b	11344 <atomuse+0xcc>
   112c8:	b	112d0 <atomuse+0x58>
   112cc:	b	11360 <atomuse+0xe8>
   112d0:	and	r3, r4, #24
   112d4:	cmp	r3, #16
   112d8:	beq	112f8 <atomuse+0x80>
   112dc:	and	r3, r4, #24
   112e0:	cmp	r3, #8
   112e4:	bne	112f0 <atomuse+0x78>
   112e8:	mov	r3, #17
   112ec:	b	11380 <atomuse+0x108>
   112f0:	mvn	r3, #0
   112f4:	b	11380 <atomuse+0x108>
   112f8:	mov	r3, #16
   112fc:	b	11380 <atomuse+0x108>
   11300:	and	r3, r4, #224	; 0xe0
   11304:	cmp	r3, #64	; 0x40
   11308:	beq	1132c <atomuse+0xb4>
   1130c:	and	r3, r4, #224	; 0xe0
   11310:	cmp	r3, #96	; 0x60
   11314:	bne	11324 <atomuse+0xac>
   11318:	ldr	r3, [fp, #-16]
   1131c:	ldr	r3, [r3, #12]
   11320:	b	11380 <atomuse+0x108>
   11324:	mvn	r3, #0
   11328:	b	11380 <atomuse+0x108>
   1132c:	mov	r3, #17
   11330:	b	11380 <atomuse+0x108>
   11334:	mov	r3, #16
   11338:	b	11380 <atomuse+0x108>
   1133c:	mov	r3, #17
   11340:	b	11380 <atomuse+0x108>
   11344:	and	r3, r4, #8
   11348:	cmp	r3, #0
   1134c:	beq	11358 <atomuse+0xe0>
   11350:	mov	r3, #18
   11354:	b	11380 <atomuse+0x108>
   11358:	mov	r3, #16
   1135c:	b	11380 <atomuse+0x108>
   11360:	and	r3, r4, #248	; 0xf8
   11364:	cmp	r3, #128	; 0x80
   11368:	bne	11374 <atomuse+0xfc>
   1136c:	mov	r3, #17
   11370:	b	11380 <atomuse+0x108>
   11374:	mov	r3, #16
   11378:	b	11380 <atomuse+0x108>
   1137c:	bl	f9c <abort@plt>
   11380:	mov	r0, r3
   11384:	sub	sp, fp, #8
   11388:	pop	{r4, fp, pc}

0001138c <atomdef>:
   1138c:	push	{fp}		; (str fp, [sp, #-4]!)
   11390:	add	fp, sp, #0
   11394:	sub	sp, sp, #12
   11398:	str	r0, [fp, #-8]
   1139c:	ldr	r3, [fp, #-8]
   113a0:	ldr	r3, [r3]
   113a4:	cmn	r3, #1
   113a8:	bne	113b4 <atomdef+0x28>
   113ac:	mvn	r3, #0
   113b0:	b	11430 <atomdef+0xa4>
   113b4:	ldr	r3, [fp, #-8]
   113b8:	ldr	r3, [r3]
   113bc:	and	r3, r3, #7
   113c0:	cmp	r3, #7
   113c4:	addls	pc, pc, r3, lsl #2
   113c8:	b	1142c <atomdef+0xa0>
   113cc:	b	113ec <atomdef+0x60>
   113d0:	b	113f4 <atomdef+0x68>
   113d4:	b	113fc <atomdef+0x70>
   113d8:	b	113fc <atomdef+0x70>
   113dc:	b	113ec <atomdef+0x60>
   113e0:	b	1142c <atomdef+0xa0>
   113e4:	b	1142c <atomdef+0xa0>
   113e8:	b	11408 <atomdef+0x7c>
   113ec:	mov	r3, #16
   113f0:	b	11430 <atomdef+0xa4>
   113f4:	mov	r3, #17
   113f8:	b	11430 <atomdef+0xa4>
   113fc:	ldr	r3, [fp, #-8]
   11400:	ldr	r3, [r3, #12]
   11404:	b	11430 <atomdef+0xa4>
   11408:	ldr	r3, [fp, #-8]
   1140c:	ldr	r3, [r3]
   11410:	and	r3, r3, #248	; 0xf8
   11414:	cmp	r3, #0
   11418:	bne	11424 <atomdef+0x98>
   1141c:	mov	r3, #17
   11420:	b	11430 <atomdef+0xa4>
   11424:	mov	r3, #16
   11428:	b	11430 <atomdef+0xa4>
   1142c:	mvn	r3, #0
   11430:	mov	r0, r3
   11434:	add	sp, fp, #0
   11438:	pop	{fp}		; (ldr fp, [sp], #4)
   1143c:	bx	lr

00011440 <compute_local_ud>:
   11440:	push	{fp, lr}
   11444:	add	fp, sp, #4
   11448:	sub	sp, sp, #32
   1144c:	str	r0, [fp, #-32]	; 0xffffffe0
   11450:	mov	r3, #0
   11454:	str	r3, [fp, #-12]
   11458:	mov	r3, #0
   1145c:	str	r3, [fp, #-16]
   11460:	mov	r3, #0
   11464:	str	r3, [fp, #-20]	; 0xffffffec
   11468:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1146c:	ldr	r3, [r3, #4]
   11470:	str	r3, [fp, #-8]
   11474:	b	115c4 <compute_local_ud+0x184>
   11478:	ldr	r3, [fp, #-8]
   1147c:	ldr	r3, [r3]
   11480:	cmn	r3, #1
   11484:	beq	115b4 <compute_local_ud+0x174>
   11488:	ldr	r3, [fp, #-8]
   1148c:	mov	r0, r3
   11490:	bl	11278 <atomuse>
   11494:	str	r0, [fp, #-24]	; 0xffffffe8
   11498:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1149c:	cmp	r3, #0
   114a0:	blt	1153c <compute_local_ud+0xfc>
   114a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   114a8:	cmp	r3, #18
   114ac:	bne	114ec <compute_local_ud+0xac>
   114b0:	ldr	r3, [fp, #-12]
   114b4:	and	r3, r3, #131072	; 0x20000
   114b8:	cmp	r3, #0
   114bc:	bne	114cc <compute_local_ud+0x8c>
   114c0:	ldr	r3, [fp, #-16]
   114c4:	orr	r3, r3, #131072	; 0x20000
   114c8:	str	r3, [fp, #-16]
   114cc:	ldr	r3, [fp, #-12]
   114d0:	and	r3, r3, #65536	; 0x10000
   114d4:	cmp	r3, #0
   114d8:	bne	1153c <compute_local_ud+0xfc>
   114dc:	ldr	r3, [fp, #-16]
   114e0:	orr	r3, r3, #65536	; 0x10000
   114e4:	str	r3, [fp, #-16]
   114e8:	b	1153c <compute_local_ud+0xfc>
   114ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   114f0:	cmp	r3, #17
   114f4:	bgt	11538 <compute_local_ud+0xf8>
   114f8:	mov	r2, #1
   114fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11500:	lsl	r3, r2, r3
   11504:	mov	r2, r3
   11508:	ldr	r3, [fp, #-12]
   1150c:	and	r3, r3, r2
   11510:	cmp	r3, #0
   11514:	bne	1153c <compute_local_ud+0xfc>
   11518:	mov	r2, #1
   1151c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11520:	lsl	r3, r2, r3
   11524:	mov	r2, r3
   11528:	ldr	r3, [fp, #-16]
   1152c:	orr	r3, r3, r2
   11530:	str	r3, [fp, #-16]
   11534:	b	1153c <compute_local_ud+0xfc>
   11538:	bl	f9c <abort@plt>
   1153c:	ldr	r3, [fp, #-8]
   11540:	mov	r0, r3
   11544:	bl	1138c <atomdef>
   11548:	str	r0, [fp, #-24]	; 0xffffffe8
   1154c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11550:	cmp	r3, #0
   11554:	blt	115b8 <compute_local_ud+0x178>
   11558:	mov	r2, #1
   1155c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11560:	lsl	r3, r2, r3
   11564:	mov	r2, r3
   11568:	ldr	r3, [fp, #-16]
   1156c:	and	r3, r3, r2
   11570:	cmp	r3, #0
   11574:	bne	11594 <compute_local_ud+0x154>
   11578:	mov	r2, #1
   1157c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11580:	lsl	r3, r2, r3
   11584:	mov	r2, r3
   11588:	ldr	r3, [fp, #-20]	; 0xffffffec
   1158c:	orr	r3, r3, r2
   11590:	str	r3, [fp, #-20]	; 0xffffffec
   11594:	mov	r2, #1
   11598:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1159c:	lsl	r3, r2, r3
   115a0:	mov	r2, r3
   115a4:	ldr	r3, [fp, #-12]
   115a8:	orr	r3, r3, r2
   115ac:	str	r3, [fp, #-12]
   115b0:	b	115b8 <compute_local_ud+0x178>
   115b4:	nop			; (mov r0, r0)
   115b8:	ldr	r3, [fp, #-8]
   115bc:	ldr	r3, [r3, #16]
   115c0:	str	r3, [fp, #-8]
   115c4:	ldr	r3, [fp, #-8]
   115c8:	cmp	r3, #0
   115cc:	bne	11478 <compute_local_ud+0x38>
   115d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   115d4:	ldr	r3, [r3, #8]
   115d8:	and	r3, r3, #7
   115dc:	cmp	r3, #5
   115e0:	bne	1169c <compute_local_ud+0x25c>
   115e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   115e8:	add	r3, r3, #8
   115ec:	mov	r0, r3
   115f0:	bl	11278 <atomuse>
   115f4:	str	r0, [fp, #-24]	; 0xffffffe8
   115f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   115fc:	cmp	r3, #0
   11600:	blt	1169c <compute_local_ud+0x25c>
   11604:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11608:	cmp	r3, #18
   1160c:	bne	1164c <compute_local_ud+0x20c>
   11610:	ldr	r3, [fp, #-12]
   11614:	and	r3, r3, #131072	; 0x20000
   11618:	cmp	r3, #0
   1161c:	bne	1162c <compute_local_ud+0x1ec>
   11620:	ldr	r3, [fp, #-16]
   11624:	orr	r3, r3, #131072	; 0x20000
   11628:	str	r3, [fp, #-16]
   1162c:	ldr	r3, [fp, #-12]
   11630:	and	r3, r3, #65536	; 0x10000
   11634:	cmp	r3, #0
   11638:	bne	1169c <compute_local_ud+0x25c>
   1163c:	ldr	r3, [fp, #-16]
   11640:	orr	r3, r3, #65536	; 0x10000
   11644:	str	r3, [fp, #-16]
   11648:	b	1169c <compute_local_ud+0x25c>
   1164c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11650:	cmp	r3, #17
   11654:	bgt	11698 <compute_local_ud+0x258>
   11658:	mov	r2, #1
   1165c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11660:	lsl	r3, r2, r3
   11664:	mov	r2, r3
   11668:	ldr	r3, [fp, #-12]
   1166c:	and	r3, r3, r2
   11670:	cmp	r3, #0
   11674:	bne	1169c <compute_local_ud+0x25c>
   11678:	mov	r2, #1
   1167c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11680:	lsl	r3, r2, r3
   11684:	mov	r2, r3
   11688:	ldr	r3, [fp, #-16]
   1168c:	orr	r3, r3, r2
   11690:	str	r3, [fp, #-16]
   11694:	b	1169c <compute_local_ud+0x25c>
   11698:	bl	f9c <abort@plt>
   1169c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   116a0:	ldr	r2, [fp, #-12]
   116a4:	str	r2, [r3, #116]	; 0x74
   116a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   116ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   116b0:	str	r2, [r3, #120]	; 0x78
   116b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   116b8:	ldr	r2, [fp, #-16]
   116bc:	str	r2, [r3, #124]	; 0x7c
   116c0:	nop			; (mov r0, r0)
   116c4:	sub	sp, fp, #4
   116c8:	pop	{fp, pc}

000116cc <find_ud>:
   116cc:	push	{r4, fp, lr}
   116d0:	add	fp, sp, #8
   116d4:	sub	sp, sp, #28
   116d8:	str	r0, [fp, #-32]	; 0xffffffe0
   116dc:	ldr	r4, [pc, #332]	; 11830 <find_ud+0x164>
   116e0:	add	r4, pc, r4
   116e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   116e8:	ldr	r3, [r3, #36]	; 0x24
   116ec:	str	r3, [fp, #-24]	; 0xffffffe8
   116f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   116f4:	str	r3, [fp, #-16]
   116f8:	b	11758 <find_ud+0x8c>
   116fc:	ldr	r3, [pc, #304]	; 11834 <find_ud+0x168>
   11700:	ldr	r3, [r4, r3]
   11704:	ldr	r2, [r3]
   11708:	ldr	r3, [fp, #-16]
   1170c:	lsl	r3, r3, #2
   11710:	add	r3, r2, r3
   11714:	ldr	r3, [r3]
   11718:	str	r3, [fp, #-20]	; 0xffffffec
   1171c:	b	11740 <find_ud+0x74>
   11720:	ldr	r0, [fp, #-20]	; 0xffffffec
   11724:	bl	11440 <compute_local_ud>
   11728:	ldr	r3, [fp, #-20]	; 0xffffffec
   1172c:	mov	r2, #0
   11730:	str	r2, [r3, #128]	; 0x80
   11734:	ldr	r3, [fp, #-20]	; 0xffffffec
   11738:	ldr	r3, [r3, #100]	; 0x64
   1173c:	str	r3, [fp, #-20]	; 0xffffffec
   11740:	ldr	r3, [fp, #-20]	; 0xffffffec
   11744:	cmp	r3, #0
   11748:	bne	11720 <find_ud+0x54>
   1174c:	ldr	r3, [fp, #-16]
   11750:	sub	r3, r3, #1
   11754:	str	r3, [fp, #-16]
   11758:	ldr	r3, [fp, #-16]
   1175c:	cmp	r3, #0
   11760:	bge	116fc <find_ud+0x30>
   11764:	mov	r3, #1
   11768:	str	r3, [fp, #-16]
   1176c:	b	11814 <find_ud+0x148>
   11770:	ldr	r3, [pc, #188]	; 11834 <find_ud+0x168>
   11774:	ldr	r3, [r4, r3]
   11778:	ldr	r2, [r3]
   1177c:	ldr	r3, [fp, #-16]
   11780:	lsl	r3, r3, #2
   11784:	add	r3, r2, r3
   11788:	ldr	r3, [r3]
   1178c:	str	r3, [fp, #-20]	; 0xffffffec
   11790:	b	117fc <find_ud+0x130>
   11794:	ldr	r3, [fp, #-20]	; 0xffffffec
   11798:	ldr	r2, [r3, #128]	; 0x80
   1179c:	ldr	r3, [fp, #-20]	; 0xffffffec
   117a0:	ldr	r3, [r3, #60]	; 0x3c
   117a4:	ldr	r1, [r3, #124]	; 0x7c
   117a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   117ac:	ldr	r3, [r3, #84]	; 0x54
   117b0:	ldr	r3, [r3, #124]	; 0x7c
   117b4:	orr	r3, r1, r3
   117b8:	orr	r2, r2, r3
   117bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   117c0:	str	r2, [r3, #128]	; 0x80
   117c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   117c8:	ldr	r2, [r3, #124]	; 0x7c
   117cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   117d0:	ldr	r1, [r3, #128]	; 0x80
   117d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   117d8:	ldr	r3, [r3, #120]	; 0x78
   117dc:	mvn	r3, r3
   117e0:	and	r3, r3, r1
   117e4:	orr	r2, r2, r3
   117e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   117ec:	str	r2, [r3, #124]	; 0x7c
   117f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   117f4:	ldr	r3, [r3, #100]	; 0x64
   117f8:	str	r3, [fp, #-20]	; 0xffffffec
   117fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   11800:	cmp	r3, #0
   11804:	bne	11794 <find_ud+0xc8>
   11808:	ldr	r3, [fp, #-16]
   1180c:	add	r3, r3, #1
   11810:	str	r3, [fp, #-16]
   11814:	ldr	r2, [fp, #-16]
   11818:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1181c:	cmp	r2, r3
   11820:	ble	11770 <find_ud+0xa4>
   11824:	nop			; (mov r0, r0)
   11828:	sub	sp, fp, #8
   1182c:	pop	{r4, fp, pc}
   11830:	.word	0x00028918
   11834:	.word	0x000000d4

00011838 <init_val>:
   11838:	push	{fp, lr}
   1183c:	add	fp, sp, #4
   11840:	ldr	r3, [pc, #112]	; 118b8 <init_val+0x80>
   11844:	add	r3, pc, r3
   11848:	ldr	r2, [pc, #108]	; 118bc <init_val+0x84>
   1184c:	add	r2, pc, r2
   11850:	mov	r1, #0
   11854:	str	r1, [r2]
   11858:	ldr	r2, [pc, #96]	; 118c0 <init_val+0x88>
   1185c:	ldr	r2, [r3, r2]
   11860:	ldr	r1, [r2]
   11864:	ldr	r2, [pc, #88]	; 118c4 <init_val+0x8c>
   11868:	ldr	r2, [r3, r2]
   1186c:	str	r1, [r2]
   11870:	ldr	r2, [pc, #80]	; 118c8 <init_val+0x90>
   11874:	ldr	r3, [r3, r2]
   11878:	ldr	r0, [r3]
   1187c:	ldr	r3, [pc, #72]	; 118cc <init_val+0x94>
   11880:	add	r3, pc, r3
   11884:	ldr	r3, [r3]
   11888:	lsl	r3, r3, #3
   1188c:	mov	r2, r3
   11890:	mov	r1, #0
   11894:	bl	ef4 <memset@plt>
   11898:	mov	r2, #852	; 0x354
   1189c:	mov	r1, #0
   118a0:	ldr	r3, [pc, #40]	; 118d0 <init_val+0x98>
   118a4:	add	r3, pc, r3
   118a8:	mov	r0, r3
   118ac:	bl	ef4 <memset@plt>
   118b0:	nop			; (mov r0, r0)
   118b4:	pop	{fp, pc}
   118b8:	.word	0x000287b4
   118bc:	.word	0x0002926c
   118c0:	.word	0x00000108
   118c4:	.word	0x000000fc
   118c8:	.word	0x00000114
   118cc:	.word	0x0002923c
   118d0:	.word	0x00028ec0

000118d4 <F>:
   118d4:	push	{fp}		; (str fp, [sp, #-4]!)
   118d8:	add	fp, sp, #0
   118dc:	sub	sp, sp, #36	; 0x24
   118e0:	str	r0, [fp, #-24]	; 0xffffffe8
   118e4:	str	r1, [fp, #-28]	; 0xffffffe4
   118e8:	str	r2, [fp, #-32]	; 0xffffffe0
   118ec:	ldr	r3, [pc, #488]	; 11adc <F+0x208>
   118f0:	add	r3, pc, r3
   118f4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   118f8:	lsl	r2, r2, #4
   118fc:	mov	r1, r2
   11900:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11904:	eor	r2, r2, r1
   11908:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1190c:	lsl	r1, r1, #8
   11910:	eor	r2, r2, r1
   11914:	str	r2, [fp, #-12]
   11918:	ldr	r2, [fp, #-12]
   1191c:	ldr	r1, [pc, #444]	; 11ae0 <F+0x20c>
   11920:	umull	r0, r1, r1, r2
   11924:	lsr	r1, r1, #7
   11928:	mov	r0, #213	; 0xd5
   1192c:	mul	r1, r0, r1
   11930:	sub	r2, r2, r1
   11934:	str	r2, [fp, #-12]
   11938:	ldr	r2, [pc, #420]	; 11ae4 <F+0x210>
   1193c:	add	r2, pc, r2
   11940:	ldr	r1, [fp, #-12]
   11944:	ldr	r2, [r2, r1, lsl #2]
   11948:	str	r2, [fp, #-8]
   1194c:	b	119a4 <F+0xd0>
   11950:	ldr	r2, [fp, #-8]
   11954:	ldr	r1, [r2]
   11958:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1195c:	cmp	r1, r2
   11960:	bne	11998 <F+0xc4>
   11964:	ldr	r2, [fp, #-8]
   11968:	ldr	r1, [r2, #4]
   1196c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11970:	cmp	r1, r2
   11974:	bne	11998 <F+0xc4>
   11978:	ldr	r2, [fp, #-8]
   1197c:	ldr	r1, [r2, #8]
   11980:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11984:	cmp	r1, r2
   11988:	bne	11998 <F+0xc4>
   1198c:	ldr	r3, [fp, #-8]
   11990:	ldr	r3, [r3, #12]
   11994:	b	11acc <F+0x1f8>
   11998:	ldr	r2, [fp, #-8]
   1199c:	ldr	r2, [r2, #16]
   119a0:	str	r2, [fp, #-8]
   119a4:	ldr	r2, [fp, #-8]
   119a8:	cmp	r2, #0
   119ac:	bne	11950 <F+0x7c>
   119b0:	ldr	r2, [pc, #304]	; 11ae8 <F+0x214>
   119b4:	add	r2, pc, r2
   119b8:	ldr	r2, [r2]
   119bc:	add	r1, r2, #1
   119c0:	ldr	r2, [pc, #292]	; 11aec <F+0x218>
   119c4:	add	r2, pc, r2
   119c8:	str	r1, [r2]
   119cc:	ldr	r2, [pc, #284]	; 11af0 <F+0x21c>
   119d0:	add	r2, pc, r2
   119d4:	ldr	r2, [r2]
   119d8:	str	r2, [fp, #-16]
   119dc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   119e0:	and	r2, r2, #224	; 0xe0
   119e4:	cmp	r2, #0
   119e8:	bne	11a4c <F+0x178>
   119ec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   119f0:	and	r2, r2, #7
   119f4:	cmp	r2, #0
   119f8:	beq	11a0c <F+0x138>
   119fc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11a00:	and	r2, r2, #7
   11a04:	cmp	r2, #1
   11a08:	bne	11a4c <F+0x178>
   11a0c:	ldr	r2, [pc, #224]	; 11af4 <F+0x220>
   11a10:	ldr	r2, [r3, r2]
   11a14:	ldr	r1, [r2]
   11a18:	ldr	r2, [fp, #-16]
   11a1c:	lsl	r2, r2, #3
   11a20:	add	r2, r1, r2
   11a24:	ldr	r1, [fp, #-28]	; 0xffffffe4
   11a28:	str	r1, [r2, #4]
   11a2c:	ldr	r2, [pc, #192]	; 11af4 <F+0x220>
   11a30:	ldr	r2, [r3, r2]
   11a34:	ldr	r1, [r2]
   11a38:	ldr	r2, [fp, #-16]
   11a3c:	lsl	r2, r2, #3
   11a40:	add	r2, r1, r2
   11a44:	mov	r1, #1
   11a48:	str	r1, [r2]
   11a4c:	ldr	r2, [pc, #164]	; 11af8 <F+0x224>
   11a50:	ldr	r2, [r3, r2]
   11a54:	ldr	r2, [r2]
   11a58:	add	r1, r2, #20
   11a5c:	ldr	r0, [pc, #148]	; 11af8 <F+0x224>
   11a60:	ldr	r3, [r3, r0]
   11a64:	str	r1, [r3]
   11a68:	str	r2, [fp, #-8]
   11a6c:	ldr	r3, [fp, #-8]
   11a70:	ldr	r2, [fp, #-16]
   11a74:	str	r2, [r3, #12]
   11a78:	ldr	r3, [fp, #-8]
   11a7c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11a80:	str	r2, [r3]
   11a84:	ldr	r3, [fp, #-8]
   11a88:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11a8c:	str	r2, [r3, #4]
   11a90:	ldr	r3, [fp, #-8]
   11a94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11a98:	str	r2, [r3, #8]
   11a9c:	ldr	r3, [pc, #88]	; 11afc <F+0x228>
   11aa0:	add	r3, pc, r3
   11aa4:	ldr	r2, [fp, #-12]
   11aa8:	ldr	r2, [r3, r2, lsl #2]
   11aac:	ldr	r3, [fp, #-8]
   11ab0:	str	r2, [r3, #16]
   11ab4:	ldr	r3, [pc, #68]	; 11b00 <F+0x22c>
   11ab8:	add	r3, pc, r3
   11abc:	ldr	r2, [fp, #-12]
   11ac0:	ldr	r1, [fp, #-8]
   11ac4:	str	r1, [r3, r2, lsl #2]
   11ac8:	ldr	r3, [fp, #-16]
   11acc:	mov	r0, r3
   11ad0:	add	sp, fp, #0
   11ad4:	pop	{fp}		; (ldr fp, [sp], #4)
   11ad8:	bx	lr
   11adc:	.word	0x00028708
   11ae0:	.word	0x99d722db
   11ae4:	.word	0x00028e28
   11ae8:	.word	0x00029104
   11aec:	.word	0x000290f4
   11af0:	.word	0x000290e8
   11af4:	.word	0x00000114
   11af8:	.word	0x000000fc
   11afc:	.word	0x00028cc4
   11b00:	.word	0x00028cac

00011b04 <vstore>:
   11b04:	push	{fp}		; (str fp, [sp, #-4]!)
   11b08:	add	fp, sp, #0
   11b0c:	sub	sp, sp, #20
   11b10:	str	r0, [fp, #-8]
   11b14:	str	r1, [fp, #-12]
   11b18:	str	r2, [fp, #-16]
   11b1c:	str	r3, [fp, #-20]	; 0xffffffec
   11b20:	ldr	r3, [fp, #-20]	; 0xffffffec
   11b24:	cmp	r3, #0
   11b28:	beq	11b50 <vstore+0x4c>
   11b2c:	ldr	r3, [fp, #-12]
   11b30:	ldr	r2, [r3]
   11b34:	ldr	r3, [fp, #-16]
   11b38:	cmp	r2, r3
   11b3c:	bne	11b50 <vstore+0x4c>
   11b40:	ldr	r3, [fp, #-8]
   11b44:	mvn	r2, #0
   11b48:	str	r2, [r3]
   11b4c:	b	11b5c <vstore+0x58>
   11b50:	ldr	r3, [fp, #-12]
   11b54:	ldr	r2, [fp, #-16]
   11b58:	str	r2, [r3]
   11b5c:	nop			; (mov r0, r0)
   11b60:	add	sp, fp, #0
   11b64:	pop	{fp}		; (ldr fp, [sp], #4)
   11b68:	bx	lr

00011b6c <fold_op>:
   11b6c:	push	{fp, lr}
   11b70:	add	fp, sp, #4
   11b74:	sub	sp, sp, #24
   11b78:	str	r0, [fp, #-16]
   11b7c:	str	r1, [fp, #-20]	; 0xffffffec
   11b80:	str	r2, [fp, #-24]	; 0xffffffe8
   11b84:	ldr	r3, [pc, #452]	; 11d50 <fold_op+0x1e4>
   11b88:	add	r3, pc, r3
   11b8c:	ldr	r2, [pc, #448]	; 11d54 <fold_op+0x1e8>
   11b90:	ldr	r2, [r3, r2]
   11b94:	ldr	r1, [r2]
   11b98:	ldr	r2, [fp, #-20]	; 0xffffffec
   11b9c:	lsl	r2, r2, #3
   11ba0:	add	r2, r1, r2
   11ba4:	ldr	r2, [r2, #4]
   11ba8:	str	r2, [fp, #-8]
   11bac:	ldr	r2, [pc, #416]	; 11d54 <fold_op+0x1e8>
   11bb0:	ldr	r3, [r3, r2]
   11bb4:	ldr	r2, [r3]
   11bb8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11bbc:	lsl	r3, r3, #3
   11bc0:	add	r3, r2, r3
   11bc4:	ldr	r3, [r3, #4]
   11bc8:	str	r3, [fp, #-12]
   11bcc:	ldr	r3, [fp, #-16]
   11bd0:	ldr	r3, [r3]
   11bd4:	and	r3, r3, #240	; 0xf0
   11bd8:	cmp	r3, #64	; 0x40
   11bdc:	beq	11ccc <fold_op+0x160>
   11be0:	cmp	r3, #64	; 0x40
   11be4:	bgt	11c18 <fold_op+0xac>
   11be8:	cmp	r3, #16
   11bec:	beq	11c5c <fold_op+0xf0>
   11bf0:	cmp	r3, #16
   11bf4:	bgt	11c04 <fold_op+0x98>
   11bf8:	cmp	r3, #0
   11bfc:	beq	11c48 <fold_op+0xdc>
   11c00:	b	11d18 <fold_op+0x1ac>
   11c04:	cmp	r3, #32
   11c08:	beq	11c70 <fold_op+0x104>
   11c0c:	cmp	r3, #48	; 0x30
   11c10:	beq	11c84 <fold_op+0x118>
   11c14:	b	11d18 <fold_op+0x1ac>
   11c18:	cmp	r3, #96	; 0x60
   11c1c:	beq	11ce0 <fold_op+0x174>
   11c20:	cmp	r3, #96	; 0x60
   11c24:	bgt	11c34 <fold_op+0xc8>
   11c28:	cmp	r3, #80	; 0x50
   11c2c:	beq	11cb8 <fold_op+0x14c>
   11c30:	b	11d18 <fold_op+0x1ac>
   11c34:	cmp	r3, #112	; 0x70
   11c38:	beq	11cf4 <fold_op+0x188>
   11c3c:	cmp	r3, #128	; 0x80
   11c40:	beq	11d08 <fold_op+0x19c>
   11c44:	b	11d18 <fold_op+0x1ac>
   11c48:	ldr	r2, [fp, #-8]
   11c4c:	ldr	r3, [fp, #-12]
   11c50:	add	r3, r2, r3
   11c54:	str	r3, [fp, #-8]
   11c58:	b	11d1c <fold_op+0x1b0>
   11c5c:	ldr	r2, [fp, #-8]
   11c60:	ldr	r3, [fp, #-12]
   11c64:	sub	r3, r2, r3
   11c68:	str	r3, [fp, #-8]
   11c6c:	b	11d1c <fold_op+0x1b0>
   11c70:	ldr	r3, [fp, #-8]
   11c74:	ldr	r2, [fp, #-12]
   11c78:	mul	r3, r2, r3
   11c7c:	str	r3, [fp, #-8]
   11c80:	b	11d1c <fold_op+0x1b0>
   11c84:	ldr	r3, [fp, #-12]
   11c88:	cmp	r3, #0
   11c8c:	bne	11ca0 <fold_op+0x134>
   11c90:	ldr	r3, [pc, #192]	; 11d58 <fold_op+0x1ec>
   11c94:	add	r3, pc, r3
   11c98:	mov	r0, r3
   11c9c:	bl	291c <sf_bpf_error>
   11ca0:	ldr	r1, [fp, #-12]
   11ca4:	ldr	r0, [fp, #-8]
   11ca8:	bl	1bd00 <__udivsi3>
   11cac:	mov	r3, r0
   11cb0:	str	r3, [fp, #-8]
   11cb4:	b	11d1c <fold_op+0x1b0>
   11cb8:	ldr	r2, [fp, #-8]
   11cbc:	ldr	r3, [fp, #-12]
   11cc0:	and	r3, r3, r2
   11cc4:	str	r3, [fp, #-8]
   11cc8:	b	11d1c <fold_op+0x1b0>
   11ccc:	ldr	r2, [fp, #-8]
   11cd0:	ldr	r3, [fp, #-12]
   11cd4:	orr	r3, r2, r3
   11cd8:	str	r3, [fp, #-8]
   11cdc:	b	11d1c <fold_op+0x1b0>
   11ce0:	ldr	r2, [fp, #-8]
   11ce4:	ldr	r3, [fp, #-12]
   11ce8:	lsl	r3, r2, r3
   11cec:	str	r3, [fp, #-8]
   11cf0:	b	11d1c <fold_op+0x1b0>
   11cf4:	ldr	r2, [fp, #-8]
   11cf8:	ldr	r3, [fp, #-12]
   11cfc:	lsr	r3, r2, r3
   11d00:	str	r3, [fp, #-8]
   11d04:	b	11d1c <fold_op+0x1b0>
   11d08:	ldr	r3, [fp, #-8]
   11d0c:	rsb	r3, r3, #0
   11d10:	str	r3, [fp, #-8]
   11d14:	b	11d1c <fold_op+0x1b0>
   11d18:	bl	f9c <abort@plt>
   11d1c:	ldr	r2, [fp, #-8]
   11d20:	ldr	r3, [fp, #-16]
   11d24:	str	r2, [r3, #12]
   11d28:	ldr	r3, [fp, #-16]
   11d2c:	mov	r2, #0
   11d30:	str	r2, [r3]
   11d34:	ldr	r3, [pc, #32]	; 11d5c <fold_op+0x1f0>
   11d38:	add	r3, pc, r3
   11d3c:	mov	r2, #0
   11d40:	str	r2, [r3]
   11d44:	nop			; (mov r0, r0)
   11d48:	sub	sp, fp, #4
   11d4c:	pop	{fp, pc}
   11d50:	.word	0x00028470
   11d54:	.word	0x00000114
   11d58:	.word	0x0000be68
   11d5c:	.word	0x00028a08

00011d60 <this_op>:
   11d60:	push	{fp}		; (str fp, [sp, #-4]!)
   11d64:	add	fp, sp, #0
   11d68:	sub	sp, sp, #12
   11d6c:	str	r0, [fp, #-8]
   11d70:	b	11d80 <this_op+0x20>
   11d74:	ldr	r3, [fp, #-8]
   11d78:	ldr	r3, [r3, #16]
   11d7c:	str	r3, [fp, #-8]
   11d80:	ldr	r3, [fp, #-8]
   11d84:	cmp	r3, #0
   11d88:	beq	11d9c <this_op+0x3c>
   11d8c:	ldr	r3, [fp, #-8]
   11d90:	ldr	r3, [r3]
   11d94:	cmn	r3, #1
   11d98:	beq	11d74 <this_op+0x14>
   11d9c:	ldr	r3, [fp, #-8]
   11da0:	mov	r0, r3
   11da4:	add	sp, fp, #0
   11da8:	pop	{fp}		; (ldr fp, [sp], #4)
   11dac:	bx	lr

00011db0 <opt_not>:
   11db0:	push	{fp}		; (str fp, [sp, #-4]!)
   11db4:	add	fp, sp, #0
   11db8:	sub	sp, sp, #20
   11dbc:	str	r0, [fp, #-16]
   11dc0:	ldr	r3, [fp, #-16]
   11dc4:	ldr	r3, [r3, #60]	; 0x3c
   11dc8:	str	r3, [fp, #-8]
   11dcc:	ldr	r3, [fp, #-16]
   11dd0:	ldr	r2, [r3, #84]	; 0x54
   11dd4:	ldr	r3, [fp, #-16]
   11dd8:	str	r2, [r3, #60]	; 0x3c
   11ddc:	ldr	r3, [fp, #-16]
   11de0:	ldr	r2, [fp, #-8]
   11de4:	str	r2, [r3, #84]	; 0x54
   11de8:	nop			; (mov r0, r0)
   11dec:	add	sp, fp, #0
   11df0:	pop	{fp}		; (ldr fp, [sp], #4)
   11df4:	bx	lr

00011df8 <opt_peep>:
   11df8:	push	{r4, fp, lr}
   11dfc:	add	fp, sp, #8
   11e00:	sub	sp, sp, #52	; 0x34
   11e04:	str	r0, [fp, #-56]	; 0xffffffc8
   11e08:	ldr	r4, [pc, #1652]	; 12484 <opt_peep+0x68c>
   11e0c:	add	r4, pc, r4
   11e10:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11e14:	ldr	r3, [r3, #4]
   11e18:	str	r3, [fp, #-16]
   11e1c:	ldr	r3, [fp, #-16]
   11e20:	cmp	r3, #0
   11e24:	beq	12478 <opt_peep+0x680>
   11e28:	ldr	r3, [fp, #-16]
   11e2c:	str	r3, [fp, #-20]	; 0xffffffec
   11e30:	ldr	r0, [fp, #-16]
   11e34:	bl	11d60 <this_op>
   11e38:	str	r0, [fp, #-16]
   11e3c:	ldr	r3, [fp, #-16]
   11e40:	cmp	r3, #0
   11e44:	beq	12070 <opt_peep+0x278>
   11e48:	ldr	r3, [fp, #-16]
   11e4c:	ldr	r3, [r3, #16]
   11e50:	mov	r0, r3
   11e54:	bl	11d60 <this_op>
   11e58:	str	r0, [fp, #-32]	; 0xffffffe0
   11e5c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e60:	cmp	r3, #0
   11e64:	beq	12078 <opt_peep+0x280>
   11e68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e6c:	str	r3, [fp, #-20]	; 0xffffffec
   11e70:	ldr	r3, [fp, #-16]
   11e74:	ldr	r3, [r3]
   11e78:	cmp	r3, #2
   11e7c:	bne	11ec4 <opt_peep+0xcc>
   11e80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e84:	ldr	r3, [r3]
   11e88:	cmp	r3, #97	; 0x61
   11e8c:	bne	11ec4 <opt_peep+0xcc>
   11e90:	ldr	r3, [fp, #-16]
   11e94:	ldr	r2, [r3, #12]
   11e98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e9c:	ldr	r3, [r3, #12]
   11ea0:	cmp	r2, r3
   11ea4:	bne	11ec4 <opt_peep+0xcc>
   11ea8:	ldr	r3, [pc, #1496]	; 12488 <opt_peep+0x690>
   11eac:	add	r3, pc, r3
   11eb0:	mov	r2, #0
   11eb4:	str	r2, [r3]
   11eb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ebc:	mov	r2, #7
   11ec0:	str	r2, [r3]
   11ec4:	ldr	r3, [fp, #-16]
   11ec8:	ldr	r3, [r3]
   11ecc:	cmp	r3, #0
   11ed0:	bne	11f0c <opt_peep+0x114>
   11ed4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ed8:	ldr	r3, [r3]
   11edc:	cmp	r3, #7
   11ee0:	bne	11f0c <opt_peep+0x114>
   11ee4:	ldr	r3, [fp, #-16]
   11ee8:	mov	r2, #1
   11eec:	str	r2, [r3]
   11ef0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11ef4:	mov	r2, #135	; 0x87
   11ef8:	str	r2, [r3]
   11efc:	ldr	r3, [pc, #1416]	; 1248c <opt_peep+0x694>
   11f00:	add	r3, pc, r3
   11f04:	mov	r2, #0
   11f08:	str	r2, [r3]
   11f0c:	ldr	r3, [fp, #-16]
   11f10:	ldr	r3, [r3]
   11f14:	cmp	r3, #0
   11f18:	bne	12064 <opt_peep+0x26c>
   11f1c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11f20:	ldr	r3, [r3, #128]	; 0x80
   11f24:	and	r3, r3, #131072	; 0x20000
   11f28:	cmp	r3, #0
   11f2c:	bne	12048 <opt_peep+0x250>
   11f30:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11f34:	ldr	r3, [r3]
   11f38:	cmp	r3, #177	; 0xb1
   11f3c:	beq	11f4c <opt_peep+0x154>
   11f40:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11f44:	str	r3, [fp, #-24]	; 0xffffffe8
   11f48:	b	11f60 <opt_peep+0x168>
   11f4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11f50:	ldr	r3, [r3, #16]
   11f54:	mov	r0, r3
   11f58:	bl	11d60 <this_op>
   11f5c:	str	r0, [fp, #-24]	; 0xffffffe8
   11f60:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11f64:	cmp	r3, #0
   11f68:	beq	12050 <opt_peep+0x258>
   11f6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11f70:	ldr	r3, [r3]
   11f74:	cmp	r3, #12
   11f78:	bne	12050 <opt_peep+0x258>
   11f7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11f80:	ldr	r3, [r3, #16]
   11f84:	mov	r0, r3
   11f88:	bl	11d60 <this_op>
   11f8c:	str	r0, [fp, #-36]	; 0xffffffdc
   11f90:	ldr	r3, [fp, #-36]	; 0xffffffdc
   11f94:	cmp	r3, #0
   11f98:	beq	12058 <opt_peep+0x260>
   11f9c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   11fa0:	ldr	r3, [r3]
   11fa4:	cmp	r3, #7
   11fa8:	bne	12058 <opt_peep+0x260>
   11fac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   11fb0:	ldr	r3, [r3, #16]
   11fb4:	mov	r0, r3
   11fb8:	bl	11d60 <this_op>
   11fbc:	str	r0, [fp, #-40]	; 0xffffffd8
   11fc0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11fc4:	cmp	r3, #0
   11fc8:	beq	12060 <opt_peep+0x268>
   11fcc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11fd0:	ldr	r3, [r3]
   11fd4:	and	r3, r3, #7
   11fd8:	cmp	r3, #0
   11fdc:	bne	12060 <opt_peep+0x268>
   11fe0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11fe4:	ldr	r3, [r3]
   11fe8:	and	r3, r3, #224	; 0xe0
   11fec:	cmp	r3, #64	; 0x40
   11ff0:	bne	12060 <opt_peep+0x268>
   11ff4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11ff8:	ldr	r2, [r3, #12]
   11ffc:	ldr	r3, [fp, #-16]
   12000:	ldr	r3, [r3, #12]
   12004:	add	r2, r2, r3
   12008:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1200c:	str	r2, [r3, #12]
   12010:	ldr	r3, [fp, #-16]
   12014:	mvn	r2, #0
   12018:	str	r2, [r3]
   1201c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12020:	mvn	r2, #0
   12024:	str	r2, [r3]
   12028:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1202c:	mvn	r2, #0
   12030:	str	r2, [r3]
   12034:	ldr	r3, [pc, #1108]	; 12490 <opt_peep+0x698>
   12038:	add	r3, pc, r3
   1203c:	mov	r2, #0
   12040:	str	r2, [r3]
   12044:	b	12064 <opt_peep+0x26c>
   12048:	nop			; (mov r0, r0)
   1204c:	b	12064 <opt_peep+0x26c>
   12050:	nop			; (mov r0, r0)
   12054:	b	12064 <opt_peep+0x26c>
   12058:	nop			; (mov r0, r0)
   1205c:	b	12064 <opt_peep+0x26c>
   12060:	nop			; (mov r0, r0)
   12064:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12068:	str	r3, [fp, #-16]
   1206c:	b	11e30 <opt_peep+0x38>
   12070:	nop			; (mov r0, r0)
   12074:	b	1207c <opt_peep+0x284>
   12078:	nop			; (mov r0, r0)
   1207c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12080:	ldr	r3, [r3, #8]
   12084:	cmp	r3, #21
   12088:	bne	12218 <opt_peep+0x420>
   1208c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12090:	ldr	r3, [r3, #128]	; 0x80
   12094:	and	r3, r3, #65536	; 0x10000
   12098:	cmp	r3, #0
   1209c:	bne	12218 <opt_peep+0x420>
   120a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   120a4:	ldr	r3, [r3]
   120a8:	cmp	r3, #28
   120ac:	bne	1216c <opt_peep+0x374>
   120b0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   120b4:	ldr	r3, [r3, #204]	; 0xcc
   120b8:	str	r3, [fp, #-44]	; 0xffffffd4
   120bc:	ldr	r3, [pc, #976]	; 12494 <opt_peep+0x69c>
   120c0:	ldr	r3, [r4, r3]
   120c4:	ldr	r2, [r3]
   120c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   120cc:	lsl	r3, r3, #3
   120d0:	add	r3, r2, r3
   120d4:	ldr	r3, [r3]
   120d8:	cmp	r3, #0
   120dc:	beq	12130 <opt_peep+0x338>
   120e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   120e4:	ldr	r2, [r3, #20]
   120e8:	ldr	r3, [pc, #932]	; 12494 <opt_peep+0x69c>
   120ec:	ldr	r3, [r4, r3]
   120f0:	ldr	r1, [r3]
   120f4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   120f8:	lsl	r3, r3, #3
   120fc:	add	r3, r1, r3
   12100:	ldr	r3, [r3, #4]
   12104:	add	r2, r2, r3
   12108:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1210c:	str	r2, [r3, #20]
   12110:	ldr	r3, [fp, #-20]	; 0xffffffec
   12114:	mvn	r2, #0
   12118:	str	r2, [r3]
   1211c:	ldr	r3, [pc, #884]	; 12498 <opt_peep+0x6a0>
   12120:	add	r3, pc, r3
   12124:	mov	r2, #0
   12128:	str	r2, [r3]
   1212c:	b	12218 <opt_peep+0x420>
   12130:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12134:	ldr	r3, [r3, #20]
   12138:	cmp	r3, #0
   1213c:	bne	12218 <opt_peep+0x420>
   12140:	ldr	r3, [fp, #-20]	; 0xffffffec
   12144:	mvn	r2, #0
   12148:	str	r2, [r3]
   1214c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12150:	mov	r2, #29
   12154:	str	r2, [r3, #8]
   12158:	ldr	r3, [pc, #828]	; 1249c <opt_peep+0x6a4>
   1215c:	add	r3, pc, r3
   12160:	mov	r2, #0
   12164:	str	r2, [r3]
   12168:	b	12218 <opt_peep+0x420>
   1216c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12170:	ldr	r3, [r3]
   12174:	cmp	r3, #20
   12178:	bne	121b8 <opt_peep+0x3c0>
   1217c:	ldr	r3, [fp, #-20]	; 0xffffffec
   12180:	mvn	r2, #0
   12184:	str	r2, [r3]
   12188:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1218c:	ldr	r2, [r3, #20]
   12190:	ldr	r3, [fp, #-20]	; 0xffffffec
   12194:	ldr	r3, [r3, #12]
   12198:	add	r2, r2, r3
   1219c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   121a0:	str	r2, [r3, #20]
   121a4:	ldr	r3, [pc, #756]	; 124a0 <opt_peep+0x6a8>
   121a8:	add	r3, pc, r3
   121ac:	mov	r2, #0
   121b0:	str	r2, [r3]
   121b4:	b	12218 <opt_peep+0x420>
   121b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   121bc:	ldr	r3, [r3]
   121c0:	cmp	r3, #84	; 0x54
   121c4:	bne	12218 <opt_peep+0x420>
   121c8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   121cc:	ldr	r3, [r3, #20]
   121d0:	cmp	r3, #0
   121d4:	bne	12218 <opt_peep+0x420>
   121d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   121dc:	ldr	r2, [r3, #12]
   121e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   121e4:	str	r2, [r3, #20]
   121e8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   121ec:	mov	r2, #69	; 0x45
   121f0:	str	r2, [r3, #8]
   121f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   121f8:	mvn	r2, #0
   121fc:	str	r2, [r3]
   12200:	ldr	r3, [pc, #668]	; 124a4 <opt_peep+0x6ac>
   12204:	add	r3, pc, r3
   12208:	mov	r2, #0
   1220c:	str	r2, [r3]
   12210:	ldr	r0, [fp, #-56]	; 0xffffffc8
   12214:	bl	11db0 <opt_not>
   12218:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1221c:	ldr	r3, [r3, #8]
   12220:	cmp	r3, #69	; 0x45
   12224:	bne	12268 <opt_peep+0x470>
   12228:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1222c:	ldr	r3, [r3, #20]
   12230:	cmp	r3, #0
   12234:	bne	12248 <opt_peep+0x450>
   12238:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1223c:	ldr	r2, [r3, #84]	; 0x54
   12240:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12244:	str	r2, [r3, #60]	; 0x3c
   12248:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1224c:	ldr	r3, [r3, #20]
   12250:	cmn	r3, #1
   12254:	bne	12268 <opt_peep+0x470>
   12258:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1225c:	ldr	r2, [r3, #60]	; 0x3c
   12260:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12264:	str	r2, [r3, #84]	; 0x54
   12268:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1226c:	ldr	r3, [r3, #204]	; 0xcc
   12270:	str	r3, [fp, #-44]	; 0xffffffd4
   12274:	ldr	r3, [pc, #536]	; 12494 <opt_peep+0x69c>
   12278:	ldr	r3, [r4, r3]
   1227c:	ldr	r2, [r3]
   12280:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12284:	lsl	r3, r3, #3
   12288:	add	r3, r2, r3
   1228c:	ldr	r3, [r3]
   12290:	cmp	r3, #0
   12294:	beq	122ec <opt_peep+0x4f4>
   12298:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1229c:	ldr	r3, [r3, #8]
   122a0:	and	r3, r3, #8
   122a4:	cmp	r3, #0
   122a8:	beq	122ec <opt_peep+0x4f4>
   122ac:	ldr	r3, [pc, #480]	; 12494 <opt_peep+0x69c>
   122b0:	ldr	r3, [r4, r3]
   122b4:	ldr	r2, [r3]
   122b8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   122bc:	lsl	r3, r3, #3
   122c0:	add	r3, r2, r3
   122c4:	ldr	r3, [r3, #4]
   122c8:	str	r3, [fp, #-48]	; 0xffffffd0
   122cc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   122d0:	ldr	r3, [r3, #8]
   122d4:	bic	r2, r3, #8
   122d8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   122dc:	str	r2, [r3, #8]
   122e0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   122e4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   122e8:	str	r2, [r3, #20]
   122ec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   122f0:	ldr	r3, [r3, #200]	; 0xc8
   122f4:	str	r3, [fp, #-44]	; 0xffffffd4
   122f8:	ldr	r3, [pc, #404]	; 12494 <opt_peep+0x69c>
   122fc:	ldr	r3, [r4, r3]
   12300:	ldr	r2, [r3]
   12304:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12308:	lsl	r3, r3, #3
   1230c:	add	r3, r2, r3
   12310:	ldr	r3, [r3]
   12314:	cmp	r3, #0
   12318:	beq	1247c <opt_peep+0x684>
   1231c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12320:	ldr	r3, [r3, #8]
   12324:	and	r3, r3, #8
   12328:	cmp	r3, #0
   1232c:	bne	1247c <opt_peep+0x684>
   12330:	ldr	r3, [pc, #348]	; 12494 <opt_peep+0x69c>
   12334:	ldr	r3, [r4, r3]
   12338:	ldr	r2, [r3]
   1233c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12340:	lsl	r3, r3, #3
   12344:	add	r3, r2, r3
   12348:	ldr	r3, [r3, #4]
   1234c:	str	r3, [fp, #-28]	; 0xffffffe4
   12350:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12354:	ldr	r3, [r3, #8]
   12358:	and	r3, r3, #240	; 0xf0
   1235c:	cmp	r3, #32
   12360:	beq	123b0 <opt_peep+0x5b8>
   12364:	cmp	r3, #32
   12368:	bgt	12378 <opt_peep+0x580>
   1236c:	cmp	r3, #16
   12370:	beq	1238c <opt_peep+0x594>
   12374:	b	12418 <opt_peep+0x620>
   12378:	cmp	r3, #48	; 0x30
   1237c:	beq	123d8 <opt_peep+0x5e0>
   12380:	cmp	r3, #64	; 0x40
   12384:	beq	12400 <opt_peep+0x608>
   12388:	b	12418 <opt_peep+0x620>
   1238c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12390:	ldr	r2, [r3, #20]
   12394:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12398:	cmp	r2, r3
   1239c:	moveq	r3, #1
   123a0:	movne	r3, #0
   123a4:	uxtb	r3, r3
   123a8:	str	r3, [fp, #-28]	; 0xffffffe4
   123ac:	b	1241c <opt_peep+0x624>
   123b0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   123b4:	ldr	r3, [r3, #20]
   123b8:	mov	r2, r3
   123bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   123c0:	cmp	r2, r3
   123c4:	movcc	r3, #1
   123c8:	movcs	r3, #0
   123cc:	uxtb	r3, r3
   123d0:	str	r3, [fp, #-28]	; 0xffffffe4
   123d4:	b	1241c <opt_peep+0x624>
   123d8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   123dc:	ldr	r3, [r3, #20]
   123e0:	mov	r2, r3
   123e4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   123e8:	cmp	r2, r3
   123ec:	movls	r3, #1
   123f0:	movhi	r3, #0
   123f4:	uxtb	r3, r3
   123f8:	str	r3, [fp, #-28]	; 0xffffffe4
   123fc:	b	1241c <opt_peep+0x624>
   12400:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12404:	ldr	r3, [r3, #20]
   12408:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1240c:	and	r3, r3, r2
   12410:	str	r3, [fp, #-28]	; 0xffffffe4
   12414:	b	1241c <opt_peep+0x624>
   12418:	bl	f9c <abort@plt>
   1241c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12420:	ldr	r2, [r3, #84]	; 0x54
   12424:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12428:	ldr	r3, [r3, #60]	; 0x3c
   1242c:	cmp	r2, r3
   12430:	beq	12444 <opt_peep+0x64c>
   12434:	ldr	r3, [pc, #108]	; 124a8 <opt_peep+0x6b0>
   12438:	add	r3, pc, r3
   1243c:	mov	r2, #0
   12440:	str	r2, [r3]
   12444:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12448:	cmp	r3, #0
   1244c:	beq	12464 <opt_peep+0x66c>
   12450:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12454:	ldr	r2, [r3, #60]	; 0x3c
   12458:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1245c:	str	r2, [r3, #84]	; 0x54
   12460:	b	1247c <opt_peep+0x684>
   12464:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12468:	ldr	r2, [r3, #84]	; 0x54
   1246c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12470:	str	r2, [r3, #60]	; 0x3c
   12474:	b	1247c <opt_peep+0x684>
   12478:	nop			; (mov r0, r0)
   1247c:	sub	sp, fp, #8
   12480:	pop	{r4, fp, pc}
   12484:	.word	0x000281ec
   12488:	.word	0x00028894
   1248c:	.word	0x00028840
   12490:	.word	0x00028708
   12494:	.word	0x00000114
   12498:	.word	0x00028620
   1249c:	.word	0x000285e4
   124a0:	.word	0x00028598
   124a4:	.word	0x0002853c
   124a8:	.word	0x00028308

000124ac <opt_stmt>:
   124ac:	push	{r4, r5, r6, fp, lr}
   124b0:	add	fp, sp, #16
   124b4:	sub	sp, sp, #28
   124b8:	str	r0, [fp, #-32]	; 0xffffffe0
   124bc:	str	r1, [fp, #-36]	; 0xffffffdc
   124c0:	str	r2, [fp, #-40]	; 0xffffffd8
   124c4:	ldr	r3, [pc, #3164]	; 13128 <opt_stmt+0xc7c>
   124c8:	add	r3, pc, r3
   124cc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   124d0:	ldr	r2, [r2]
   124d4:	cmp	r2, #177	; 0xb1
   124d8:	addls	pc, pc, r2, lsl #2
   124dc:	b	1311c <opt_stmt+0xc70>
   124e0:	b	12910 <opt_stmt+0x464>
   124e4:	b	12948 <opt_stmt+0x49c>
   124e8:	b	130bc <opt_stmt+0xc10>
   124ec:	b	130ec <opt_stmt+0xc40>
   124f0:	b	12a90 <opt_stmt+0x5e4>
   124f4:	b	1311c <opt_stmt+0xc70>
   124f8:	b	1311c <opt_stmt+0xc70>
   124fc:	b	12ff0 <opt_stmt+0xb44>
   12500:	b	1311c <opt_stmt+0xc70>
   12504:	b	1311c <opt_stmt+0xc70>
   12508:	b	1311c <opt_stmt+0xc70>
   1250c:	b	1311c <opt_stmt+0xc70>
   12510:	b	12c30 <opt_stmt+0x784>
   12514:	b	1311c <opt_stmt+0xc70>
   12518:	b	1311c <opt_stmt+0xc70>
   1251c:	b	1311c <opt_stmt+0xc70>
   12520:	b	1311c <opt_stmt+0xc70>
   12524:	b	1311c <opt_stmt+0xc70>
   12528:	b	1311c <opt_stmt+0xc70>
   1252c:	b	1311c <opt_stmt+0xc70>
   12530:	b	12a90 <opt_stmt+0x5e4>
   12534:	b	1311c <opt_stmt+0xc70>
   12538:	b	1311c <opt_stmt+0xc70>
   1253c:	b	1311c <opt_stmt+0xc70>
   12540:	b	1311c <opt_stmt+0xc70>
   12544:	b	1311c <opt_stmt+0xc70>
   12548:	b	1311c <opt_stmt+0xc70>
   1254c:	b	1311c <opt_stmt+0xc70>
   12550:	b	12c30 <opt_stmt+0x784>
   12554:	b	1311c <opt_stmt+0xc70>
   12558:	b	1311c <opt_stmt+0xc70>
   1255c:	b	1311c <opt_stmt+0xc70>
   12560:	b	127a8 <opt_stmt+0x2fc>
   12564:	b	1311c <opt_stmt+0xc70>
   12568:	b	1311c <opt_stmt+0xc70>
   1256c:	b	1311c <opt_stmt+0xc70>
   12570:	b	12a90 <opt_stmt+0x5e4>
   12574:	b	1311c <opt_stmt+0xc70>
   12578:	b	1311c <opt_stmt+0xc70>
   1257c:	b	1311c <opt_stmt+0xc70>
   12580:	b	127a8 <opt_stmt+0x2fc>
   12584:	b	1311c <opt_stmt+0xc70>
   12588:	b	1311c <opt_stmt+0xc70>
   1258c:	b	1311c <opt_stmt+0xc70>
   12590:	b	12c30 <opt_stmt+0x784>
   12594:	b	1311c <opt_stmt+0xc70>
   12598:	b	1311c <opt_stmt+0xc70>
   1259c:	b	1311c <opt_stmt+0xc70>
   125a0:	b	127a8 <opt_stmt+0x2fc>
   125a4:	b	1311c <opt_stmt+0xc70>
   125a8:	b	1311c <opt_stmt+0xc70>
   125ac:	b	1311c <opt_stmt+0xc70>
   125b0:	b	12a90 <opt_stmt+0x5e4>
   125b4:	b	1311c <opt_stmt+0xc70>
   125b8:	b	1311c <opt_stmt+0xc70>
   125bc:	b	1311c <opt_stmt+0xc70>
   125c0:	b	1311c <opt_stmt+0xc70>
   125c4:	b	1311c <opt_stmt+0xc70>
   125c8:	b	1311c <opt_stmt+0xc70>
   125cc:	b	1311c <opt_stmt+0xc70>
   125d0:	b	12c30 <opt_stmt+0x784>
   125d4:	b	1311c <opt_stmt+0xc70>
   125d8:	b	1311c <opt_stmt+0xc70>
   125dc:	b	1311c <opt_stmt+0xc70>
   125e0:	b	127e4 <opt_stmt+0x338>
   125e4:	b	1311c <opt_stmt+0xc70>
   125e8:	b	1311c <opt_stmt+0xc70>
   125ec:	b	1311c <opt_stmt+0xc70>
   125f0:	b	12a90 <opt_stmt+0x5e4>
   125f4:	b	1311c <opt_stmt+0xc70>
   125f8:	b	1311c <opt_stmt+0xc70>
   125fc:	b	1311c <opt_stmt+0xc70>
   12600:	b	127e4 <opt_stmt+0x338>
   12604:	b	1311c <opt_stmt+0xc70>
   12608:	b	1311c <opt_stmt+0xc70>
   1260c:	b	1311c <opt_stmt+0xc70>
   12610:	b	12c30 <opt_stmt+0x784>
   12614:	b	1311c <opt_stmt+0xc70>
   12618:	b	1311c <opt_stmt+0xc70>
   1261c:	b	1311c <opt_stmt+0xc70>
   12620:	b	127e4 <opt_stmt+0x338>
   12624:	b	1311c <opt_stmt+0xc70>
   12628:	b	1311c <opt_stmt+0xc70>
   1262c:	b	1311c <opt_stmt+0xc70>
   12630:	b	12a90 <opt_stmt+0x5e4>
   12634:	b	1311c <opt_stmt+0xc70>
   12638:	b	1311c <opt_stmt+0xc70>
   1263c:	b	1311c <opt_stmt+0xc70>
   12640:	b	1311c <opt_stmt+0xc70>
   12644:	b	1311c <opt_stmt+0xc70>
   12648:	b	1311c <opt_stmt+0xc70>
   1264c:	b	1311c <opt_stmt+0xc70>
   12650:	b	12c30 <opt_stmt+0x784>
   12654:	b	1311c <opt_stmt+0xc70>
   12658:	b	1311c <opt_stmt+0xc70>
   1265c:	b	1311c <opt_stmt+0xc70>
   12660:	b	12f48 <opt_stmt+0xa9c>
   12664:	b	13014 <opt_stmt+0xb68>
   12668:	b	1311c <opt_stmt+0xc70>
   1266c:	b	1311c <opt_stmt+0xc70>
   12670:	b	12a90 <opt_stmt+0x5e4>
   12674:	b	1311c <opt_stmt+0xc70>
   12678:	b	1311c <opt_stmt+0xc70>
   1267c:	b	1311c <opt_stmt+0xc70>
   12680:	b	1311c <opt_stmt+0xc70>
   12684:	b	1311c <opt_stmt+0xc70>
   12688:	b	1311c <opt_stmt+0xc70>
   1268c:	b	1311c <opt_stmt+0xc70>
   12690:	b	12c30 <opt_stmt+0x784>
   12694:	b	1311c <opt_stmt+0xc70>
   12698:	b	1311c <opt_stmt+0xc70>
   1269c:	b	1311c <opt_stmt+0xc70>
   126a0:	b	1311c <opt_stmt+0xc70>
   126a4:	b	1311c <opt_stmt+0xc70>
   126a8:	b	1311c <opt_stmt+0xc70>
   126ac:	b	1311c <opt_stmt+0xc70>
   126b0:	b	12a90 <opt_stmt+0x5e4>
   126b4:	b	1311c <opt_stmt+0xc70>
   126b8:	b	1311c <opt_stmt+0xc70>
   126bc:	b	1311c <opt_stmt+0xc70>
   126c0:	b	1311c <opt_stmt+0xc70>
   126c4:	b	1311c <opt_stmt+0xc70>
   126c8:	b	1311c <opt_stmt+0xc70>
   126cc:	b	1311c <opt_stmt+0xc70>
   126d0:	b	12c30 <opt_stmt+0x784>
   126d4:	b	1311c <opt_stmt+0xc70>
   126d8:	b	1311c <opt_stmt+0xc70>
   126dc:	b	1311c <opt_stmt+0xc70>
   126e0:	b	128d8 <opt_stmt+0x42c>
   126e4:	b	1311c <opt_stmt+0xc70>
   126e8:	b	1311c <opt_stmt+0xc70>
   126ec:	b	1311c <opt_stmt+0xc70>
   126f0:	b	129bc <opt_stmt+0x510>
   126f4:	b	1311c <opt_stmt+0xc70>
   126f8:	b	1311c <opt_stmt+0xc70>
   126fc:	b	12f24 <opt_stmt+0xa78>
   12700:	b	1311c <opt_stmt+0xc70>
   12704:	b	1311c <opt_stmt+0xc70>
   12708:	b	1311c <opt_stmt+0xc70>
   1270c:	b	1311c <opt_stmt+0xc70>
   12710:	b	1311c <opt_stmt+0xc70>
   12714:	b	1311c <opt_stmt+0xc70>
   12718:	b	1311c <opt_stmt+0xc70>
   1271c:	b	1311c <opt_stmt+0xc70>
   12720:	b	1311c <opt_stmt+0xc70>
   12724:	b	1311c <opt_stmt+0xc70>
   12728:	b	1311c <opt_stmt+0xc70>
   1272c:	b	1311c <opt_stmt+0xc70>
   12730:	b	1311c <opt_stmt+0xc70>
   12734:	b	1311c <opt_stmt+0xc70>
   12738:	b	1311c <opt_stmt+0xc70>
   1273c:	b	1311c <opt_stmt+0xc70>
   12740:	b	1311c <opt_stmt+0xc70>
   12744:	b	1311c <opt_stmt+0xc70>
   12748:	b	1311c <opt_stmt+0xc70>
   1274c:	b	1311c <opt_stmt+0xc70>
   12750:	b	1311c <opt_stmt+0xc70>
   12754:	b	1311c <opt_stmt+0xc70>
   12758:	b	1311c <opt_stmt+0xc70>
   1275c:	b	1311c <opt_stmt+0xc70>
   12760:	b	1311c <opt_stmt+0xc70>
   12764:	b	1311c <opt_stmt+0xc70>
   12768:	b	1311c <opt_stmt+0xc70>
   1276c:	b	1311c <opt_stmt+0xc70>
   12770:	b	1311c <opt_stmt+0xc70>
   12774:	b	1311c <opt_stmt+0xc70>
   12778:	b	1311c <opt_stmt+0xc70>
   1277c:	b	1311c <opt_stmt+0xc70>
   12780:	b	1311c <opt_stmt+0xc70>
   12784:	b	1311c <opt_stmt+0xc70>
   12788:	b	1311c <opt_stmt+0xc70>
   1278c:	b	1311c <opt_stmt+0xc70>
   12790:	b	1311c <opt_stmt+0xc70>
   12794:	b	1311c <opt_stmt+0xc70>
   12798:	b	1311c <opt_stmt+0xc70>
   1279c:	b	1311c <opt_stmt+0xc70>
   127a0:	b	1311c <opt_stmt+0xc70>
   127a4:	b	12980 <opt_stmt+0x4d4>
   127a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   127ac:	ldr	r0, [r3]
   127b0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   127b4:	ldr	r3, [r3, #12]
   127b8:	mov	r2, #0
   127bc:	mov	r1, r3
   127c0:	bl	118d4 <F>
   127c4:	str	r0, [fp, #-24]	; 0xffffffe8
   127c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   127cc:	add	r1, r3, #64	; 0x40
   127d0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   127d4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   127d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   127dc:	bl	11b04 <vstore>
   127e0:	b	1311c <opt_stmt+0xc70>
   127e4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   127e8:	ldr	r2, [r2, #68]	; 0x44
   127ec:	str	r2, [fp, #-24]	; 0xffffffe8
   127f0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   127f4:	cmp	r2, #0
   127f8:	beq	1289c <opt_stmt+0x3f0>
   127fc:	ldr	r2, [pc, #2344]	; 1312c <opt_stmt+0xc80>
   12800:	ldr	r2, [r3, r2]
   12804:	ldr	r1, [r2]
   12808:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1280c:	lsl	r2, r2, #3
   12810:	add	r2, r1, r2
   12814:	ldr	r2, [r2]
   12818:	cmp	r2, #0
   1281c:	beq	1289c <opt_stmt+0x3f0>
   12820:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12824:	ldr	r2, [r2]
   12828:	and	r2, r2, #24
   1282c:	orr	r1, r2, #32
   12830:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12834:	str	r1, [r2]
   12838:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1283c:	ldr	r2, [r2, #12]
   12840:	ldr	r1, [pc, #2276]	; 1312c <opt_stmt+0xc80>
   12844:	ldr	r3, [r3, r1]
   12848:	ldr	r1, [r3]
   1284c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12850:	lsl	r3, r3, #3
   12854:	add	r3, r1, r3
   12858:	ldr	r3, [r3, #4]
   1285c:	add	r2, r2, r3
   12860:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12864:	str	r2, [r3, #12]
   12868:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1286c:	ldr	r0, [r3]
   12870:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12874:	ldr	r3, [r3, #12]
   12878:	mov	r2, #0
   1287c:	mov	r1, r3
   12880:	bl	118d4 <F>
   12884:	str	r0, [fp, #-24]	; 0xffffffe8
   12888:	ldr	r3, [pc, #2208]	; 13130 <opt_stmt+0xc84>
   1288c:	add	r3, pc, r3
   12890:	mov	r2, #0
   12894:	str	r2, [r3]
   12898:	b	128bc <opt_stmt+0x410>
   1289c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   128a0:	ldr	r0, [r3]
   128a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   128a8:	ldr	r3, [r3, #12]
   128ac:	ldr	r2, [fp, #-24]	; 0xffffffe8
   128b0:	mov	r1, r3
   128b4:	bl	118d4 <F>
   128b8:	str	r0, [fp, #-24]	; 0xffffffe8
   128bc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   128c0:	add	r1, r3, #64	; 0x40
   128c4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   128c8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   128cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   128d0:	bl	11b04 <vstore>
   128d4:	b	1311c <opt_stmt+0xc70>
   128d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   128dc:	ldr	r3, [r3]
   128e0:	mov	r2, #0
   128e4:	mov	r1, #0
   128e8:	mov	r0, r3
   128ec:	bl	118d4 <F>
   128f0:	str	r0, [fp, #-24]	; 0xffffffe8
   128f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   128f8:	add	r1, r3, #64	; 0x40
   128fc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12900:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12904:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12908:	bl	11b04 <vstore>
   1290c:	b	1311c <opt_stmt+0xc70>
   12910:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12914:	ldr	r3, [r3, #12]
   12918:	mov	r2, #0
   1291c:	mov	r1, r3
   12920:	mov	r0, #0
   12924:	bl	118d4 <F>
   12928:	str	r0, [fp, #-24]	; 0xffffffe8
   1292c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12930:	add	r1, r3, #64	; 0x40
   12934:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12938:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1293c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12940:	bl	11b04 <vstore>
   12944:	b	1311c <opt_stmt+0xc70>
   12948:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1294c:	ldr	r3, [r3, #12]
   12950:	mov	r2, #0
   12954:	mov	r1, r3
   12958:	mov	r0, #0
   1295c:	bl	118d4 <F>
   12960:	str	r0, [fp, #-24]	; 0xffffffe8
   12964:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12968:	add	r1, r3, #68	; 0x44
   1296c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12970:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12974:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12978:	bl	11b04 <vstore>
   1297c:	b	1311c <opt_stmt+0xc70>
   12980:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12984:	ldr	r0, [r3]
   12988:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1298c:	ldr	r3, [r3, #12]
   12990:	mov	r2, #0
   12994:	mov	r1, r3
   12998:	bl	118d4 <F>
   1299c:	str	r0, [fp, #-24]	; 0xffffffe8
   129a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   129a4:	add	r1, r3, #68	; 0x44
   129a8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   129ac:	ldr	r2, [fp, #-24]	; 0xffffffe8
   129b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   129b4:	bl	11b04 <vstore>
   129b8:	b	1311c <opt_stmt+0xc70>
   129bc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   129c0:	cmp	r2, #0
   129c4:	beq	12a5c <opt_stmt+0x5b0>
   129c8:	ldr	r2, [pc, #1884]	; 1312c <opt_stmt+0xc80>
   129cc:	ldr	r2, [r3, r2]
   129d0:	ldr	r1, [r2]
   129d4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   129d8:	add	r2, r2, #64	; 0x40
   129dc:	ldr	r2, [r2]
   129e0:	lsl	r2, r2, #3
   129e4:	add	r2, r1, r2
   129e8:	ldr	r2, [r2]
   129ec:	cmp	r2, #0
   129f0:	beq	12a5c <opt_stmt+0x5b0>
   129f4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   129f8:	mov	r1, #0
   129fc:	str	r1, [r2]
   12a00:	ldr	r2, [pc, #1828]	; 1312c <opt_stmt+0xc80>
   12a04:	ldr	r3, [r3, r2]
   12a08:	ldr	r2, [r3]
   12a0c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12a10:	add	r3, r3, #64	; 0x40
   12a14:	ldr	r3, [r3]
   12a18:	lsl	r3, r3, #3
   12a1c:	add	r3, r2, r3
   12a20:	ldr	r3, [r3, #4]
   12a24:	rsb	r2, r3, #0
   12a28:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12a2c:	str	r2, [r3, #12]
   12a30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12a34:	add	r4, r3, #64	; 0x40
   12a38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12a3c:	ldr	r3, [r3, #12]
   12a40:	mov	r2, #0
   12a44:	mov	r1, r3
   12a48:	mov	r0, #0
   12a4c:	bl	118d4 <F>
   12a50:	mov	r3, r0
   12a54:	str	r3, [r4]
   12a58:	b	1311c <opt_stmt+0xc70>
   12a5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12a60:	add	r4, r3, #64	; 0x40
   12a64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12a68:	ldr	r0, [r3]
   12a6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12a70:	add	r3, r3, #64	; 0x40
   12a74:	ldr	r3, [r3]
   12a78:	mov	r2, #0
   12a7c:	mov	r1, r3
   12a80:	bl	118d4 <F>
   12a84:	mov	r3, r0
   12a88:	str	r3, [r4]
   12a8c:	b	1311c <opt_stmt+0xc70>
   12a90:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12a94:	ldr	r2, [r2]
   12a98:	and	r2, r2, #240	; 0xf0
   12a9c:	str	r2, [fp, #-28]	; 0xffffffe4
   12aa0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12aa4:	cmp	r2, #0
   12aa8:	beq	12bdc <opt_stmt+0x730>
   12aac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12ab0:	ldr	r2, [r2, #12]
   12ab4:	cmp	r2, #0
   12ab8:	bne	12b4c <opt_stmt+0x6a0>
   12abc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ac0:	cmp	r2, #0
   12ac4:	beq	12aec <opt_stmt+0x640>
   12ac8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12acc:	cmp	r2, #96	; 0x60
   12ad0:	beq	12aec <opt_stmt+0x640>
   12ad4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ad8:	cmp	r2, #112	; 0x70
   12adc:	beq	12aec <opt_stmt+0x640>
   12ae0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12ae4:	cmp	r2, #64	; 0x40
   12ae8:	bne	12afc <opt_stmt+0x650>
   12aec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12af0:	mvn	r2, #0
   12af4:	str	r2, [r3]
   12af8:	b	1311c <opt_stmt+0xc70>
   12afc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b00:	cmp	r2, #32
   12b04:	beq	12b14 <opt_stmt+0x668>
   12b08:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12b0c:	cmp	r2, #80	; 0x50
   12b10:	bne	12b4c <opt_stmt+0x6a0>
   12b14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12b18:	mov	r2, #0
   12b1c:	str	r2, [r3]
   12b20:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12b24:	add	r4, r3, #64	; 0x40
   12b28:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12b2c:	ldr	r3, [r3, #12]
   12b30:	mov	r2, #0
   12b34:	mov	r1, r3
   12b38:	mov	r0, #0
   12b3c:	bl	118d4 <F>
   12b40:	mov	r3, r0
   12b44:	str	r3, [r4]
   12b48:	b	1311c <opt_stmt+0xc70>
   12b4c:	ldr	r2, [pc, #1496]	; 1312c <opt_stmt+0xc80>
   12b50:	ldr	r3, [r3, r2]
   12b54:	ldr	r2, [r3]
   12b58:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12b5c:	add	r3, r3, #64	; 0x40
   12b60:	ldr	r3, [r3]
   12b64:	lsl	r3, r3, #3
   12b68:	add	r3, r2, r3
   12b6c:	ldr	r3, [r3]
   12b70:	cmp	r3, #0
   12b74:	beq	12bdc <opt_stmt+0x730>
   12b78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12b7c:	add	r3, r3, #64	; 0x40
   12b80:	ldr	r4, [r3]
   12b84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12b88:	ldr	r3, [r3, #12]
   12b8c:	mov	r2, #0
   12b90:	mov	r1, r3
   12b94:	mov	r0, #0
   12b98:	bl	118d4 <F>
   12b9c:	mov	r3, r0
   12ba0:	mov	r2, r3
   12ba4:	mov	r1, r4
   12ba8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12bac:	bl	11b6c <fold_op>
   12bb0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12bb4:	add	r4, r3, #64	; 0x40
   12bb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12bbc:	ldr	r3, [r3, #12]
   12bc0:	mov	r2, #0
   12bc4:	mov	r1, r3
   12bc8:	mov	r0, #0
   12bcc:	bl	118d4 <F>
   12bd0:	mov	r3, r0
   12bd4:	str	r3, [r4]
   12bd8:	b	1311c <opt_stmt+0xc70>
   12bdc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12be0:	add	r4, r3, #64	; 0x40
   12be4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12be8:	ldr	r5, [r3]
   12bec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12bf0:	add	r3, r3, #64	; 0x40
   12bf4:	ldr	r6, [r3]
   12bf8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12bfc:	ldr	r3, [r3, #12]
   12c00:	mov	r2, #0
   12c04:	mov	r1, r3
   12c08:	mov	r0, #0
   12c0c:	bl	118d4 <F>
   12c10:	mov	r3, r0
   12c14:	mov	r2, r3
   12c18:	mov	r1, r6
   12c1c:	mov	r0, r5
   12c20:	bl	118d4 <F>
   12c24:	mov	r3, r0
   12c28:	str	r3, [r4]
   12c2c:	b	1311c <opt_stmt+0xc70>
   12c30:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12c34:	ldr	r2, [r2]
   12c38:	and	r2, r2, #240	; 0xf0
   12c3c:	str	r2, [fp, #-28]	; 0xffffffe4
   12c40:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12c44:	cmp	r2, #0
   12c48:	beq	12d94 <opt_stmt+0x8e8>
   12c4c:	ldr	r2, [pc, #1240]	; 1312c <opt_stmt+0xc80>
   12c50:	ldr	r2, [r3, r2]
   12c54:	ldr	r1, [r2]
   12c58:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12c5c:	add	r2, r2, #68	; 0x44
   12c60:	ldr	r2, [r2]
   12c64:	lsl	r2, r2, #3
   12c68:	add	r2, r1, r2
   12c6c:	ldr	r2, [r2]
   12c70:	cmp	r2, #0
   12c74:	beq	12d94 <opt_stmt+0x8e8>
   12c78:	ldr	r2, [pc, #1196]	; 1312c <opt_stmt+0xc80>
   12c7c:	ldr	r2, [r3, r2]
   12c80:	ldr	r1, [r2]
   12c84:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12c88:	add	r2, r2, #64	; 0x40
   12c8c:	ldr	r2, [r2]
   12c90:	lsl	r2, r2, #3
   12c94:	add	r2, r1, r2
   12c98:	ldr	r2, [r2]
   12c9c:	cmp	r2, #0
   12ca0:	beq	12cf4 <opt_stmt+0x848>
   12ca4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12ca8:	add	r3, r3, #64	; 0x40
   12cac:	ldr	r1, [r3]
   12cb0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12cb4:	add	r3, r3, #68	; 0x44
   12cb8:	ldr	r3, [r3]
   12cbc:	mov	r2, r3
   12cc0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12cc4:	bl	11b6c <fold_op>
   12cc8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12ccc:	add	r4, r3, #64	; 0x40
   12cd0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12cd4:	ldr	r3, [r3, #12]
   12cd8:	mov	r2, #0
   12cdc:	mov	r1, r3
   12ce0:	mov	r0, #0
   12ce4:	bl	118d4 <F>
   12ce8:	mov	r3, r0
   12cec:	str	r3, [r4]
   12cf0:	b	1311c <opt_stmt+0xc70>
   12cf4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   12cf8:	orr	r1, r2, #4
   12cfc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12d00:	str	r1, [r2]
   12d04:	ldr	r2, [pc, #1056]	; 1312c <opt_stmt+0xc80>
   12d08:	ldr	r3, [r3, r2]
   12d0c:	ldr	r2, [r3]
   12d10:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12d14:	add	r3, r3, #68	; 0x44
   12d18:	ldr	r3, [r3]
   12d1c:	lsl	r3, r3, #3
   12d20:	add	r3, r2, r3
   12d24:	ldr	r2, [r3, #4]
   12d28:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12d2c:	str	r2, [r3, #12]
   12d30:	ldr	r3, [pc, #1020]	; 13134 <opt_stmt+0xc88>
   12d34:	add	r3, pc, r3
   12d38:	mov	r2, #0
   12d3c:	str	r2, [r3]
   12d40:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12d44:	add	r4, r3, #64	; 0x40
   12d48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12d4c:	ldr	r5, [r3]
   12d50:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12d54:	add	r3, r3, #64	; 0x40
   12d58:	ldr	r6, [r3]
   12d5c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12d60:	ldr	r3, [r3, #12]
   12d64:	mov	r2, #0
   12d68:	mov	r1, r3
   12d6c:	mov	r0, #0
   12d70:	bl	118d4 <F>
   12d74:	mov	r3, r0
   12d78:	mov	r2, r3
   12d7c:	mov	r1, r6
   12d80:	mov	r0, r5
   12d84:	bl	118d4 <F>
   12d88:	mov	r3, r0
   12d8c:	str	r3, [r4]
   12d90:	b	1311c <opt_stmt+0xc70>
   12d94:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12d98:	cmp	r2, #0
   12d9c:	beq	12ee8 <opt_stmt+0xa3c>
   12da0:	ldr	r2, [pc, #900]	; 1312c <opt_stmt+0xc80>
   12da4:	ldr	r2, [r3, r2]
   12da8:	ldr	r1, [r2]
   12dac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   12db0:	add	r2, r2, #64	; 0x40
   12db4:	ldr	r2, [r2]
   12db8:	lsl	r2, r2, #3
   12dbc:	add	r2, r1, r2
   12dc0:	ldr	r2, [r2]
   12dc4:	cmp	r2, #0
   12dc8:	beq	12ee8 <opt_stmt+0xa3c>
   12dcc:	ldr	r2, [pc, #856]	; 1312c <opt_stmt+0xc80>
   12dd0:	ldr	r3, [r3, r2]
   12dd4:	ldr	r2, [r3]
   12dd8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12ddc:	add	r3, r3, #64	; 0x40
   12de0:	ldr	r3, [r3]
   12de4:	lsl	r3, r3, #3
   12de8:	add	r3, r2, r3
   12dec:	ldr	r3, [r3, #4]
   12df0:	cmp	r3, #0
   12df4:	bne	12ee8 <opt_stmt+0xa3c>
   12df8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12dfc:	cmp	r3, #0
   12e00:	beq	12e10 <opt_stmt+0x964>
   12e04:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e08:	cmp	r3, #64	; 0x40
   12e0c:	bne	12e40 <opt_stmt+0x994>
   12e10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12e14:	mov	r2, #135	; 0x87
   12e18:	str	r2, [r3]
   12e1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12e20:	add	r1, r3, #64	; 0x40
   12e24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12e28:	add	r3, r3, #68	; 0x44
   12e2c:	ldr	r2, [r3]
   12e30:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12e34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12e38:	bl	11b04 <vstore>
   12e3c:	b	1311c <opt_stmt+0xc70>
   12e40:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e44:	cmp	r3, #32
   12e48:	beq	12e7c <opt_stmt+0x9d0>
   12e4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e50:	cmp	r3, #48	; 0x30
   12e54:	beq	12e7c <opt_stmt+0x9d0>
   12e58:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e5c:	cmp	r3, #80	; 0x50
   12e60:	beq	12e7c <opt_stmt+0x9d0>
   12e64:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e68:	cmp	r3, #96	; 0x60
   12e6c:	beq	12e7c <opt_stmt+0x9d0>
   12e70:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12e74:	cmp	r3, #112	; 0x70
   12e78:	bne	12ecc <opt_stmt+0xa20>
   12e7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12e80:	mov	r2, #0
   12e84:	str	r2, [r3]
   12e88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12e8c:	mov	r2, #0
   12e90:	str	r2, [r3, #12]
   12e94:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12e98:	add	r4, r3, #64	; 0x40
   12e9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12ea0:	ldr	r3, [r3, #12]
   12ea4:	mov	r2, #0
   12ea8:	mov	r1, r3
   12eac:	mov	r0, #0
   12eb0:	bl	118d4 <F>
   12eb4:	mov	r2, r0
   12eb8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12ebc:	mov	r1, r4
   12ec0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12ec4:	bl	11b04 <vstore>
   12ec8:	b	1311c <opt_stmt+0xc70>
   12ecc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12ed0:	cmp	r3, #128	; 0x80
   12ed4:	bne	12ee8 <opt_stmt+0xa3c>
   12ed8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12edc:	mvn	r2, #0
   12ee0:	str	r2, [r3]
   12ee4:	b	1311c <opt_stmt+0xc70>
   12ee8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12eec:	add	r4, r3, #64	; 0x40
   12ef0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12ef4:	ldr	r0, [r3]
   12ef8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12efc:	add	r3, r3, #64	; 0x40
   12f00:	ldr	r1, [r3]
   12f04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12f08:	add	r3, r3, #68	; 0x44
   12f0c:	ldr	r3, [r3]
   12f10:	mov	r2, r3
   12f14:	bl	118d4 <F>
   12f18:	mov	r3, r0
   12f1c:	str	r3, [r4]
   12f20:	b	1311c <opt_stmt+0xc70>
   12f24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12f28:	add	r1, r3, #64	; 0x40
   12f2c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12f30:	add	r3, r3, #68	; 0x44
   12f34:	ldr	r2, [r3]
   12f38:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12f3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12f40:	bl	11b04 <vstore>
   12f44:	b	1311c <opt_stmt+0xc70>
   12f48:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12f4c:	ldr	r2, [r2, #12]
   12f50:	lsl	r2, r2, #2
   12f54:	ldr	r1, [fp, #-36]	; 0xffffffdc
   12f58:	add	r2, r1, r2
   12f5c:	ldr	r2, [r2]
   12f60:	str	r2, [fp, #-24]	; 0xffffffe8
   12f64:	ldr	r2, [fp, #-40]	; 0xffffffd8
   12f68:	cmp	r2, #0
   12f6c:	beq	12fd4 <opt_stmt+0xb28>
   12f70:	ldr	r2, [pc, #436]	; 1312c <opt_stmt+0xc80>
   12f74:	ldr	r2, [r3, r2]
   12f78:	ldr	r1, [r2]
   12f7c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12f80:	lsl	r2, r2, #3
   12f84:	add	r2, r1, r2
   12f88:	ldr	r2, [r2]
   12f8c:	cmp	r2, #0
   12f90:	beq	12fd4 <opt_stmt+0xb28>
   12f94:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12f98:	mov	r1, #0
   12f9c:	str	r1, [r2]
   12fa0:	ldr	r2, [pc, #388]	; 1312c <opt_stmt+0xc80>
   12fa4:	ldr	r3, [r3, r2]
   12fa8:	ldr	r2, [r3]
   12fac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12fb0:	lsl	r3, r3, #3
   12fb4:	add	r3, r2, r3
   12fb8:	ldr	r2, [r3, #4]
   12fbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12fc0:	str	r2, [r3, #12]
   12fc4:	ldr	r3, [pc, #364]	; 13138 <opt_stmt+0xc8c>
   12fc8:	add	r3, pc, r3
   12fcc:	mov	r2, #0
   12fd0:	str	r2, [r3]
   12fd4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12fd8:	add	r1, r3, #64	; 0x40
   12fdc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   12fe0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12fe4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12fe8:	bl	11b04 <vstore>
   12fec:	b	1311c <opt_stmt+0xc70>
   12ff0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12ff4:	add	r1, r3, #68	; 0x44
   12ff8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12ffc:	add	r3, r3, #64	; 0x40
   13000:	ldr	r2, [r3]
   13004:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13008:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1300c:	bl	11b04 <vstore>
   13010:	b	1311c <opt_stmt+0xc70>
   13014:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13018:	ldr	r2, [r2, #12]
   1301c:	lsl	r2, r2, #2
   13020:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13024:	add	r2, r1, r2
   13028:	ldr	r2, [r2]
   1302c:	str	r2, [fp, #-24]	; 0xffffffe8
   13030:	ldr	r2, [fp, #-40]	; 0xffffffd8
   13034:	cmp	r2, #0
   13038:	beq	130a0 <opt_stmt+0xbf4>
   1303c:	ldr	r2, [pc, #232]	; 1312c <opt_stmt+0xc80>
   13040:	ldr	r2, [r3, r2]
   13044:	ldr	r1, [r2]
   13048:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1304c:	lsl	r2, r2, #3
   13050:	add	r2, r1, r2
   13054:	ldr	r2, [r2]
   13058:	cmp	r2, #0
   1305c:	beq	130a0 <opt_stmt+0xbf4>
   13060:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13064:	mov	r1, #1
   13068:	str	r1, [r2]
   1306c:	ldr	r2, [pc, #184]	; 1312c <opt_stmt+0xc80>
   13070:	ldr	r3, [r3, r2]
   13074:	ldr	r2, [r3]
   13078:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1307c:	lsl	r3, r3, #3
   13080:	add	r3, r2, r3
   13084:	ldr	r2, [r3, #4]
   13088:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1308c:	str	r2, [r3, #12]
   13090:	ldr	r3, [pc, #164]	; 1313c <opt_stmt+0xc90>
   13094:	add	r3, pc, r3
   13098:	mov	r2, #0
   1309c:	str	r2, [r3]
   130a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   130a4:	add	r1, r3, #68	; 0x44
   130a8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   130ac:	ldr	r2, [fp, #-24]	; 0xffffffe8
   130b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130b4:	bl	11b04 <vstore>
   130b8:	b	1311c <opt_stmt+0xc70>
   130bc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   130c0:	ldr	r3, [r3, #12]
   130c4:	lsl	r3, r3, #2
   130c8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   130cc:	add	r1, r2, r3
   130d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   130d4:	add	r3, r3, #64	; 0x40
   130d8:	ldr	r2, [r3]
   130dc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   130e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   130e4:	bl	11b04 <vstore>
   130e8:	b	1311c <opt_stmt+0xc70>
   130ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   130f0:	ldr	r3, [r3, #12]
   130f4:	lsl	r3, r3, #2
   130f8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   130fc:	add	r1, r2, r3
   13100:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13104:	add	r3, r3, #68	; 0x44
   13108:	ldr	r2, [r3]
   1310c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   13110:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13114:	bl	11b04 <vstore>
   13118:	nop			; (mov r0, r0)
   1311c:	nop			; (mov r0, r0)
   13120:	sub	sp, fp, #16
   13124:	pop	{r4, r5, r6, fp, pc}
   13128:	.word	0x00027b30
   1312c:	.word	0x00000114
   13130:	.word	0x00027eb4
   13134:	.word	0x00027a0c
   13138:	.word	0x00027778
   1313c:	.word	0x000276ac

00013140 <deadstmt>:
   13140:	push	{r4, r5, r6, r7, fp, lr}
   13144:	add	fp, sp, #20
   13148:	mov	r6, r0
   1314c:	mov	r4, r1
   13150:	mov	r0, r6
   13154:	bl	11278 <atomuse>
   13158:	mov	r5, r0
   1315c:	cmp	r5, #0
   13160:	blt	1319c <deadstmt+0x5c>
   13164:	cmp	r5, #18
   13168:	bne	13188 <deadstmt+0x48>
   1316c:	add	r3, r4, #68	; 0x44
   13170:	mov	r2, #0
   13174:	str	r2, [r3]
   13178:	add	r3, r4, #64	; 0x40
   1317c:	mov	r2, #0
   13180:	str	r2, [r3]
   13184:	b	1319c <deadstmt+0x5c>
   13188:	mov	r3, r5
   1318c:	lsl	r3, r3, #2
   13190:	add	r3, r4, r3
   13194:	mov	r2, #0
   13198:	str	r2, [r3]
   1319c:	mov	r0, r6
   131a0:	bl	1138c <atomdef>
   131a4:	mov	r5, r0
   131a8:	cmp	r5, #0
   131ac:	blt	13200 <deadstmt+0xc0>
   131b0:	mov	r3, r5
   131b4:	lsl	r3, r3, #2
   131b8:	add	r3, r4, r3
   131bc:	ldr	r3, [r3]
   131c0:	cmp	r3, #0
   131c4:	beq	131f0 <deadstmt+0xb0>
   131c8:	ldr	r3, [pc, #56]	; 13208 <deadstmt+0xc8>
   131cc:	add	r3, pc, r3
   131d0:	mov	r2, #0
   131d4:	str	r2, [r3]
   131d8:	mov	r3, r5
   131dc:	lsl	r3, r3, #2
   131e0:	add	r3, r4, r3
   131e4:	ldr	r3, [r3]
   131e8:	mvn	r2, #0
   131ec:	str	r2, [r3]
   131f0:	mov	r3, r5
   131f4:	lsl	r3, r3, #2
   131f8:	add	r3, r4, r3
   131fc:	str	r6, [r3]
   13200:	nop			; (mov r0, r0)
   13204:	pop	{r4, r5, r6, r7, fp, pc}
   13208:	.word	0x00027574

0001320c <opt_deadstores>:
   1320c:	push	{r4, r5, fp, lr}
   13210:	add	fp, sp, #12
   13214:	sub	sp, sp, #72	; 0x48
   13218:	mov	r5, r0
   1321c:	sub	r3, fp, #84	; 0x54
   13220:	mov	r2, #72	; 0x48
   13224:	mov	r1, #0
   13228:	mov	r0, r3
   1322c:	bl	ef4 <memset@plt>
   13230:	ldr	r4, [r5, #4]
   13234:	b	13250 <opt_deadstores+0x44>
   13238:	mov	r2, r4
   1323c:	sub	r3, fp, #84	; 0x54
   13240:	mov	r1, r3
   13244:	mov	r0, r2
   13248:	bl	13140 <deadstmt>
   1324c:	ldr	r4, [r4, #16]
   13250:	cmp	r4, #0
   13254:	bne	13238 <opt_deadstores+0x2c>
   13258:	add	r3, r5, #8
   1325c:	sub	r2, fp, #84	; 0x54
   13260:	mov	r1, r2
   13264:	mov	r0, r3
   13268:	bl	13140 <deadstmt>
   1326c:	mov	r4, #0
   13270:	b	132d0 <opt_deadstores+0xc4>
   13274:	lsl	r3, r4, #2
   13278:	sub	r2, fp, #12
   1327c:	add	r3, r2, r3
   13280:	ldr	r3, [r3, #-72]	; 0xffffffb8
   13284:	cmp	r3, #0
   13288:	beq	132cc <opt_deadstores+0xc0>
   1328c:	ldr	r3, [r5, #128]	; 0x80
   13290:	mov	r2, #1
   13294:	lsl	r2, r2, r4
   13298:	and	r3, r3, r2
   1329c:	cmp	r3, #0
   132a0:	bne	132cc <opt_deadstores+0xc0>
   132a4:	lsl	r3, r4, #2
   132a8:	sub	r2, fp, #12
   132ac:	add	r3, r2, r3
   132b0:	ldr	r3, [r3, #-72]	; 0xffffffb8
   132b4:	mvn	r2, #0
   132b8:	str	r2, [r3]
   132bc:	ldr	r3, [pc, #32]	; 132e4 <opt_deadstores+0xd8>
   132c0:	add	r3, pc, r3
   132c4:	mov	r2, #0
   132c8:	str	r2, [r3]
   132cc:	add	r4, r4, #1
   132d0:	cmp	r4, #17
   132d4:	ble	13274 <opt_deadstores+0x68>
   132d8:	nop			; (mov r0, r0)
   132dc:	sub	sp, fp, #12
   132e0:	pop	{r4, r5, fp, pc}
   132e4:	.word	0x00027480

000132e8 <opt_blk>:
   132e8:	push	{fp, lr}
   132ec:	add	fp, sp, #4
   132f0:	sub	sp, sp, #32
   132f4:	str	r0, [fp, #-32]	; 0xffffffe0
   132f8:	str	r1, [fp, #-36]	; 0xffffffdc
   132fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13300:	ldr	r3, [r3, #112]	; 0x70
   13304:	str	r3, [fp, #-12]
   13308:	ldr	r3, [fp, #-12]
   1330c:	cmp	r3, #0
   13310:	bne	13330 <opt_blk+0x48>
   13314:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13318:	add	r3, r3, #136	; 0x88
   1331c:	mov	r2, #72	; 0x48
   13320:	mov	r1, #0
   13324:	mov	r0, r3
   13328:	bl	ef4 <memset@plt>
   1332c:	b	133d0 <opt_blk+0xe8>
   13330:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13334:	add	r0, r3, #136	; 0x88
   13338:	ldr	r3, [fp, #-12]
   1333c:	ldr	r3, [r3, #16]
   13340:	add	r3, r3, #136	; 0x88
   13344:	mov	r2, #72	; 0x48
   13348:	mov	r1, r3
   1334c:	bl	e28 <memcpy@plt>
   13350:	b	133b8 <opt_blk+0xd0>
   13354:	mov	r3, #0
   13358:	str	r3, [fp, #-16]
   1335c:	b	133ac <opt_blk+0xc4>
   13360:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13364:	ldr	r2, [fp, #-16]
   13368:	add	r2, r2, #34	; 0x22
   1336c:	ldr	r2, [r3, r2, lsl #2]
   13370:	ldr	r3, [fp, #-12]
   13374:	ldr	r3, [r3, #16]
   13378:	ldr	r1, [fp, #-16]
   1337c:	add	r1, r1, #34	; 0x22
   13380:	ldr	r3, [r3, r1, lsl #2]
   13384:	cmp	r2, r3
   13388:	beq	133a0 <opt_blk+0xb8>
   1338c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13390:	ldr	r2, [fp, #-16]
   13394:	add	r2, r2, #34	; 0x22
   13398:	mov	r1, #0
   1339c:	str	r1, [r3, r2, lsl #2]
   133a0:	ldr	r3, [fp, #-16]
   133a4:	add	r3, r3, #1
   133a8:	str	r3, [fp, #-16]
   133ac:	ldr	r3, [fp, #-16]
   133b0:	cmp	r3, #17
   133b4:	ble	13360 <opt_blk+0x78>
   133b8:	ldr	r3, [fp, #-12]
   133bc:	ldr	r3, [r3, #20]
   133c0:	str	r3, [fp, #-12]
   133c4:	ldr	r3, [fp, #-12]
   133c8:	cmp	r3, #0
   133cc:	bne	13354 <opt_blk+0x6c>
   133d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   133d4:	ldr	r3, [r3, #200]	; 0xc8
   133d8:	str	r3, [fp, #-20]	; 0xffffffec
   133dc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   133e0:	ldr	r3, [r3, #204]	; 0xcc
   133e4:	str	r3, [fp, #-24]	; 0xffffffe8
   133e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   133ec:	ldr	r3, [r3, #4]
   133f0:	str	r3, [fp, #-8]
   133f4:	b	1341c <opt_blk+0x134>
   133f8:	ldr	r0, [fp, #-8]
   133fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13400:	add	r3, r3, #136	; 0x88
   13404:	ldr	r2, [fp, #-36]	; 0xffffffdc
   13408:	mov	r1, r3
   1340c:	bl	124ac <opt_stmt>
   13410:	ldr	r3, [fp, #-8]
   13414:	ldr	r3, [r3, #16]
   13418:	str	r3, [fp, #-8]
   1341c:	ldr	r3, [fp, #-8]
   13420:	cmp	r3, #0
   13424:	bne	133f8 <opt_blk+0x110>
   13428:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1342c:	cmp	r3, #0
   13430:	beq	134c8 <opt_blk+0x1e0>
   13434:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13438:	ldr	r3, [r3, #128]	; 0x80
   1343c:	cmp	r3, #0
   13440:	bne	13484 <opt_blk+0x19c>
   13444:	ldr	r3, [fp, #-20]	; 0xffffffec
   13448:	cmp	r3, #0
   1344c:	beq	13484 <opt_blk+0x19c>
   13450:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13454:	ldr	r2, [r3, #200]	; 0xc8
   13458:	ldr	r3, [fp, #-20]	; 0xffffffec
   1345c:	cmp	r2, r3
   13460:	bne	13484 <opt_blk+0x19c>
   13464:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13468:	cmp	r3, #0
   1346c:	beq	13484 <opt_blk+0x19c>
   13470:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13474:	ldr	r2, [r3, #204]	; 0xcc
   13478:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1347c:	cmp	r2, r3
   13480:	beq	13498 <opt_blk+0x1b0>
   13484:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13488:	ldr	r3, [r3, #8]
   1348c:	and	r3, r3, #7
   13490:	cmp	r3, #6
   13494:	bne	134c8 <opt_blk+0x1e0>
   13498:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1349c:	ldr	r3, [r3, #4]
   134a0:	cmp	r3, #0
   134a4:	beq	134d8 <opt_blk+0x1f0>
   134a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   134ac:	mov	r2, #0
   134b0:	str	r2, [r3, #4]
   134b4:	ldr	r3, [pc, #152]	; 13554 <opt_blk+0x26c>
   134b8:	add	r3, pc, r3
   134bc:	mov	r2, #0
   134c0:	str	r2, [r3]
   134c4:	b	134d8 <opt_blk+0x1f0>
   134c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   134cc:	bl	11df8 <opt_peep>
   134d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   134d4:	bl	1320c <opt_deadstores>
   134d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   134dc:	ldr	r3, [r3, #8]
   134e0:	and	r3, r3, #8
   134e4:	cmp	r3, #0
   134e8:	bne	13514 <opt_blk+0x22c>
   134ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   134f0:	ldr	r3, [r3, #20]
   134f4:	mov	r2, #0
   134f8:	mov	r1, r3
   134fc:	mov	r0, #0
   13500:	bl	118d4 <F>
   13504:	mov	r2, r0
   13508:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1350c:	str	r2, [r3, #132]	; 0x84
   13510:	b	13524 <opt_blk+0x23c>
   13514:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13518:	ldr	r2, [r3, #204]	; 0xcc
   1351c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13520:	str	r2, [r3, #132]	; 0x84
   13524:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13528:	ldr	r2, [r3, #8]
   1352c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13530:	str	r2, [r3, #52]	; 0x34
   13534:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13538:	ldr	r3, [r3, #8]
   1353c:	rsb	r2, r3, #0
   13540:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13544:	str	r2, [r3, #76]	; 0x4c
   13548:	nop			; (mov r0, r0)
   1354c:	sub	sp, fp, #4
   13550:	pop	{fp, pc}
   13554:	.word	0x00027288

00013558 <use_conflict>:
   13558:	push	{fp}		; (str fp, [sp, #-4]!)
   1355c:	add	fp, sp, #0
   13560:	sub	sp, sp, #20
   13564:	str	r0, [fp, #-16]
   13568:	str	r1, [fp, #-20]	; 0xffffffec
   1356c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13570:	ldr	r3, [r3, #128]	; 0x80
   13574:	str	r3, [fp, #-12]
   13578:	ldr	r3, [fp, #-12]
   1357c:	cmp	r3, #0
   13580:	bne	1358c <use_conflict+0x34>
   13584:	mov	r3, #0
   13588:	b	13604 <use_conflict+0xac>
   1358c:	mov	r3, #0
   13590:	str	r3, [fp, #-8]
   13594:	b	135f4 <use_conflict+0x9c>
   13598:	mov	r2, #1
   1359c:	ldr	r3, [fp, #-8]
   135a0:	lsl	r3, r2, r3
   135a4:	mov	r2, r3
   135a8:	ldr	r3, [fp, #-12]
   135ac:	and	r3, r3, r2
   135b0:	cmp	r3, #0
   135b4:	beq	135e8 <use_conflict+0x90>
   135b8:	ldr	r3, [fp, #-16]
   135bc:	ldr	r2, [fp, #-8]
   135c0:	add	r2, r2, #34	; 0x22
   135c4:	ldr	r2, [r3, r2, lsl #2]
   135c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   135cc:	ldr	r1, [fp, #-8]
   135d0:	add	r1, r1, #34	; 0x22
   135d4:	ldr	r3, [r3, r1, lsl #2]
   135d8:	cmp	r2, r3
   135dc:	beq	135e8 <use_conflict+0x90>
   135e0:	mov	r3, #1
   135e4:	b	13604 <use_conflict+0xac>
   135e8:	ldr	r3, [fp, #-8]
   135ec:	add	r3, r3, #1
   135f0:	str	r3, [fp, #-8]
   135f4:	ldr	r3, [fp, #-8]
   135f8:	cmp	r3, #17
   135fc:	ble	13598 <use_conflict+0x40>
   13600:	mov	r3, #0
   13604:	mov	r0, r3
   13608:	add	sp, fp, #0
   1360c:	pop	{fp}		; (ldr fp, [sp], #4)
   13610:	bx	lr

00013614 <fold_edge>:
   13614:	push	{fp}		; (str fp, [sp, #-4]!)
   13618:	add	fp, sp, #0
   1361c:	sub	sp, sp, #36	; 0x24
   13620:	str	r0, [fp, #-32]	; 0xffffffe0
   13624:	str	r1, [fp, #-36]	; 0xffffffdc
   13628:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1362c:	ldr	r3, [r3, #4]
   13630:	str	r3, [fp, #-12]
   13634:	ldr	r3, [fp, #-12]
   13638:	cmp	r3, #0
   1363c:	bge	13658 <fold_edge+0x44>
   13640:	ldr	r3, [fp, #-12]
   13644:	rsb	r3, r3, #0
   13648:	str	r3, [fp, #-12]
   1364c:	mov	r3, #0
   13650:	str	r3, [fp, #-8]
   13654:	b	13660 <fold_edge+0x4c>
   13658:	mov	r3, #1
   1365c:	str	r3, [fp, #-8]
   13660:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13664:	ldr	r2, [r3, #8]
   13668:	ldr	r3, [fp, #-12]
   1366c:	cmp	r2, r3
   13670:	beq	1367c <fold_edge+0x68>
   13674:	mov	r3, #0
   13678:	b	13728 <fold_edge+0x114>
   1367c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13680:	ldr	r3, [r3, #200]	; 0xc8
   13684:	str	r3, [fp, #-16]
   13688:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1368c:	ldr	r3, [r3, #132]	; 0x84
   13690:	str	r3, [fp, #-20]	; 0xffffffec
   13694:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13698:	ldr	r3, [r3, #16]
   1369c:	ldr	r3, [r3, #200]	; 0xc8
   136a0:	str	r3, [fp, #-24]	; 0xffffffe8
   136a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   136a8:	ldr	r3, [r3, #16]
   136ac:	ldr	r3, [r3, #132]	; 0x84
   136b0:	str	r3, [fp, #-28]	; 0xffffffe4
   136b4:	ldr	r2, [fp, #-16]
   136b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   136bc:	cmp	r2, r3
   136c0:	beq	136cc <fold_edge+0xb8>
   136c4:	mov	r3, #0
   136c8:	b	13728 <fold_edge+0x114>
   136cc:	ldr	r2, [fp, #-20]	; 0xffffffec
   136d0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   136d4:	cmp	r2, r3
   136d8:	bne	13700 <fold_edge+0xec>
   136dc:	ldr	r3, [fp, #-8]
   136e0:	cmp	r3, #0
   136e4:	beq	136f4 <fold_edge+0xe0>
   136e8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   136ec:	ldr	r3, [r3, #60]	; 0x3c
   136f0:	b	13728 <fold_edge+0x114>
   136f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   136f8:	ldr	r3, [r3, #84]	; 0x54
   136fc:	b	13728 <fold_edge+0x114>
   13700:	ldr	r3, [fp, #-8]
   13704:	cmp	r3, #0
   13708:	beq	13724 <fold_edge+0x110>
   1370c:	ldr	r3, [fp, #-12]
   13710:	cmp	r3, #21
   13714:	bne	13724 <fold_edge+0x110>
   13718:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1371c:	ldr	r3, [r3, #84]	; 0x54
   13720:	b	13728 <fold_edge+0x114>
   13724:	mov	r3, #0
   13728:	mov	r0, r3
   1372c:	add	sp, fp, #0
   13730:	pop	{fp}		; (ldr fp, [sp], #4)
   13734:	bx	lr

00013738 <opt_j>:
   13738:	push	{r4, r5, r6, r7, fp, lr}
   1373c:	add	fp, sp, #20
   13740:	sub	sp, sp, #8
   13744:	str	r0, [fp, #-24]	; 0xffffffe8
   13748:	ldr	r7, [pc, #408]	; 138e8 <opt_j+0x1b0>
   1374c:	add	r7, pc, r7
   13750:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13754:	ldr	r3, [r3, #12]
   13758:	ldr	r3, [r3, #60]	; 0x3c
   1375c:	cmp	r3, #0
   13760:	beq	138d4 <opt_j+0x19c>
   13764:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13768:	ldr	r3, [r3, #12]
   1376c:	ldr	r2, [r3, #60]	; 0x3c
   13770:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13774:	ldr	r3, [r3, #12]
   13778:	ldr	r3, [r3, #84]	; 0x54
   1377c:	cmp	r2, r3
   13780:	bne	137d4 <opt_j+0x9c>
   13784:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13788:	ldr	r2, [r3, #16]
   1378c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13790:	ldr	r3, [r3, #12]
   13794:	ldr	r3, [r3, #60]	; 0x3c
   13798:	mov	r1, r3
   1379c:	mov	r0, r2
   137a0:	bl	13558 <use_conflict>
   137a4:	mov	r3, r0
   137a8:	cmp	r3, #0
   137ac:	bne	137d4 <opt_j+0x9c>
   137b0:	ldr	r3, [pc, #308]	; 138ec <opt_j+0x1b4>
   137b4:	add	r3, pc, r3
   137b8:	mov	r2, #0
   137bc:	str	r2, [r3]
   137c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   137c4:	ldr	r3, [r3, #12]
   137c8:	ldr	r2, [r3, #60]	; 0x3c
   137cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   137d0:	str	r2, [r3, #12]
   137d4:	mov	r5, #0
   137d8:	b	138bc <opt_j+0x184>
   137dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   137e0:	ldr	r2, [r3, #8]
   137e4:	mov	r3, r5
   137e8:	lsl	r3, r3, #2
   137ec:	add	r3, r2, r3
   137f0:	ldr	r4, [r3]
   137f4:	b	138b0 <opt_j+0x178>
   137f8:	mov	r3, r4
   137fc:	mov	r0, r3
   13800:	bl	f78 <ffs@plt>
   13804:	mov	r3, r0
   13808:	sub	r6, r3, #1
   1380c:	mov	r3, #1
   13810:	lsl	r3, r3, r6
   13814:	mvn	r3, r3
   13818:	and	r4, r4, r3
   1381c:	mov	r3, r5
   13820:	lsl	r3, r3, #5
   13824:	mov	r2, r6
   13828:	add	r3, r3, r2
   1382c:	mov	r6, r3
   13830:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13834:	ldr	r0, [r3, #12]
   13838:	ldr	r3, [pc, #176]	; 138f0 <opt_j+0x1b8>
   1383c:	ldr	r3, [r7, r3]
   13840:	ldr	r2, [r3]
   13844:	mov	r3, r6
   13848:	lsl	r3, r3, #2
   1384c:	add	r3, r2, r3
   13850:	ldr	r3, [r3]
   13854:	mov	r1, r3
   13858:	bl	13614 <fold_edge>
   1385c:	mov	r6, r0
   13860:	cmp	r6, #0
   13864:	beq	138b0 <opt_j+0x178>
   13868:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1386c:	ldr	r3, [r3, #16]
   13870:	mov	r1, r6
   13874:	mov	r0, r3
   13878:	bl	13558 <use_conflict>
   1387c:	mov	r3, r0
   13880:	cmp	r3, #0
   13884:	bne	138b0 <opt_j+0x178>
   13888:	ldr	r3, [pc, #100]	; 138f4 <opt_j+0x1bc>
   1388c:	add	r3, pc, r3
   13890:	mov	r2, #0
   13894:	str	r2, [r3]
   13898:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1389c:	str	r6, [r3, #12]
   138a0:	ldr	r3, [r6, #60]	; 0x3c
   138a4:	cmp	r3, #0
   138a8:	beq	138dc <opt_j+0x1a4>
   138ac:	b	137d4 <opt_j+0x9c>
   138b0:	cmp	r4, #0
   138b4:	bne	137f8 <opt_j+0xc0>
   138b8:	add	r5, r5, #1
   138bc:	ldr	r3, [pc, #52]	; 138f8 <opt_j+0x1c0>
   138c0:	add	r3, pc, r3
   138c4:	ldr	r3, [r3]
   138c8:	cmp	r5, r3
   138cc:	blt	137dc <opt_j+0xa4>
   138d0:	b	138e0 <opt_j+0x1a8>
   138d4:	nop			; (mov r0, r0)
   138d8:	b	138e0 <opt_j+0x1a8>
   138dc:	nop			; (mov r0, r0)
   138e0:	sub	sp, fp, #20
   138e4:	pop	{r4, r5, r6, r7, fp, pc}
   138e8:	.word	0x000268ac
   138ec:	.word	0x00026f8c
   138f0:	.word	0x000000f4
   138f4:	.word	0x00026eb4
   138f8:	.word	0x00026e94

000138fc <or_pullup>:
   138fc:	push	{fp}		; (str fp, [sp, #-4]!)
   13900:	add	fp, sp, #0
   13904:	sub	sp, sp, #36	; 0x24
   13908:	str	r0, [fp, #-32]	; 0xffffffe0
   1390c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13910:	ldr	r3, [r3, #112]	; 0x70
   13914:	str	r3, [fp, #-20]	; 0xffffffec
   13918:	ldr	r3, [fp, #-20]	; 0xffffffec
   1391c:	cmp	r3, #0
   13920:	beq	13bdc <or_pullup+0x2e0>
   13924:	ldr	r3, [fp, #-20]	; 0xffffffec
   13928:	ldr	r3, [r3, #16]
   1392c:	ldr	r3, [r3, #200]	; 0xc8
   13930:	str	r3, [fp, #-24]	; 0xffffffe8
   13934:	ldr	r3, [fp, #-20]	; 0xffffffec
   13938:	ldr	r3, [r3, #20]
   1393c:	str	r3, [fp, #-20]	; 0xffffffec
   13940:	b	13968 <or_pullup+0x6c>
   13944:	ldr	r3, [fp, #-20]	; 0xffffffec
   13948:	ldr	r3, [r3, #16]
   1394c:	ldr	r2, [r3, #200]	; 0xc8
   13950:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13954:	cmp	r2, r3
   13958:	bne	13be4 <or_pullup+0x2e8>
   1395c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13960:	ldr	r3, [r3, #20]
   13964:	str	r3, [fp, #-20]	; 0xffffffec
   13968:	ldr	r3, [fp, #-20]	; 0xffffffec
   1396c:	cmp	r3, #0
   13970:	bne	13944 <or_pullup+0x48>
   13974:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13978:	ldr	r3, [r3, #112]	; 0x70
   1397c:	ldr	r3, [r3, #16]
   13980:	ldr	r2, [r3, #60]	; 0x3c
   13984:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13988:	cmp	r2, r3
   1398c:	bne	139a8 <or_pullup+0xac>
   13990:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13994:	ldr	r3, [r3, #112]	; 0x70
   13998:	ldr	r3, [r3, #16]
   1399c:	add	r3, r3, #60	; 0x3c
   139a0:	str	r3, [fp, #-12]
   139a4:	b	139bc <or_pullup+0xc0>
   139a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   139ac:	ldr	r3, [r3, #112]	; 0x70
   139b0:	ldr	r3, [r3, #16]
   139b4:	add	r3, r3, #84	; 0x54
   139b8:	str	r3, [fp, #-12]
   139bc:	mov	r3, #1
   139c0:	str	r3, [fp, #-8]
   139c4:	ldr	r3, [fp, #-12]
   139c8:	ldr	r3, [r3]
   139cc:	cmp	r3, #0
   139d0:	beq	13bec <or_pullup+0x2f0>
   139d4:	ldr	r3, [fp, #-12]
   139d8:	ldr	r3, [r3]
   139dc:	ldr	r2, [r3, #60]	; 0x3c
   139e0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   139e4:	ldr	r3, [r3, #60]	; 0x3c
   139e8:	cmp	r2, r3
   139ec:	bne	13bf4 <or_pullup+0x2f8>
   139f0:	ldr	r3, [fp, #-12]
   139f4:	ldr	r3, [r3]
   139f8:	ldr	r2, [r3, #104]	; 0x68
   139fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13a00:	ldr	r3, [r3]
   13a04:	lsr	r3, r3, #5
   13a08:	lsl	r3, r3, #2
   13a0c:	add	r3, r2, r3
   13a10:	ldr	r3, [r3]
   13a14:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13a18:	ldr	r2, [r2]
   13a1c:	and	r2, r2, #31
   13a20:	mov	r1, #1
   13a24:	lsl	r2, r1, r2
   13a28:	and	r3, r3, r2
   13a2c:	cmp	r3, #0
   13a30:	beq	13bfc <or_pullup+0x300>
   13a34:	ldr	r3, [fp, #-12]
   13a38:	ldr	r3, [r3]
   13a3c:	ldr	r2, [r3, #200]	; 0xc8
   13a40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13a44:	cmp	r2, r3
   13a48:	bne	13a68 <or_pullup+0x16c>
   13a4c:	ldr	r3, [fp, #-12]
   13a50:	ldr	r3, [r3]
   13a54:	add	r3, r3, #84	; 0x54
   13a58:	str	r3, [fp, #-12]
   13a5c:	mov	r3, #0
   13a60:	str	r3, [fp, #-8]
   13a64:	b	139c4 <or_pullup+0xc8>
   13a68:	nop			; (mov r0, r0)
   13a6c:	ldr	r3, [fp, #-12]
   13a70:	ldr	r3, [r3]
   13a74:	add	r3, r3, #84	; 0x54
   13a78:	str	r3, [fp, #-16]
   13a7c:	ldr	r3, [fp, #-16]
   13a80:	ldr	r3, [r3]
   13a84:	cmp	r3, #0
   13a88:	beq	13c04 <or_pullup+0x308>
   13a8c:	ldr	r3, [fp, #-16]
   13a90:	ldr	r3, [r3]
   13a94:	ldr	r2, [r3, #60]	; 0x3c
   13a98:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13a9c:	ldr	r3, [r3, #60]	; 0x3c
   13aa0:	cmp	r2, r3
   13aa4:	bne	13c0c <or_pullup+0x310>
   13aa8:	ldr	r3, [fp, #-16]
   13aac:	ldr	r3, [r3]
   13ab0:	ldr	r2, [r3, #104]	; 0x68
   13ab4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ab8:	ldr	r3, [r3]
   13abc:	lsr	r3, r3, #5
   13ac0:	lsl	r3, r3, #2
   13ac4:	add	r3, r2, r3
   13ac8:	ldr	r3, [r3]
   13acc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13ad0:	ldr	r2, [r2]
   13ad4:	and	r2, r2, #31
   13ad8:	mov	r1, #1
   13adc:	lsl	r2, r1, r2
   13ae0:	and	r3, r3, r2
   13ae4:	cmp	r3, #0
   13ae8:	beq	13c14 <or_pullup+0x318>
   13aec:	ldr	r3, [fp, #-16]
   13af0:	ldr	r3, [r3]
   13af4:	ldr	r2, [r3, #200]	; 0xc8
   13af8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13afc:	cmp	r2, r3
   13b00:	beq	13b18 <or_pullup+0x21c>
   13b04:	ldr	r3, [fp, #-16]
   13b08:	ldr	r3, [r3]
   13b0c:	add	r3, r3, #84	; 0x54
   13b10:	str	r3, [fp, #-16]
   13b14:	b	13a7c <or_pullup+0x180>
   13b18:	nop			; (mov r0, r0)
   13b1c:	ldr	r3, [fp, #-16]
   13b20:	ldr	r3, [r3]
   13b24:	str	r3, [fp, #-28]	; 0xffffffe4
   13b28:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13b2c:	ldr	r2, [r3, #84]	; 0x54
   13b30:	ldr	r3, [fp, #-16]
   13b34:	str	r2, [r3]
   13b38:	ldr	r3, [fp, #-12]
   13b3c:	ldr	r2, [r3]
   13b40:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13b44:	str	r2, [r3, #84]	; 0x54
   13b48:	ldr	r3, [fp, #-8]
   13b4c:	cmp	r3, #0
   13b50:	beq	13bbc <or_pullup+0x2c0>
   13b54:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b58:	ldr	r3, [r3, #112]	; 0x70
   13b5c:	str	r3, [fp, #-20]	; 0xffffffec
   13b60:	b	13bac <or_pullup+0x2b0>
   13b64:	ldr	r3, [fp, #-20]	; 0xffffffec
   13b68:	ldr	r3, [r3, #16]
   13b6c:	ldr	r2, [r3, #60]	; 0x3c
   13b70:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13b74:	cmp	r2, r3
   13b78:	bne	13b90 <or_pullup+0x294>
   13b7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   13b80:	ldr	r3, [r3, #16]
   13b84:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13b88:	str	r2, [r3, #60]	; 0x3c
   13b8c:	b	13ba0 <or_pullup+0x2a4>
   13b90:	ldr	r3, [fp, #-20]	; 0xffffffec
   13b94:	ldr	r3, [r3, #16]
   13b98:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13b9c:	str	r2, [r3, #84]	; 0x54
   13ba0:	ldr	r3, [fp, #-20]	; 0xffffffec
   13ba4:	ldr	r3, [r3, #20]
   13ba8:	str	r3, [fp, #-20]	; 0xffffffec
   13bac:	ldr	r3, [fp, #-20]	; 0xffffffec
   13bb0:	cmp	r3, #0
   13bb4:	bne	13b64 <or_pullup+0x268>
   13bb8:	b	13bc8 <or_pullup+0x2cc>
   13bbc:	ldr	r3, [fp, #-12]
   13bc0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13bc4:	str	r2, [r3]
   13bc8:	ldr	r3, [pc, #84]	; 13c24 <or_pullup+0x328>
   13bcc:	add	r3, pc, r3
   13bd0:	mov	r2, #0
   13bd4:	str	r2, [r3]
   13bd8:	b	13c18 <or_pullup+0x31c>
   13bdc:	nop			; (mov r0, r0)
   13be0:	b	13c18 <or_pullup+0x31c>
   13be4:	nop			; (mov r0, r0)
   13be8:	b	13c18 <or_pullup+0x31c>
   13bec:	nop			; (mov r0, r0)
   13bf0:	b	13c18 <or_pullup+0x31c>
   13bf4:	nop			; (mov r0, r0)
   13bf8:	b	13c18 <or_pullup+0x31c>
   13bfc:	nop			; (mov r0, r0)
   13c00:	b	13c18 <or_pullup+0x31c>
   13c04:	nop			; (mov r0, r0)
   13c08:	b	13c18 <or_pullup+0x31c>
   13c0c:	nop			; (mov r0, r0)
   13c10:	b	13c18 <or_pullup+0x31c>
   13c14:	nop			; (mov r0, r0)
   13c18:	add	sp, fp, #0
   13c1c:	pop	{fp}		; (ldr fp, [sp], #4)
   13c20:	bx	lr
   13c24:	.word	0x00026b74

00013c28 <and_pullup>:
   13c28:	push	{fp}		; (str fp, [sp, #-4]!)
   13c2c:	add	fp, sp, #0
   13c30:	sub	sp, sp, #36	; 0x24
   13c34:	str	r0, [fp, #-32]	; 0xffffffe0
   13c38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13c3c:	ldr	r3, [r3, #112]	; 0x70
   13c40:	str	r3, [fp, #-20]	; 0xffffffec
   13c44:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c48:	cmp	r3, #0
   13c4c:	beq	13f08 <and_pullup+0x2e0>
   13c50:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c54:	ldr	r3, [r3, #16]
   13c58:	ldr	r3, [r3, #200]	; 0xc8
   13c5c:	str	r3, [fp, #-24]	; 0xffffffe8
   13c60:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c64:	ldr	r3, [r3, #20]
   13c68:	str	r3, [fp, #-20]	; 0xffffffec
   13c6c:	b	13c94 <and_pullup+0x6c>
   13c70:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c74:	ldr	r3, [r3, #16]
   13c78:	ldr	r2, [r3, #200]	; 0xc8
   13c7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13c80:	cmp	r2, r3
   13c84:	bne	13f10 <and_pullup+0x2e8>
   13c88:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c8c:	ldr	r3, [r3, #20]
   13c90:	str	r3, [fp, #-20]	; 0xffffffec
   13c94:	ldr	r3, [fp, #-20]	; 0xffffffec
   13c98:	cmp	r3, #0
   13c9c:	bne	13c70 <and_pullup+0x48>
   13ca0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ca4:	ldr	r3, [r3, #112]	; 0x70
   13ca8:	ldr	r3, [r3, #16]
   13cac:	ldr	r2, [r3, #60]	; 0x3c
   13cb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13cb4:	cmp	r2, r3
   13cb8:	bne	13cd4 <and_pullup+0xac>
   13cbc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13cc0:	ldr	r3, [r3, #112]	; 0x70
   13cc4:	ldr	r3, [r3, #16]
   13cc8:	add	r3, r3, #60	; 0x3c
   13ccc:	str	r3, [fp, #-12]
   13cd0:	b	13ce8 <and_pullup+0xc0>
   13cd4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13cd8:	ldr	r3, [r3, #112]	; 0x70
   13cdc:	ldr	r3, [r3, #16]
   13ce0:	add	r3, r3, #84	; 0x54
   13ce4:	str	r3, [fp, #-12]
   13ce8:	mov	r3, #1
   13cec:	str	r3, [fp, #-8]
   13cf0:	ldr	r3, [fp, #-12]
   13cf4:	ldr	r3, [r3]
   13cf8:	cmp	r3, #0
   13cfc:	beq	13f18 <and_pullup+0x2f0>
   13d00:	ldr	r3, [fp, #-12]
   13d04:	ldr	r3, [r3]
   13d08:	ldr	r2, [r3, #84]	; 0x54
   13d0c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d10:	ldr	r3, [r3, #84]	; 0x54
   13d14:	cmp	r2, r3
   13d18:	bne	13f20 <and_pullup+0x2f8>
   13d1c:	ldr	r3, [fp, #-12]
   13d20:	ldr	r3, [r3]
   13d24:	ldr	r2, [r3, #104]	; 0x68
   13d28:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13d2c:	ldr	r3, [r3]
   13d30:	lsr	r3, r3, #5
   13d34:	lsl	r3, r3, #2
   13d38:	add	r3, r2, r3
   13d3c:	ldr	r3, [r3]
   13d40:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13d44:	ldr	r2, [r2]
   13d48:	and	r2, r2, #31
   13d4c:	mov	r1, #1
   13d50:	lsl	r2, r1, r2
   13d54:	and	r3, r3, r2
   13d58:	cmp	r3, #0
   13d5c:	beq	13f28 <and_pullup+0x300>
   13d60:	ldr	r3, [fp, #-12]
   13d64:	ldr	r3, [r3]
   13d68:	ldr	r2, [r3, #200]	; 0xc8
   13d6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13d70:	cmp	r2, r3
   13d74:	bne	13d94 <and_pullup+0x16c>
   13d78:	ldr	r3, [fp, #-12]
   13d7c:	ldr	r3, [r3]
   13d80:	add	r3, r3, #60	; 0x3c
   13d84:	str	r3, [fp, #-12]
   13d88:	mov	r3, #0
   13d8c:	str	r3, [fp, #-8]
   13d90:	b	13cf0 <and_pullup+0xc8>
   13d94:	nop			; (mov r0, r0)
   13d98:	ldr	r3, [fp, #-12]
   13d9c:	ldr	r3, [r3]
   13da0:	add	r3, r3, #60	; 0x3c
   13da4:	str	r3, [fp, #-16]
   13da8:	ldr	r3, [fp, #-16]
   13dac:	ldr	r3, [r3]
   13db0:	cmp	r3, #0
   13db4:	beq	13f30 <and_pullup+0x308>
   13db8:	ldr	r3, [fp, #-16]
   13dbc:	ldr	r3, [r3]
   13dc0:	ldr	r2, [r3, #84]	; 0x54
   13dc4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13dc8:	ldr	r3, [r3, #84]	; 0x54
   13dcc:	cmp	r2, r3
   13dd0:	bne	13f38 <and_pullup+0x310>
   13dd4:	ldr	r3, [fp, #-16]
   13dd8:	ldr	r3, [r3]
   13ddc:	ldr	r2, [r3, #104]	; 0x68
   13de0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13de4:	ldr	r3, [r3]
   13de8:	lsr	r3, r3, #5
   13dec:	lsl	r3, r3, #2
   13df0:	add	r3, r2, r3
   13df4:	ldr	r3, [r3]
   13df8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13dfc:	ldr	r2, [r2]
   13e00:	and	r2, r2, #31
   13e04:	mov	r1, #1
   13e08:	lsl	r2, r1, r2
   13e0c:	and	r3, r3, r2
   13e10:	cmp	r3, #0
   13e14:	beq	13f40 <and_pullup+0x318>
   13e18:	ldr	r3, [fp, #-16]
   13e1c:	ldr	r3, [r3]
   13e20:	ldr	r2, [r3, #200]	; 0xc8
   13e24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13e28:	cmp	r2, r3
   13e2c:	beq	13e44 <and_pullup+0x21c>
   13e30:	ldr	r3, [fp, #-16]
   13e34:	ldr	r3, [r3]
   13e38:	add	r3, r3, #60	; 0x3c
   13e3c:	str	r3, [fp, #-16]
   13e40:	b	13da8 <and_pullup+0x180>
   13e44:	nop			; (mov r0, r0)
   13e48:	ldr	r3, [fp, #-16]
   13e4c:	ldr	r3, [r3]
   13e50:	str	r3, [fp, #-28]	; 0xffffffe4
   13e54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13e58:	ldr	r2, [r3, #60]	; 0x3c
   13e5c:	ldr	r3, [fp, #-16]
   13e60:	str	r2, [r3]
   13e64:	ldr	r3, [fp, #-12]
   13e68:	ldr	r2, [r3]
   13e6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13e70:	str	r2, [r3, #60]	; 0x3c
   13e74:	ldr	r3, [fp, #-8]
   13e78:	cmp	r3, #0
   13e7c:	beq	13ee8 <and_pullup+0x2c0>
   13e80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13e84:	ldr	r3, [r3, #112]	; 0x70
   13e88:	str	r3, [fp, #-20]	; 0xffffffec
   13e8c:	b	13ed8 <and_pullup+0x2b0>
   13e90:	ldr	r3, [fp, #-20]	; 0xffffffec
   13e94:	ldr	r3, [r3, #16]
   13e98:	ldr	r2, [r3, #60]	; 0x3c
   13e9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ea0:	cmp	r2, r3
   13ea4:	bne	13ebc <and_pullup+0x294>
   13ea8:	ldr	r3, [fp, #-20]	; 0xffffffec
   13eac:	ldr	r3, [r3, #16]
   13eb0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13eb4:	str	r2, [r3, #60]	; 0x3c
   13eb8:	b	13ecc <and_pullup+0x2a4>
   13ebc:	ldr	r3, [fp, #-20]	; 0xffffffec
   13ec0:	ldr	r3, [r3, #16]
   13ec4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13ec8:	str	r2, [r3, #84]	; 0x54
   13ecc:	ldr	r3, [fp, #-20]	; 0xffffffec
   13ed0:	ldr	r3, [r3, #20]
   13ed4:	str	r3, [fp, #-20]	; 0xffffffec
   13ed8:	ldr	r3, [fp, #-20]	; 0xffffffec
   13edc:	cmp	r3, #0
   13ee0:	bne	13e90 <and_pullup+0x268>
   13ee4:	b	13ef4 <and_pullup+0x2cc>
   13ee8:	ldr	r3, [fp, #-12]
   13eec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13ef0:	str	r2, [r3]
   13ef4:	ldr	r3, [pc, #84]	; 13f50 <and_pullup+0x328>
   13ef8:	add	r3, pc, r3
   13efc:	mov	r2, #0
   13f00:	str	r2, [r3]
   13f04:	b	13f44 <and_pullup+0x31c>
   13f08:	nop			; (mov r0, r0)
   13f0c:	b	13f44 <and_pullup+0x31c>
   13f10:	nop			; (mov r0, r0)
   13f14:	b	13f44 <and_pullup+0x31c>
   13f18:	nop			; (mov r0, r0)
   13f1c:	b	13f44 <and_pullup+0x31c>
   13f20:	nop			; (mov r0, r0)
   13f24:	b	13f44 <and_pullup+0x31c>
   13f28:	nop			; (mov r0, r0)
   13f2c:	b	13f44 <and_pullup+0x31c>
   13f30:	nop			; (mov r0, r0)
   13f34:	b	13f44 <and_pullup+0x31c>
   13f38:	nop			; (mov r0, r0)
   13f3c:	b	13f44 <and_pullup+0x31c>
   13f40:	nop			; (mov r0, r0)
   13f44:	add	sp, fp, #0
   13f48:	pop	{fp}		; (ldr fp, [sp], #4)
   13f4c:	bx	lr
   13f50:	.word	0x00026848

00013f54 <opt_blks>:
   13f54:	push	{r4, fp, lr}
   13f58:	add	fp, sp, #8
   13f5c:	sub	sp, sp, #28
   13f60:	str	r0, [fp, #-32]	; 0xffffffe0
   13f64:	str	r1, [fp, #-36]	; 0xffffffdc
   13f68:	ldr	r4, [pc, #416]	; 14110 <opt_blks+0x1bc>
   13f6c:	add	r4, pc, r4
   13f70:	bl	11838 <init_val>
   13f74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13f78:	ldr	r3, [r3, #36]	; 0x24
   13f7c:	str	r3, [fp, #-24]	; 0xffffffe8
   13f80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13f84:	bl	14158 <find_inedges>
   13f88:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13f8c:	str	r3, [fp, #-16]
   13f90:	b	13fe8 <opt_blks+0x94>
   13f94:	ldr	r3, [pc, #376]	; 14114 <opt_blks+0x1c0>
   13f98:	ldr	r3, [r4, r3]
   13f9c:	ldr	r2, [r3]
   13fa0:	ldr	r3, [fp, #-16]
   13fa4:	lsl	r3, r3, #2
   13fa8:	add	r3, r2, r3
   13fac:	ldr	r3, [r3]
   13fb0:	str	r3, [fp, #-20]	; 0xffffffec
   13fb4:	b	13fd0 <opt_blks+0x7c>
   13fb8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13fbc:	ldr	r0, [fp, #-20]	; 0xffffffec
   13fc0:	bl	132e8 <opt_blk>
   13fc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   13fc8:	ldr	r3, [r3, #100]	; 0x64
   13fcc:	str	r3, [fp, #-20]	; 0xffffffec
   13fd0:	ldr	r3, [fp, #-20]	; 0xffffffec
   13fd4:	cmp	r3, #0
   13fd8:	bne	13fb8 <opt_blks+0x64>
   13fdc:	ldr	r3, [fp, #-16]
   13fe0:	sub	r3, r3, #1
   13fe4:	str	r3, [fp, #-16]
   13fe8:	ldr	r3, [fp, #-16]
   13fec:	cmp	r3, #0
   13ff0:	bge	13f94 <opt_blks+0x40>
   13ff4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   13ff8:	cmp	r3, #0
   13ffc:	bne	14104 <opt_blks+0x1b0>
   14000:	mov	r3, #1
   14004:	str	r3, [fp, #-16]
   14008:	b	14074 <opt_blks+0x120>
   1400c:	ldr	r3, [pc, #256]	; 14114 <opt_blks+0x1c0>
   14010:	ldr	r3, [r4, r3]
   14014:	ldr	r2, [r3]
   14018:	ldr	r3, [fp, #-16]
   1401c:	lsl	r3, r3, #2
   14020:	add	r3, r2, r3
   14024:	ldr	r3, [r3]
   14028:	str	r3, [fp, #-20]	; 0xffffffec
   1402c:	b	1405c <opt_blks+0x108>
   14030:	ldr	r3, [fp, #-20]	; 0xffffffec
   14034:	add	r3, r3, #48	; 0x30
   14038:	mov	r0, r3
   1403c:	bl	13738 <opt_j>
   14040:	ldr	r3, [fp, #-20]	; 0xffffffec
   14044:	add	r3, r3, #72	; 0x48
   14048:	mov	r0, r3
   1404c:	bl	13738 <opt_j>
   14050:	ldr	r3, [fp, #-20]	; 0xffffffec
   14054:	ldr	r3, [r3, #100]	; 0x64
   14058:	str	r3, [fp, #-20]	; 0xffffffec
   1405c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14060:	cmp	r3, #0
   14064:	bne	14030 <opt_blks+0xdc>
   14068:	ldr	r3, [fp, #-16]
   1406c:	add	r3, r3, #1
   14070:	str	r3, [fp, #-16]
   14074:	ldr	r2, [fp, #-16]
   14078:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1407c:	cmp	r2, r3
   14080:	ble	1400c <opt_blks+0xb8>
   14084:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14088:	bl	14158 <find_inedges>
   1408c:	mov	r3, #1
   14090:	str	r3, [fp, #-16]
   14094:	b	140f0 <opt_blks+0x19c>
   14098:	ldr	r3, [pc, #116]	; 14114 <opt_blks+0x1c0>
   1409c:	ldr	r3, [r4, r3]
   140a0:	ldr	r2, [r3]
   140a4:	ldr	r3, [fp, #-16]
   140a8:	lsl	r3, r3, #2
   140ac:	add	r3, r2, r3
   140b0:	ldr	r3, [r3]
   140b4:	str	r3, [fp, #-20]	; 0xffffffec
   140b8:	b	140d8 <opt_blks+0x184>
   140bc:	ldr	r0, [fp, #-20]	; 0xffffffec
   140c0:	bl	138fc <or_pullup>
   140c4:	ldr	r0, [fp, #-20]	; 0xffffffec
   140c8:	bl	13c28 <and_pullup>
   140cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   140d0:	ldr	r3, [r3, #100]	; 0x64
   140d4:	str	r3, [fp, #-20]	; 0xffffffec
   140d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   140dc:	cmp	r3, #0
   140e0:	bne	140bc <opt_blks+0x168>
   140e4:	ldr	r3, [fp, #-16]
   140e8:	add	r3, r3, #1
   140ec:	str	r3, [fp, #-16]
   140f0:	ldr	r2, [fp, #-16]
   140f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   140f8:	cmp	r2, r3
   140fc:	ble	14098 <opt_blks+0x144>
   14100:	b	14108 <opt_blks+0x1b4>
   14104:	nop			; (mov r0, r0)
   14108:	sub	sp, fp, #8
   1410c:	pop	{r4, fp, pc}
   14110:	.word	0x0002608c
   14114:	.word	0x000000d4

00014118 <link_inedge>:
   14118:	push	{fp}		; (str fp, [sp, #-4]!)
   1411c:	add	fp, sp, #0
   14120:	sub	sp, sp, #12
   14124:	str	r0, [fp, #-8]
   14128:	str	r1, [fp, #-12]
   1412c:	ldr	r3, [fp, #-12]
   14130:	ldr	r2, [r3, #112]	; 0x70
   14134:	ldr	r3, [fp, #-8]
   14138:	str	r2, [r3, #20]
   1413c:	ldr	r3, [fp, #-12]
   14140:	ldr	r2, [fp, #-8]
   14144:	str	r2, [r3, #112]	; 0x70
   14148:	nop			; (mov r0, r0)
   1414c:	add	sp, fp, #0
   14150:	pop	{fp}		; (ldr fp, [sp], #4)
   14154:	bx	lr

00014158 <find_inedges>:
   14158:	push	{r4, fp, lr}
   1415c:	add	fp, sp, #8
   14160:	sub	sp, sp, #20
   14164:	str	r0, [fp, #-24]	; 0xffffffe8
   14168:	ldr	r4, [pc, #252]	; 1426c <find_inedges+0x114>
   1416c:	add	r4, pc, r4
   14170:	mov	r3, #0
   14174:	str	r3, [fp, #-16]
   14178:	b	141ac <find_inedges+0x54>
   1417c:	ldr	r3, [pc, #236]	; 14270 <find_inedges+0x118>
   14180:	ldr	r3, [r4, r3]
   14184:	ldr	r2, [r3]
   14188:	ldr	r3, [fp, #-16]
   1418c:	lsl	r3, r3, #2
   14190:	add	r3, r2, r3
   14194:	ldr	r3, [r3]
   14198:	mov	r2, #0
   1419c:	str	r2, [r3, #112]	; 0x70
   141a0:	ldr	r3, [fp, #-16]
   141a4:	add	r3, r3, #1
   141a8:	str	r3, [fp, #-16]
   141ac:	ldr	r3, [pc, #192]	; 14274 <find_inedges+0x11c>
   141b0:	add	r3, pc, r3
   141b4:	ldr	r3, [r3]
   141b8:	ldr	r2, [fp, #-16]
   141bc:	cmp	r2, r3
   141c0:	blt	1417c <find_inedges+0x24>
   141c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   141c8:	ldr	r3, [r3, #36]	; 0x24
   141cc:	str	r3, [fp, #-16]
   141d0:	b	14254 <find_inedges+0xfc>
   141d4:	ldr	r3, [pc, #156]	; 14278 <find_inedges+0x120>
   141d8:	ldr	r3, [r4, r3]
   141dc:	ldr	r2, [r3]
   141e0:	ldr	r3, [fp, #-16]
   141e4:	lsl	r3, r3, #2
   141e8:	add	r3, r2, r3
   141ec:	ldr	r3, [r3]
   141f0:	str	r3, [fp, #-20]	; 0xffffffec
   141f4:	b	1423c <find_inedges+0xe4>
   141f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   141fc:	add	r2, r3, #48	; 0x30
   14200:	ldr	r3, [fp, #-20]	; 0xffffffec
   14204:	ldr	r3, [r3, #60]	; 0x3c
   14208:	mov	r1, r3
   1420c:	mov	r0, r2
   14210:	bl	14118 <link_inedge>
   14214:	ldr	r3, [fp, #-20]	; 0xffffffec
   14218:	add	r2, r3, #72	; 0x48
   1421c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14220:	ldr	r3, [r3, #84]	; 0x54
   14224:	mov	r1, r3
   14228:	mov	r0, r2
   1422c:	bl	14118 <link_inedge>
   14230:	ldr	r3, [fp, #-20]	; 0xffffffec
   14234:	ldr	r3, [r3, #100]	; 0x64
   14238:	str	r3, [fp, #-20]	; 0xffffffec
   1423c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14240:	cmp	r3, #0
   14244:	bne	141f8 <find_inedges+0xa0>
   14248:	ldr	r3, [fp, #-16]
   1424c:	sub	r3, r3, #1
   14250:	str	r3, [fp, #-16]
   14254:	ldr	r3, [fp, #-16]
   14258:	cmp	r3, #0
   1425c:	bgt	141d4 <find_inedges+0x7c>
   14260:	nop			; (mov r0, r0)
   14264:	sub	sp, fp, #8
   14268:	pop	{r4, fp, pc}
   1426c:	.word	0x00025e8c
   14270:	.word	0x000000dc
   14274:	.word	0x00026598
   14278:	.word	0x000000d4

0001427c <opt_root>:
   1427c:	push	{fp, lr}
   14280:	add	fp, sp, #4
   14284:	sub	sp, sp, #16
   14288:	str	r0, [fp, #-16]
   1428c:	ldr	r3, [fp, #-16]
   14290:	ldr	r3, [r3]
   14294:	ldr	r3, [r3, #4]
   14298:	str	r3, [fp, #-8]
   1429c:	ldr	r3, [fp, #-16]
   142a0:	ldr	r3, [r3]
   142a4:	mov	r2, #0
   142a8:	str	r2, [r3, #4]
   142ac:	b	142c4 <opt_root+0x48>
   142b0:	ldr	r3, [fp, #-16]
   142b4:	ldr	r3, [r3]
   142b8:	ldr	r2, [r3, #60]	; 0x3c
   142bc:	ldr	r3, [fp, #-16]
   142c0:	str	r2, [r3]
   142c4:	ldr	r3, [fp, #-16]
   142c8:	ldr	r3, [r3]
   142cc:	ldr	r3, [r3, #8]
   142d0:	and	r3, r3, #7
   142d4:	cmp	r3, #5
   142d8:	bne	142fc <opt_root+0x80>
   142dc:	ldr	r3, [fp, #-16]
   142e0:	ldr	r3, [r3]
   142e4:	ldr	r2, [r3, #60]	; 0x3c
   142e8:	ldr	r3, [fp, #-16]
   142ec:	ldr	r3, [r3]
   142f0:	ldr	r3, [r3, #84]	; 0x54
   142f4:	cmp	r2, r3
   142f8:	beq	142b0 <opt_root+0x34>
   142fc:	ldr	r3, [fp, #-16]
   14300:	ldr	r3, [r3]
   14304:	ldr	r3, [r3, #4]
   14308:	str	r3, [fp, #-12]
   1430c:	ldr	r3, [fp, #-12]
   14310:	cmp	r3, #0
   14314:	beq	14324 <opt_root+0xa8>
   14318:	ldr	r1, [fp, #-12]
   1431c:	ldr	r0, [fp, #-8]
   14320:	bl	d1b8 <sf_append>
   14324:	ldr	r3, [fp, #-16]
   14328:	ldr	r3, [r3]
   1432c:	ldr	r2, [fp, #-8]
   14330:	str	r2, [r3, #4]
   14334:	ldr	r3, [fp, #-16]
   14338:	ldr	r3, [r3]
   1433c:	ldr	r3, [r3, #8]
   14340:	and	r3, r3, #7
   14344:	cmp	r3, #6
   14348:	bne	1435c <opt_root+0xe0>
   1434c:	ldr	r3, [fp, #-16]
   14350:	ldr	r3, [r3]
   14354:	mov	r2, #0
   14358:	str	r2, [r3, #4]
   1435c:	nop			; (mov r0, r0)
   14360:	sub	sp, fp, #4
   14364:	pop	{fp, pc}

00014368 <opt_loop>:
   14368:	push	{fp, lr}
   1436c:	add	fp, sp, #4
   14370:	sub	sp, sp, #8
   14374:	str	r0, [fp, #-8]
   14378:	str	r1, [fp, #-12]
   1437c:	ldr	r3, [pc, #92]	; 143e0 <opt_loop+0x78>
   14380:	add	r3, pc, r3
   14384:	mov	r2, #1
   14388:	str	r2, [r3]
   1438c:	ldr	r0, [fp, #-8]
   14390:	bl	10b28 <find_levels>
   14394:	ldr	r0, [fp, #-8]
   14398:	bl	10bac <find_dom>
   1439c:	ldr	r0, [fp, #-8]
   143a0:	bl	11098 <find_closure>
   143a4:	ldr	r0, [fp, #-8]
   143a8:	bl	116cc <find_ud>
   143ac:	ldr	r0, [fp, #-8]
   143b0:	bl	10f28 <find_edom>
   143b4:	ldr	r1, [fp, #-12]
   143b8:	ldr	r0, [fp, #-8]
   143bc:	bl	13f54 <opt_blks>
   143c0:	ldr	r3, [pc, #28]	; 143e4 <opt_loop+0x7c>
   143c4:	add	r3, pc, r3
   143c8:	ldr	r3, [r3]
   143cc:	cmp	r3, #0
   143d0:	beq	1437c <opt_loop+0x14>
   143d4:	nop			; (mov r0, r0)
   143d8:	sub	sp, fp, #4
   143dc:	pop	{fp, pc}
   143e0:	.word	0x000263c0
   143e4:	.word	0x0002637c

000143e8 <sf_bpf_optimize>:
   143e8:	push	{fp, lr}
   143ec:	add	fp, sp, #4
   143f0:	sub	sp, sp, #16
   143f4:	str	r0, [fp, #-16]
   143f8:	ldr	r3, [fp, #-16]
   143fc:	ldr	r3, [r3]
   14400:	str	r3, [fp, #-8]
   14404:	ldr	r0, [fp, #-8]
   14408:	bl	14d60 <opt_init>
   1440c:	mov	r1, #0
   14410:	ldr	r0, [fp, #-8]
   14414:	bl	14368 <opt_loop>
   14418:	mov	r1, #1
   1441c:	ldr	r0, [fp, #-8]
   14420:	bl	14368 <opt_loop>
   14424:	ldr	r0, [fp, #-8]
   14428:	bl	146d4 <intern_blocks>
   1442c:	ldr	r0, [fp, #-16]
   14430:	bl	1427c <opt_root>
   14434:	bl	14a00 <opt_cleanup>
   14438:	nop			; (mov r0, r0)
   1443c:	sub	sp, fp, #4
   14440:	pop	{fp, pc}

00014444 <make_marks>:
   14444:	push	{fp, lr}
   14448:	add	fp, sp, #4
   1444c:	sub	sp, sp, #8
   14450:	str	r0, [fp, #-8]
   14454:	ldr	r3, [fp, #-8]
   14458:	ldr	r2, [r3, #24]
   1445c:	ldr	r3, [pc, #96]	; 144c4 <make_marks+0x80>
   14460:	add	r3, pc, r3
   14464:	ldr	r3, [r3]
   14468:	cmp	r2, r3
   1446c:	beq	144b8 <make_marks+0x74>
   14470:	ldr	r3, [pc, #80]	; 144c8 <make_marks+0x84>
   14474:	add	r3, pc, r3
   14478:	ldr	r2, [r3]
   1447c:	ldr	r3, [fp, #-8]
   14480:	str	r2, [r3, #24]
   14484:	ldr	r3, [fp, #-8]
   14488:	ldr	r3, [r3, #8]
   1448c:	and	r3, r3, #7
   14490:	cmp	r3, #6
   14494:	beq	144b8 <make_marks+0x74>
   14498:	ldr	r3, [fp, #-8]
   1449c:	ldr	r3, [r3, #60]	; 0x3c
   144a0:	mov	r0, r3
   144a4:	bl	14444 <make_marks>
   144a8:	ldr	r3, [fp, #-8]
   144ac:	ldr	r3, [r3, #84]	; 0x54
   144b0:	mov	r0, r3
   144b4:	bl	14444 <make_marks>
   144b8:	nop			; (mov r0, r0)
   144bc:	sub	sp, fp, #4
   144c0:	pop	{fp, pc}
   144c4:	.word	0x000262e4
   144c8:	.word	0x000262d0

000144cc <mark_code>:
   144cc:	push	{fp, lr}
   144d0:	add	fp, sp, #4
   144d4:	sub	sp, sp, #8
   144d8:	str	r0, [fp, #-8]
   144dc:	ldr	r3, [pc, #40]	; 1450c <mark_code+0x40>
   144e0:	add	r3, pc, r3
   144e4:	ldr	r3, [r3]
   144e8:	add	r2, r3, #1
   144ec:	ldr	r3, [pc, #28]	; 14510 <mark_code+0x44>
   144f0:	add	r3, pc, r3
   144f4:	str	r2, [r3]
   144f8:	ldr	r0, [fp, #-8]
   144fc:	bl	14444 <make_marks>
   14500:	nop			; (mov r0, r0)
   14504:	sub	sp, fp, #4
   14508:	pop	{fp, pc}
   1450c:	.word	0x00026264
   14510:	.word	0x00026254

00014514 <eq_slist>:
   14514:	push	{fp}		; (str fp, [sp, #-4]!)
   14518:	add	fp, sp, #0
   1451c:	sub	sp, sp, #12
   14520:	str	r0, [fp, #-8]
   14524:	str	r1, [fp, #-12]
   14528:	b	14538 <eq_slist+0x24>
   1452c:	ldr	r3, [fp, #-8]
   14530:	ldr	r3, [r3, #16]
   14534:	str	r3, [fp, #-8]
   14538:	ldr	r3, [fp, #-8]
   1453c:	cmp	r3, #0
   14540:	beq	14564 <eq_slist+0x50>
   14544:	ldr	r3, [fp, #-8]
   14548:	ldr	r3, [r3]
   1454c:	cmn	r3, #1
   14550:	beq	1452c <eq_slist+0x18>
   14554:	b	14564 <eq_slist+0x50>
   14558:	ldr	r3, [fp, #-12]
   1455c:	ldr	r3, [r3, #16]
   14560:	str	r3, [fp, #-12]
   14564:	ldr	r3, [fp, #-12]
   14568:	cmp	r3, #0
   1456c:	beq	14580 <eq_slist+0x6c>
   14570:	ldr	r3, [fp, #-12]
   14574:	ldr	r3, [r3]
   14578:	cmn	r3, #1
   1457c:	beq	14558 <eq_slist+0x44>
   14580:	ldr	r3, [fp, #-8]
   14584:	cmp	r3, #0
   14588:	bne	145a4 <eq_slist+0x90>
   1458c:	ldr	r3, [fp, #-12]
   14590:	cmp	r3, #0
   14594:	moveq	r3, #1
   14598:	movne	r3, #0
   1459c:	uxtb	r3, r3
   145a0:	b	1461c <eq_slist+0x108>
   145a4:	ldr	r3, [fp, #-12]
   145a8:	cmp	r3, #0
   145ac:	bne	145c8 <eq_slist+0xb4>
   145b0:	ldr	r3, [fp, #-8]
   145b4:	cmp	r3, #0
   145b8:	moveq	r3, #1
   145bc:	movne	r3, #0
   145c0:	uxtb	r3, r3
   145c4:	b	1461c <eq_slist+0x108>
   145c8:	ldr	r3, [fp, #-8]
   145cc:	ldr	r2, [r3]
   145d0:	ldr	r3, [fp, #-12]
   145d4:	ldr	r3, [r3]
   145d8:	cmp	r2, r3
   145dc:	bne	145f8 <eq_slist+0xe4>
   145e0:	ldr	r3, [fp, #-8]
   145e4:	ldr	r2, [r3, #12]
   145e8:	ldr	r3, [fp, #-12]
   145ec:	ldr	r3, [r3, #12]
   145f0:	cmp	r2, r3
   145f4:	beq	14600 <eq_slist+0xec>
   145f8:	mov	r3, #0
   145fc:	b	1461c <eq_slist+0x108>
   14600:	ldr	r3, [fp, #-8]
   14604:	ldr	r3, [r3, #16]
   14608:	str	r3, [fp, #-8]
   1460c:	ldr	r3, [fp, #-12]
   14610:	ldr	r3, [r3, #16]
   14614:	str	r3, [fp, #-12]
   14618:	b	14538 <eq_slist+0x24>
   1461c:	mov	r0, r3
   14620:	add	sp, fp, #0
   14624:	pop	{fp}		; (ldr fp, [sp], #4)
   14628:	bx	lr

0001462c <eq_blk>:
   1462c:	push	{fp, lr}
   14630:	add	fp, sp, #4
   14634:	sub	sp, sp, #8
   14638:	str	r0, [fp, #-8]
   1463c:	str	r1, [fp, #-12]
   14640:	ldr	r3, [fp, #-8]
   14644:	ldr	r2, [r3, #8]
   14648:	ldr	r3, [fp, #-12]
   1464c:	ldr	r3, [r3, #8]
   14650:	cmp	r2, r3
   14654:	bne	146c4 <eq_blk+0x98>
   14658:	ldr	r3, [fp, #-8]
   1465c:	ldr	r2, [r3, #20]
   14660:	ldr	r3, [fp, #-12]
   14664:	ldr	r3, [r3, #20]
   14668:	cmp	r2, r3
   1466c:	bne	146c4 <eq_blk+0x98>
   14670:	ldr	r3, [fp, #-8]
   14674:	ldr	r2, [r3, #60]	; 0x3c
   14678:	ldr	r3, [fp, #-12]
   1467c:	ldr	r3, [r3, #60]	; 0x3c
   14680:	cmp	r2, r3
   14684:	bne	146c4 <eq_blk+0x98>
   14688:	ldr	r3, [fp, #-8]
   1468c:	ldr	r2, [r3, #84]	; 0x54
   14690:	ldr	r3, [fp, #-12]
   14694:	ldr	r3, [r3, #84]	; 0x54
   14698:	cmp	r2, r3
   1469c:	bne	146c4 <eq_blk+0x98>
   146a0:	ldr	r3, [fp, #-8]
   146a4:	ldr	r2, [r3, #4]
   146a8:	ldr	r3, [fp, #-12]
   146ac:	ldr	r3, [r3, #4]
   146b0:	mov	r1, r3
   146b4:	mov	r0, r2
   146b8:	bl	14514 <eq_slist>
   146bc:	mov	r3, r0
   146c0:	b	146c8 <eq_blk+0x9c>
   146c4:	mov	r3, #0
   146c8:	mov	r0, r3
   146cc:	sub	sp, fp, #4
   146d0:	pop	{fp, pc}

000146d4 <intern_blocks>:
   146d4:	push	{r4, fp, lr}
   146d8:	add	fp, sp, #8
   146dc:	sub	sp, sp, #28
   146e0:	str	r0, [fp, #-32]	; 0xffffffe0
   146e4:	ldr	r4, [pc, #756]	; 149e0 <intern_blocks+0x30c>
   146e8:	add	r4, pc, r4
   146ec:	mov	r3, #1
   146f0:	str	r3, [fp, #-24]	; 0xffffffe8
   146f4:	mov	r3, #0
   146f8:	str	r3, [fp, #-16]
   146fc:	b	14730 <intern_blocks+0x5c>
   14700:	ldr	r3, [pc, #732]	; 149e4 <intern_blocks+0x310>
   14704:	ldr	r3, [r4, r3]
   14708:	ldr	r2, [r3]
   1470c:	ldr	r3, [fp, #-16]
   14710:	lsl	r3, r3, #2
   14714:	add	r3, r2, r3
   14718:	ldr	r3, [r3]
   1471c:	mov	r2, #0
   14720:	str	r2, [r3, #100]	; 0x64
   14724:	ldr	r3, [fp, #-16]
   14728:	add	r3, r3, #1
   1472c:	str	r3, [fp, #-16]
   14730:	ldr	r3, [pc, #688]	; 149e8 <intern_blocks+0x314>
   14734:	add	r3, pc, r3
   14738:	ldr	r3, [r3]
   1473c:	ldr	r2, [fp, #-16]
   14740:	cmp	r2, r3
   14744:	blt	14700 <intern_blocks+0x2c>
   14748:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1474c:	bl	144cc <mark_code>
   14750:	ldr	r3, [pc, #660]	; 149ec <intern_blocks+0x318>
   14754:	add	r3, pc, r3
   14758:	ldr	r3, [r3]
   1475c:	sub	r3, r3, #1
   14760:	str	r3, [fp, #-16]
   14764:	b	148e4 <intern_blocks+0x210>
   14768:	ldr	r3, [pc, #628]	; 149e4 <intern_blocks+0x310>
   1476c:	ldr	r3, [r4, r3]
   14770:	ldr	r2, [r3]
   14774:	ldr	r3, [fp, #-16]
   14778:	lsl	r3, r3, #2
   1477c:	add	r3, r2, r3
   14780:	ldr	r3, [r3]
   14784:	ldr	r2, [r3, #24]
   14788:	ldr	r3, [pc, #608]	; 149f0 <intern_blocks+0x31c>
   1478c:	add	r3, pc, r3
   14790:	ldr	r3, [r3]
   14794:	cmp	r2, r3
   14798:	beq	147a0 <intern_blocks+0xcc>
   1479c:	b	148e4 <intern_blocks+0x210>
   147a0:	ldr	r3, [fp, #-16]
   147a4:	add	r3, r3, #1
   147a8:	str	r3, [fp, #-20]	; 0xffffffec
   147ac:	b	148cc <intern_blocks+0x1f8>
   147b0:	ldr	r3, [pc, #556]	; 149e4 <intern_blocks+0x310>
   147b4:	ldr	r3, [r4, r3]
   147b8:	ldr	r2, [r3]
   147bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   147c0:	lsl	r3, r3, #2
   147c4:	add	r3, r2, r3
   147c8:	ldr	r3, [r3]
   147cc:	ldr	r2, [r3, #24]
   147d0:	ldr	r3, [pc, #540]	; 149f4 <intern_blocks+0x320>
   147d4:	add	r3, pc, r3
   147d8:	ldr	r3, [r3]
   147dc:	cmp	r2, r3
   147e0:	bne	148bc <intern_blocks+0x1e8>
   147e4:	ldr	r3, [pc, #504]	; 149e4 <intern_blocks+0x310>
   147e8:	ldr	r3, [r4, r3]
   147ec:	ldr	r2, [r3]
   147f0:	ldr	r3, [fp, #-16]
   147f4:	lsl	r3, r3, #2
   147f8:	add	r3, r2, r3
   147fc:	ldr	r0, [r3]
   14800:	ldr	r3, [pc, #476]	; 149e4 <intern_blocks+0x310>
   14804:	ldr	r3, [r4, r3]
   14808:	ldr	r2, [r3]
   1480c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14810:	lsl	r3, r3, #2
   14814:	add	r3, r2, r3
   14818:	ldr	r3, [r3]
   1481c:	mov	r1, r3
   14820:	bl	1462c <eq_blk>
   14824:	mov	r3, r0
   14828:	cmp	r3, #0
   1482c:	beq	148c0 <intern_blocks+0x1ec>
   14830:	ldr	r3, [pc, #428]	; 149e4 <intern_blocks+0x310>
   14834:	ldr	r3, [r4, r3]
   14838:	ldr	r2, [r3]
   1483c:	ldr	r3, [fp, #-16]
   14840:	lsl	r3, r3, #2
   14844:	add	r3, r2, r3
   14848:	ldr	r2, [r3]
   1484c:	ldr	r3, [pc, #400]	; 149e4 <intern_blocks+0x310>
   14850:	ldr	r3, [r4, r3]
   14854:	ldr	r1, [r3]
   14858:	ldr	r3, [fp, #-20]	; 0xffffffec
   1485c:	lsl	r3, r3, #2
   14860:	add	r3, r1, r3
   14864:	ldr	r3, [r3]
   14868:	ldr	r3, [r3, #100]	; 0x64
   1486c:	cmp	r3, #0
   14870:	beq	14898 <intern_blocks+0x1c4>
   14874:	ldr	r3, [pc, #360]	; 149e4 <intern_blocks+0x310>
   14878:	ldr	r3, [r4, r3]
   1487c:	ldr	r1, [r3]
   14880:	ldr	r3, [fp, #-20]	; 0xffffffec
   14884:	lsl	r3, r3, #2
   14888:	add	r3, r1, r3
   1488c:	ldr	r3, [r3]
   14890:	ldr	r3, [r3, #100]	; 0x64
   14894:	b	148b4 <intern_blocks+0x1e0>
   14898:	ldr	r3, [pc, #324]	; 149e4 <intern_blocks+0x310>
   1489c:	ldr	r3, [r4, r3]
   148a0:	ldr	r1, [r3]
   148a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   148a8:	lsl	r3, r3, #2
   148ac:	add	r3, r1, r3
   148b0:	ldr	r3, [r3]
   148b4:	str	r3, [r2, #100]	; 0x64
   148b8:	b	148e4 <intern_blocks+0x210>
   148bc:	nop			; (mov r0, r0)
   148c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   148c4:	add	r3, r3, #1
   148c8:	str	r3, [fp, #-20]	; 0xffffffec
   148cc:	ldr	r3, [pc, #292]	; 149f8 <intern_blocks+0x324>
   148d0:	add	r3, pc, r3
   148d4:	ldr	r3, [r3]
   148d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   148dc:	cmp	r2, r3
   148e0:	blt	147b0 <intern_blocks+0xdc>
   148e4:	ldr	r3, [fp, #-16]
   148e8:	sub	r3, r3, #1
   148ec:	str	r3, [fp, #-16]
   148f0:	ldr	r3, [fp, #-16]
   148f4:	cmp	r3, #0
   148f8:	bge	14768 <intern_blocks+0x94>
   148fc:	mov	r3, #0
   14900:	str	r3, [fp, #-16]
   14904:	b	149ac <intern_blocks+0x2d8>
   14908:	ldr	r3, [pc, #212]	; 149e4 <intern_blocks+0x310>
   1490c:	ldr	r3, [r4, r3]
   14910:	ldr	r2, [r3]
   14914:	ldr	r3, [fp, #-16]
   14918:	lsl	r3, r3, #2
   1491c:	add	r3, r2, r3
   14920:	ldr	r3, [r3]
   14924:	str	r3, [fp, #-28]	; 0xffffffe4
   14928:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1492c:	ldr	r3, [r3, #60]	; 0x3c
   14930:	cmp	r3, #0
   14934:	beq	1499c <intern_blocks+0x2c8>
   14938:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1493c:	ldr	r3, [r3, #60]	; 0x3c
   14940:	ldr	r3, [r3, #100]	; 0x64
   14944:	cmp	r3, #0
   14948:	beq	14968 <intern_blocks+0x294>
   1494c:	mov	r3, #0
   14950:	str	r3, [fp, #-24]	; 0xffffffe8
   14954:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14958:	ldr	r3, [r3, #60]	; 0x3c
   1495c:	ldr	r2, [r3, #100]	; 0x64
   14960:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14964:	str	r2, [r3, #60]	; 0x3c
   14968:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1496c:	ldr	r3, [r3, #84]	; 0x54
   14970:	ldr	r3, [r3, #100]	; 0x64
   14974:	cmp	r3, #0
   14978:	beq	149a0 <intern_blocks+0x2cc>
   1497c:	mov	r3, #0
   14980:	str	r3, [fp, #-24]	; 0xffffffe8
   14984:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14988:	ldr	r3, [r3, #84]	; 0x54
   1498c:	ldr	r2, [r3, #100]	; 0x64
   14990:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14994:	str	r2, [r3, #84]	; 0x54
   14998:	b	149a0 <intern_blocks+0x2cc>
   1499c:	nop			; (mov r0, r0)
   149a0:	ldr	r3, [fp, #-16]
   149a4:	add	r3, r3, #1
   149a8:	str	r3, [fp, #-16]
   149ac:	ldr	r3, [pc, #72]	; 149fc <intern_blocks+0x328>
   149b0:	add	r3, pc, r3
   149b4:	ldr	r3, [r3]
   149b8:	ldr	r2, [fp, #-16]
   149bc:	cmp	r2, r3
   149c0:	blt	14908 <intern_blocks+0x234>
   149c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   149c8:	cmp	r3, #0
   149cc:	bne	149d4 <intern_blocks+0x300>
   149d0:	b	146ec <intern_blocks+0x18>
   149d4:	nop			; (mov r0, r0)
   149d8:	sub	sp, fp, #8
   149dc:	pop	{r4, fp, pc}
   149e0:	.word	0x00025910
   149e4:	.word	0x000000dc
   149e8:	.word	0x00026014
   149ec:	.word	0x00025ff4
   149f0:	.word	0x00025fb8
   149f4:	.word	0x00025f70
   149f8:	.word	0x00025e78
   149fc:	.word	0x00025d98

00014a00 <opt_cleanup>:
   14a00:	push	{r4, r5, fp, lr}
   14a04:	add	fp, sp, #12
   14a08:	ldr	r4, [pc, #128]	; 14a90 <opt_cleanup+0x90>
   14a0c:	add	r4, pc, r4
   14a10:	ldr	r3, [pc, #124]	; 14a94 <opt_cleanup+0x94>
   14a14:	ldr	r3, [r4, r3]
   14a18:	ldr	r3, [r3]
   14a1c:	mov	r0, r3
   14a20:	bl	e04 <free@plt>
   14a24:	ldr	r3, [pc, #108]	; 14a98 <opt_cleanup+0x98>
   14a28:	ldr	r3, [r4, r3]
   14a2c:	ldr	r3, [r3]
   14a30:	mov	r0, r3
   14a34:	bl	e04 <free@plt>
   14a38:	ldr	r3, [pc, #92]	; 14a9c <opt_cleanup+0x9c>
   14a3c:	ldr	r3, [r4, r3]
   14a40:	ldr	r3, [r3]
   14a44:	mov	r0, r3
   14a48:	bl	e04 <free@plt>
   14a4c:	ldr	r3, [pc, #76]	; 14aa0 <opt_cleanup+0xa0>
   14a50:	ldr	r3, [r4, r3]
   14a54:	ldr	r3, [r3]
   14a58:	mov	r0, r3
   14a5c:	bl	e04 <free@plt>
   14a60:	ldr	r3, [pc, #60]	; 14aa4 <opt_cleanup+0xa4>
   14a64:	ldr	r3, [r4, r3]
   14a68:	ldr	r3, [r3]
   14a6c:	mov	r0, r3
   14a70:	bl	e04 <free@plt>
   14a74:	ldr	r3, [pc, #44]	; 14aa8 <opt_cleanup+0xa8>
   14a78:	ldr	r3, [r4, r3]
   14a7c:	ldr	r3, [r3]
   14a80:	mov	r0, r3
   14a84:	bl	e04 <free@plt>
   14a88:	nop			; (mov r0, r0)
   14a8c:	pop	{r4, r5, fp, pc}
   14a90:	.word	0x000255ec
   14a94:	.word	0x00000108
   14a98:	.word	0x00000114
   14a9c:	.word	0x000000f4
   14aa0:	.word	0x000000c4
   14aa4:	.word	0x000000d4
   14aa8:	.word	0x000000dc

00014aac <slength>:
   14aac:	push	{fp}		; (str fp, [sp, #-4]!)
   14ab0:	add	fp, sp, #0
   14ab4:	sub	sp, sp, #20
   14ab8:	str	r0, [fp, #-16]
   14abc:	mov	r3, #0
   14ac0:	str	r3, [fp, #-8]
   14ac4:	b	14af0 <slength+0x44>
   14ac8:	ldr	r3, [fp, #-16]
   14acc:	ldr	r3, [r3]
   14ad0:	cmn	r3, #1
   14ad4:	beq	14ae4 <slength+0x38>
   14ad8:	ldr	r3, [fp, #-8]
   14adc:	add	r3, r3, #1
   14ae0:	str	r3, [fp, #-8]
   14ae4:	ldr	r3, [fp, #-16]
   14ae8:	ldr	r3, [r3, #16]
   14aec:	str	r3, [fp, #-16]
   14af0:	ldr	r3, [fp, #-16]
   14af4:	cmp	r3, #0
   14af8:	bne	14ac8 <slength+0x1c>
   14afc:	ldr	r3, [fp, #-8]
   14b00:	mov	r0, r3
   14b04:	add	sp, fp, #0
   14b08:	pop	{fp}		; (ldr fp, [sp], #4)
   14b0c:	bx	lr

00014b10 <count_blocks>:
   14b10:	push	{r4, fp, lr}
   14b14:	add	fp, sp, #8
   14b18:	sub	sp, sp, #12
   14b1c:	str	r0, [fp, #-16]
   14b20:	ldr	r3, [fp, #-16]
   14b24:	cmp	r3, #0
   14b28:	beq	14b48 <count_blocks+0x38>
   14b2c:	ldr	r3, [fp, #-16]
   14b30:	ldr	r2, [r3, #24]
   14b34:	ldr	r3, [pc, #100]	; 14ba0 <count_blocks+0x90>
   14b38:	add	r3, pc, r3
   14b3c:	ldr	r3, [r3]
   14b40:	cmp	r2, r3
   14b44:	bne	14b50 <count_blocks+0x40>
   14b48:	mov	r3, #0
   14b4c:	b	14b94 <count_blocks+0x84>
   14b50:	ldr	r3, [pc, #76]	; 14ba4 <count_blocks+0x94>
   14b54:	add	r3, pc, r3
   14b58:	ldr	r2, [r3]
   14b5c:	ldr	r3, [fp, #-16]
   14b60:	str	r2, [r3, #24]
   14b64:	ldr	r3, [fp, #-16]
   14b68:	ldr	r3, [r3, #60]	; 0x3c
   14b6c:	mov	r0, r3
   14b70:	bl	14b10 <count_blocks>
   14b74:	mov	r4, r0
   14b78:	ldr	r3, [fp, #-16]
   14b7c:	ldr	r3, [r3, #84]	; 0x54
   14b80:	mov	r0, r3
   14b84:	bl	14b10 <count_blocks>
   14b88:	mov	r3, r0
   14b8c:	add	r3, r4, r3
   14b90:	add	r3, r3, #1
   14b94:	mov	r0, r3
   14b98:	sub	sp, fp, #8
   14b9c:	pop	{r4, fp, pc}
   14ba0:	.word	0x00025c0c
   14ba4:	.word	0x00025bf0

00014ba8 <number_blks_r>:
   14ba8:	push	{fp, lr}
   14bac:	add	fp, sp, #4
   14bb0:	sub	sp, sp, #16
   14bb4:	str	r0, [fp, #-16]
   14bb8:	ldr	r2, [pc, #184]	; 14c78 <number_blks_r+0xd0>
   14bbc:	add	r2, pc, r2
   14bc0:	ldr	r3, [fp, #-16]
   14bc4:	cmp	r3, #0
   14bc8:	beq	14c6c <number_blks_r+0xc4>
   14bcc:	ldr	r3, [fp, #-16]
   14bd0:	ldr	r1, [r3, #24]
   14bd4:	ldr	r3, [pc, #160]	; 14c7c <number_blks_r+0xd4>
   14bd8:	add	r3, pc, r3
   14bdc:	ldr	r3, [r3]
   14be0:	cmp	r1, r3
   14be4:	beq	14c6c <number_blks_r+0xc4>
   14be8:	ldr	r3, [pc, #144]	; 14c80 <number_blks_r+0xd8>
   14bec:	add	r3, pc, r3
   14bf0:	ldr	r1, [r3]
   14bf4:	ldr	r3, [fp, #-16]
   14bf8:	str	r1, [r3, #24]
   14bfc:	ldr	r3, [pc, #128]	; 14c84 <number_blks_r+0xdc>
   14c00:	add	r3, pc, r3
   14c04:	ldr	r3, [r3]
   14c08:	add	r0, r3, #1
   14c0c:	ldr	r1, [pc, #116]	; 14c88 <number_blks_r+0xe0>
   14c10:	add	r1, pc, r1
   14c14:	str	r0, [r1]
   14c18:	str	r3, [fp, #-8]
   14c1c:	ldr	r3, [fp, #-16]
   14c20:	ldr	r1, [fp, #-8]
   14c24:	str	r1, [r3]
   14c28:	ldr	r3, [pc, #92]	; 14c8c <number_blks_r+0xe4>
   14c2c:	ldr	r3, [r2, r3]
   14c30:	ldr	r2, [r3]
   14c34:	ldr	r3, [fp, #-8]
   14c38:	lsl	r3, r3, #2
   14c3c:	add	r3, r2, r3
   14c40:	ldr	r2, [fp, #-16]
   14c44:	str	r2, [r3]
   14c48:	ldr	r3, [fp, #-16]
   14c4c:	ldr	r3, [r3, #60]	; 0x3c
   14c50:	mov	r0, r3
   14c54:	bl	14ba8 <number_blks_r>
   14c58:	ldr	r3, [fp, #-16]
   14c5c:	ldr	r3, [r3, #84]	; 0x54
   14c60:	mov	r0, r3
   14c64:	bl	14ba8 <number_blks_r>
   14c68:	b	14c70 <number_blks_r+0xc8>
   14c6c:	nop			; (mov r0, r0)
   14c70:	sub	sp, fp, #4
   14c74:	pop	{fp, pc}
   14c78:	.word	0x0002543c
   14c7c:	.word	0x00025b6c
   14c80:	.word	0x00025b58
   14c84:	.word	0x00025b48
   14c88:	.word	0x00025b38
   14c8c:	.word	0x000000dc

00014c90 <count_stmts>:
   14c90:	push	{r4, fp, lr}
   14c94:	add	fp, sp, #8
   14c98:	sub	sp, sp, #20
   14c9c:	str	r0, [fp, #-24]	; 0xffffffe8
   14ca0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ca4:	cmp	r3, #0
   14ca8:	beq	14cc8 <count_stmts+0x38>
   14cac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cb0:	ldr	r2, [r3, #24]
   14cb4:	ldr	r3, [pc, #156]	; 14d58 <count_stmts+0xc8>
   14cb8:	add	r3, pc, r3
   14cbc:	ldr	r3, [r3]
   14cc0:	cmp	r2, r3
   14cc4:	bne	14cd0 <count_stmts+0x40>
   14cc8:	mov	r3, #0
   14ccc:	b	14d4c <count_stmts+0xbc>
   14cd0:	ldr	r3, [pc, #132]	; 14d5c <count_stmts+0xcc>
   14cd4:	add	r3, pc, r3
   14cd8:	ldr	r2, [r3]
   14cdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ce0:	str	r2, [r3, #24]
   14ce4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ce8:	ldr	r3, [r3, #60]	; 0x3c
   14cec:	mov	r0, r3
   14cf0:	bl	14c90 <count_stmts>
   14cf4:	mov	r4, r0
   14cf8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cfc:	ldr	r3, [r3, #84]	; 0x54
   14d00:	mov	r0, r3
   14d04:	bl	14c90 <count_stmts>
   14d08:	mov	r3, r0
   14d0c:	add	r3, r4, r3
   14d10:	str	r3, [fp, #-16]
   14d14:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d18:	ldr	r3, [r3, #4]
   14d1c:	mov	r0, r3
   14d20:	bl	14aac <slength>
   14d24:	mov	r2, r0
   14d28:	ldr	r3, [fp, #-16]
   14d2c:	add	r3, r2, r3
   14d30:	add	r2, r3, #1
   14d34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d38:	ldr	r3, [r3, #28]
   14d3c:	add	r2, r2, r3
   14d40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d44:	ldr	r3, [r3, #32]
   14d48:	add	r3, r2, r3
   14d4c:	mov	r0, r3
   14d50:	sub	sp, fp, #8
   14d54:	pop	{r4, fp, pc}
   14d58:	.word	0x00025a8c
   14d5c:	.word	0x00025a70

00014d60 <opt_init>:
   14d60:	push	{r4, r5, fp, lr}
   14d64:	add	fp, sp, #12
   14d68:	sub	sp, sp, #24
   14d6c:	str	r0, [fp, #-32]	; 0xffffffe0
   14d70:	ldr	r4, [pc, #1384]	; 152e0 <opt_init+0x580>
   14d74:	add	r4, pc, r4
   14d78:	ldr	r3, [pc, #1380]	; 152e4 <opt_init+0x584>
   14d7c:	add	r3, pc, r3
   14d80:	ldr	r3, [r3]
   14d84:	add	r2, r3, #1
   14d88:	ldr	r3, [pc, #1368]	; 152e8 <opt_init+0x588>
   14d8c:	add	r3, pc, r3
   14d90:	str	r2, [r3]
   14d94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14d98:	bl	14b10 <count_blocks>
   14d9c:	str	r0, [fp, #-28]	; 0xffffffe4
   14da0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14da4:	mov	r1, #4
   14da8:	mov	r0, r3
   14dac:	bl	d98 <calloc@plt>
   14db0:	mov	r3, r0
   14db4:	mov	r2, r3
   14db8:	ldr	r3, [pc, #1324]	; 152ec <opt_init+0x58c>
   14dbc:	ldr	r3, [r4, r3]
   14dc0:	str	r2, [r3]
   14dc4:	ldr	r3, [pc, #1312]	; 152ec <opt_init+0x58c>
   14dc8:	ldr	r3, [r4, r3]
   14dcc:	ldr	r3, [r3]
   14dd0:	cmp	r3, #0
   14dd4:	bne	14de8 <opt_init+0x88>
   14dd8:	ldr	r3, [pc, #1296]	; 152f0 <opt_init+0x590>
   14ddc:	add	r3, pc, r3
   14de0:	mov	r0, r3
   14de4:	bl	291c <sf_bpf_error>
   14de8:	ldr	r3, [pc, #1284]	; 152f4 <opt_init+0x594>
   14dec:	add	r3, pc, r3
   14df0:	ldr	r3, [r3]
   14df4:	add	r2, r3, #1
   14df8:	ldr	r3, [pc, #1272]	; 152f8 <opt_init+0x598>
   14dfc:	add	r3, pc, r3
   14e00:	str	r2, [r3]
   14e04:	ldr	r3, [pc, #1264]	; 152fc <opt_init+0x59c>
   14e08:	add	r3, pc, r3
   14e0c:	mov	r2, #0
   14e10:	str	r2, [r3]
   14e14:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14e18:	bl	14ba8 <number_blks_r>
   14e1c:	ldr	r3, [pc, #1244]	; 15300 <opt_init+0x5a0>
   14e20:	add	r3, pc, r3
   14e24:	ldr	r3, [r3]
   14e28:	lsl	r2, r3, #1
   14e2c:	ldr	r3, [pc, #1232]	; 15304 <opt_init+0x5a4>
   14e30:	add	r3, pc, r3
   14e34:	str	r2, [r3]
   14e38:	ldr	r3, [pc, #1224]	; 15308 <opt_init+0x5a8>
   14e3c:	add	r3, pc, r3
   14e40:	ldr	r3, [r3]
   14e44:	mov	r1, #4
   14e48:	mov	r0, r3
   14e4c:	bl	d98 <calloc@plt>
   14e50:	mov	r3, r0
   14e54:	mov	r2, r3
   14e58:	ldr	r3, [pc, #1196]	; 1530c <opt_init+0x5ac>
   14e5c:	ldr	r3, [r4, r3]
   14e60:	str	r2, [r3]
   14e64:	ldr	r3, [pc, #1184]	; 1530c <opt_init+0x5ac>
   14e68:	ldr	r3, [r4, r3]
   14e6c:	ldr	r3, [r3]
   14e70:	cmp	r3, #0
   14e74:	bne	14e88 <opt_init+0x128>
   14e78:	ldr	r3, [pc, #1168]	; 15310 <opt_init+0x5b0>
   14e7c:	add	r3, pc, r3
   14e80:	mov	r0, r3
   14e84:	bl	291c <sf_bpf_error>
   14e88:	ldr	r3, [pc, #1156]	; 15314 <opt_init+0x5b4>
   14e8c:	add	r3, pc, r3
   14e90:	ldr	r3, [r3]
   14e94:	mov	r1, #4
   14e98:	mov	r0, r3
   14e9c:	bl	d98 <calloc@plt>
   14ea0:	mov	r3, r0
   14ea4:	mov	r2, r3
   14ea8:	ldr	r3, [pc, #1128]	; 15318 <opt_init+0x5b8>
   14eac:	ldr	r3, [r4, r3]
   14eb0:	str	r2, [r3]
   14eb4:	ldr	r3, [pc, #1116]	; 15318 <opt_init+0x5b8>
   14eb8:	ldr	r3, [r4, r3]
   14ebc:	ldr	r3, [r3]
   14ec0:	cmp	r3, #0
   14ec4:	bne	14ed8 <opt_init+0x178>
   14ec8:	ldr	r3, [pc, #1100]	; 1531c <opt_init+0x5bc>
   14ecc:	add	r3, pc, r3
   14ed0:	mov	r0, r3
   14ed4:	bl	291c <sf_bpf_error>
   14ed8:	ldr	r3, [pc, #1088]	; 15320 <opt_init+0x5c0>
   14edc:	add	r3, pc, r3
   14ee0:	ldr	r3, [r3]
   14ee4:	lsr	r3, r3, #5
   14ee8:	add	r3, r3, #1
   14eec:	mov	r2, r3
   14ef0:	ldr	r3, [pc, #1068]	; 15324 <opt_init+0x5c4>
   14ef4:	add	r3, pc, r3
   14ef8:	str	r2, [r3]
   14efc:	ldr	r3, [pc, #1060]	; 15328 <opt_init+0x5c8>
   14f00:	add	r3, pc, r3
   14f04:	ldr	r3, [r3]
   14f08:	lsr	r3, r3, #5
   14f0c:	add	r3, r3, #1
   14f10:	mov	r2, r3
   14f14:	ldr	r3, [pc, #1040]	; 1532c <opt_init+0x5cc>
   14f18:	add	r3, pc, r3
   14f1c:	str	r2, [r3]
   14f20:	ldr	r3, [pc, #1032]	; 15330 <opt_init+0x5d0>
   14f24:	add	r3, pc, r3
   14f28:	ldr	r3, [r3]
   14f2c:	lsl	r3, r3, #3
   14f30:	ldr	r2, [pc, #1020]	; 15334 <opt_init+0x5d4>
   14f34:	add	r2, pc, r2
   14f38:	ldr	r2, [r2]
   14f3c:	mul	r3, r2, r3
   14f40:	mov	r1, r3
   14f44:	ldr	r3, [pc, #1004]	; 15338 <opt_init+0x5d8>
   14f48:	add	r3, pc, r3
   14f4c:	ldr	r3, [r3]
   14f50:	ldr	r2, [pc, #996]	; 1533c <opt_init+0x5dc>
   14f54:	add	r2, pc, r2
   14f58:	ldr	r2, [r2]
   14f5c:	mul	r3, r2, r3
   14f60:	lsl	r3, r3, #2
   14f64:	add	r3, r1, r3
   14f68:	mov	r0, r3
   14f6c:	bl	e7c <malloc@plt>
   14f70:	mov	r3, r0
   14f74:	mov	r2, r3
   14f78:	ldr	r3, [pc, #960]	; 15340 <opt_init+0x5e0>
   14f7c:	ldr	r3, [r4, r3]
   14f80:	str	r2, [r3]
   14f84:	ldr	r3, [pc, #948]	; 15340 <opt_init+0x5e0>
   14f88:	ldr	r3, [r4, r3]
   14f8c:	ldr	r3, [r3]
   14f90:	cmp	r3, #0
   14f94:	bne	14fa8 <opt_init+0x248>
   14f98:	ldr	r3, [pc, #932]	; 15344 <opt_init+0x5e4>
   14f9c:	add	r3, pc, r3
   14fa0:	mov	r0, r3
   14fa4:	bl	291c <sf_bpf_error>
   14fa8:	ldr	r3, [pc, #912]	; 15340 <opt_init+0x5e0>
   14fac:	ldr	r3, [r4, r3]
   14fb0:	ldr	r3, [r3]
   14fb4:	str	r3, [fp, #-16]
   14fb8:	ldr	r3, [pc, #904]	; 15348 <opt_init+0x5e8>
   14fbc:	add	r3, pc, r3
   14fc0:	ldr	r2, [fp, #-16]
   14fc4:	str	r2, [r3]
   14fc8:	mov	r3, #0
   14fcc:	str	r3, [fp, #-20]	; 0xffffffec
   14fd0:	b	15020 <opt_init+0x2c0>
   14fd4:	ldr	r3, [pc, #784]	; 152ec <opt_init+0x58c>
   14fd8:	ldr	r3, [r4, r3]
   14fdc:	ldr	r2, [r3]
   14fe0:	ldr	r3, [fp, #-20]	; 0xffffffec
   14fe4:	lsl	r3, r3, #2
   14fe8:	add	r3, r2, r3
   14fec:	ldr	r3, [r3]
   14ff0:	ldr	r2, [fp, #-16]
   14ff4:	str	r2, [r3, #104]	; 0x68
   14ff8:	ldr	r3, [pc, #844]	; 1534c <opt_init+0x5ec>
   14ffc:	add	r3, pc, r3
   15000:	ldr	r3, [r3]
   15004:	lsl	r3, r3, #2
   15008:	ldr	r2, [fp, #-16]
   1500c:	add	r3, r2, r3
   15010:	str	r3, [fp, #-16]
   15014:	ldr	r3, [fp, #-20]	; 0xffffffec
   15018:	add	r3, r3, #1
   1501c:	str	r3, [fp, #-20]	; 0xffffffec
   15020:	ldr	r2, [fp, #-20]	; 0xffffffec
   15024:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15028:	cmp	r2, r3
   1502c:	blt	14fd4 <opt_init+0x274>
   15030:	ldr	r3, [pc, #792]	; 15350 <opt_init+0x5f0>
   15034:	add	r3, pc, r3
   15038:	ldr	r2, [fp, #-16]
   1503c:	str	r2, [r3]
   15040:	mov	r3, #0
   15044:	str	r3, [fp, #-20]	; 0xffffffec
   15048:	b	15098 <opt_init+0x338>
   1504c:	ldr	r3, [pc, #664]	; 152ec <opt_init+0x58c>
   15050:	ldr	r3, [r4, r3]
   15054:	ldr	r2, [r3]
   15058:	ldr	r3, [fp, #-20]	; 0xffffffec
   1505c:	lsl	r3, r3, #2
   15060:	add	r3, r2, r3
   15064:	ldr	r3, [r3]
   15068:	ldr	r2, [fp, #-16]
   1506c:	str	r2, [r3, #108]	; 0x6c
   15070:	ldr	r3, [pc, #732]	; 15354 <opt_init+0x5f4>
   15074:	add	r3, pc, r3
   15078:	ldr	r3, [r3]
   1507c:	lsl	r3, r3, #2
   15080:	ldr	r2, [fp, #-16]
   15084:	add	r3, r2, r3
   15088:	str	r3, [fp, #-16]
   1508c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15090:	add	r3, r3, #1
   15094:	str	r3, [fp, #-20]	; 0xffffffec
   15098:	ldr	r2, [fp, #-20]	; 0xffffffec
   1509c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   150a0:	cmp	r2, r3
   150a4:	blt	1504c <opt_init+0x2ec>
   150a8:	ldr	r3, [pc, #680]	; 15358 <opt_init+0x5f8>
   150ac:	add	r3, pc, r3
   150b0:	ldr	r2, [fp, #-16]
   150b4:	str	r2, [r3]
   150b8:	mov	r3, #0
   150bc:	str	r3, [fp, #-20]	; 0xffffffec
   150c0:	b	151ac <opt_init+0x44c>
   150c4:	ldr	r3, [pc, #544]	; 152ec <opt_init+0x58c>
   150c8:	ldr	r3, [r4, r3]
   150cc:	ldr	r2, [r3]
   150d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   150d4:	lsl	r3, r3, #2
   150d8:	add	r3, r2, r3
   150dc:	ldr	r5, [r3]
   150e0:	ldr	r3, [fp, #-16]
   150e4:	str	r3, [r5, #56]	; 0x38
   150e8:	ldr	r3, [pc, #620]	; 1535c <opt_init+0x5fc>
   150ec:	add	r3, pc, r3
   150f0:	ldr	r3, [r3]
   150f4:	lsl	r3, r3, #2
   150f8:	ldr	r2, [fp, #-16]
   150fc:	add	r3, r2, r3
   15100:	str	r3, [fp, #-16]
   15104:	ldr	r3, [fp, #-16]
   15108:	str	r3, [r5, #80]	; 0x50
   1510c:	ldr	r3, [pc, #588]	; 15360 <opt_init+0x600>
   15110:	add	r3, pc, r3
   15114:	ldr	r3, [r3]
   15118:	lsl	r3, r3, #2
   1511c:	ldr	r2, [fp, #-16]
   15120:	add	r3, r2, r3
   15124:	str	r3, [fp, #-16]
   15128:	ldr	r3, [fp, #-20]	; 0xffffffec
   1512c:	str	r3, [r5, #48]	; 0x30
   15130:	ldr	r3, [pc, #468]	; 1530c <opt_init+0x5ac>
   15134:	ldr	r3, [r4, r3]
   15138:	ldr	r2, [r3]
   1513c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15140:	lsl	r3, r3, #2
   15144:	add	r3, r2, r3
   15148:	add	r2, r5, #48	; 0x30
   1514c:	str	r2, [r3]
   15150:	ldr	r3, [pc, #524]	; 15364 <opt_init+0x604>
   15154:	add	r3, pc, r3
   15158:	ldr	r2, [r3]
   1515c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15160:	add	r3, r2, r3
   15164:	str	r3, [r5, #72]	; 0x48
   15168:	ldr	r3, [pc, #412]	; 1530c <opt_init+0x5ac>
   1516c:	ldr	r3, [r4, r3]
   15170:	ldr	r2, [r3]
   15174:	ldr	r3, [pc, #492]	; 15368 <opt_init+0x608>
   15178:	add	r3, pc, r3
   1517c:	ldr	r1, [r3]
   15180:	ldr	r3, [fp, #-20]	; 0xffffffec
   15184:	add	r3, r1, r3
   15188:	lsl	r3, r3, #2
   1518c:	add	r3, r2, r3
   15190:	add	r2, r5, #72	; 0x48
   15194:	str	r2, [r3]
   15198:	str	r5, [r5, #64]	; 0x40
   1519c:	str	r5, [r5, #88]	; 0x58
   151a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   151a4:	add	r3, r3, #1
   151a8:	str	r3, [fp, #-20]	; 0xffffffec
   151ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   151b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   151b4:	cmp	r2, r3
   151b8:	blt	150c4 <opt_init+0x364>
   151bc:	mov	r3, #0
   151c0:	str	r3, [fp, #-24]	; 0xffffffe8
   151c4:	mov	r3, #0
   151c8:	str	r3, [fp, #-20]	; 0xffffffec
   151cc:	b	15218 <opt_init+0x4b8>
   151d0:	ldr	r3, [pc, #276]	; 152ec <opt_init+0x58c>
   151d4:	ldr	r3, [r4, r3]
   151d8:	ldr	r2, [r3]
   151dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   151e0:	lsl	r3, r3, #2
   151e4:	add	r3, r2, r3
   151e8:	ldr	r3, [r3]
   151ec:	ldr	r3, [r3, #4]
   151f0:	mov	r0, r3
   151f4:	bl	14aac <slength>
   151f8:	mov	r3, r0
   151fc:	add	r3, r3, #1
   15200:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15204:	add	r3, r2, r3
   15208:	str	r3, [fp, #-24]	; 0xffffffe8
   1520c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15210:	add	r3, r3, #1
   15214:	str	r3, [fp, #-20]	; 0xffffffec
   15218:	ldr	r2, [fp, #-20]	; 0xffffffec
   1521c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15220:	cmp	r2, r3
   15224:	blt	151d0 <opt_init+0x470>
   15228:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1522c:	mov	r3, r2
   15230:	lsl	r3, r3, #1
   15234:	add	r2, r3, r2
   15238:	ldr	r3, [pc, #300]	; 1536c <opt_init+0x60c>
   1523c:	add	r3, pc, r3
   15240:	str	r2, [r3]
   15244:	ldr	r3, [pc, #292]	; 15370 <opt_init+0x610>
   15248:	add	r3, pc, r3
   1524c:	ldr	r3, [r3]
   15250:	mov	r1, #8
   15254:	mov	r0, r3
   15258:	bl	d98 <calloc@plt>
   1525c:	mov	r3, r0
   15260:	mov	r2, r3
   15264:	ldr	r3, [pc, #264]	; 15374 <opt_init+0x614>
   15268:	ldr	r3, [r4, r3]
   1526c:	str	r2, [r3]
   15270:	ldr	r3, [pc, #256]	; 15378 <opt_init+0x618>
   15274:	add	r3, pc, r3
   15278:	ldr	r3, [r3]
   1527c:	mov	r1, #20
   15280:	mov	r0, r3
   15284:	bl	d98 <calloc@plt>
   15288:	mov	r3, r0
   1528c:	mov	r2, r3
   15290:	ldr	r3, [pc, #228]	; 1537c <opt_init+0x61c>
   15294:	ldr	r3, [r4, r3]
   15298:	str	r2, [r3]
   1529c:	ldr	r3, [pc, #208]	; 15374 <opt_init+0x614>
   152a0:	ldr	r3, [r4, r3]
   152a4:	ldr	r3, [r3]
   152a8:	cmp	r3, #0
   152ac:	beq	152c4 <opt_init+0x564>
   152b0:	ldr	r3, [pc, #196]	; 1537c <opt_init+0x61c>
   152b4:	ldr	r3, [r4, r3]
   152b8:	ldr	r3, [r3]
   152bc:	cmp	r3, #0
   152c0:	bne	152d4 <opt_init+0x574>
   152c4:	ldr	r3, [pc, #180]	; 15380 <opt_init+0x620>
   152c8:	add	r3, pc, r3
   152cc:	mov	r0, r3
   152d0:	bl	291c <sf_bpf_error>
   152d4:	nop			; (mov r0, r0)
   152d8:	sub	sp, fp, #12
   152dc:	pop	{r4, r5, fp, pc}
   152e0:	.word	0x00025284
   152e4:	.word	0x000259c8
   152e8:	.word	0x000259b8
   152ec:	.word	0x000000dc
   152f0:	.word	0x00008d34
   152f4:	.word	0x00025958
   152f8:	.word	0x00025948
   152fc:	.word	0x00025940
   15300:	.word	0x00025928
   15304:	.word	0x0002591c
   15308:	.word	0x00025910
   1530c:	.word	0x000000f4
   15310:	.word	0x00008c94
   15314:	.word	0x000258bc
   15318:	.word	0x000000d4
   1531c:	.word	0x00008c44
   15320:	.word	0x00025870
   15324:	.word	0x00025860
   15328:	.word	0x00025848
   1532c:	.word	0x00025838
   15330:	.word	0x00025824
   15334:	.word	0x0002581c
   15338:	.word	0x00025804
   1533c:	.word	0x00025800
   15340:	.word	0x000000c4
   15344:	.word	0x00008b74
   15348:	.word	0x0002579c
   1534c:	.word	0x00025754
   15350:	.word	0x00025728
   15354:	.word	0x000256dc
   15358:	.word	0x000256b4
   1535c:	.word	0x00025668
   15360:	.word	0x00025644
   15364:	.word	0x000255f4
   15368:	.word	0x000255d0
   1536c:	.word	0x00025880
   15370:	.word	0x00025874
   15374:	.word	0x00000114
   15378:	.word	0x00025848
   1537c:	.word	0x00000108
   15380:	.word	0x00008848

00015384 <convert_code_r>:
   15384:	push	{fp, lr}
   15388:	add	fp, sp, #4
   1538c:	sub	sp, sp, #48	; 0x30
   15390:	str	r0, [fp, #-48]	; 0xffffffd0
   15394:	mov	r3, #0
   15398:	str	r3, [fp, #-24]	; 0xffffffe8
   1539c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   153a0:	cmp	r3, #0
   153a4:	beq	153c4 <convert_code_r+0x40>
   153a8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   153ac:	ldr	r2, [r3, #24]
   153b0:	ldr	r3, [pc, #1536]	; 159b8 <convert_code_r+0x634>
   153b4:	add	r3, pc, r3
   153b8:	ldr	r3, [r3]
   153bc:	cmp	r2, r3
   153c0:	bne	153cc <convert_code_r+0x48>
   153c4:	mov	r3, #1
   153c8:	b	159ac <convert_code_r+0x628>
   153cc:	ldr	r3, [pc, #1512]	; 159bc <convert_code_r+0x638>
   153d0:	add	r3, pc, r3
   153d4:	ldr	r2, [r3]
   153d8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   153dc:	str	r2, [r3, #24]
   153e0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   153e4:	ldr	r3, [r3, #84]	; 0x54
   153e8:	mov	r0, r3
   153ec:	bl	15384 <convert_code_r>
   153f0:	mov	r3, r0
   153f4:	cmp	r3, #0
   153f8:	bne	15404 <convert_code_r+0x80>
   153fc:	mov	r3, #0
   15400:	b	159ac <convert_code_r+0x628>
   15404:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15408:	ldr	r3, [r3, #60]	; 0x3c
   1540c:	mov	r0, r3
   15410:	bl	15384 <convert_code_r>
   15414:	mov	r3, r0
   15418:	cmp	r3, #0
   1541c:	bne	15428 <convert_code_r+0xa4>
   15420:	mov	r3, #0
   15424:	b	159ac <convert_code_r+0x628>
   15428:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1542c:	ldr	r3, [r3, #4]
   15430:	mov	r0, r3
   15434:	bl	14aac <slength>
   15438:	str	r0, [fp, #-40]	; 0xffffffd8
   1543c:	ldr	r3, [pc, #1404]	; 159c0 <convert_code_r+0x63c>
   15440:	add	r3, pc, r3
   15444:	ldr	r2, [r3]
   15448:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1544c:	add	r1, r3, #1
   15450:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15454:	ldr	r3, [r3, #28]
   15458:	add	r1, r1, r3
   1545c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15460:	ldr	r3, [r3, #32]
   15464:	add	r3, r1, r3
   15468:	lsl	r3, r3, #3
   1546c:	rsb	r3, r3, #0
   15470:	add	r2, r2, r3
   15474:	ldr	r3, [pc, #1352]	; 159c4 <convert_code_r+0x640>
   15478:	add	r3, pc, r3
   1547c:	str	r2, [r3]
   15480:	ldr	r3, [pc, #1344]	; 159c8 <convert_code_r+0x644>
   15484:	add	r3, pc, r3
   15488:	ldr	r3, [r3]
   1548c:	str	r3, [fp, #-8]
   15490:	ldr	r3, [fp, #-8]
   15494:	ldr	r2, [pc, #1328]	; 159cc <convert_code_r+0x648>
   15498:	add	r2, pc, r2
   1549c:	ldr	r2, [r2]
   154a0:	sub	r3, r3, r2
   154a4:	asr	r3, r3, #3
   154a8:	mov	r2, r3
   154ac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   154b0:	str	r2, [r3, #40]	; 0x28
   154b4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   154b8:	cmp	r3, #0
   154bc:	beq	154f4 <convert_code_r+0x170>
   154c0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   154c4:	mov	r1, #4
   154c8:	mov	r0, r3
   154cc:	bl	d98 <calloc@plt>
   154d0:	mov	r3, r0
   154d4:	str	r3, [fp, #-24]	; 0xffffffe8
   154d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   154dc:	cmp	r3, #0
   154e0:	bne	154f4 <convert_code_r+0x170>
   154e4:	ldr	r3, [pc, #1252]	; 159d0 <convert_code_r+0x64c>
   154e8:	add	r3, pc, r3
   154ec:	mov	r0, r3
   154f0:	bl	291c <sf_bpf_error>
   154f4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   154f8:	ldr	r3, [r3, #4]
   154fc:	str	r3, [fp, #-12]
   15500:	mov	r3, #0
   15504:	str	r3, [fp, #-16]
   15508:	b	1553c <convert_code_r+0x1b8>
   1550c:	ldr	r3, [fp, #-16]
   15510:	lsl	r3, r3, #2
   15514:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15518:	add	r3, r2, r3
   1551c:	ldr	r2, [fp, #-12]
   15520:	str	r2, [r3]
   15524:	ldr	r3, [fp, #-12]
   15528:	ldr	r3, [r3, #16]
   1552c:	str	r3, [fp, #-12]
   15530:	ldr	r3, [fp, #-16]
   15534:	add	r3, r3, #1
   15538:	str	r3, [fp, #-16]
   1553c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15540:	ldr	r2, [fp, #-16]
   15544:	cmp	r2, r3
   15548:	bcs	15558 <convert_code_r+0x1d4>
   1554c:	ldr	r3, [fp, #-12]
   15550:	cmp	r3, #0
   15554:	bne	1550c <convert_code_r+0x188>
   15558:	mov	r3, #0
   1555c:	str	r3, [fp, #-16]
   15560:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15564:	ldr	r3, [r3, #4]
   15568:	str	r3, [fp, #-12]
   1556c:	b	157b8 <convert_code_r+0x434>
   15570:	ldr	r3, [fp, #-12]
   15574:	ldr	r3, [r3]
   15578:	cmn	r3, #1
   1557c:	beq	157a8 <convert_code_r+0x424>
   15580:	ldr	r3, [fp, #-12]
   15584:	ldr	r3, [r3]
   15588:	uxth	r2, r3
   1558c:	ldr	r3, [fp, #-8]
   15590:	strh	r2, [r3]
   15594:	ldr	r3, [fp, #-12]
   15598:	ldr	r3, [r3, #12]
   1559c:	mov	r2, r3
   155a0:	ldr	r3, [fp, #-8]
   155a4:	str	r2, [r3, #4]
   155a8:	ldr	r3, [fp, #-12]
   155ac:	ldr	r3, [r3]
   155b0:	and	r3, r3, #7
   155b4:	cmp	r3, #5
   155b8:	bne	1578c <convert_code_r+0x408>
   155bc:	ldr	r3, [fp, #-12]
   155c0:	ldr	r3, [r3]
   155c4:	cmp	r3, #5
   155c8:	beq	1578c <convert_code_r+0x408>
   155cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   155d0:	sub	r3, r3, #2
   155d4:	mov	r2, r3
   155d8:	ldr	r3, [fp, #-16]
   155dc:	cmp	r2, r3
   155e0:	beq	15788 <convert_code_r+0x404>
   155e4:	ldr	r3, [pc, #1000]	; 159d4 <convert_code_r+0x650>
   155e8:	add	r3, pc, r3
   155ec:	str	r3, [fp, #-44]	; 0xffffffd4
   155f0:	ldr	r3, [fp, #-12]
   155f4:	ldr	r3, [r3, #4]
   155f8:	cmp	r3, #0
   155fc:	beq	15610 <convert_code_r+0x28c>
   15600:	ldr	r3, [fp, #-12]
   15604:	ldr	r3, [r3, #8]
   15608:	cmp	r3, #0
   1560c:	bne	15628 <convert_code_r+0x2a4>
   15610:	ldr	r2, [fp, #-16]
   15614:	ldr	r3, [pc, #956]	; 159d8 <convert_code_r+0x654>
   15618:	add	r3, pc, r3
   1561c:	mov	r1, r3
   15620:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15624:	bl	291c <sf_bpf_error>
   15628:	mov	r3, #0
   1562c:	str	r3, [fp, #-36]	; 0xffffffdc
   15630:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15634:	str	r3, [fp, #-32]	; 0xffffffe0
   15638:	mov	r3, #0
   1563c:	str	r3, [fp, #-28]	; 0xffffffe4
   15640:	b	15748 <convert_code_r+0x3c4>
   15644:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15648:	lsl	r3, r3, #2
   1564c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15650:	add	r3, r2, r3
   15654:	ldr	r2, [r3]
   15658:	ldr	r3, [fp, #-12]
   1565c:	ldr	r3, [r3, #4]
   15660:	cmp	r2, r3
   15664:	bne	156c0 <convert_code_r+0x33c>
   15668:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1566c:	cmp	r3, #0
   15670:	beq	1568c <convert_code_r+0x308>
   15674:	ldr	r2, [fp, #-16]
   15678:	ldr	r3, [pc, #860]	; 159dc <convert_code_r+0x658>
   1567c:	add	r3, pc, r3
   15680:	mov	r1, r3
   15684:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15688:	bl	291c <sf_bpf_error>
   1568c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15690:	uxtb	r2, r3
   15694:	ldr	r3, [fp, #-16]
   15698:	uxtb	r3, r3
   1569c:	sub	r3, r2, r3
   156a0:	uxtb	r3, r3
   156a4:	sub	r3, r3, #1
   156a8:	uxtb	r2, r3
   156ac:	ldr	r3, [fp, #-8]
   156b0:	strb	r2, [r3, #2]
   156b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   156b8:	add	r3, r3, #1
   156bc:	str	r3, [fp, #-32]	; 0xffffffe0
   156c0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   156c4:	lsl	r3, r3, #2
   156c8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   156cc:	add	r3, r2, r3
   156d0:	ldr	r2, [r3]
   156d4:	ldr	r3, [fp, #-12]
   156d8:	ldr	r3, [r3, #8]
   156dc:	cmp	r2, r3
   156e0:	bne	1573c <convert_code_r+0x3b8>
   156e4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   156e8:	cmp	r3, #0
   156ec:	beq	15708 <convert_code_r+0x384>
   156f0:	ldr	r2, [fp, #-16]
   156f4:	ldr	r3, [pc, #740]	; 159e0 <convert_code_r+0x65c>
   156f8:	add	r3, pc, r3
   156fc:	mov	r1, r3
   15700:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15704:	bl	291c <sf_bpf_error>
   15708:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1570c:	uxtb	r2, r3
   15710:	ldr	r3, [fp, #-16]
   15714:	uxtb	r3, r3
   15718:	sub	r3, r2, r3
   1571c:	uxtb	r3, r3
   15720:	sub	r3, r3, #1
   15724:	uxtb	r2, r3
   15728:	ldr	r3, [fp, #-8]
   1572c:	strb	r2, [r3, #3]
   15730:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15734:	add	r3, r3, #1
   15738:	str	r3, [fp, #-36]	; 0xffffffdc
   1573c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15740:	add	r3, r3, #1
   15744:	str	r3, [fp, #-28]	; 0xffffffe4
   15748:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1574c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15750:	cmp	r2, r3
   15754:	blt	15644 <convert_code_r+0x2c0>
   15758:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1575c:	cmp	r3, #0
   15760:	beq	15770 <convert_code_r+0x3ec>
   15764:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15768:	cmp	r3, #0
   1576c:	bne	1578c <convert_code_r+0x408>
   15770:	ldr	r2, [fp, #-16]
   15774:	ldr	r3, [pc, #616]	; 159e4 <convert_code_r+0x660>
   15778:	add	r3, pc, r3
   1577c:	mov	r1, r3
   15780:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15784:	bl	291c <sf_bpf_error>
   15788:	nop			; (mov r0, r0)
   1578c:	ldr	r3, [fp, #-8]
   15790:	add	r3, r3, #8
   15794:	str	r3, [fp, #-8]
   15798:	ldr	r3, [fp, #-16]
   1579c:	add	r3, r3, #1
   157a0:	str	r3, [fp, #-16]
   157a4:	b	157ac <convert_code_r+0x428>
   157a8:	nop			; (mov r0, r0)
   157ac:	ldr	r3, [fp, #-12]
   157b0:	ldr	r3, [r3, #16]
   157b4:	str	r3, [fp, #-12]
   157b8:	ldr	r3, [fp, #-12]
   157bc:	cmp	r3, #0
   157c0:	bne	15570 <convert_code_r+0x1ec>
   157c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   157c8:	cmp	r3, #0
   157cc:	beq	157d8 <convert_code_r+0x454>
   157d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   157d4:	bl	e04 <free@plt>
   157d8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   157dc:	ldr	r3, [r3, #8]
   157e0:	uxth	r2, r3
   157e4:	ldr	r3, [fp, #-8]
   157e8:	strh	r2, [r3]
   157ec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   157f0:	ldr	r3, [r3, #20]
   157f4:	mov	r2, r3
   157f8:	ldr	r3, [fp, #-8]
   157fc:	str	r2, [r3, #4]
   15800:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15804:	ldr	r3, [r3, #60]	; 0x3c
   15808:	cmp	r3, #0
   1580c:	beq	159a8 <convert_code_r+0x624>
   15810:	mov	r3, #0
   15814:	str	r3, [fp, #-20]	; 0xffffffec
   15818:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1581c:	ldr	r3, [r3, #60]	; 0x3c
   15820:	ldr	r2, [r3, #40]	; 0x28
   15824:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15828:	ldr	r1, [r3, #40]	; 0x28
   1582c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   15830:	add	r3, r1, r3
   15834:	sub	r3, r2, r3
   15838:	sub	r3, r3, #1
   1583c:	str	r3, [fp, #-16]
   15840:	ldr	r3, [fp, #-16]
   15844:	cmp	r3, #255	; 0xff
   15848:	bls	158d0 <convert_code_r+0x54c>
   1584c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15850:	ldr	r3, [r3, #28]
   15854:	cmp	r3, #0
   15858:	bne	15878 <convert_code_r+0x4f4>
   1585c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15860:	ldr	r3, [r3, #28]
   15864:	add	r2, r3, #1
   15868:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1586c:	str	r2, [r3, #28]
   15870:	mov	r3, #0
   15874:	b	159ac <convert_code_r+0x628>
   15878:	ldr	r3, [fp, #-20]	; 0xffffffec
   1587c:	uxtb	r2, r3
   15880:	ldr	r3, [fp, #-8]
   15884:	strb	r2, [r3, #2]
   15888:	ldr	r3, [fp, #-20]	; 0xffffffec
   1588c:	add	r3, r3, #1
   15890:	str	r3, [fp, #-20]	; 0xffffffec
   15894:	ldr	r3, [fp, #-20]	; 0xffffffec
   15898:	lsl	r3, r3, #3
   1589c:	ldr	r2, [fp, #-8]
   158a0:	add	r3, r2, r3
   158a4:	mov	r2, #5
   158a8:	strh	r2, [r3]
   158ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   158b0:	lsl	r3, r3, #3
   158b4:	ldr	r2, [fp, #-8]
   158b8:	add	r3, r2, r3
   158bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   158c0:	ldr	r1, [fp, #-16]
   158c4:	sub	r2, r1, r2
   158c8:	str	r2, [r3, #4]
   158cc:	b	158e0 <convert_code_r+0x55c>
   158d0:	ldr	r3, [fp, #-16]
   158d4:	uxtb	r2, r3
   158d8:	ldr	r3, [fp, #-8]
   158dc:	strb	r2, [r3, #2]
   158e0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   158e4:	ldr	r3, [r3, #84]	; 0x54
   158e8:	ldr	r2, [r3, #40]	; 0x28
   158ec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   158f0:	ldr	r1, [r3, #40]	; 0x28
   158f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   158f8:	add	r3, r1, r3
   158fc:	sub	r3, r2, r3
   15900:	sub	r3, r3, #1
   15904:	str	r3, [fp, #-16]
   15908:	ldr	r3, [fp, #-16]
   1590c:	cmp	r3, #255	; 0xff
   15910:	bls	15998 <convert_code_r+0x614>
   15914:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15918:	ldr	r3, [r3, #32]
   1591c:	cmp	r3, #0
   15920:	bne	15940 <convert_code_r+0x5bc>
   15924:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15928:	ldr	r3, [r3, #32]
   1592c:	add	r2, r3, #1
   15930:	ldr	r3, [fp, #-48]	; 0xffffffd0
   15934:	str	r2, [r3, #32]
   15938:	mov	r3, #0
   1593c:	b	159ac <convert_code_r+0x628>
   15940:	ldr	r3, [fp, #-20]	; 0xffffffec
   15944:	uxtb	r2, r3
   15948:	ldr	r3, [fp, #-8]
   1594c:	strb	r2, [r3, #3]
   15950:	ldr	r3, [fp, #-20]	; 0xffffffec
   15954:	add	r3, r3, #1
   15958:	str	r3, [fp, #-20]	; 0xffffffec
   1595c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15960:	lsl	r3, r3, #3
   15964:	ldr	r2, [fp, #-8]
   15968:	add	r3, r2, r3
   1596c:	mov	r2, #5
   15970:	strh	r2, [r3]
   15974:	ldr	r3, [fp, #-20]	; 0xffffffec
   15978:	lsl	r3, r3, #3
   1597c:	ldr	r2, [fp, #-8]
   15980:	add	r3, r2, r3
   15984:	ldr	r2, [fp, #-20]	; 0xffffffec
   15988:	ldr	r1, [fp, #-16]
   1598c:	sub	r2, r1, r2
   15990:	str	r2, [r3, #4]
   15994:	b	159a8 <convert_code_r+0x624>
   15998:	ldr	r3, [fp, #-16]
   1599c:	uxtb	r2, r3
   159a0:	ldr	r3, [fp, #-8]
   159a4:	strb	r2, [r3, #3]
   159a8:	mov	r3, #1
   159ac:	mov	r0, r3
   159b0:	sub	sp, fp, #4
   159b4:	pop	{fp, pc}
   159b8:	.word	0x00025390
   159bc:	.word	0x00025374
   159c0:	.word	0x00025684
   159c4:	.word	0x0002564c
   159c8:	.word	0x00025640
   159cc:	.word	0x00025628
   159d0:	.word	0x00008630
   159d4:	.word	0x00008540
   159d8:	.word	0x0000853c
   159dc:	.word	0x000084ec
   159e0:	.word	0x00008470
   159e4:	.word	0x00008404

000159e8 <sf_icode_to_fcode>:
   159e8:	push	{fp, lr}
   159ec:	add	fp, sp, #4
   159f0:	sub	sp, sp, #16
   159f4:	str	r0, [fp, #-16]
   159f8:	str	r1, [fp, #-20]	; 0xffffffec
   159fc:	ldr	r3, [pc, #252]	; 15b00 <sf_icode_to_fcode+0x118>
   15a00:	add	r3, pc, r3
   15a04:	ldr	r3, [r3]
   15a08:	add	r2, r3, #1
   15a0c:	ldr	r3, [pc, #240]	; 15b04 <sf_icode_to_fcode+0x11c>
   15a10:	add	r3, pc, r3
   15a14:	str	r2, [r3]
   15a18:	ldr	r0, [fp, #-16]
   15a1c:	bl	14c90 <count_stmts>
   15a20:	mov	r2, r0
   15a24:	ldr	r3, [fp, #-20]	; 0xffffffec
   15a28:	str	r2, [r3]
   15a2c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15a30:	ldr	r3, [r3]
   15a34:	str	r3, [fp, #-8]
   15a38:	ldr	r3, [fp, #-8]
   15a3c:	lsl	r3, r3, #3
   15a40:	mov	r0, r3
   15a44:	bl	e7c <malloc@plt>
   15a48:	mov	r3, r0
   15a4c:	str	r3, [fp, #-12]
   15a50:	ldr	r3, [fp, #-12]
   15a54:	cmp	r3, #0
   15a58:	bne	15a6c <sf_icode_to_fcode+0x84>
   15a5c:	ldr	r3, [pc, #164]	; 15b08 <sf_icode_to_fcode+0x120>
   15a60:	add	r3, pc, r3
   15a64:	mov	r0, r3
   15a68:	bl	291c <sf_bpf_error>
   15a6c:	ldr	r3, [fp, #-8]
   15a70:	lsl	r3, r3, #3
   15a74:	mov	r2, r3
   15a78:	mov	r1, #0
   15a7c:	ldr	r0, [fp, #-12]
   15a80:	bl	ef4 <memset@plt>
   15a84:	ldr	r3, [pc, #128]	; 15b0c <sf_icode_to_fcode+0x124>
   15a88:	add	r3, pc, r3
   15a8c:	ldr	r2, [fp, #-12]
   15a90:	str	r2, [r3]
   15a94:	ldr	r3, [fp, #-8]
   15a98:	lsl	r3, r3, #3
   15a9c:	ldr	r2, [fp, #-12]
   15aa0:	add	r2, r2, r3
   15aa4:	ldr	r3, [pc, #100]	; 15b10 <sf_icode_to_fcode+0x128>
   15aa8:	add	r3, pc, r3
   15aac:	str	r2, [r3]
   15ab0:	ldr	r3, [pc, #92]	; 15b14 <sf_icode_to_fcode+0x12c>
   15ab4:	add	r3, pc, r3
   15ab8:	ldr	r3, [r3]
   15abc:	add	r2, r3, #1
   15ac0:	ldr	r3, [pc, #80]	; 15b18 <sf_icode_to_fcode+0x130>
   15ac4:	add	r3, pc, r3
   15ac8:	str	r2, [r3]
   15acc:	ldr	r0, [fp, #-16]
   15ad0:	bl	15384 <convert_code_r>
   15ad4:	mov	r3, r0
   15ad8:	cmp	r3, #0
   15adc:	bne	15aec <sf_icode_to_fcode+0x104>
   15ae0:	ldr	r0, [fp, #-12]
   15ae4:	bl	e04 <free@plt>
   15ae8:	b	159fc <sf_icode_to_fcode+0x14>
   15aec:	nop			; (mov r0, r0)
   15af0:	ldr	r3, [fp, #-12]
   15af4:	mov	r0, r3
   15af8:	sub	sp, fp, #4
   15afc:	pop	{fp, pc}
   15b00:	.word	0x00024d44
   15b04:	.word	0x00024d34
   15b08:	.word	0x000080b0
   15b0c:	.word	0x00025038
   15b10:	.word	0x0002501c
   15b14:	.word	0x00024c90
   15b18:	.word	0x00024c80

00015b1c <sfbpf_strcasecmp>:
   15b1c:	push	{r4, r5, r6, fp}
   15b20:	add	fp, sp, #12
   15b24:	sub	sp, sp, #8
   15b28:	str	r0, [fp, #-16]
   15b2c:	str	r1, [fp, #-20]	; 0xffffffec
   15b30:	ldr	r3, [pc, #136]	; 15bc0 <sfbpf_strcasecmp+0xa4>
   15b34:	add	r3, pc, r3
   15b38:	mov	r5, r3
   15b3c:	ldr	r6, [fp, #-16]
   15b40:	ldr	r4, [fp, #-20]	; 0xffffffec
   15b44:	b	15b64 <sfbpf_strcasecmp+0x48>
   15b48:	mov	r3, r6
   15b4c:	add	r6, r3, #1
   15b50:	ldrb	r3, [r3]
   15b54:	cmp	r3, #0
   15b58:	bne	15b64 <sfbpf_strcasecmp+0x48>
   15b5c:	mov	r3, #0
   15b60:	b	15bb0 <sfbpf_strcasecmp+0x94>
   15b64:	ldrb	r3, [r6]
   15b68:	add	r3, r5, r3
   15b6c:	ldrb	r2, [r3]
   15b70:	mov	r3, r4
   15b74:	add	r4, r3, #1
   15b78:	ldrb	r3, [r3]
   15b7c:	add	r3, r5, r3
   15b80:	ldrb	r3, [r3]
   15b84:	cmp	r2, r3
   15b88:	beq	15b48 <sfbpf_strcasecmp+0x2c>
   15b8c:	ldrb	r3, [r6]
   15b90:	add	r3, r5, r3
   15b94:	ldrb	r3, [r3]
   15b98:	mov	r2, r3
   15b9c:	sub	r4, r4, #1
   15ba0:	ldrb	r3, [r4]
   15ba4:	add	r3, r5, r3
   15ba8:	ldrb	r3, [r3]
   15bac:	sub	r3, r2, r3
   15bb0:	mov	r0, r3
   15bb4:	sub	sp, fp, #12
   15bb8:	pop	{r4, r5, r6, fp}
   15bbc:	bx	lr
   15bc0:	.word	0x00008060

00015bc4 <xdtoi>:
   15bc4:	push	{r4, r5, fp, lr}
   15bc8:	add	fp, sp, #12
   15bcc:	mov	r4, r0
   15bd0:	bl	ea0 <__ctype_b_loc@plt>
   15bd4:	mov	r3, r0
   15bd8:	ldr	r2, [r3]
   15bdc:	mov	r3, r4
   15be0:	lsl	r3, r3, #1
   15be4:	add	r3, r2, r3
   15be8:	ldrh	r3, [r3]
   15bec:	and	r3, r3, #2048	; 0x800
   15bf0:	cmp	r3, #0
   15bf4:	beq	15c00 <xdtoi+0x3c>
   15bf8:	sub	r3, r4, #48	; 0x30
   15bfc:	b	15c34 <xdtoi+0x70>
   15c00:	bl	ea0 <__ctype_b_loc@plt>
   15c04:	mov	r3, r0
   15c08:	ldr	r2, [r3]
   15c0c:	mov	r3, r4
   15c10:	lsl	r3, r3, #1
   15c14:	add	r3, r2, r3
   15c18:	ldrh	r3, [r3]
   15c1c:	and	r3, r3, #512	; 0x200
   15c20:	cmp	r3, #0
   15c24:	beq	15c30 <xdtoi+0x6c>
   15c28:	sub	r3, r4, #87	; 0x57
   15c2c:	b	15c34 <xdtoi+0x70>
   15c30:	sub	r3, r4, #55	; 0x37
   15c34:	mov	r0, r3
   15c38:	pop	{r4, r5, fp, pc}

00015c3c <skip_space>:
   15c3c:	push	{fp, lr}
   15c40:	add	fp, sp, #4
   15c44:	sub	sp, sp, #16
   15c48:	str	r0, [fp, #-16]
   15c4c:	ldr	r0, [fp, #-16]
   15c50:	bl	fa8 <getc@plt>
   15c54:	str	r0, [fp, #-8]
   15c58:	bl	ea0 <__ctype_b_loc@plt>
   15c5c:	mov	r3, r0
   15c60:	ldr	r2, [r3]
   15c64:	ldr	r3, [fp, #-8]
   15c68:	lsl	r3, r3, #1
   15c6c:	add	r3, r2, r3
   15c70:	ldrh	r3, [r3]
   15c74:	and	r3, r3, #8192	; 0x2000
   15c78:	cmp	r3, #0
   15c7c:	beq	15c8c <skip_space+0x50>
   15c80:	ldr	r3, [fp, #-8]
   15c84:	cmp	r3, #10
   15c88:	bne	15c4c <skip_space+0x10>
   15c8c:	ldr	r3, [fp, #-8]
   15c90:	mov	r0, r3
   15c94:	sub	sp, fp, #4
   15c98:	pop	{fp, pc}

00015c9c <skip_line>:
   15c9c:	push	{fp, lr}
   15ca0:	add	fp, sp, #4
   15ca4:	sub	sp, sp, #16
   15ca8:	str	r0, [fp, #-16]
   15cac:	ldr	r0, [fp, #-16]
   15cb0:	bl	fa8 <getc@plt>
   15cb4:	str	r0, [fp, #-8]
   15cb8:	ldr	r3, [fp, #-8]
   15cbc:	cmp	r3, #10
   15cc0:	beq	15cd0 <skip_line+0x34>
   15cc4:	ldr	r3, [fp, #-8]
   15cc8:	cmn	r3, #1
   15ccc:	bne	15cac <skip_line+0x10>
   15cd0:	ldr	r3, [fp, #-8]
   15cd4:	mov	r0, r3
   15cd8:	sub	sp, fp, #4
   15cdc:	pop	{fp, pc}

00015ce0 <pcap_next_etherent>:
   15ce0:	push	{r4, r5, r6, fp, lr}
   15ce4:	add	fp, sp, #16
   15ce8:	sub	sp, sp, #20
   15cec:	str	r0, [fp, #-32]	; 0xffffffe0
   15cf0:	mov	r2, #128	; 0x80
   15cf4:	mov	r1, #0
   15cf8:	ldr	r3, [pc, #548]	; 15f24 <pcap_next_etherent+0x244>
   15cfc:	add	r3, pc, r3
   15d00:	mov	r0, r3
   15d04:	bl	ef4 <memset@plt>
   15d08:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15d0c:	bl	15c3c <skip_space>
   15d10:	mov	r4, r0
   15d14:	cmp	r4, #10
   15d18:	beq	15ef8 <pcap_next_etherent+0x218>
   15d1c:	bl	ea0 <__ctype_b_loc@plt>
   15d20:	mov	r3, r0
   15d24:	ldr	r2, [r3]
   15d28:	mov	r3, r4
   15d2c:	lsl	r3, r3, #1
   15d30:	add	r3, r2, r3
   15d34:	ldrh	r3, [r3]
   15d38:	and	r3, r3, #4096	; 0x1000
   15d3c:	cmp	r3, #0
   15d40:	bne	15d54 <pcap_next_etherent+0x74>
   15d44:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15d48:	bl	15c9c <skip_line>
   15d4c:	mov	r4, r0
   15d50:	b	15f04 <pcap_next_etherent+0x224>
   15d54:	mov	r6, #0
   15d58:	b	15de4 <pcap_next_etherent+0x104>
   15d5c:	mov	r0, r4
   15d60:	bl	15bc4 <xdtoi>
   15d64:	mov	r5, r0
   15d68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15d6c:	bl	fa8 <getc@plt>
   15d70:	mov	r4, r0
   15d74:	bl	ea0 <__ctype_b_loc@plt>
   15d78:	mov	r3, r0
   15d7c:	ldr	r2, [r3]
   15d80:	mov	r3, r4
   15d84:	lsl	r3, r3, #1
   15d88:	add	r3, r2, r3
   15d8c:	ldrh	r3, [r3]
   15d90:	and	r3, r3, #4096	; 0x1000
   15d94:	cmp	r3, #0
   15d98:	beq	15dbc <pcap_next_etherent+0xdc>
   15d9c:	lsl	r5, r5, #4
   15da0:	mov	r0, r4
   15da4:	bl	15bc4 <xdtoi>
   15da8:	mov	r3, r0
   15dac:	orr	r5, r5, r3
   15db0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15db4:	bl	fa8 <getc@plt>
   15db8:	mov	r4, r0
   15dbc:	uxtb	r2, r5
   15dc0:	ldr	r3, [pc, #352]	; 15f28 <pcap_next_etherent+0x248>
   15dc4:	add	r3, pc, r3
   15dc8:	strb	r2, [r3, r6]
   15dcc:	cmp	r4, #58	; 0x3a
   15dd0:	bne	15df0 <pcap_next_etherent+0x110>
   15dd4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15dd8:	bl	fa8 <getc@plt>
   15ddc:	mov	r4, r0
   15de0:	add	r6, r6, #1
   15de4:	cmp	r6, #5
   15de8:	ble	15d5c <pcap_next_etherent+0x7c>
   15dec:	b	15df4 <pcap_next_etherent+0x114>
   15df0:	nop			; (mov r0, r0)
   15df4:	cmn	r4, #1
   15df8:	beq	15f10 <pcap_next_etherent+0x230>
   15dfc:	bl	ea0 <__ctype_b_loc@plt>
   15e00:	mov	r3, r0
   15e04:	ldr	r2, [r3]
   15e08:	mov	r3, r4
   15e0c:	lsl	r3, r3, #1
   15e10:	add	r3, r2, r3
   15e14:	ldrh	r3, [r3]
   15e18:	and	r3, r3, #8192	; 0x2000
   15e1c:	cmp	r3, #0
   15e20:	bne	15e34 <pcap_next_etherent+0x154>
   15e24:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15e28:	bl	15c9c <skip_line>
   15e2c:	mov	r4, r0
   15e30:	b	15f04 <pcap_next_etherent+0x224>
   15e34:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15e38:	bl	15c3c <skip_space>
   15e3c:	mov	r4, r0
   15e40:	cmp	r4, #10
   15e44:	beq	15f00 <pcap_next_etherent+0x220>
   15e48:	cmp	r4, #35	; 0x23
   15e4c:	bne	15e60 <pcap_next_etherent+0x180>
   15e50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15e54:	bl	15c9c <skip_line>
   15e58:	mov	r4, r0
   15e5c:	b	15f04 <pcap_next_etherent+0x224>
   15e60:	ldr	r3, [pc, #196]	; 15f2c <pcap_next_etherent+0x24c>
   15e64:	add	r3, pc, r3
   15e68:	add	r3, r3, #6
   15e6c:	str	r3, [fp, #-24]	; 0xffffffe8
   15e70:	mov	r5, #121	; 0x79
   15e74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15e78:	add	r2, r3, #1
   15e7c:	str	r2, [fp, #-24]	; 0xffffffe8
   15e80:	uxtb	r2, r4
   15e84:	strb	r2, [r3]
   15e88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15e8c:	bl	fa8 <getc@plt>
   15e90:	mov	r4, r0
   15e94:	bl	ea0 <__ctype_b_loc@plt>
   15e98:	mov	r3, r0
   15e9c:	ldr	r2, [r3]
   15ea0:	mov	r3, r4
   15ea4:	lsl	r3, r3, #1
   15ea8:	add	r3, r2, r3
   15eac:	ldrh	r3, [r3]
   15eb0:	and	r3, r3, #8192	; 0x2000
   15eb4:	cmp	r3, #0
   15eb8:	bne	15ed0 <pcap_next_etherent+0x1f0>
   15ebc:	cmn	r4, #1
   15ec0:	beq	15ed0 <pcap_next_etherent+0x1f0>
   15ec4:	sub	r5, r5, #1
   15ec8:	cmp	r5, #0
   15ecc:	bgt	15e74 <pcap_next_etherent+0x194>
   15ed0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15ed4:	mov	r2, #0
   15ed8:	strb	r2, [r3]
   15edc:	cmp	r4, #10
   15ee0:	beq	15eec <pcap_next_etherent+0x20c>
   15ee4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15ee8:	bl	15c9c <skip_line>
   15eec:	ldr	r3, [pc, #60]	; 15f30 <pcap_next_etherent+0x250>
   15ef0:	add	r3, pc, r3
   15ef4:	b	15f18 <pcap_next_etherent+0x238>
   15ef8:	nop			; (mov r0, r0)
   15efc:	b	15f04 <pcap_next_etherent+0x224>
   15f00:	nop			; (mov r0, r0)
   15f04:	cmn	r4, #1
   15f08:	bne	15d08 <pcap_next_etherent+0x28>
   15f0c:	b	15f14 <pcap_next_etherent+0x234>
   15f10:	nop			; (mov r0, r0)
   15f14:	mov	r3, #0
   15f18:	mov	r0, r3
   15f1c:	sub	sp, fp, #16
   15f20:	pop	{r4, r5, r6, fp, pc}
   15f24:	.word	0x00024dcc
   15f28:	.word	0x00024d04
   15f2c:	.word	0x00024c64
   15f30:	.word	0x00024bd8

00015f34 <str2tok>:
   15f34:	push	{fp, lr}
   15f38:	add	fp, sp, #4
   15f3c:	sub	sp, sp, #16
   15f40:	str	r0, [fp, #-16]
   15f44:	str	r1, [fp, #-20]	; 0xffffffec
   15f48:	mov	r3, #0
   15f4c:	str	r3, [fp, #-8]
   15f50:	b	15fa4 <str2tok+0x70>
   15f54:	ldr	r3, [fp, #-8]
   15f58:	lsl	r3, r3, #3
   15f5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   15f60:	add	r3, r2, r3
   15f64:	ldr	r3, [r3, #4]
   15f68:	ldr	r1, [fp, #-16]
   15f6c:	mov	r0, r3
   15f70:	bl	15b1c <sfbpf_strcasecmp>
   15f74:	mov	r3, r0
   15f78:	cmp	r3, #0
   15f7c:	bne	15f98 <str2tok+0x64>
   15f80:	ldr	r3, [fp, #-8]
   15f84:	lsl	r3, r3, #3
   15f88:	ldr	r2, [fp, #-20]	; 0xffffffec
   15f8c:	add	r3, r2, r3
   15f90:	ldr	r3, [r3]
   15f94:	b	15fc4 <str2tok+0x90>
   15f98:	ldr	r3, [fp, #-8]
   15f9c:	add	r3, r3, #1
   15fa0:	str	r3, [fp, #-8]
   15fa4:	ldr	r3, [fp, #-8]
   15fa8:	lsl	r3, r3, #3
   15fac:	ldr	r2, [fp, #-20]	; 0xffffffec
   15fb0:	add	r3, r2, r3
   15fb4:	ldr	r3, [r3, #4]
   15fb8:	cmp	r3, #0
   15fbc:	bne	15f54 <str2tok+0x20>
   15fc0:	mvn	r3, #0
   15fc4:	mov	r0, r3
   15fc8:	sub	sp, fp, #4
   15fcc:	pop	{fp, pc}

00015fd0 <sfbpf_error>:
   15fd0:	push	{fp, lr}
   15fd4:	add	fp, sp, #4
   15fd8:	sub	sp, sp, #8
   15fdc:	str	r0, [fp, #-8]
   15fe0:	ldr	r3, [pc, #40]	; 16010 <sfbpf_error+0x40>
   15fe4:	add	r3, pc, r3
   15fe8:	ldr	r3, [r3]
   15fec:	add	r2, r3, #1
   15ff0:	ldr	r3, [pc, #28]	; 16014 <sfbpf_error+0x44>
   15ff4:	add	r3, pc, r3
   15ff8:	str	r2, [r3]
   15ffc:	ldr	r1, [fp, #-8]
   16000:	ldr	r3, [pc, #16]	; 16018 <sfbpf_error+0x48>
   16004:	add	r3, pc, r3
   16008:	mov	r0, r3
   1600c:	bl	291c <sf_bpf_error>
   16010:	.word	0x00024b64
   16014:	.word	0x00024b54
   16018:	.word	0x00007f08

0001601c <pfreason_to_num>:
   1601c:	push	{fp, lr}
   16020:	add	fp, sp, #4
   16024:	sub	sp, sp, #8
   16028:	str	r0, [fp, #-8]
   1602c:	ldr	r3, [pc, #8]	; 1603c <pfreason_to_num+0x20>
   16030:	add	r3, pc, r3
   16034:	mov	r0, r3
   16038:	bl	291c <sf_bpf_error>
   1603c:	.word	0x00007ee0

00016040 <pfaction_to_num>:
   16040:	push	{fp, lr}
   16044:	add	fp, sp, #4
   16048:	sub	sp, sp, #8
   1604c:	str	r0, [fp, #-8]
   16050:	ldr	r3, [pc, #8]	; 16060 <pfaction_to_num+0x20>
   16054:	add	r3, pc, r3
   16058:	mov	r0, r3
   1605c:	bl	291c <sf_bpf_error>
   16060:	.word	0x00007ebc

00016064 <yydestruct>:
   16064:	push	{fp}		; (str fp, [sp, #-4]!)
   16068:	add	fp, sp, #0
   1606c:	sub	sp, sp, #20
   16070:	str	r0, [fp, #-8]
   16074:	str	r1, [fp, #-12]
   16078:	str	r2, [fp, #-16]
   1607c:	ldr	r3, [fp, #-8]
   16080:	cmp	r3, #0
   16084:	bne	16094 <yydestruct+0x30>
   16088:	ldr	r3, [pc, #20]	; 160a4 <yydestruct+0x40>
   1608c:	add	r3, pc, r3
   16090:	str	r3, [fp, #-8]
   16094:	nop			; (mov r0, r0)
   16098:	add	sp, fp, #0
   1609c:	pop	{fp}		; (ldr fp, [sp], #4)
   160a0:	bx	lr
   160a4:	.word	0x00009140

000160a8 <sfbpf_parse>:
   160a8:	push	{r4, fp, lr}
   160ac:	add	fp, sp, #8
   160b0:	sub	sp, sp, #3696	; 0xe70
   160b4:	sub	sp, sp, #12
   160b8:	ldr	r4, [pc, #4076]	; 170ac <sfbpf_parse+0x1004>
   160bc:	add	r4, pc, r4
   160c0:	mov	r3, #0
   160c4:	str	r3, [fp, #-52]	; 0xffffffcc
   160c8:	mov	r3, #0
   160cc:	str	r3, [fp, #-56]	; 0xffffffc8
   160d0:	sub	r3, fp, #496	; 0x1f0
   160d4:	str	r3, [fp, #-24]	; 0xffffffe8
   160d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   160dc:	str	r3, [fp, #-28]	; 0xffffffe4
   160e0:	sub	r3, fp, #3680	; 0xe60
   160e4:	sub	r3, r3, #12
   160e8:	sub	r3, r3, #4
   160ec:	str	r3, [fp, #-32]	; 0xffffffe0
   160f0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   160f4:	str	r3, [fp, #-36]	; 0xffffffdc
   160f8:	mov	r3, #200	; 0xc8
   160fc:	str	r3, [fp, #-40]	; 0xffffffd8
   16100:	mov	r3, #0
   16104:	str	r3, [fp, #-16]
   16108:	mov	r3, #0
   1610c:	str	r3, [fp, #-20]	; 0xffffffec
   16110:	ldr	r3, [pc, #3992]	; 170b0 <sfbpf_parse+0x1008>
   16114:	ldr	r3, [r4, r3]
   16118:	mov	r2, #0
   1611c:	str	r2, [r3]
   16120:	ldr	r3, [pc, #3980]	; 170b4 <sfbpf_parse+0x100c>
   16124:	ldr	r3, [r4, r3]
   16128:	mvn	r2, #1
   1612c:	str	r2, [r3]
   16130:	b	16140 <sfbpf_parse+0x98>
   16134:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16138:	add	r3, r3, #2
   1613c:	str	r3, [fp, #-28]	; 0xffffffe4
   16140:	ldr	r3, [fp, #-16]
   16144:	sxth	r2, r3
   16148:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1614c:	strh	r2, [r3]
   16150:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16154:	sub	r3, r3, #-2147483647	; 0x80000001
   16158:	lsl	r3, r3, #1
   1615c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16160:	add	r2, r2, r3
   16164:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16168:	cmp	r2, r3
   1616c:	bhi	162f8 <sfbpf_parse+0x250>
   16170:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16174:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16178:	sub	r3, r2, r3
   1617c:	asr	r3, r3, #1
   16180:	add	r3, r3, #1
   16184:	str	r3, [fp, #-68]	; 0xffffffbc
   16188:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1618c:	ldr	r2, [pc, #3876]	; 170b8 <sfbpf_parse+0x1010>
   16190:	cmp	r3, r2
   16194:	bhi	18320 <sfbpf_parse+0x2278>
   16198:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1619c:	lsl	r3, r3, #1
   161a0:	str	r3, [fp, #-40]	; 0xffffffd8
   161a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   161a8:	ldr	r2, [pc, #3852]	; 170bc <sfbpf_parse+0x1014>
   161ac:	cmp	r3, r2
   161b0:	bls	161bc <sfbpf_parse+0x114>
   161b4:	ldr	r3, [pc, #3840]	; 170bc <sfbpf_parse+0x1014>
   161b8:	str	r3, [fp, #-40]	; 0xffffffd8
   161bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   161c0:	str	r3, [fp, #-72]	; 0xffffffb8
   161c4:	ldr	r2, [fp, #-40]	; 0xffffffd8
   161c8:	mov	r3, r2
   161cc:	lsl	r3, r3, #3
   161d0:	add	r3, r3, r2
   161d4:	lsl	r3, r3, #1
   161d8:	add	r3, r3, #15
   161dc:	mov	r0, r3
   161e0:	bl	e7c <malloc@plt>
   161e4:	mov	r3, r0
   161e8:	str	r3, [fp, #-76]	; 0xffffffb4
   161ec:	ldr	r3, [fp, #-76]	; 0xffffffb4
   161f0:	cmp	r3, #0
   161f4:	beq	18328 <sfbpf_parse+0x2280>
   161f8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   161fc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   16200:	lsl	r3, r3, #1
   16204:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16208:	mov	r0, r1
   1620c:	mov	r1, r2
   16210:	mov	r2, r3
   16214:	bl	e28 <memcpy@plt>
   16218:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1621c:	str	r3, [fp, #-24]	; 0xffffffe8
   16220:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16224:	lsl	r3, r3, #1
   16228:	add	r3, r3, #15
   1622c:	str	r3, [fp, #-80]	; 0xffffffb0
   16230:	ldr	r3, [fp, #-80]	; 0xffffffb0
   16234:	bic	r3, r3, #15
   16238:	ldr	r2, [fp, #-76]	; 0xffffffb4
   1623c:	add	r3, r2, r3
   16240:	str	r3, [fp, #-76]	; 0xffffffb4
   16244:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16248:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1624c:	lsl	r3, r3, #4
   16250:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16254:	mov	r0, r1
   16258:	mov	r1, r2
   1625c:	mov	r2, r3
   16260:	bl	e28 <memcpy@plt>
   16264:	ldr	r3, [fp, #-76]	; 0xffffffb4
   16268:	str	r3, [fp, #-32]	; 0xffffffe0
   1626c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16270:	lsl	r3, r3, #4
   16274:	add	r3, r3, #15
   16278:	str	r3, [fp, #-84]	; 0xffffffac
   1627c:	ldr	r3, [fp, #-84]	; 0xffffffac
   16280:	bic	r3, r3, #15
   16284:	ldr	r2, [fp, #-76]	; 0xffffffb4
   16288:	add	r3, r2, r3
   1628c:	str	r3, [fp, #-76]	; 0xffffffb4
   16290:	sub	r3, fp, #496	; 0x1f0
   16294:	ldr	r2, [fp, #-72]	; 0xffffffb8
   16298:	cmp	r2, r3
   1629c:	beq	162a8 <sfbpf_parse+0x200>
   162a0:	ldr	r0, [fp, #-72]	; 0xffffffb8
   162a4:	bl	e04 <free@plt>
   162a8:	ldr	r3, [fp, #-68]	; 0xffffffbc
   162ac:	sub	r3, r3, #-2147483647	; 0x80000001
   162b0:	lsl	r3, r3, #1
   162b4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   162b8:	add	r3, r2, r3
   162bc:	str	r3, [fp, #-28]	; 0xffffffe4
   162c0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   162c4:	sub	r3, r3, #-268435455	; 0xf0000001
   162c8:	lsl	r3, r3, #4
   162cc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   162d0:	add	r3, r2, r3
   162d4:	str	r3, [fp, #-36]	; 0xffffffdc
   162d8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   162dc:	sub	r3, r3, #-2147483647	; 0x80000001
   162e0:	lsl	r3, r3, #1
   162e4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   162e8:	add	r2, r2, r3
   162ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   162f0:	cmp	r2, r3
   162f4:	bls	18308 <sfbpf_parse+0x2260>
   162f8:	ldr	r3, [fp, #-16]
   162fc:	cmp	r3, #3
   16300:	beq	182f8 <sfbpf_parse+0x2250>
   16304:	nop			; (mov r0, r0)
   16308:	ldr	r2, [pc, #3504]	; 170c0 <sfbpf_parse+0x1018>
   1630c:	add	r2, pc, r2
   16310:	ldr	r3, [fp, #-16]
   16314:	lsl	r3, r3, #1
   16318:	add	r3, r2, r3
   1631c:	ldrsh	r3, [r3]
   16320:	str	r3, [fp, #-44]	; 0xffffffd4
   16324:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16328:	cmn	r3, #198	; 0xc6
   1632c:	beq	164ac <sfbpf_parse+0x404>
   16330:	ldr	r3, [pc, #3452]	; 170b4 <sfbpf_parse+0x100c>
   16334:	ldr	r3, [r4, r3]
   16338:	ldr	r3, [r3]
   1633c:	cmn	r3, #2
   16340:	bne	16358 <sfbpf_parse+0x2b0>
   16344:	bl	184a8 <sfbpf_lex>
   16348:	mov	r2, r0
   1634c:	ldr	r3, [pc, #3424]	; 170b4 <sfbpf_parse+0x100c>
   16350:	ldr	r3, [r4, r3]
   16354:	str	r2, [r3]
   16358:	ldr	r3, [pc, #3412]	; 170b4 <sfbpf_parse+0x100c>
   1635c:	ldr	r3, [r4, r3]
   16360:	ldr	r3, [r3]
   16364:	cmp	r3, #0
   16368:	bgt	16388 <sfbpf_parse+0x2e0>
   1636c:	mov	r3, #0
   16370:	str	r3, [fp, #-52]	; 0xffffffcc
   16374:	ldr	r3, [pc, #3384]	; 170b4 <sfbpf_parse+0x100c>
   16378:	ldr	r3, [r4, r3]
   1637c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16380:	str	r2, [r3]
   16384:	b	163c8 <sfbpf_parse+0x320>
   16388:	ldr	r3, [pc, #3364]	; 170b4 <sfbpf_parse+0x100c>
   1638c:	ldr	r3, [r4, r3]
   16390:	ldr	r3, [r3]
   16394:	mov	r2, r3
   16398:	ldr	r3, [pc, #3540]	; 17174 <sfbpf_parse+0x10cc>
   1639c:	cmp	r2, r3
   163a0:	bhi	163c0 <sfbpf_parse+0x318>
   163a4:	ldr	r3, [pc, #3336]	; 170b4 <sfbpf_parse+0x100c>
   163a8:	ldr	r3, [r4, r3]
   163ac:	ldr	r3, [r3]
   163b0:	ldr	r2, [pc, #3340]	; 170c4 <sfbpf_parse+0x101c>
   163b4:	add	r2, pc, r2
   163b8:	ldrb	r3, [r2, r3]
   163bc:	b	163c4 <sfbpf_parse+0x31c>
   163c0:	mov	r3, #2
   163c4:	str	r3, [fp, #-52]	; 0xffffffcc
   163c8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   163cc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   163d0:	add	r3, r2, r3
   163d4:	str	r3, [fp, #-44]	; 0xffffffd4
   163d8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163dc:	cmp	r3, #0
   163e0:	blt	164b0 <sfbpf_parse+0x408>
   163e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   163e8:	ldr	r2, [pc, #3444]	; 17164 <sfbpf_parse+0x10bc>
   163ec:	cmp	r3, r2
   163f0:	bgt	164b0 <sfbpf_parse+0x408>
   163f4:	ldr	r2, [pc, #3276]	; 170c8 <sfbpf_parse+0x1020>
   163f8:	add	r2, pc, r2
   163fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16400:	lsl	r3, r3, #1
   16404:	add	r3, r2, r3
   16408:	ldrsh	r3, [r3]
   1640c:	mov	r2, r3
   16410:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16414:	cmp	r2, r3
   16418:	bne	164b0 <sfbpf_parse+0x408>
   1641c:	ldr	r2, [pc, #3240]	; 170cc <sfbpf_parse+0x1024>
   16420:	add	r2, pc, r2
   16424:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16428:	lsl	r3, r3, #1
   1642c:	add	r3, r2, r3
   16430:	ldrsh	r3, [r3]
   16434:	str	r3, [fp, #-44]	; 0xffffffd4
   16438:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1643c:	cmp	r3, #0
   16440:	bgt	16454 <sfbpf_parse+0x3ac>
   16444:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16448:	rsb	r3, r3, #0
   1644c:	str	r3, [fp, #-44]	; 0xffffffd4
   16450:	b	164d8 <sfbpf_parse+0x430>
   16454:	ldr	r3, [fp, #-20]	; 0xffffffec
   16458:	cmp	r3, #0
   1645c:	beq	1646c <sfbpf_parse+0x3c4>
   16460:	ldr	r3, [fp, #-20]	; 0xffffffec
   16464:	sub	r3, r3, #1
   16468:	str	r3, [fp, #-20]	; 0xffffffec
   1646c:	ldr	r3, [pc, #3136]	; 170b4 <sfbpf_parse+0x100c>
   16470:	ldr	r3, [r4, r3]
   16474:	mvn	r2, #1
   16478:	str	r2, [r3]
   1647c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   16480:	str	r3, [fp, #-16]
   16484:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16488:	add	r3, r3, #16
   1648c:	str	r3, [fp, #-36]	; 0xffffffdc
   16490:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16494:	ldr	r3, [pc, #3124]	; 170d0 <sfbpf_parse+0x1028>
   16498:	ldr	r3, [r4, r3]
   1649c:	mov	ip, r2
   164a0:	ldm	r3, {r0, r1, r2, r3}
   164a4:	stm	ip, {r0, r1, r2, r3}
   164a8:	b	16134 <sfbpf_parse+0x8c>
   164ac:	nop			; (mov r0, r0)
   164b0:	ldr	r2, [pc, #3100]	; 170d4 <sfbpf_parse+0x102c>
   164b4:	add	r2, pc, r2
   164b8:	ldr	r3, [fp, #-16]
   164bc:	add	r3, r2, r3
   164c0:	ldrb	r3, [r3]
   164c4:	str	r3, [fp, #-44]	; 0xffffffd4
   164c8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   164cc:	cmp	r3, #0
   164d0:	beq	180bc <sfbpf_parse+0x2014>
   164d4:	nop			; (mov r0, r0)
   164d8:	ldr	r2, [pc, #3064]	; 170d8 <sfbpf_parse+0x1030>
   164dc:	add	r2, pc, r2
   164e0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   164e4:	add	r3, r2, r3
   164e8:	ldrb	r3, [r3]
   164ec:	str	r3, [fp, #-56]	; 0xffffffc8
   164f0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   164f4:	rsb	r3, r3, #1
   164f8:	lsl	r3, r3, #4
   164fc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16500:	add	r3, r2, r3
   16504:	sub	ip, fp, #3696	; 0xe70
   16508:	sub	ip, ip, #12
   1650c:	sub	ip, ip, #4
   16510:	ldm	r3, {r0, r1, r2, r3}
   16514:	stm	ip, {r0, r1, r2, r3}
   16518:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1651c:	sub	r3, r3, #2
   16520:	cmp	r3, #200	; 0xc8
   16524:	addls	pc, pc, r3, lsl #2
   16528:	b	17f70 <sfbpf_parse+0x1ec8>
   1652c:	b	16850 <sfbpf_parse+0x7a8>
   16530:	b	17f70 <sfbpf_parse+0x1ec8>
   16534:	b	16864 <sfbpf_parse+0x7bc>
   16538:	b	17f70 <sfbpf_parse+0x1ec8>
   1653c:	b	16878 <sfbpf_parse+0x7d0>
   16540:	b	168b4 <sfbpf_parse+0x80c>
   16544:	b	168f0 <sfbpf_parse+0x848>
   16548:	b	1692c <sfbpf_parse+0x884>
   1654c:	b	16968 <sfbpf_parse+0x8c0>
   16550:	b	16988 <sfbpf_parse+0x8e0>
   16554:	b	17f70 <sfbpf_parse+0x1ec8>
   16558:	b	169a8 <sfbpf_parse+0x900>
   1655c:	b	169dc <sfbpf_parse+0x934>
   16560:	b	169fc <sfbpf_parse+0x954>
   16564:	b	16a2c <sfbpf_parse+0x984>
   16568:	b	16a68 <sfbpf_parse+0x9c0>
   1656c:	b	16aa4 <sfbpf_parse+0x9fc>
   16570:	b	16b48 <sfbpf_parse+0xaa0>
   16574:	b	16b84 <sfbpf_parse+0xadc>
   16578:	b	16bb8 <sfbpf_parse+0xb10>
   1657c:	b	16bf8 <sfbpf_parse+0xb50>
   16580:	b	16c38 <sfbpf_parse+0xb90>
   16584:	b	16c64 <sfbpf_parse+0xbbc>
   16588:	b	16c84 <sfbpf_parse+0xbdc>
   1658c:	b	17f70 <sfbpf_parse+0x1ec8>
   16590:	b	16ca4 <sfbpf_parse+0xbfc>
   16594:	b	16ce0 <sfbpf_parse+0xc38>
   16598:	b	16d1c <sfbpf_parse+0xc74>
   1659c:	b	17f70 <sfbpf_parse+0x1ec8>
   165a0:	b	17f70 <sfbpf_parse+0x1ec8>
   165a4:	b	16d50 <sfbpf_parse+0xca8>
   165a8:	b	16d7c <sfbpf_parse+0xcd4>
   165ac:	b	16db8 <sfbpf_parse+0xd10>
   165b0:	b	16de8 <sfbpf_parse+0xd40>
   165b4:	b	16e18 <sfbpf_parse+0xd70>
   165b8:	b	16e40 <sfbpf_parse+0xd98>
   165bc:	b	16e68 <sfbpf_parse+0xdc0>
   165c0:	b	16e98 <sfbpf_parse+0xdf0>
   165c4:	b	16eb4 <sfbpf_parse+0xe0c>
   165c8:	b	16ed8 <sfbpf_parse+0xe30>
   165cc:	b	16f04 <sfbpf_parse+0xe5c>
   165d0:	b	16f48 <sfbpf_parse+0xea0>
   165d4:	b	16f8c <sfbpf_parse+0xee4>
   165d8:	b	16fac <sfbpf_parse+0xf04>
   165dc:	b	16fd8 <sfbpf_parse+0xf30>
   165e0:	b	17004 <sfbpf_parse+0xf5c>
   165e4:	b	17024 <sfbpf_parse+0xf7c>
   165e8:	b	17050 <sfbpf_parse+0xfa8>
   165ec:	b	17f70 <sfbpf_parse+0x1ec8>
   165f0:	b	17070 <sfbpf_parse+0xfc8>
   165f4:	b	1707c <sfbpf_parse+0xfd4>
   165f8:	b	17088 <sfbpf_parse+0xfe0>
   165fc:	b	17094 <sfbpf_parse+0xfec>
   16600:	b	170a0 <sfbpf_parse+0xff8>
   16604:	b	17188 <sfbpf_parse+0x10e0>
   16608:	b	17194 <sfbpf_parse+0x10ec>
   1660c:	b	171a0 <sfbpf_parse+0x10f8>
   16610:	b	171ac <sfbpf_parse+0x1104>
   16614:	b	171b8 <sfbpf_parse+0x1110>
   16618:	b	171c4 <sfbpf_parse+0x111c>
   1661c:	b	171d0 <sfbpf_parse+0x1128>
   16620:	b	171dc <sfbpf_parse+0x1134>
   16624:	b	171e8 <sfbpf_parse+0x1140>
   16628:	b	171f4 <sfbpf_parse+0x114c>
   1662c:	b	17200 <sfbpf_parse+0x1158>
   16630:	b	1720c <sfbpf_parse+0x1164>
   16634:	b	17218 <sfbpf_parse+0x1170>
   16638:	b	17224 <sfbpf_parse+0x117c>
   1663c:	b	17230 <sfbpf_parse+0x1188>
   16640:	b	1723c <sfbpf_parse+0x1194>
   16644:	b	17248 <sfbpf_parse+0x11a0>
   16648:	b	17254 <sfbpf_parse+0x11ac>
   1664c:	b	17260 <sfbpf_parse+0x11b8>
   16650:	b	1726c <sfbpf_parse+0x11c4>
   16654:	b	17278 <sfbpf_parse+0x11d0>
   16658:	b	17284 <sfbpf_parse+0x11dc>
   1665c:	b	17290 <sfbpf_parse+0x11e8>
   16660:	b	1729c <sfbpf_parse+0x11f4>
   16664:	b	172a8 <sfbpf_parse+0x1200>
   16668:	b	172b4 <sfbpf_parse+0x120c>
   1666c:	b	172c0 <sfbpf_parse+0x1218>
   16670:	b	172cc <sfbpf_parse+0x1224>
   16674:	b	172d8 <sfbpf_parse+0x1230>
   16678:	b	172e4 <sfbpf_parse+0x123c>
   1667c:	b	172f0 <sfbpf_parse+0x1248>
   16680:	b	172fc <sfbpf_parse+0x1254>
   16684:	b	17308 <sfbpf_parse+0x1260>
   16688:	b	17314 <sfbpf_parse+0x126c>
   1668c:	b	17320 <sfbpf_parse+0x1278>
   16690:	b	1732c <sfbpf_parse+0x1284>
   16694:	b	17338 <sfbpf_parse+0x1290>
   16698:	b	17344 <sfbpf_parse+0x129c>
   1669c:	b	17350 <sfbpf_parse+0x12a8>
   166a0:	b	1735c <sfbpf_parse+0x12b4>
   166a4:	b	17368 <sfbpf_parse+0x12c0>
   166a8:	b	17374 <sfbpf_parse+0x12cc>
   166ac:	b	17380 <sfbpf_parse+0x12d8>
   166b0:	b	1738c <sfbpf_parse+0x12e4>
   166b4:	b	17398 <sfbpf_parse+0x12f0>
   166b8:	b	173a4 <sfbpf_parse+0x12fc>
   166bc:	b	173b0 <sfbpf_parse+0x1308>
   166c0:	b	173bc <sfbpf_parse+0x1314>
   166c4:	b	173c8 <sfbpf_parse+0x1320>
   166c8:	b	173d4 <sfbpf_parse+0x132c>
   166cc:	b	173f4 <sfbpf_parse+0x134c>
   166d0:	b	17414 <sfbpf_parse+0x136c>
   166d4:	b	17430 <sfbpf_parse+0x1388>
   166d8:	b	1744c <sfbpf_parse+0x13a4>
   166dc:	b	17480 <sfbpf_parse+0x13d8>
   166e0:	b	17494 <sfbpf_parse+0x13ec>
   166e4:	b	174a8 <sfbpf_parse+0x1400>
   166e8:	b	174c4 <sfbpf_parse+0x141c>
   166ec:	b	174d8 <sfbpf_parse+0x1430>
   166f0:	b	174f4 <sfbpf_parse+0x144c>
   166f4:	b	17508 <sfbpf_parse+0x1460>
   166f8:	b	17518 <sfbpf_parse+0x1470>
   166fc:	b	17528 <sfbpf_parse+0x1480>
   16700:	b	17538 <sfbpf_parse+0x1490>
   16704:	b	17548 <sfbpf_parse+0x14a0>
   16708:	b	17564 <sfbpf_parse+0x14bc>
   1670c:	b	17580 <sfbpf_parse+0x14d8>
   16710:	b	1759c <sfbpf_parse+0x14f4>
   16714:	b	175b8 <sfbpf_parse+0x1510>
   16718:	b	175d4 <sfbpf_parse+0x152c>
   1671c:	b	175f0 <sfbpf_parse+0x1548>
   16720:	b	17620 <sfbpf_parse+0x1578>
   16724:	b	17640 <sfbpf_parse+0x1598>
   16728:	b	17660 <sfbpf_parse+0x15b8>
   1672c:	b	17f70 <sfbpf_parse+0x1ec8>
   16730:	b	1767c <sfbpf_parse+0x15d4>
   16734:	b	17f70 <sfbpf_parse+0x1ec8>
   16738:	b	176bc <sfbpf_parse+0x1614>
   1673c:	b	1778c <sfbpf_parse+0x16e4>
   16740:	b	17f70 <sfbpf_parse+0x1ec8>
   16744:	b	17834 <sfbpf_parse+0x178c>
   16748:	b	17914 <sfbpf_parse+0x186c>
   1674c:	b	17924 <sfbpf_parse+0x187c>
   16750:	b	17940 <sfbpf_parse+0x1898>
   16754:	b	1795c <sfbpf_parse+0x18b4>
   16758:	b	17968 <sfbpf_parse+0x18c0>
   1675c:	b	17974 <sfbpf_parse+0x18cc>
   16760:	b	17980 <sfbpf_parse+0x18d8>
   16764:	b	1798c <sfbpf_parse+0x18e4>
   16768:	b	17998 <sfbpf_parse+0x18f0>
   1676c:	b	179a4 <sfbpf_parse+0x18fc>
   16770:	b	17f70 <sfbpf_parse+0x1ec8>
   16774:	b	179c0 <sfbpf_parse+0x1918>
   16778:	b	179f0 <sfbpf_parse+0x1948>
   1677c:	b	17a28 <sfbpf_parse+0x1980>
   16780:	b	17a54 <sfbpf_parse+0x19ac>
   16784:	b	17a80 <sfbpf_parse+0x19d8>
   16788:	b	17aac <sfbpf_parse+0x1a04>
   1678c:	b	17ad8 <sfbpf_parse+0x1a30>
   16790:	b	17b04 <sfbpf_parse+0x1a5c>
   16794:	b	17b30 <sfbpf_parse+0x1a88>
   16798:	b	17b5c <sfbpf_parse+0x1ab4>
   1679c:	b	17b88 <sfbpf_parse+0x1ae0>
   167a0:	b	17ba4 <sfbpf_parse+0x1afc>
   167a4:	b	17bb8 <sfbpf_parse+0x1b10>
   167a8:	b	17bc8 <sfbpf_parse+0x1b20>
   167ac:	b	17bd4 <sfbpf_parse+0x1b2c>
   167b0:	b	17be0 <sfbpf_parse+0x1b38>
   167b4:	b	17bec <sfbpf_parse+0x1b44>
   167b8:	b	17bf8 <sfbpf_parse+0x1b50>
   167bc:	b	17f70 <sfbpf_parse+0x1ec8>
   167c0:	b	17c04 <sfbpf_parse+0x1b5c>
   167c4:	b	17c18 <sfbpf_parse+0x1b70>
   167c8:	b	17c24 <sfbpf_parse+0x1b7c>
   167cc:	b	17c30 <sfbpf_parse+0x1b88>
   167d0:	b	17c3c <sfbpf_parse+0x1b94>
   167d4:	b	17c48 <sfbpf_parse+0x1ba0>
   167d8:	b	17c54 <sfbpf_parse+0x1bac>
   167dc:	b	17c60 <sfbpf_parse+0x1bb8>
   167e0:	b	17c6c <sfbpf_parse+0x1bc4>
   167e4:	b	17c78 <sfbpf_parse+0x1bd0>
   167e8:	b	17c84 <sfbpf_parse+0x1bdc>
   167ec:	b	17c90 <sfbpf_parse+0x1be8>
   167f0:	b	17c9c <sfbpf_parse+0x1bf4>
   167f4:	b	17ca8 <sfbpf_parse+0x1c00>
   167f8:	b	17cb4 <sfbpf_parse+0x1c0c>
   167fc:	b	17f70 <sfbpf_parse+0x1ec8>
   16800:	b	17cc0 <sfbpf_parse+0x1c18>
   16804:	b	17cf8 <sfbpf_parse+0x1c50>
   16808:	b	17d30 <sfbpf_parse+0x1c88>
   1680c:	b	17d54 <sfbpf_parse+0x1cac>
   16810:	b	17f70 <sfbpf_parse+0x1ec8>
   16814:	b	17da0 <sfbpf_parse+0x1cf8>
   16818:	b	17ddc <sfbpf_parse+0x1d34>
   1681c:	b	17de8 <sfbpf_parse+0x1d40>
   16820:	b	17df4 <sfbpf_parse+0x1d4c>
   16824:	b	17e00 <sfbpf_parse+0x1d58>
   16828:	b	17e0c <sfbpf_parse+0x1d64>
   1682c:	b	17e18 <sfbpf_parse+0x1d70>
   16830:	b	17e24 <sfbpf_parse+0x1d7c>
   16834:	b	17f70 <sfbpf_parse+0x1ec8>
   16838:	b	17e30 <sfbpf_parse+0x1d88>
   1683c:	b	17e6c <sfbpf_parse+0x1dc4>
   16840:	b	17ea8 <sfbpf_parse+0x1e00>
   16844:	b	17ecc <sfbpf_parse+0x1e24>
   16848:	b	17f70 <sfbpf_parse+0x1ec8>
   1684c:	b	17f34 <sfbpf_parse+0x1e8c>
   16850:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16854:	ldr	r3, [r3, #12]
   16858:	mov	r0, r3
   1685c:	bl	312c <sf_finish_parse>
   16860:	b	17f94 <sfbpf_parse+0x1eec>
   16864:	ldr	r3, [pc, #2160]	; 170dc <sfbpf_parse+0x1034>
   16868:	add	r3, pc, r3
   1686c:	ldr	r3, [r3]
   16870:	str	r3, [fp, #-3712]	; 0xfffff180
   16874:	b	17f94 <sfbpf_parse+0x1eec>
   16878:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1687c:	sub	r3, r3, #32
   16880:	ldr	r2, [r3, #12]
   16884:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16888:	ldr	r3, [r3, #12]
   1688c:	mov	r1, r3
   16890:	mov	r0, r2
   16894:	bl	31f4 <sf_gen_and>
   16898:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1689c:	sub	ip, fp, #3696	; 0xe70
   168a0:	sub	ip, ip, #12
   168a4:	sub	ip, ip, #4
   168a8:	ldm	r3, {r0, r1, r2, r3}
   168ac:	stm	ip, {r0, r1, r2, r3}
   168b0:	b	17f94 <sfbpf_parse+0x1eec>
   168b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   168b8:	sub	r3, r3, #32
   168bc:	ldr	r2, [r3, #12]
   168c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   168c4:	ldr	r3, [r3, #12]
   168c8:	mov	r1, r3
   168cc:	mov	r0, r2
   168d0:	bl	31f4 <sf_gen_and>
   168d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   168d8:	sub	ip, fp, #3696	; 0xe70
   168dc:	sub	ip, ip, #12
   168e0:	sub	ip, ip, #4
   168e4:	ldm	r3, {r0, r1, r2, r3}
   168e8:	stm	ip, {r0, r1, r2, r3}
   168ec:	b	17f94 <sfbpf_parse+0x1eec>
   168f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   168f4:	sub	r3, r3, #32
   168f8:	ldr	r2, [r3, #12]
   168fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16900:	ldr	r3, [r3, #12]
   16904:	mov	r1, r3
   16908:	mov	r0, r2
   1690c:	bl	32b0 <sf_gen_or>
   16910:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16914:	sub	ip, fp, #3696	; 0xe70
   16918:	sub	ip, ip, #12
   1691c:	sub	ip, ip, #4
   16920:	ldm	r3, {r0, r1, r2, r3}
   16924:	stm	ip, {r0, r1, r2, r3}
   16928:	b	17f94 <sfbpf_parse+0x1eec>
   1692c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16930:	sub	r3, r3, #32
   16934:	ldr	r2, [r3, #12]
   16938:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1693c:	ldr	r3, [r3, #12]
   16940:	mov	r1, r3
   16944:	mov	r0, r2
   16948:	bl	32b0 <sf_gen_or>
   1694c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16950:	sub	ip, fp, #3696	; 0xe70
   16954:	sub	ip, ip, #12
   16958:	sub	ip, ip, #4
   1695c:	ldm	r3, {r0, r1, r2, r3}
   16960:	stm	ip, {r0, r1, r2, r3}
   16964:	b	17f94 <sfbpf_parse+0x1eec>
   16968:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1696c:	sub	r3, r3, #16
   16970:	sub	ip, fp, #3696	; 0xe70
   16974:	sub	ip, ip, #12
   16978:	sub	ip, ip, #4
   1697c:	ldm	r3, {r0, r1, r2, r3}
   16980:	stm	ip, {r0, r1, r2, r3}
   16984:	b	17f94 <sfbpf_parse+0x1eec>
   16988:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1698c:	sub	r3, r3, #16
   16990:	sub	ip, fp, #3696	; 0xe70
   16994:	sub	ip, ip, #12
   16998:	sub	ip, ip, #4
   1699c:	ldm	r3, {r0, r1, r2, r3}
   169a0:	stm	ip, {r0, r1, r2, r3}
   169a4:	b	17f94 <sfbpf_parse+0x1eec>
   169a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   169ac:	ldr	r3, [r3]
   169b0:	mov	r1, r3
   169b4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   169b8:	sub	r3, r3, #16
   169bc:	ldr	r3, [r3]
   169c0:	str	r3, [fp, #-3712]	; 0xfffff180
   169c4:	ldr	r2, [fp, #-3712]	; 0xfffff180
   169c8:	mov	r0, #0
   169cc:	bl	c978 <sf_gen_ncode>
   169d0:	mov	r3, r0
   169d4:	str	r3, [fp, #-3700]	; 0xfffff18c
   169d8:	b	17f94 <sfbpf_parse+0x1eec>
   169dc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   169e0:	sub	r3, r3, #16
   169e4:	sub	ip, fp, #3696	; 0xe70
   169e8:	sub	ip, ip, #12
   169ec:	sub	ip, ip, #4
   169f0:	ldm	r3, {r0, r1, r2, r3}
   169f4:	stm	ip, {r0, r1, r2, r3}
   169f8:	b	17f94 <sfbpf_parse+0x1eec>
   169fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16a00:	ldr	r2, [r3]
   16a04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16a08:	sub	r3, r3, #16
   16a0c:	ldr	r3, [r3]
   16a10:	str	r3, [fp, #-3712]	; 0xfffff180
   16a14:	ldr	r1, [fp, #-3712]	; 0xfffff180
   16a18:	mov	r0, r2
   16a1c:	bl	bd54 <sf_gen_scode>
   16a20:	mov	r3, r0
   16a24:	str	r3, [fp, #-3700]	; 0xfffff18c
   16a28:	b	17f94 <sfbpf_parse+0x1eec>
   16a2c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16a30:	sub	r3, r3, #32
   16a34:	ldr	r0, [r3]
   16a38:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16a3c:	ldr	r2, [r3]
   16a40:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16a44:	sub	r3, r3, #48	; 0x30
   16a48:	ldr	r3, [r3]
   16a4c:	str	r3, [fp, #-3712]	; 0xfffff180
   16a50:	ldr	r3, [fp, #-3712]	; 0xfffff180
   16a54:	mov	r1, #0
   16a58:	bl	c808 <sf_gen_mcode>
   16a5c:	mov	r3, r0
   16a60:	str	r3, [fp, #-3700]	; 0xfffff18c
   16a64:	b	17f94 <sfbpf_parse+0x1eec>
   16a68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16a6c:	sub	r3, r3, #32
   16a70:	ldr	r0, [r3]
   16a74:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16a78:	ldr	r1, [r3]
   16a7c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16a80:	sub	r3, r3, #48	; 0x30
   16a84:	ldr	r3, [r3]
   16a88:	str	r3, [fp, #-3712]	; 0xfffff180
   16a8c:	ldr	r3, [fp, #-3712]	; 0xfffff180
   16a90:	mov	r2, #0
   16a94:	bl	c808 <sf_gen_mcode>
   16a98:	mov	r3, r0
   16a9c:	str	r3, [fp, #-3700]	; 0xfffff18c
   16aa0:	b	17f94 <sfbpf_parse+0x1eec>
   16aa4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16aa8:	sub	r3, r3, #16
   16aac:	ldr	r3, [r3]
   16ab0:	str	r3, [fp, #-3712]	; 0xfffff180
   16ab4:	ldrb	r3, [fp, #-3712]	; 0xfffff180
   16ab8:	cmp	r3, #3
   16abc:	bne	16ad0 <sfbpf_parse+0xa28>
   16ac0:	ldr	r3, [pc, #1560]	; 170e0 <sfbpf_parse+0x1038>
   16ac4:	add	r3, pc, r3
   16ac8:	mov	r0, r3
   16acc:	bl	291c <sf_bpf_error>
   16ad0:	ldrb	r3, [fp, #-3712]	; 0xfffff180
   16ad4:	cmp	r3, #7
   16ad8:	bne	16aec <sfbpf_parse+0xa44>
   16adc:	ldr	r3, [pc, #1536]	; 170e4 <sfbpf_parse+0x103c>
   16ae0:	add	r3, pc, r3
   16ae4:	mov	r0, r3
   16ae8:	bl	291c <sf_bpf_error>
   16aec:	ldrb	r3, [fp, #-3712]	; 0xfffff180
   16af0:	cmp	r3, #5
   16af4:	bne	16b08 <sfbpf_parse+0xa60>
   16af8:	ldr	r3, [pc, #1512]	; 170e8 <sfbpf_parse+0x1040>
   16afc:	add	r3, pc, r3
   16b00:	mov	r0, r3
   16b04:	bl	291c <sf_bpf_error>
   16b08:	ldrb	r3, [fp, #-3712]	; 0xfffff180
   16b0c:	cmp	r3, #6
   16b10:	bne	16b24 <sfbpf_parse+0xa7c>
   16b14:	ldr	r3, [pc, #1488]	; 170ec <sfbpf_parse+0x1044>
   16b18:	add	r3, pc, r3
   16b1c:	mov	r0, r3
   16b20:	bl	291c <sf_bpf_error>
   16b24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16b28:	ldr	r3, [r3]
   16b2c:	ldr	r2, [fp, #-3712]	; 0xfffff180
   16b30:	mov	r1, #0
   16b34:	mov	r0, r3
   16b38:	bl	c978 <sf_gen_ncode>
   16b3c:	mov	r3, r0
   16b40:	str	r3, [fp, #-3700]	; 0xfffff18c
   16b44:	b	17f94 <sfbpf_parse+0x1eec>
   16b48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16b4c:	sub	r3, r3, #32
   16b50:	ldr	r0, [r3]
   16b54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16b58:	ldr	r2, [r3]
   16b5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16b60:	sub	r3, r3, #48	; 0x30
   16b64:	ldr	r3, [r3]
   16b68:	str	r3, [fp, #-3712]	; 0xfffff180
   16b6c:	ldr	r3, [fp, #-3712]	; 0xfffff180
   16b70:	mov	r1, #0
   16b74:	bl	cd08 <sf_gen_mcode6>
   16b78:	mov	r3, r0
   16b7c:	str	r3, [fp, #-3700]	; 0xfffff18c
   16b80:	b	17f94 <sfbpf_parse+0x1eec>
   16b84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16b88:	ldr	r0, [r3]
   16b8c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16b90:	sub	r3, r3, #16
   16b94:	ldr	r3, [r3]
   16b98:	str	r3, [fp, #-3712]	; 0xfffff180
   16b9c:	ldr	r3, [fp, #-3712]	; 0xfffff180
   16ba0:	mov	r2, #128	; 0x80
   16ba4:	mov	r1, #0
   16ba8:	bl	cd08 <sf_gen_mcode6>
   16bac:	mov	r3, r0
   16bb0:	str	r3, [fp, #-3700]	; 0xfffff18c
   16bb4:	b	17f94 <sfbpf_parse+0x1eec>
   16bb8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16bbc:	ldr	r2, [r3]
   16bc0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16bc4:	sub	r3, r3, #16
   16bc8:	ldr	r3, [r3]
   16bcc:	str	r3, [fp, #-3712]	; 0xfffff180
   16bd0:	ldr	r1, [fp, #-3712]	; 0xfffff180
   16bd4:	mov	r0, r2
   16bd8:	bl	cfe8 <sf_gen_ecode>
   16bdc:	mov	r3, r0
   16be0:	str	r3, [fp, #-3700]	; 0xfffff18c
   16be4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16be8:	ldr	r3, [r3]
   16bec:	mov	r0, r3
   16bf0:	bl	e04 <free@plt>
   16bf4:	b	17f94 <sfbpf_parse+0x1eec>
   16bf8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16bfc:	ldr	r2, [r3]
   16c00:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c04:	sub	r3, r3, #16
   16c08:	ldr	r3, [r3]
   16c0c:	str	r3, [fp, #-3712]	; 0xfffff180
   16c10:	ldr	r1, [fp, #-3712]	; 0xfffff180
   16c14:	mov	r0, r2
   16c18:	bl	ea5c <sf_gen_acode>
   16c1c:	mov	r3, r0
   16c20:	str	r3, [fp, #-3700]	; 0xfffff18c
   16c24:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c28:	ldr	r3, [r3]
   16c2c:	mov	r0, r3
   16c30:	bl	e04 <free@plt>
   16c34:	b	17f94 <sfbpf_parse+0x1eec>
   16c38:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c3c:	ldr	r3, [r3, #12]
   16c40:	mov	r0, r3
   16c44:	bl	3348 <sf_gen_not>
   16c48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c4c:	sub	ip, fp, #3696	; 0xe70
   16c50:	sub	ip, ip, #12
   16c54:	sub	ip, ip, #4
   16c58:	ldm	r3, {r0, r1, r2, r3}
   16c5c:	stm	ip, {r0, r1, r2, r3}
   16c60:	b	17f94 <sfbpf_parse+0x1eec>
   16c64:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c68:	sub	r3, r3, #16
   16c6c:	sub	ip, fp, #3696	; 0xe70
   16c70:	sub	ip, ip, #12
   16c74:	sub	ip, ip, #4
   16c78:	ldm	r3, {r0, r1, r2, r3}
   16c7c:	stm	ip, {r0, r1, r2, r3}
   16c80:	b	17f94 <sfbpf_parse+0x1eec>
   16c84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16c88:	sub	r3, r3, #16
   16c8c:	sub	ip, fp, #3696	; 0xe70
   16c90:	sub	ip, ip, #12
   16c94:	sub	ip, ip, #4
   16c98:	ldm	r3, {r0, r1, r2, r3}
   16c9c:	stm	ip, {r0, r1, r2, r3}
   16ca0:	b	17f94 <sfbpf_parse+0x1eec>
   16ca4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16ca8:	sub	r3, r3, #32
   16cac:	ldr	r2, [r3, #12]
   16cb0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16cb4:	ldr	r3, [r3, #12]
   16cb8:	mov	r1, r3
   16cbc:	mov	r0, r2
   16cc0:	bl	31f4 <sf_gen_and>
   16cc4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16cc8:	sub	ip, fp, #3696	; 0xe70
   16ccc:	sub	ip, ip, #12
   16cd0:	sub	ip, ip, #4
   16cd4:	ldm	r3, {r0, r1, r2, r3}
   16cd8:	stm	ip, {r0, r1, r2, r3}
   16cdc:	b	17f94 <sfbpf_parse+0x1eec>
   16ce0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16ce4:	sub	r3, r3, #32
   16ce8:	ldr	r2, [r3, #12]
   16cec:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16cf0:	ldr	r3, [r3, #12]
   16cf4:	mov	r1, r3
   16cf8:	mov	r0, r2
   16cfc:	bl	32b0 <sf_gen_or>
   16d00:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16d04:	sub	ip, fp, #3696	; 0xe70
   16d08:	sub	ip, ip, #12
   16d0c:	sub	ip, ip, #4
   16d10:	ldm	r3, {r0, r1, r2, r3}
   16d14:	stm	ip, {r0, r1, r2, r3}
   16d18:	b	17f94 <sfbpf_parse+0x1eec>
   16d1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16d20:	ldr	r3, [r3]
   16d24:	mov	r1, r3
   16d28:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16d2c:	sub	r3, r3, #16
   16d30:	ldr	r3, [r3]
   16d34:	str	r3, [fp, #-3712]	; 0xfffff180
   16d38:	ldr	r2, [fp, #-3712]	; 0xfffff180
   16d3c:	mov	r0, #0
   16d40:	bl	c978 <sf_gen_ncode>
   16d44:	mov	r3, r0
   16d48:	str	r3, [fp, #-3700]	; 0xfffff18c
   16d4c:	b	17f94 <sfbpf_parse+0x1eec>
   16d50:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16d54:	ldr	r3, [r3, #12]
   16d58:	mov	r0, r3
   16d5c:	bl	3348 <sf_gen_not>
   16d60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16d64:	sub	ip, fp, #3696	; 0xe70
   16d68:	sub	ip, ip, #12
   16d6c:	sub	ip, ip, #4
   16d70:	ldm	r3, {r0, r1, r2, r3}
   16d74:	stm	ip, {r0, r1, r2, r3}
   16d78:	b	17f94 <sfbpf_parse+0x1eec>
   16d7c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16d80:	sub	r3, r3, #32
   16d84:	ldr	r3, [r3]
   16d88:	uxtb	r3, r3
   16d8c:	strb	r3, [fp, #-3711]	; 0xfffff181
   16d90:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16d94:	sub	r3, r3, #16
   16d98:	ldr	r3, [r3]
   16d9c:	uxtb	r3, r3
   16da0:	strb	r3, [fp, #-3710]	; 0xfffff182
   16da4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16da8:	ldr	r3, [r3]
   16dac:	uxtb	r3, r3
   16db0:	strb	r3, [fp, #-3712]	; 0xfffff180
   16db4:	b	17f94 <sfbpf_parse+0x1eec>
   16db8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16dbc:	sub	r3, r3, #16
   16dc0:	ldr	r3, [r3]
   16dc4:	uxtb	r3, r3
   16dc8:	strb	r3, [fp, #-3711]	; 0xfffff181
   16dcc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16dd0:	ldr	r3, [r3]
   16dd4:	uxtb	r3, r3
   16dd8:	strb	r3, [fp, #-3710]	; 0xfffff182
   16ddc:	mov	r3, #0
   16de0:	strb	r3, [fp, #-3712]	; 0xfffff180
   16de4:	b	17f94 <sfbpf_parse+0x1eec>
   16de8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16dec:	sub	r3, r3, #16
   16df0:	ldr	r3, [r3]
   16df4:	uxtb	r3, r3
   16df8:	strb	r3, [fp, #-3711]	; 0xfffff181
   16dfc:	mov	r3, #0
   16e00:	strb	r3, [fp, #-3710]	; 0xfffff182
   16e04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16e08:	ldr	r3, [r3]
   16e0c:	uxtb	r3, r3
   16e10:	strb	r3, [fp, #-3712]	; 0xfffff180
   16e14:	b	17f94 <sfbpf_parse+0x1eec>
   16e18:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16e1c:	sub	r3, r3, #16
   16e20:	ldr	r3, [r3]
   16e24:	uxtb	r3, r3
   16e28:	strb	r3, [fp, #-3711]	; 0xfffff181
   16e2c:	mov	r3, #0
   16e30:	strb	r3, [fp, #-3710]	; 0xfffff182
   16e34:	mov	r3, #5
   16e38:	strb	r3, [fp, #-3712]	; 0xfffff180
   16e3c:	b	17f94 <sfbpf_parse+0x1eec>
   16e40:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16e44:	sub	r3, r3, #16
   16e48:	ldr	r3, [r3]
   16e4c:	uxtb	r3, r3
   16e50:	strb	r3, [fp, #-3711]	; 0xfffff181
   16e54:	mov	r3, #0
   16e58:	strb	r3, [fp, #-3710]	; 0xfffff182
   16e5c:	mov	r3, #6
   16e60:	strb	r3, [fp, #-3712]	; 0xfffff180
   16e64:	b	17f94 <sfbpf_parse+0x1eec>
   16e68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16e6c:	sub	r3, r3, #16
   16e70:	ldr	r3, [r3]
   16e74:	uxtb	r3, r3
   16e78:	strb	r3, [fp, #-3711]	; 0xfffff181
   16e7c:	mov	r3, #0
   16e80:	strb	r3, [fp, #-3710]	; 0xfffff182
   16e84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16e88:	ldr	r3, [r3]
   16e8c:	uxtb	r3, r3
   16e90:	strb	r3, [fp, #-3712]	; 0xfffff180
   16e94:	b	17f94 <sfbpf_parse+0x1eec>
   16e98:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16e9c:	sub	ip, fp, #3696	; 0xe70
   16ea0:	sub	ip, ip, #12
   16ea4:	sub	ip, ip, #4
   16ea8:	ldm	r3, {r0, r1, r2, r3}
   16eac:	stm	ip, {r0, r1, r2, r3}
   16eb0:	b	17f94 <sfbpf_parse+0x1eec>
   16eb4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16eb8:	sub	r3, r3, #16
   16ebc:	ldr	r3, [r3, #12]
   16ec0:	str	r3, [fp, #-3700]	; 0xfffff18c
   16ec4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16ec8:	sub	r3, r3, #32
   16ecc:	ldr	r3, [r3]
   16ed0:	str	r3, [fp, #-3712]	; 0xfffff180
   16ed4:	b	17f94 <sfbpf_parse+0x1eec>
   16ed8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16edc:	ldr	r3, [r3]
   16ee0:	mov	r0, r3
   16ee4:	bl	9418 <sf_gen_proto_abbrev>
   16ee8:	mov	r3, r0
   16eec:	str	r3, [fp, #-3700]	; 0xfffff18c
   16ef0:	ldr	r3, [pc, #504]	; 170f0 <sfbpf_parse+0x1048>
   16ef4:	add	r3, pc, r3
   16ef8:	ldr	r3, [r3]
   16efc:	str	r3, [fp, #-3712]	; 0xfffff180
   16f00:	b	17f94 <sfbpf_parse+0x1eec>
   16f04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16f08:	sub	r3, r3, #16
   16f0c:	ldr	r0, [r3]
   16f10:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16f14:	sub	r3, r3, #32
   16f18:	ldr	r1, [r3]
   16f1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16f20:	ldr	r2, [r3]
   16f24:	mov	r3, #0
   16f28:	bl	d7b8 <sf_gen_relation>
   16f2c:	mov	r3, r0
   16f30:	str	r3, [fp, #-3700]	; 0xfffff18c
   16f34:	ldr	r3, [pc, #440]	; 170f4 <sfbpf_parse+0x104c>
   16f38:	add	r3, pc, r3
   16f3c:	ldr	r3, [r3]
   16f40:	str	r3, [fp, #-3712]	; 0xfffff180
   16f44:	b	17f94 <sfbpf_parse+0x1eec>
   16f48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16f4c:	sub	r3, r3, #16
   16f50:	ldr	r0, [r3]
   16f54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16f58:	sub	r3, r3, #32
   16f5c:	ldr	r1, [r3]
   16f60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16f64:	ldr	r2, [r3]
   16f68:	mov	r3, #1
   16f6c:	bl	d7b8 <sf_gen_relation>
   16f70:	mov	r3, r0
   16f74:	str	r3, [fp, #-3700]	; 0xfffff18c
   16f78:	ldr	r3, [pc, #376]	; 170f8 <sfbpf_parse+0x1050>
   16f7c:	add	r3, pc, r3
   16f80:	ldr	r3, [r3]
   16f84:	str	r3, [fp, #-3712]	; 0xfffff180
   16f88:	b	17f94 <sfbpf_parse+0x1eec>
   16f8c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16f90:	ldr	r3, [r3]
   16f94:	str	r3, [fp, #-3700]	; 0xfffff18c
   16f98:	ldr	r3, [pc, #348]	; 170fc <sfbpf_parse+0x1054>
   16f9c:	add	r3, pc, r3
   16fa0:	ldr	r3, [r3]
   16fa4:	str	r3, [fp, #-3712]	; 0xfffff180
   16fa8:	b	17f94 <sfbpf_parse+0x1eec>
   16fac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16fb0:	ldr	r3, [r3]
   16fb4:	mov	r0, r3
   16fb8:	bl	f2a0 <sf_gen_atmtype_abbrev>
   16fbc:	mov	r3, r0
   16fc0:	str	r3, [fp, #-3700]	; 0xfffff18c
   16fc4:	ldr	r3, [pc, #308]	; 17100 <sfbpf_parse+0x1058>
   16fc8:	add	r3, pc, r3
   16fcc:	ldr	r3, [r3]
   16fd0:	str	r3, [fp, #-3712]	; 0xfffff180
   16fd4:	b	17f94 <sfbpf_parse+0x1eec>
   16fd8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16fdc:	ldr	r3, [r3]
   16fe0:	mov	r0, r3
   16fe4:	bl	fd70 <sf_gen_atmmulti_abbrev>
   16fe8:	mov	r3, r0
   16fec:	str	r3, [fp, #-3700]	; 0xfffff18c
   16ff0:	ldr	r3, [pc, #268]	; 17104 <sfbpf_parse+0x105c>
   16ff4:	add	r3, pc, r3
   16ff8:	ldr	r3, [r3]
   16ffc:	str	r3, [fp, #-3712]	; 0xfffff180
   17000:	b	17f94 <sfbpf_parse+0x1eec>
   17004:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17008:	ldr	r3, [r3, #12]
   1700c:	str	r3, [fp, #-3700]	; 0xfffff18c
   17010:	ldr	r3, [pc, #240]	; 17108 <sfbpf_parse+0x1060>
   17014:	add	r3, pc, r3
   17018:	ldr	r3, [r3]
   1701c:	str	r3, [fp, #-3712]	; 0xfffff180
   17020:	b	17f94 <sfbpf_parse+0x1eec>
   17024:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17028:	ldr	r3, [r3]
   1702c:	mov	r0, r3
   17030:	bl	f6d4 <sf_gen_mtp2type_abbrev>
   17034:	mov	r3, r0
   17038:	str	r3, [fp, #-3700]	; 0xfffff18c
   1703c:	ldr	r3, [pc, #200]	; 1710c <sfbpf_parse+0x1064>
   17040:	add	r3, pc, r3
   17044:	ldr	r3, [r3]
   17048:	str	r3, [fp, #-3712]	; 0xfffff180
   1704c:	b	17f94 <sfbpf_parse+0x1eec>
   17050:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17054:	ldr	r3, [r3, #12]
   17058:	str	r3, [fp, #-3700]	; 0xfffff18c
   1705c:	ldr	r3, [pc, #172]	; 17110 <sfbpf_parse+0x1068>
   17060:	add	r3, pc, r3
   17064:	ldr	r3, [r3]
   17068:	str	r3, [fp, #-3712]	; 0xfffff180
   1706c:	b	17f94 <sfbpf_parse+0x1eec>
   17070:	mov	r3, #0
   17074:	str	r3, [fp, #-3712]	; 0xfffff180
   17078:	b	17f94 <sfbpf_parse+0x1eec>
   1707c:	mov	r3, #1
   17080:	str	r3, [fp, #-3712]	; 0xfffff180
   17084:	b	17f94 <sfbpf_parse+0x1eec>
   17088:	mov	r3, #2
   1708c:	str	r3, [fp, #-3712]	; 0xfffff180
   17090:	b	17f94 <sfbpf_parse+0x1eec>
   17094:	mov	r3, #3
   17098:	str	r3, [fp, #-3712]	; 0xfffff180
   1709c:	b	17f94 <sfbpf_parse+0x1eec>
   170a0:	mov	r3, #3
   170a4:	str	r3, [fp, #-3712]	; 0xfffff180
   170a8:	b	17f94 <sfbpf_parse+0x1eec>
   170ac:	.word	0x00023f3c
   170b0:	.word	0x000000d8
   170b4:	.word	0x000000c0
   170b8:	.word	0x0000270f
   170bc:	.word	0x00002710
   170c0:	.word	0x00007dac
   170c4:	.word	0x00007b94
   170c8:	.word	0x000085ec
   170cc:	.word	0x00008088
   170d0:	.word	0x00000100
   170d4:	.word	0x00007e28
   170d8:	.word	0x00008c24
   170dc:	.word	0x00023b00
   170e0:	.word	0x00008714
   170e4:	.word	0x0000871c
   170e8:	.word	0x00008728
   170ec:	.word	0x00008730
   170f0:	.word	0x00023474
   170f4:	.word	0x00023430
   170f8:	.word	0x000233ec
   170fc:	.word	0x000233cc
   17100:	.word	0x000233a0
   17104:	.word	0x00023374
   17108:	.word	0x00023354
   1710c:	.word	0x00023328
   17110:	.word	0x00023308
   17114:	.word	0x000226d8
   17118:	.word	0x00007bc4
   1711c:	.word	0x00022820
   17120:	.word	0x00007ba0
   17124:	.word	0x000227e4
   17128:	.word	0x000227cc
   1712c:	.word	0x00007b24
   17130:	.word	0x00022758
   17134:	.word	0x00007abc
   17138:	.word	0x00022720
   1713c:	.word	0x000226e8
   17140:	.word	0x00007a80
   17144:	.word	0x00007a54
   17148:	.word	0x00007a28
   1714c:	.word	0x000079fc
   17150:	.word	0x000079d8
   17154:	.word	0x00022624
   17158:	.word	0x000224ac
   1715c:	.word	0x0000703c
   17160:	.word	0x000063dc
   17164:	.word	0x0000029d
   17168:	.word	0x00006988
   1716c:	.word	0x00006424
   17170:	.word	0x000063ac
   17174:	.word	0x0000016d
   17178:	.word	0x00005e48
   1717c:	.word	0x000000d8
   17180:	.word	0x000071b4
   17184:	.word	0x000000c0
   17188:	mov	r3, #4
   1718c:	str	r3, [fp, #-3712]	; 0xfffff180
   17190:	b	17f94 <sfbpf_parse+0x1eec>
   17194:	mov	r3, #4
   17198:	str	r3, [fp, #-3712]	; 0xfffff180
   1719c:	b	17f94 <sfbpf_parse+0x1eec>
   171a0:	mov	r3, #5
   171a4:	str	r3, [fp, #-3712]	; 0xfffff180
   171a8:	b	17f94 <sfbpf_parse+0x1eec>
   171ac:	mov	r3, #6
   171b0:	str	r3, [fp, #-3712]	; 0xfffff180
   171b4:	b	17f94 <sfbpf_parse+0x1eec>
   171b8:	mov	r3, #7
   171bc:	str	r3, [fp, #-3712]	; 0xfffff180
   171c0:	b	17f94 <sfbpf_parse+0x1eec>
   171c4:	mov	r3, #8
   171c8:	str	r3, [fp, #-3712]	; 0xfffff180
   171cc:	b	17f94 <sfbpf_parse+0x1eec>
   171d0:	mov	r3, #1
   171d4:	str	r3, [fp, #-3712]	; 0xfffff180
   171d8:	b	17f94 <sfbpf_parse+0x1eec>
   171dc:	mov	r3, #2
   171e0:	str	r3, [fp, #-3712]	; 0xfffff180
   171e4:	b	17f94 <sfbpf_parse+0x1eec>
   171e8:	mov	r3, #3
   171ec:	str	r3, [fp, #-3712]	; 0xfffff180
   171f0:	b	17f94 <sfbpf_parse+0x1eec>
   171f4:	mov	r3, #7
   171f8:	str	r3, [fp, #-3712]	; 0xfffff180
   171fc:	b	17f94 <sfbpf_parse+0x1eec>
   17200:	mov	r3, #4
   17204:	str	r3, [fp, #-3712]	; 0xfffff180
   17208:	b	17f94 <sfbpf_parse+0x1eec>
   1720c:	mov	r3, #1
   17210:	str	r3, [fp, #-3712]	; 0xfffff180
   17214:	b	17f94 <sfbpf_parse+0x1eec>
   17218:	mov	r3, #2
   1721c:	str	r3, [fp, #-3712]	; 0xfffff180
   17220:	b	17f94 <sfbpf_parse+0x1eec>
   17224:	mov	r3, #3
   17228:	str	r3, [fp, #-3712]	; 0xfffff180
   1722c:	b	17f94 <sfbpf_parse+0x1eec>
   17230:	mov	r3, #4
   17234:	str	r3, [fp, #-3712]	; 0xfffff180
   17238:	b	17f94 <sfbpf_parse+0x1eec>
   1723c:	mov	r3, #5
   17240:	str	r3, [fp, #-3712]	; 0xfffff180
   17244:	b	17f94 <sfbpf_parse+0x1eec>
   17248:	mov	r3, #6
   1724c:	str	r3, [fp, #-3712]	; 0xfffff180
   17250:	b	17f94 <sfbpf_parse+0x1eec>
   17254:	mov	r3, #7
   17258:	str	r3, [fp, #-3712]	; 0xfffff180
   1725c:	b	17f94 <sfbpf_parse+0x1eec>
   17260:	mov	r3, #8
   17264:	str	r3, [fp, #-3712]	; 0xfffff180
   17268:	b	17f94 <sfbpf_parse+0x1eec>
   1726c:	mov	r3, #9
   17270:	str	r3, [fp, #-3712]	; 0xfffff180
   17274:	b	17f94 <sfbpf_parse+0x1eec>
   17278:	mov	r3, #10
   1727c:	str	r3, [fp, #-3712]	; 0xfffff180
   17280:	b	17f94 <sfbpf_parse+0x1eec>
   17284:	mov	r3, #21
   17288:	str	r3, [fp, #-3712]	; 0xfffff180
   1728c:	b	17f94 <sfbpf_parse+0x1eec>
   17290:	mov	r3, #22
   17294:	str	r3, [fp, #-3712]	; 0xfffff180
   17298:	b	17f94 <sfbpf_parse+0x1eec>
   1729c:	mov	r3, #11
   172a0:	str	r3, [fp, #-3712]	; 0xfffff180
   172a4:	b	17f94 <sfbpf_parse+0x1eec>
   172a8:	mov	r3, #23
   172ac:	str	r3, [fp, #-3712]	; 0xfffff180
   172b0:	b	17f94 <sfbpf_parse+0x1eec>
   172b4:	mov	r3, #12
   172b8:	str	r3, [fp, #-3712]	; 0xfffff180
   172bc:	b	17f94 <sfbpf_parse+0x1eec>
   172c0:	mov	r3, #13
   172c4:	str	r3, [fp, #-3712]	; 0xfffff180
   172c8:	b	17f94 <sfbpf_parse+0x1eec>
   172cc:	mov	r3, #14
   172d0:	str	r3, [fp, #-3712]	; 0xfffff180
   172d4:	b	17f94 <sfbpf_parse+0x1eec>
   172d8:	mov	r3, #16
   172dc:	str	r3, [fp, #-3712]	; 0xfffff180
   172e0:	b	17f94 <sfbpf_parse+0x1eec>
   172e4:	mov	r3, #15
   172e8:	str	r3, [fp, #-3712]	; 0xfffff180
   172ec:	b	17f94 <sfbpf_parse+0x1eec>
   172f0:	mov	r3, #17
   172f4:	str	r3, [fp, #-3712]	; 0xfffff180
   172f8:	b	17f94 <sfbpf_parse+0x1eec>
   172fc:	mov	r3, #18
   17300:	str	r3, [fp, #-3712]	; 0xfffff180
   17304:	b	17f94 <sfbpf_parse+0x1eec>
   17308:	mov	r3, #19
   1730c:	str	r3, [fp, #-3712]	; 0xfffff180
   17310:	b	17f94 <sfbpf_parse+0x1eec>
   17314:	mov	r3, #20
   17318:	str	r3, [fp, #-3712]	; 0xfffff180
   1731c:	b	17f94 <sfbpf_parse+0x1eec>
   17320:	mov	r3, #24
   17324:	str	r3, [fp, #-3712]	; 0xfffff180
   17328:	b	17f94 <sfbpf_parse+0x1eec>
   1732c:	mov	r3, #25
   17330:	str	r3, [fp, #-3712]	; 0xfffff180
   17334:	b	17f94 <sfbpf_parse+0x1eec>
   17338:	mov	r3, #26
   1733c:	str	r3, [fp, #-3712]	; 0xfffff180
   17340:	b	17f94 <sfbpf_parse+0x1eec>
   17344:	mov	r3, #31
   17348:	str	r3, [fp, #-3712]	; 0xfffff180
   1734c:	b	17f94 <sfbpf_parse+0x1eec>
   17350:	mov	r3, #32
   17354:	str	r3, [fp, #-3712]	; 0xfffff180
   17358:	b	17f94 <sfbpf_parse+0x1eec>
   1735c:	mov	r3, #33	; 0x21
   17360:	str	r3, [fp, #-3712]	; 0xfffff180
   17364:	b	17f94 <sfbpf_parse+0x1eec>
   17368:	mov	r3, #39	; 0x27
   1736c:	str	r3, [fp, #-3712]	; 0xfffff180
   17370:	b	17f94 <sfbpf_parse+0x1eec>
   17374:	mov	r3, #36	; 0x24
   17378:	str	r3, [fp, #-3712]	; 0xfffff180
   1737c:	b	17f94 <sfbpf_parse+0x1eec>
   17380:	mov	r3, #38	; 0x26
   17384:	str	r3, [fp, #-3712]	; 0xfffff180
   17388:	b	17f94 <sfbpf_parse+0x1eec>
   1738c:	mov	r3, #37	; 0x25
   17390:	str	r3, [fp, #-3712]	; 0xfffff180
   17394:	b	17f94 <sfbpf_parse+0x1eec>
   17398:	mov	r3, #27
   1739c:	str	r3, [fp, #-3712]	; 0xfffff180
   173a0:	b	17f94 <sfbpf_parse+0x1eec>
   173a4:	mov	r3, #28
   173a8:	str	r3, [fp, #-3712]	; 0xfffff180
   173ac:	b	17f94 <sfbpf_parse+0x1eec>
   173b0:	mov	r3, #29
   173b4:	str	r3, [fp, #-3712]	; 0xfffff180
   173b8:	b	17f94 <sfbpf_parse+0x1eec>
   173bc:	mov	r3, #30
   173c0:	str	r3, [fp, #-3712]	; 0xfffff180
   173c4:	b	17f94 <sfbpf_parse+0x1eec>
   173c8:	mov	r3, #40	; 0x28
   173cc:	str	r3, [fp, #-3712]	; 0xfffff180
   173d0:	b	17f94 <sfbpf_parse+0x1eec>
   173d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   173d8:	sub	r3, r3, #16
   173dc:	ldr	r3, [r3]
   173e0:	mov	r0, r3
   173e4:	bl	df10 <sf_gen_broadcast>
   173e8:	mov	r3, r0
   173ec:	str	r3, [fp, #-3712]	; 0xfffff180
   173f0:	b	17f94 <sfbpf_parse+0x1eec>
   173f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   173f8:	sub	r3, r3, #16
   173fc:	ldr	r3, [r3]
   17400:	mov	r0, r3
   17404:	bl	e23c <sf_gen_multicast>
   17408:	mov	r3, r0
   1740c:	str	r3, [fp, #-3712]	; 0xfffff180
   17410:	b	17f94 <sfbpf_parse+0x1eec>
   17414:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17418:	ldr	r3, [r3]
   1741c:	mov	r0, r3
   17420:	bl	ddcc <sf_gen_less>
   17424:	mov	r3, r0
   17428:	str	r3, [fp, #-3712]	; 0xfffff180
   1742c:	b	17f94 <sfbpf_parse+0x1eec>
   17430:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17434:	ldr	r3, [r3]
   17438:	mov	r0, r3
   1743c:	bl	dda0 <sf_gen_greater>
   17440:	mov	r3, r0
   17444:	str	r3, [fp, #-3712]	; 0xfffff180
   17448:	b	17f94 <sfbpf_parse+0x1eec>
   1744c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17450:	sub	r3, r3, #16
   17454:	ldr	r0, [r3]
   17458:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1745c:	sub	r3, r3, #32
   17460:	ldr	r1, [r3]
   17464:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17468:	ldr	r3, [r3]
   1746c:	mov	r2, r3
   17470:	bl	de04 <sf_gen_byteop>
   17474:	mov	r3, r0
   17478:	str	r3, [fp, #-3712]	; 0xfffff180
   1747c:	b	17f94 <sfbpf_parse+0x1eec>
   17480:	mov	r0, #0
   17484:	bl	e618 <sf_gen_inbound>
   17488:	mov	r3, r0
   1748c:	str	r3, [fp, #-3712]	; 0xfffff180
   17490:	b	17f94 <sfbpf_parse+0x1eec>
   17494:	mov	r0, #1
   17498:	bl	e618 <sf_gen_inbound>
   1749c:	mov	r3, r0
   174a0:	str	r3, [fp, #-3712]	; 0xfffff180
   174a4:	b	17f94 <sfbpf_parse+0x1eec>
   174a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   174ac:	ldr	r3, [r3]
   174b0:	mov	r0, r3
   174b4:	bl	ebdc <sf_gen_vlan>
   174b8:	mov	r3, r0
   174bc:	str	r3, [fp, #-3712]	; 0xfffff180
   174c0:	b	17f94 <sfbpf_parse+0x1eec>
   174c4:	mvn	r0, #0
   174c8:	bl	ebdc <sf_gen_vlan>
   174cc:	mov	r3, r0
   174d0:	str	r3, [fp, #-3712]	; 0xfffff180
   174d4:	b	17f94 <sfbpf_parse+0x1eec>
   174d8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   174dc:	ldr	r3, [r3]
   174e0:	mov	r0, r3
   174e4:	bl	ed3c <sf_gen_mpls>
   174e8:	mov	r3, r0
   174ec:	str	r3, [fp, #-3712]	; 0xfffff180
   174f0:	b	17f94 <sfbpf_parse+0x1eec>
   174f4:	mvn	r0, #0
   174f8:	bl	ed3c <sf_gen_mpls>
   174fc:	mov	r3, r0
   17500:	str	r3, [fp, #-3712]	; 0xfffff180
   17504:	b	17f94 <sfbpf_parse+0x1eec>
   17508:	bl	ef08 <sf_gen_pppoed>
   1750c:	mov	r3, r0
   17510:	str	r3, [fp, #-3712]	; 0xfffff180
   17514:	b	17f94 <sfbpf_parse+0x1eec>
   17518:	bl	ef28 <sf_gen_pppoes>
   1751c:	mov	r3, r0
   17520:	str	r3, [fp, #-3712]	; 0xfffff180
   17524:	b	17f94 <sfbpf_parse+0x1eec>
   17528:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1752c:	ldr	r3, [r3]
   17530:	str	r3, [fp, #-3712]	; 0xfffff180
   17534:	b	17f94 <sfbpf_parse+0x1eec>
   17538:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1753c:	ldr	r3, [r3]
   17540:	str	r3, [fp, #-3712]	; 0xfffff180
   17544:	b	17f94 <sfbpf_parse+0x1eec>
   17548:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1754c:	ldr	r3, [r3]
   17550:	mov	r0, r3
   17554:	bl	e858 <sf_gen_pf_ifname>
   17558:	mov	r3, r0
   1755c:	str	r3, [fp, #-3712]	; 0xfffff180
   17560:	b	17f94 <sfbpf_parse+0x1eec>
   17564:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17568:	ldr	r3, [r3]
   1756c:	mov	r0, r3
   17570:	bl	e87c <sf_gen_pf_ruleset>
   17574:	mov	r3, r0
   17578:	str	r3, [fp, #-3712]	; 0xfffff180
   1757c:	b	17f94 <sfbpf_parse+0x1eec>
   17580:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17584:	ldr	r3, [r3]
   17588:	mov	r0, r3
   1758c:	bl	e8a0 <sf_gen_pf_rnr>
   17590:	mov	r3, r0
   17594:	str	r3, [fp, #-3712]	; 0xfffff180
   17598:	b	17f94 <sfbpf_parse+0x1eec>
   1759c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   175a0:	ldr	r3, [r3]
   175a4:	mov	r0, r3
   175a8:	bl	e8c4 <sf_gen_pf_srnr>
   175ac:	mov	r3, r0
   175b0:	str	r3, [fp, #-3712]	; 0xfffff180
   175b4:	b	17f94 <sfbpf_parse+0x1eec>
   175b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   175bc:	ldr	r3, [r3]
   175c0:	mov	r0, r3
   175c4:	bl	e8e8 <sf_gen_pf_reason>
   175c8:	mov	r3, r0
   175cc:	str	r3, [fp, #-3712]	; 0xfffff180
   175d0:	b	17f94 <sfbpf_parse+0x1eec>
   175d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   175d8:	ldr	r3, [r3]
   175dc:	mov	r0, r3
   175e0:	bl	e90c <sf_gen_pf_action>
   175e4:	mov	r3, r0
   175e8:	str	r3, [fp, #-3712]	; 0xfffff180
   175ec:	b	17f94 <sfbpf_parse+0x1eec>
   175f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   175f4:	sub	r3, r3, #32
   175f8:	ldr	r2, [r3]
   175fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17600:	ldr	r3, [r3]
   17604:	orr	r3, r2, r3
   17608:	mov	r1, #252	; 0xfc
   1760c:	mov	r0, r3
   17610:	bl	e930 <sf_gen_p80211_type>
   17614:	mov	r3, r0
   17618:	str	r3, [fp, #-3712]	; 0xfffff180
   1761c:	b	17f94 <sfbpf_parse+0x1eec>
   17620:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17624:	ldr	r3, [r3]
   17628:	mov	r1, #12
   1762c:	mov	r0, r3
   17630:	bl	e930 <sf_gen_p80211_type>
   17634:	mov	r3, r0
   17638:	str	r3, [fp, #-3712]	; 0xfffff180
   1763c:	b	17f94 <sfbpf_parse+0x1eec>
   17640:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17644:	ldr	r3, [r3]
   17648:	mov	r1, #252	; 0xfc
   1764c:	mov	r0, r3
   17650:	bl	e930 <sf_gen_p80211_type>
   17654:	mov	r3, r0
   17658:	str	r3, [fp, #-3712]	; 0xfffff180
   1765c:	b	17f94 <sfbpf_parse+0x1eec>
   17660:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17664:	ldr	r3, [r3]
   17668:	mov	r0, r3
   1766c:	bl	e9c8 <sf_gen_p80211_fcdir>
   17670:	mov	r3, r0
   17674:	str	r3, [fp, #-3712]	; 0xfffff180
   17678:	b	17f94 <sfbpf_parse+0x1eec>
   1767c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17680:	ldr	r3, [r3]
   17684:	ldr	r2, [pc, #-1400]	; 17114 <sfbpf_parse+0x106c>
   17688:	add	r2, pc, r2
   1768c:	mov	r1, r2
   17690:	mov	r0, r3
   17694:	bl	15f34 <str2tok>
   17698:	mov	r3, r0
   1769c:	str	r3, [fp, #-3712]	; 0xfffff180
   176a0:	ldr	r3, [fp, #-3712]	; 0xfffff180
   176a4:	cmn	r3, #1
   176a8:	bne	17f78 <sfbpf_parse+0x1ed0>
   176ac:	ldr	r3, [pc, #-1436]	; 17118 <sfbpf_parse+0x1070>
   176b0:	add	r3, pc, r3
   176b4:	mov	r0, r3
   176b8:	bl	291c <sf_bpf_error>
   176bc:	mov	r3, #0
   176c0:	str	r3, [fp, #-88]	; 0xffffffa8
   176c4:	mov	r3, #0
   176c8:	str	r3, [fp, #-60]	; 0xffffffc4
   176cc:	ldr	r2, [pc, #-1464]	; 1711c <sfbpf_parse+0x1074>
   176d0:	add	r2, pc, r2
   176d4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   176d8:	lsl	r3, r3, #3
   176dc:	add	r3, r2, r3
   176e0:	ldr	r3, [r3, #4]
   176e4:	cmp	r3, #0
   176e8:	bne	176fc <sfbpf_parse+0x1654>
   176ec:	ldr	r3, [pc, #-1492]	; 17120 <sfbpf_parse+0x1078>
   176f0:	add	r3, pc, r3
   176f4:	mov	r0, r3
   176f8:	bl	291c <sf_bpf_error>
   176fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17700:	sub	r3, r3, #32
   17704:	ldr	r2, [r3]
   17708:	ldr	r3, [pc, #-1516]	; 17124 <sfbpf_parse+0x107c>
   1770c:	add	r3, pc, r3
   17710:	ldr	r1, [fp, #-60]	; 0xffffffc4
   17714:	ldr	r3, [r3, r1, lsl #3]
   17718:	cmp	r2, r3
   1771c:	bne	1776c <sfbpf_parse+0x16c4>
   17720:	ldr	r2, [pc, #-1536]	; 17128 <sfbpf_parse+0x1080>
   17724:	add	r2, pc, r2
   17728:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1772c:	lsl	r3, r3, #3
   17730:	add	r3, r2, r3
   17734:	ldr	r3, [r3, #4]
   17738:	str	r3, [fp, #-88]	; 0xffffffa8
   1773c:	nop			; (mov r0, r0)
   17740:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17744:	ldr	r3, [r3]
   17748:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1774c:	mov	r0, r3
   17750:	bl	15f34 <str2tok>
   17754:	mov	r3, r0
   17758:	str	r3, [fp, #-3712]	; 0xfffff180
   1775c:	ldr	r3, [fp, #-3712]	; 0xfffff180
   17760:	cmn	r3, #1
   17764:	bne	17f80 <sfbpf_parse+0x1ed8>
   17768:	b	1777c <sfbpf_parse+0x16d4>
   1776c:	ldr	r3, [fp, #-60]	; 0xffffffc4
   17770:	add	r3, r3, #1
   17774:	str	r3, [fp, #-60]	; 0xffffffc4
   17778:	b	176cc <sfbpf_parse+0x1624>
   1777c:	ldr	r3, [pc, #-1624]	; 1712c <sfbpf_parse+0x1084>
   17780:	add	r3, pc, r3
   17784:	mov	r0, r3
   17788:	bl	291c <sf_bpf_error>
   1778c:	mov	r3, #0
   17790:	str	r3, [fp, #-64]	; 0xffffffc0
   17794:	ldr	r2, [pc, #-1644]	; 17130 <sfbpf_parse+0x1088>
   17798:	add	r2, pc, r2
   1779c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   177a0:	lsl	r3, r3, #3
   177a4:	add	r3, r2, r3
   177a8:	ldr	r3, [r3, #4]
   177ac:	cmp	r3, #0
   177b0:	bne	177c4 <sfbpf_parse+0x171c>
   177b4:	ldr	r3, [pc, #-1672]	; 17134 <sfbpf_parse+0x108c>
   177b8:	add	r3, pc, r3
   177bc:	mov	r0, r3
   177c0:	bl	291c <sf_bpf_error>
   177c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   177c8:	ldr	r0, [r3]
   177cc:	ldr	r2, [pc, #-1692]	; 17138 <sfbpf_parse+0x1090>
   177d0:	add	r2, pc, r2
   177d4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   177d8:	lsl	r3, r3, #3
   177dc:	add	r3, r2, r3
   177e0:	ldr	r3, [r3, #4]
   177e4:	mov	r1, r3
   177e8:	bl	15f34 <str2tok>
   177ec:	mov	r3, r0
   177f0:	str	r3, [fp, #-3712]	; 0xfffff180
   177f4:	ldr	r3, [fp, #-3712]	; 0xfffff180
   177f8:	cmn	r3, #1
   177fc:	beq	17824 <sfbpf_parse+0x177c>
   17800:	ldr	r2, [fp, #-3712]	; 0xfffff180
   17804:	ldr	r3, [pc, #-1744]	; 1713c <sfbpf_parse+0x1094>
   17808:	add	r3, pc, r3
   1780c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17810:	ldr	r3, [r3, r1, lsl #3]
   17814:	orr	r3, r2, r3
   17818:	str	r3, [fp, #-3712]	; 0xfffff180
   1781c:	nop			; (mov r0, r0)
   17820:	b	17f94 <sfbpf_parse+0x1eec>
   17824:	ldr	r3, [fp, #-64]	; 0xffffffc0
   17828:	add	r3, r3, #1
   1782c:	str	r3, [fp, #-64]	; 0xffffffc0
   17830:	b	17794 <sfbpf_parse+0x16ec>
   17834:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17838:	ldr	r3, [r3]
   1783c:	ldr	r2, [pc, #-1796]	; 17140 <sfbpf_parse+0x1098>
   17840:	add	r2, pc, r2
   17844:	mov	r1, r2
   17848:	mov	r0, r3
   1784c:	bl	15b1c <sfbpf_strcasecmp>
   17850:	mov	r3, r0
   17854:	cmp	r3, #0
   17858:	bne	17868 <sfbpf_parse+0x17c0>
   1785c:	mov	r3, #0
   17860:	str	r3, [fp, #-3712]	; 0xfffff180
   17864:	b	17f94 <sfbpf_parse+0x1eec>
   17868:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1786c:	ldr	r3, [r3]
   17870:	ldr	r2, [pc, #-1844]	; 17144 <sfbpf_parse+0x109c>
   17874:	add	r2, pc, r2
   17878:	mov	r1, r2
   1787c:	mov	r0, r3
   17880:	bl	15b1c <sfbpf_strcasecmp>
   17884:	mov	r3, r0
   17888:	cmp	r3, #0
   1788c:	bne	1789c <sfbpf_parse+0x17f4>
   17890:	mov	r3, #1
   17894:	str	r3, [fp, #-3712]	; 0xfffff180
   17898:	b	17f94 <sfbpf_parse+0x1eec>
   1789c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   178a0:	ldr	r3, [r3]
   178a4:	ldr	r2, [pc, #-1892]	; 17148 <sfbpf_parse+0x10a0>
   178a8:	add	r2, pc, r2
   178ac:	mov	r1, r2
   178b0:	mov	r0, r3
   178b4:	bl	15b1c <sfbpf_strcasecmp>
   178b8:	mov	r3, r0
   178bc:	cmp	r3, #0
   178c0:	bne	178d0 <sfbpf_parse+0x1828>
   178c4:	mov	r3, #2
   178c8:	str	r3, [fp, #-3712]	; 0xfffff180
   178cc:	b	17f94 <sfbpf_parse+0x1eec>
   178d0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   178d4:	ldr	r3, [r3]
   178d8:	ldr	r2, [pc, #-1940]	; 1714c <sfbpf_parse+0x10a4>
   178dc:	add	r2, pc, r2
   178e0:	mov	r1, r2
   178e4:	mov	r0, r3
   178e8:	bl	15b1c <sfbpf_strcasecmp>
   178ec:	mov	r3, r0
   178f0:	cmp	r3, #0
   178f4:	bne	17904 <sfbpf_parse+0x185c>
   178f8:	mov	r3, #3
   178fc:	str	r3, [fp, #-3712]	; 0xfffff180
   17900:	b	17f94 <sfbpf_parse+0x1eec>
   17904:	ldr	r3, [pc, #-1980]	; 17150 <sfbpf_parse+0x10a8>
   17908:	add	r3, pc, r3
   1790c:	mov	r0, r3
   17910:	bl	291c <sf_bpf_error>
   17914:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17918:	ldr	r3, [r3]
   1791c:	str	r3, [fp, #-3712]	; 0xfffff180
   17920:	b	17f94 <sfbpf_parse+0x1eec>
   17924:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17928:	ldr	r3, [r3]
   1792c:	mov	r0, r3
   17930:	bl	1601c <pfreason_to_num>
   17934:	mov	r3, r0
   17938:	str	r3, [fp, #-3712]	; 0xfffff180
   1793c:	b	17f94 <sfbpf_parse+0x1eec>
   17940:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17944:	ldr	r3, [r3]
   17948:	mov	r0, r3
   1794c:	bl	16040 <pfaction_to_num>
   17950:	mov	r3, r0
   17954:	str	r3, [fp, #-3712]	; 0xfffff180
   17958:	b	17f94 <sfbpf_parse+0x1eec>
   1795c:	mov	r3, #32
   17960:	str	r3, [fp, #-3712]	; 0xfffff180
   17964:	b	17f94 <sfbpf_parse+0x1eec>
   17968:	mov	r3, #48	; 0x30
   1796c:	str	r3, [fp, #-3712]	; 0xfffff180
   17970:	b	17f94 <sfbpf_parse+0x1eec>
   17974:	mov	r3, #16
   17978:	str	r3, [fp, #-3712]	; 0xfffff180
   1797c:	b	17f94 <sfbpf_parse+0x1eec>
   17980:	mov	r3, #32
   17984:	str	r3, [fp, #-3712]	; 0xfffff180
   17988:	b	17f94 <sfbpf_parse+0x1eec>
   1798c:	mov	r3, #48	; 0x30
   17990:	str	r3, [fp, #-3712]	; 0xfffff180
   17994:	b	17f94 <sfbpf_parse+0x1eec>
   17998:	mov	r3, #16
   1799c:	str	r3, [fp, #-3712]	; 0xfffff180
   179a0:	b	17f94 <sfbpf_parse+0x1eec>
   179a4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   179a8:	ldr	r3, [r3]
   179ac:	mov	r0, r3
   179b0:	bl	d9bc <sf_gen_loadi>
   179b4:	mov	r3, r0
   179b8:	str	r3, [fp, #-3712]	; 0xfffff180
   179bc:	b	17f94 <sfbpf_parse+0x1eec>
   179c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   179c4:	sub	r3, r3, #48	; 0x30
   179c8:	ldr	r0, [r3]
   179cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   179d0:	sub	r3, r3, #16
   179d4:	ldr	r3, [r3]
   179d8:	mov	r2, #1
   179dc:	mov	r1, r3
   179e0:	bl	d280 <sf_gen_load>
   179e4:	mov	r3, r0
   179e8:	str	r3, [fp, #-3712]	; 0xfffff180
   179ec:	b	17f94 <sfbpf_parse+0x1eec>
   179f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   179f4:	sub	r3, r3, #80	; 0x50
   179f8:	ldr	r0, [r3]
   179fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a00:	sub	r3, r3, #48	; 0x30
   17a04:	ldr	r1, [r3]
   17a08:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a0c:	sub	r3, r3, #16
   17a10:	ldr	r3, [r3]
   17a14:	mov	r2, r3
   17a18:	bl	d280 <sf_gen_load>
   17a1c:	mov	r3, r0
   17a20:	str	r3, [fp, #-3712]	; 0xfffff180
   17a24:	b	17f94 <sfbpf_parse+0x1eec>
   17a28:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a2c:	sub	r3, r3, #32
   17a30:	ldr	r1, [r3]
   17a34:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a38:	ldr	r3, [r3]
   17a3c:	mov	r2, r3
   17a40:	mov	r0, #0
   17a44:	bl	dae0 <sf_gen_arth>
   17a48:	mov	r3, r0
   17a4c:	str	r3, [fp, #-3712]	; 0xfffff180
   17a50:	b	17f94 <sfbpf_parse+0x1eec>
   17a54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a58:	sub	r3, r3, #32
   17a5c:	ldr	r1, [r3]
   17a60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a64:	ldr	r3, [r3]
   17a68:	mov	r2, r3
   17a6c:	mov	r0, #16
   17a70:	bl	dae0 <sf_gen_arth>
   17a74:	mov	r3, r0
   17a78:	str	r3, [fp, #-3712]	; 0xfffff180
   17a7c:	b	17f94 <sfbpf_parse+0x1eec>
   17a80:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a84:	sub	r3, r3, #32
   17a88:	ldr	r1, [r3]
   17a8c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17a90:	ldr	r3, [r3]
   17a94:	mov	r2, r3
   17a98:	mov	r0, #32
   17a9c:	bl	dae0 <sf_gen_arth>
   17aa0:	mov	r3, r0
   17aa4:	str	r3, [fp, #-3712]	; 0xfffff180
   17aa8:	b	17f94 <sfbpf_parse+0x1eec>
   17aac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17ab0:	sub	r3, r3, #32
   17ab4:	ldr	r1, [r3]
   17ab8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17abc:	ldr	r3, [r3]
   17ac0:	mov	r2, r3
   17ac4:	mov	r0, #48	; 0x30
   17ac8:	bl	dae0 <sf_gen_arth>
   17acc:	mov	r3, r0
   17ad0:	str	r3, [fp, #-3712]	; 0xfffff180
   17ad4:	b	17f94 <sfbpf_parse+0x1eec>
   17ad8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17adc:	sub	r3, r3, #32
   17ae0:	ldr	r1, [r3]
   17ae4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17ae8:	ldr	r3, [r3]
   17aec:	mov	r2, r3
   17af0:	mov	r0, #80	; 0x50
   17af4:	bl	dae0 <sf_gen_arth>
   17af8:	mov	r3, r0
   17afc:	str	r3, [fp, #-3712]	; 0xfffff180
   17b00:	b	17f94 <sfbpf_parse+0x1eec>
   17b04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b08:	sub	r3, r3, #32
   17b0c:	ldr	r1, [r3]
   17b10:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b14:	ldr	r3, [r3]
   17b18:	mov	r2, r3
   17b1c:	mov	r0, #64	; 0x40
   17b20:	bl	dae0 <sf_gen_arth>
   17b24:	mov	r3, r0
   17b28:	str	r3, [fp, #-3712]	; 0xfffff180
   17b2c:	b	17f94 <sfbpf_parse+0x1eec>
   17b30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b34:	sub	r3, r3, #32
   17b38:	ldr	r1, [r3]
   17b3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b40:	ldr	r3, [r3]
   17b44:	mov	r2, r3
   17b48:	mov	r0, #96	; 0x60
   17b4c:	bl	dae0 <sf_gen_arth>
   17b50:	mov	r3, r0
   17b54:	str	r3, [fp, #-3712]	; 0xfffff180
   17b58:	b	17f94 <sfbpf_parse+0x1eec>
   17b5c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b60:	sub	r3, r3, #32
   17b64:	ldr	r1, [r3]
   17b68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b6c:	ldr	r3, [r3]
   17b70:	mov	r2, r3
   17b74:	mov	r0, #112	; 0x70
   17b78:	bl	dae0 <sf_gen_arth>
   17b7c:	mov	r3, r0
   17b80:	str	r3, [fp, #-3712]	; 0xfffff180
   17b84:	b	17f94 <sfbpf_parse+0x1eec>
   17b88:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b8c:	ldr	r3, [r3]
   17b90:	mov	r0, r3
   17b94:	bl	da44 <sf_gen_neg>
   17b98:	mov	r3, r0
   17b9c:	str	r3, [fp, #-3712]	; 0xfffff180
   17ba0:	b	17f94 <sfbpf_parse+0x1eec>
   17ba4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17ba8:	sub	r3, r3, #16
   17bac:	ldr	r3, [r3]
   17bb0:	str	r3, [fp, #-3712]	; 0xfffff180
   17bb4:	b	17f94 <sfbpf_parse+0x1eec>
   17bb8:	bl	d944 <sf_gen_loadlen>
   17bbc:	mov	r3, r0
   17bc0:	str	r3, [fp, #-3712]	; 0xfffff180
   17bc4:	b	17f94 <sfbpf_parse+0x1eec>
   17bc8:	mov	r3, #38	; 0x26
   17bcc:	str	r3, [fp, #-3712]	; 0xfffff180
   17bd0:	b	17f94 <sfbpf_parse+0x1eec>
   17bd4:	mov	r3, #124	; 0x7c
   17bd8:	str	r3, [fp, #-3712]	; 0xfffff180
   17bdc:	b	17f94 <sfbpf_parse+0x1eec>
   17be0:	mov	r3, #60	; 0x3c
   17be4:	str	r3, [fp, #-3712]	; 0xfffff180
   17be8:	b	17f94 <sfbpf_parse+0x1eec>
   17bec:	mov	r3, #62	; 0x3e
   17bf0:	str	r3, [fp, #-3712]	; 0xfffff180
   17bf4:	b	17f94 <sfbpf_parse+0x1eec>
   17bf8:	mov	r3, #61	; 0x3d
   17bfc:	str	r3, [fp, #-3712]	; 0xfffff180
   17c00:	b	17f94 <sfbpf_parse+0x1eec>
   17c04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17c08:	sub	r3, r3, #16
   17c0c:	ldr	r3, [r3]
   17c10:	str	r3, [fp, #-3712]	; 0xfffff180
   17c14:	b	17f94 <sfbpf_parse+0x1eec>
   17c18:	mov	r3, #30
   17c1c:	str	r3, [fp, #-3712]	; 0xfffff180
   17c20:	b	17f94 <sfbpf_parse+0x1eec>
   17c24:	mov	r3, #31
   17c28:	str	r3, [fp, #-3712]	; 0xfffff180
   17c2c:	b	17f94 <sfbpf_parse+0x1eec>
   17c30:	mov	r3, #22
   17c34:	str	r3, [fp, #-3712]	; 0xfffff180
   17c38:	b	17f94 <sfbpf_parse+0x1eec>
   17c3c:	mov	r3, #23
   17c40:	str	r3, [fp, #-3712]	; 0xfffff180
   17c44:	b	17f94 <sfbpf_parse+0x1eec>
   17c48:	mov	r3, #25
   17c4c:	str	r3, [fp, #-3712]	; 0xfffff180
   17c50:	b	17f94 <sfbpf_parse+0x1eec>
   17c54:	mov	r3, #24
   17c58:	str	r3, [fp, #-3712]	; 0xfffff180
   17c5c:	b	17f94 <sfbpf_parse+0x1eec>
   17c60:	mov	r3, #26
   17c64:	str	r3, [fp, #-3712]	; 0xfffff180
   17c68:	b	17f94 <sfbpf_parse+0x1eec>
   17c6c:	mov	r3, #27
   17c70:	str	r3, [fp, #-3712]	; 0xfffff180
   17c74:	b	17f94 <sfbpf_parse+0x1eec>
   17c78:	mov	r3, #28
   17c7c:	str	r3, [fp, #-3712]	; 0xfffff180
   17c80:	b	17f94 <sfbpf_parse+0x1eec>
   17c84:	mov	r3, #29
   17c88:	str	r3, [fp, #-3712]	; 0xfffff180
   17c8c:	b	17f94 <sfbpf_parse+0x1eec>
   17c90:	mov	r3, #70	; 0x46
   17c94:	str	r3, [fp, #-3712]	; 0xfffff180
   17c98:	b	17f94 <sfbpf_parse+0x1eec>
   17c9c:	mov	r3, #71	; 0x47
   17ca0:	str	r3, [fp, #-3712]	; 0xfffff180
   17ca4:	b	17f94 <sfbpf_parse+0x1eec>
   17ca8:	mov	r3, #51	; 0x33
   17cac:	str	r3, [fp, #-3708]	; 0xfffff184
   17cb0:	b	17f94 <sfbpf_parse+0x1eec>
   17cb4:	mov	r3, #52	; 0x34
   17cb8:	str	r3, [fp, #-3708]	; 0xfffff184
   17cbc:	b	17f94 <sfbpf_parse+0x1eec>
   17cc0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17cc4:	sub	r3, r3, #32
   17cc8:	ldr	r0, [r3, #4]
   17ccc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17cd0:	ldr	r1, [r3]
   17cd4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17cd8:	sub	r3, r3, #16
   17cdc:	ldr	r3, [r3]
   17ce0:	mov	r2, r3
   17ce4:	mov	r3, #0
   17ce8:	bl	eff4 <sf_gen_atmfield_code>
   17cec:	mov	r3, r0
   17cf0:	str	r3, [fp, #-3700]	; 0xfffff18c
   17cf4:	b	17f94 <sfbpf_parse+0x1eec>
   17cf8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17cfc:	sub	r3, r3, #32
   17d00:	ldr	r0, [r3, #4]
   17d04:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17d08:	ldr	r1, [r3]
   17d0c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17d10:	sub	r3, r3, #16
   17d14:	ldr	r3, [r3]
   17d18:	mov	r2, r3
   17d1c:	mov	r3, #1
   17d20:	bl	eff4 <sf_gen_atmfield_code>
   17d24:	mov	r3, r0
   17d28:	str	r3, [fp, #-3700]	; 0xfffff18c
   17d2c:	b	17f94 <sfbpf_parse+0x1eec>
   17d30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17d34:	sub	r3, r3, #16
   17d38:	ldr	r3, [r3, #12]
   17d3c:	str	r3, [fp, #-3700]	; 0xfffff18c
   17d40:	ldr	r3, [pc, #-3060]	; 17154 <sfbpf_parse+0x10ac>
   17d44:	add	r3, pc, r3
   17d48:	ldr	r3, [r3]
   17d4c:	str	r3, [fp, #-3712]	; 0xfffff180
   17d50:	b	17f94 <sfbpf_parse+0x1eec>
   17d54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17d58:	sub	r3, r3, #16
   17d5c:	ldr	r3, [r3, #4]
   17d60:	str	r3, [fp, #-3708]	; 0xfffff184
   17d64:	ldr	r3, [fp, #-3708]	; 0xfffff184
   17d68:	cmp	r3, #51	; 0x33
   17d6c:	beq	17d7c <sfbpf_parse+0x1cd4>
   17d70:	ldr	r3, [fp, #-3708]	; 0xfffff184
   17d74:	cmp	r3, #52	; 0x34
   17d78:	bne	17f88 <sfbpf_parse+0x1ee0>
   17d7c:	ldr	r0, [fp, #-3708]	; 0xfffff184
   17d80:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17d84:	ldr	r1, [r3]
   17d88:	mov	r3, #0
   17d8c:	mov	r2, #16
   17d90:	bl	eff4 <sf_gen_atmfield_code>
   17d94:	mov	r3, r0
   17d98:	str	r3, [fp, #-3700]	; 0xfffff18c
   17d9c:	b	17f88 <sfbpf_parse+0x1ee0>
   17da0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17da4:	sub	r3, r3, #32
   17da8:	ldr	r2, [r3, #12]
   17dac:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17db0:	ldr	r3, [r3, #12]
   17db4:	mov	r1, r3
   17db8:	mov	r0, r2
   17dbc:	bl	32b0 <sf_gen_or>
   17dc0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17dc4:	sub	ip, fp, #3696	; 0xe70
   17dc8:	sub	ip, ip, #12
   17dcc:	sub	ip, ip, #4
   17dd0:	ldm	r3, {r0, r1, r2, r3}
   17dd4:	stm	ip, {r0, r1, r2, r3}
   17dd8:	b	17f94 <sfbpf_parse+0x1eec>
   17ddc:	mov	r3, #22
   17de0:	str	r3, [fp, #-3712]	; 0xfffff180
   17de4:	b	17f94 <sfbpf_parse+0x1eec>
   17de8:	mov	r3, #23
   17dec:	str	r3, [fp, #-3712]	; 0xfffff180
   17df0:	b	17f94 <sfbpf_parse+0x1eec>
   17df4:	mov	r3, #24
   17df8:	str	r3, [fp, #-3712]	; 0xfffff180
   17dfc:	b	17f94 <sfbpf_parse+0x1eec>
   17e00:	mov	r3, #1
   17e04:	str	r3, [fp, #-3704]	; 0xfffff188
   17e08:	b	17f94 <sfbpf_parse+0x1eec>
   17e0c:	mov	r3, #2
   17e10:	str	r3, [fp, #-3704]	; 0xfffff188
   17e14:	b	17f94 <sfbpf_parse+0x1eec>
   17e18:	mov	r3, #3
   17e1c:	str	r3, [fp, #-3704]	; 0xfffff188
   17e20:	b	17f94 <sfbpf_parse+0x1eec>
   17e24:	mov	r3, #4
   17e28:	str	r3, [fp, #-3704]	; 0xfffff188
   17e2c:	b	17f94 <sfbpf_parse+0x1eec>
   17e30:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e34:	sub	r3, r3, #32
   17e38:	ldr	r0, [r3, #8]
   17e3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e40:	ldr	r3, [r3]
   17e44:	mov	r1, r3
   17e48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e4c:	sub	r3, r3, #16
   17e50:	ldr	r3, [r3]
   17e54:	mov	r2, r3
   17e58:	mov	r3, #0
   17e5c:	bl	f930 <sf_gen_mtp3field_code>
   17e60:	mov	r3, r0
   17e64:	str	r3, [fp, #-3700]	; 0xfffff18c
   17e68:	b	17f94 <sfbpf_parse+0x1eec>
   17e6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e70:	sub	r3, r3, #32
   17e74:	ldr	r0, [r3, #8]
   17e78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e7c:	ldr	r3, [r3]
   17e80:	mov	r1, r3
   17e84:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17e88:	sub	r3, r3, #16
   17e8c:	ldr	r3, [r3]
   17e90:	mov	r2, r3
   17e94:	mov	r3, #1
   17e98:	bl	f930 <sf_gen_mtp3field_code>
   17e9c:	mov	r3, r0
   17ea0:	str	r3, [fp, #-3700]	; 0xfffff18c
   17ea4:	b	17f94 <sfbpf_parse+0x1eec>
   17ea8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17eac:	sub	r3, r3, #16
   17eb0:	ldr	r3, [r3, #12]
   17eb4:	str	r3, [fp, #-3700]	; 0xfffff18c
   17eb8:	ldr	r3, [pc, #-3432]	; 17158 <sfbpf_parse+0x10b0>
   17ebc:	add	r3, pc, r3
   17ec0:	ldr	r3, [r3]
   17ec4:	str	r3, [fp, #-3712]	; 0xfffff180
   17ec8:	b	17f94 <sfbpf_parse+0x1eec>
   17ecc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17ed0:	sub	r3, r3, #16
   17ed4:	ldr	r3, [r3, #8]
   17ed8:	str	r3, [fp, #-3704]	; 0xfffff188
   17edc:	ldr	r3, [fp, #-3704]	; 0xfffff188
   17ee0:	cmp	r3, #1
   17ee4:	beq	17f0c <sfbpf_parse+0x1e64>
   17ee8:	ldr	r3, [fp, #-3704]	; 0xfffff188
   17eec:	cmp	r3, #2
   17ef0:	beq	17f0c <sfbpf_parse+0x1e64>
   17ef4:	ldr	r3, [fp, #-3704]	; 0xfffff188
   17ef8:	cmp	r3, #3
   17efc:	beq	17f0c <sfbpf_parse+0x1e64>
   17f00:	ldr	r3, [fp, #-3704]	; 0xfffff188
   17f04:	cmp	r3, #4
   17f08:	bne	17f90 <sfbpf_parse+0x1ee8>
   17f0c:	ldr	r0, [fp, #-3704]	; 0xfffff188
   17f10:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17f14:	ldr	r3, [r3]
   17f18:	mov	r1, r3
   17f1c:	mov	r3, #0
   17f20:	mov	r2, #16
   17f24:	bl	f930 <sf_gen_mtp3field_code>
   17f28:	mov	r3, r0
   17f2c:	str	r3, [fp, #-3700]	; 0xfffff18c
   17f30:	b	17f90 <sfbpf_parse+0x1ee8>
   17f34:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17f38:	sub	r3, r3, #32
   17f3c:	ldr	r2, [r3, #12]
   17f40:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17f44:	ldr	r3, [r3, #12]
   17f48:	mov	r1, r3
   17f4c:	mov	r0, r2
   17f50:	bl	32b0 <sf_gen_or>
   17f54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17f58:	sub	ip, fp, #3696	; 0xe70
   17f5c:	sub	ip, ip, #12
   17f60:	sub	ip, ip, #4
   17f64:	ldm	r3, {r0, r1, r2, r3}
   17f68:	stm	ip, {r0, r1, r2, r3}
   17f6c:	b	17f94 <sfbpf_parse+0x1eec>
   17f70:	nop			; (mov r0, r0)
   17f74:	b	17f94 <sfbpf_parse+0x1eec>
   17f78:	nop			; (mov r0, r0)
   17f7c:	b	17f94 <sfbpf_parse+0x1eec>
   17f80:	nop			; (mov r0, r0)
   17f84:	b	17f94 <sfbpf_parse+0x1eec>
   17f88:	nop			; (mov r0, r0)
   17f8c:	b	17f94 <sfbpf_parse+0x1eec>
   17f90:	nop			; (mov r0, r0)
   17f94:	ldr	r3, [fp, #-56]	; 0xffffffc8
   17f98:	lsl	r3, r3, #4
   17f9c:	rsb	r3, r3, #0
   17fa0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17fa4:	add	r3, r2, r3
   17fa8:	str	r3, [fp, #-36]	; 0xffffffdc
   17fac:	ldr	r3, [fp, #-56]	; 0xffffffc8
   17fb0:	lsl	r3, r3, #1
   17fb4:	rsb	r3, r3, #0
   17fb8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17fbc:	add	r3, r2, r3
   17fc0:	str	r3, [fp, #-28]	; 0xffffffe4
   17fc4:	mov	r3, #0
   17fc8:	str	r3, [fp, #-56]	; 0xffffffc8
   17fcc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17fd0:	add	r3, r3, #16
   17fd4:	str	r3, [fp, #-36]	; 0xffffffdc
   17fd8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17fdc:	mov	ip, r3
   17fe0:	sub	r3, fp, #3696	; 0xe70
   17fe4:	sub	r3, r3, #12
   17fe8:	sub	r3, r3, #4
   17fec:	ldm	r3, {r0, r1, r2, r3}
   17ff0:	stm	ip, {r0, r1, r2, r3}
   17ff4:	ldr	r2, [pc, #-3744]	; 1715c <sfbpf_parse+0x10b4>
   17ff8:	add	r2, pc, r2
   17ffc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18000:	add	r3, r2, r3
   18004:	ldrb	r3, [r3]
   18008:	sub	r3, r3, #126	; 0x7e
   1800c:	str	r3, [fp, #-92]	; 0xffffffa4
   18010:	ldr	r2, [pc, #-3768]	; 17160 <sfbpf_parse+0x10b8>
   18014:	add	r2, pc, r2
   18018:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1801c:	lsl	r3, r3, #1
   18020:	add	r3, r2, r3
   18024:	ldrsh	r3, [r3]
   18028:	mov	r2, r3
   1802c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18030:	ldrsh	r3, [r3]
   18034:	add	r3, r2, r3
   18038:	str	r3, [fp, #-96]	; 0xffffffa0
   1803c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   18040:	cmp	r3, #0
   18044:	blt	1809c <sfbpf_parse+0x1ff4>
   18048:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1804c:	ldr	r2, [pc, #-3824]	; 17164 <sfbpf_parse+0x10bc>
   18050:	cmp	r3, r2
   18054:	bgt	1809c <sfbpf_parse+0x1ff4>
   18058:	ldr	r2, [pc, #-3832]	; 17168 <sfbpf_parse+0x10c0>
   1805c:	add	r2, pc, r2
   18060:	ldr	r3, [fp, #-96]	; 0xffffffa0
   18064:	lsl	r3, r3, #1
   18068:	add	r3, r2, r3
   1806c:	ldrsh	r2, [r3]
   18070:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18074:	ldrsh	r3, [r3]
   18078:	cmp	r2, r3
   1807c:	bne	1809c <sfbpf_parse+0x1ff4>
   18080:	ldr	r2, [pc, #-3868]	; 1716c <sfbpf_parse+0x10c4>
   18084:	add	r2, pc, r2
   18088:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1808c:	lsl	r3, r3, #1
   18090:	add	r3, r2, r3
   18094:	ldrsh	r3, [r3]
   18098:	b	180b4 <sfbpf_parse+0x200c>
   1809c:	ldr	r2, [pc, #-3892]	; 17170 <sfbpf_parse+0x10c8>
   180a0:	add	r2, pc, r2
   180a4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   180a8:	lsl	r3, r3, #1
   180ac:	add	r3, r2, r3
   180b0:	ldrsh	r3, [r3]
   180b4:	str	r3, [fp, #-16]
   180b8:	b	16134 <sfbpf_parse+0x8c>
   180bc:	nop			; (mov r0, r0)
   180c0:	ldr	r3, [pc, #-3908]	; 17184 <sfbpf_parse+0x10dc>
   180c4:	ldr	r3, [r4, r3]
   180c8:	ldr	r3, [r3]
   180cc:	cmn	r3, #2
   180d0:	beq	18114 <sfbpf_parse+0x206c>
   180d4:	ldr	r3, [pc, #-3928]	; 17184 <sfbpf_parse+0x10dc>
   180d8:	ldr	r3, [r4, r3]
   180dc:	ldr	r3, [r3]
   180e0:	mov	r2, r3
   180e4:	ldr	r3, [pc, #-3960]	; 17174 <sfbpf_parse+0x10cc>
   180e8:	cmp	r2, r3
   180ec:	bhi	1810c <sfbpf_parse+0x2064>
   180f0:	ldr	r3, [pc, #-3956]	; 17184 <sfbpf_parse+0x10dc>
   180f4:	ldr	r3, [r4, r3]
   180f8:	ldr	r3, [r3]
   180fc:	ldr	r2, [pc, #-3980]	; 17178 <sfbpf_parse+0x10d0>
   18100:	add	r2, pc, r2
   18104:	ldrb	r3, [r2, r3]
   18108:	b	18118 <sfbpf_parse+0x2070>
   1810c:	mov	r3, #2
   18110:	b	18118 <sfbpf_parse+0x2070>
   18114:	mvn	r3, #1
   18118:	str	r3, [fp, #-52]	; 0xffffffcc
   1811c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18120:	cmp	r3, #0
   18124:	bne	18154 <sfbpf_parse+0x20ac>
   18128:	ldr	r3, [pc, #-4020]	; 1717c <sfbpf_parse+0x10d4>
   1812c:	ldr	r3, [r4, r3]
   18130:	ldr	r3, [r3]
   18134:	add	r2, r3, #1
   18138:	ldr	r3, [pc, #-4036]	; 1717c <sfbpf_parse+0x10d4>
   1813c:	ldr	r3, [r4, r3]
   18140:	str	r2, [r3]
   18144:	ldr	r3, [pc, #-4044]	; 17180 <sfbpf_parse+0x10d8>
   18148:	add	r3, pc, r3
   1814c:	mov	r0, r3
   18150:	bl	15fd0 <sfbpf_error>
   18154:	ldr	r3, [fp, #-20]	; 0xffffffec
   18158:	cmp	r3, #3
   1815c:	bne	181bc <sfbpf_parse+0x2114>
   18160:	ldr	r3, [pc, #-4068]	; 17184 <sfbpf_parse+0x10dc>
   18164:	ldr	r3, [r4, r3]
   18168:	ldr	r3, [r3]
   1816c:	cmp	r3, #0
   18170:	bgt	1818c <sfbpf_parse+0x20e4>
   18174:	ldr	r3, [pc, #-4088]	; 17184 <sfbpf_parse+0x10dc>
   18178:	ldr	r3, [r4, r3]
   1817c:	ldr	r3, [r3]
   18180:	cmp	r3, #0
   18184:	bne	181bc <sfbpf_parse+0x2114>
   18188:	b	18314 <sfbpf_parse+0x226c>
   1818c:	ldr	r3, [pc, #728]	; 1846c <sfbpf_parse+0x23c4>
   18190:	ldr	r3, [r4, r3]
   18194:	mov	r2, r3
   18198:	ldr	r1, [fp, #-52]	; 0xffffffcc
   1819c:	ldr	r3, [pc, #716]	; 18470 <sfbpf_parse+0x23c8>
   181a0:	add	r3, pc, r3
   181a4:	mov	r0, r3
   181a8:	bl	16064 <yydestruct>
   181ac:	ldr	r3, [pc, #704]	; 18474 <sfbpf_parse+0x23cc>
   181b0:	ldr	r3, [r4, r3]
   181b4:	mvn	r2, #1
   181b8:	str	r2, [r3]
   181bc:	nop			; (mov r0, r0)
   181c0:	mov	r3, #3
   181c4:	str	r3, [fp, #-20]	; 0xffffffec
   181c8:	ldr	r2, [pc, #680]	; 18478 <sfbpf_parse+0x23d0>
   181cc:	add	r2, pc, r2
   181d0:	ldr	r3, [fp, #-16]
   181d4:	lsl	r3, r3, #1
   181d8:	add	r3, r2, r3
   181dc:	ldrsh	r3, [r3]
   181e0:	str	r3, [fp, #-44]	; 0xffffffd4
   181e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   181e8:	cmn	r3, #198	; 0xc6
   181ec:	beq	18260 <sfbpf_parse+0x21b8>
   181f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   181f4:	add	r3, r3, #1
   181f8:	str	r3, [fp, #-44]	; 0xffffffd4
   181fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18200:	cmp	r3, #0
   18204:	blt	18260 <sfbpf_parse+0x21b8>
   18208:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1820c:	ldr	r2, [pc, #616]	; 1847c <sfbpf_parse+0x23d4>
   18210:	cmp	r3, r2
   18214:	bgt	18260 <sfbpf_parse+0x21b8>
   18218:	ldr	r2, [pc, #608]	; 18480 <sfbpf_parse+0x23d8>
   1821c:	add	r2, pc, r2
   18220:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18224:	lsl	r3, r3, #1
   18228:	add	r3, r2, r3
   1822c:	ldrsh	r3, [r3]
   18230:	cmp	r3, #1
   18234:	bne	18260 <sfbpf_parse+0x21b8>
   18238:	ldr	r2, [pc, #580]	; 18484 <sfbpf_parse+0x23dc>
   1823c:	add	r2, pc, r2
   18240:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18244:	lsl	r3, r3, #1
   18248:	add	r3, r2, r3
   1824c:	ldrsh	r3, [r3]
   18250:	str	r3, [fp, #-44]	; 0xffffffd4
   18254:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18258:	cmp	r3, #0
   1825c:	bgt	182c4 <sfbpf_parse+0x221c>
   18260:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18264:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18268:	cmp	r2, r3
   1826c:	beq	18310 <sfbpf_parse+0x2268>
   18270:	ldr	r2, [pc, #528]	; 18488 <sfbpf_parse+0x23e0>
   18274:	add	r2, pc, r2
   18278:	ldr	r3, [fp, #-16]
   1827c:	add	r3, r2, r3
   18280:	ldrb	r3, [r3]
   18284:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18288:	mov	r1, r3
   1828c:	ldr	r3, [pc, #504]	; 1848c <sfbpf_parse+0x23e4>
   18290:	add	r3, pc, r3
   18294:	mov	r0, r3
   18298:	bl	16064 <yydestruct>
   1829c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   182a0:	sub	r3, r3, #16
   182a4:	str	r3, [fp, #-36]	; 0xffffffdc
   182a8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   182ac:	sub	r3, r3, #2
   182b0:	str	r3, [fp, #-28]	; 0xffffffe4
   182b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   182b8:	ldrsh	r3, [r3]
   182bc:	str	r3, [fp, #-16]
   182c0:	b	181c8 <sfbpf_parse+0x2120>
   182c4:	nop			; (mov r0, r0)
   182c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   182cc:	add	r3, r3, #16
   182d0:	str	r3, [fp, #-36]	; 0xffffffdc
   182d4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   182d8:	ldr	r3, [pc, #396]	; 1846c <sfbpf_parse+0x23c4>
   182dc:	ldr	r3, [r4, r3]
   182e0:	mov	ip, r2
   182e4:	ldm	r3, {r0, r1, r2, r3}
   182e8:	stm	ip, {r0, r1, r2, r3}
   182ec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   182f0:	str	r3, [fp, #-16]
   182f4:	b	16134 <sfbpf_parse+0x8c>
   182f8:	nop			; (mov r0, r0)
   182fc:	mov	r3, #0
   18300:	str	r3, [fp, #-48]	; 0xffffffd0
   18304:	b	18344 <sfbpf_parse+0x229c>
   18308:	nop			; (mov r0, r0)
   1830c:	b	18314 <sfbpf_parse+0x226c>
   18310:	nop			; (mov r0, r0)
   18314:	mov	r3, #1
   18318:	str	r3, [fp, #-48]	; 0xffffffd0
   1831c:	b	18344 <sfbpf_parse+0x229c>
   18320:	nop			; (mov r0, r0)
   18324:	b	1832c <sfbpf_parse+0x2284>
   18328:	nop			; (mov r0, r0)
   1832c:	ldr	r3, [pc, #348]	; 18490 <sfbpf_parse+0x23e8>
   18330:	add	r3, pc, r3
   18334:	mov	r0, r3
   18338:	bl	15fd0 <sfbpf_error>
   1833c:	mov	r3, #2
   18340:	str	r3, [fp, #-48]	; 0xffffffd0
   18344:	ldr	r3, [pc, #296]	; 18474 <sfbpf_parse+0x23cc>
   18348:	ldr	r3, [r4, r3]
   1834c:	ldr	r3, [r3]
   18350:	cmn	r3, #2
   18354:	beq	183b8 <sfbpf_parse+0x2310>
   18358:	ldr	r3, [pc, #276]	; 18474 <sfbpf_parse+0x23cc>
   1835c:	ldr	r3, [r4, r3]
   18360:	ldr	r3, [r3]
   18364:	mov	r2, r3
   18368:	ldr	r3, [pc, #292]	; 18494 <sfbpf_parse+0x23ec>
   1836c:	cmp	r2, r3
   18370:	bhi	18390 <sfbpf_parse+0x22e8>
   18374:	ldr	r3, [pc, #248]	; 18474 <sfbpf_parse+0x23cc>
   18378:	ldr	r3, [r4, r3]
   1837c:	ldr	r3, [r3]
   18380:	ldr	r2, [pc, #272]	; 18498 <sfbpf_parse+0x23f0>
   18384:	add	r2, pc, r2
   18388:	ldrb	r3, [r2, r3]
   1838c:	b	18394 <sfbpf_parse+0x22ec>
   18390:	mov	r3, #2
   18394:	str	r3, [fp, #-52]	; 0xffffffcc
   18398:	ldr	r3, [pc, #204]	; 1846c <sfbpf_parse+0x23c4>
   1839c:	ldr	r3, [r4, r3]
   183a0:	mov	r2, r3
   183a4:	ldr	r1, [fp, #-52]	; 0xffffffcc
   183a8:	ldr	r3, [pc, #236]	; 1849c <sfbpf_parse+0x23f4>
   183ac:	add	r3, pc, r3
   183b0:	mov	r0, r3
   183b4:	bl	16064 <yydestruct>
   183b8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   183bc:	lsl	r3, r3, #4
   183c0:	rsb	r3, r3, #0
   183c4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   183c8:	add	r3, r2, r3
   183cc:	str	r3, [fp, #-36]	; 0xffffffdc
   183d0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   183d4:	lsl	r3, r3, #1
   183d8:	rsb	r3, r3, #0
   183dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   183e0:	add	r3, r2, r3
   183e4:	str	r3, [fp, #-28]	; 0xffffffe4
   183e8:	b	18434 <sfbpf_parse+0x238c>
   183ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   183f0:	ldrsh	r3, [r3]
   183f4:	mov	r2, r3
   183f8:	ldr	r3, [pc, #160]	; 184a0 <sfbpf_parse+0x23f8>
   183fc:	add	r3, pc, r3
   18400:	ldrb	r3, [r3, r2]
   18404:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18408:	mov	r1, r3
   1840c:	ldr	r3, [pc, #144]	; 184a4 <sfbpf_parse+0x23fc>
   18410:	add	r3, pc, r3
   18414:	mov	r0, r3
   18418:	bl	16064 <yydestruct>
   1841c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18420:	sub	r3, r3, #16
   18424:	str	r3, [fp, #-36]	; 0xffffffdc
   18428:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1842c:	sub	r3, r3, #2
   18430:	str	r3, [fp, #-28]	; 0xffffffe4
   18434:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18438:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1843c:	cmp	r2, r3
   18440:	bne	183ec <sfbpf_parse+0x2344>
   18444:	sub	r3, fp, #496	; 0x1f0
   18448:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1844c:	cmp	r2, r3
   18450:	beq	1845c <sfbpf_parse+0x23b4>
   18454:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18458:	bl	e04 <free@plt>
   1845c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   18460:	mov	r0, r3
   18464:	sub	sp, fp, #8
   18468:	pop	{r4, fp, pc}
   1846c:	.word	0x00000100
   18470:	.word	0x0000716c
   18474:	.word	0x000000c0
   18478:	.word	0x00005eec
   1847c:	.word	0x0000029d
   18480:	.word	0x000067c8
   18484:	.word	0x0000626c
   18488:	.word	0x00006cac
   1848c:	.word	0x00007090
   18490:	.word	0x00007000
   18494:	.word	0x0000016d
   18498:	.word	0x00005bc4
   1849c:	.word	0x00006f98
   184a0:	.word	0x00006b24
   184a4:	.word	0x00006f54

000184a8 <sfbpf_lex>:
   184a8:	push	{r4, r5, fp, lr}
   184ac:	add	fp, sp, #12
   184b0:	sub	sp, sp, #64	; 0x40
   184b4:	ldr	r4, [pc, #4068]	; 194a0 <sfbpf_lex+0xff8>
   184b8:	add	r4, pc, r4
   184bc:	ldr	r3, [pc, #4064]	; 194a4 <sfbpf_lex+0xffc>
   184c0:	add	r3, pc, r3
   184c4:	ldr	r3, [r3]
   184c8:	cmp	r3, #0
   184cc:	bne	185e4 <sfbpf_lex+0x13c>
   184d0:	ldr	r3, [pc, #4048]	; 194a8 <sfbpf_lex+0x1000>
   184d4:	add	r3, pc, r3
   184d8:	mov	r2, #1
   184dc:	str	r2, [r3]
   184e0:	ldr	r3, [pc, #4036]	; 194ac <sfbpf_lex+0x1004>
   184e4:	add	r3, pc, r3
   184e8:	ldr	r3, [r3]
   184ec:	cmp	r3, #0
   184f0:	bne	18504 <sfbpf_lex+0x5c>
   184f4:	ldr	r3, [pc, #4020]	; 194b0 <sfbpf_lex+0x1008>
   184f8:	add	r3, pc, r3
   184fc:	mov	r2, #1
   18500:	str	r2, [r3]
   18504:	ldr	r3, [pc, #4008]	; 194b4 <sfbpf_lex+0x100c>
   18508:	add	r3, pc, r3
   1850c:	ldr	r3, [r3]
   18510:	cmp	r3, #0
   18514:	bne	18530 <sfbpf_lex+0x88>
   18518:	ldr	r3, [pc, #3992]	; 194b8 <sfbpf_lex+0x1010>
   1851c:	ldr	r3, [r4, r3]
   18520:	ldr	r2, [r3]
   18524:	ldr	r3, [pc, #3984]	; 194bc <sfbpf_lex+0x1014>
   18528:	add	r3, pc, r3
   1852c:	str	r2, [r3]
   18530:	ldr	r3, [pc, #3976]	; 194c0 <sfbpf_lex+0x1018>
   18534:	add	r3, pc, r3
   18538:	ldr	r3, [r3]
   1853c:	cmp	r3, #0
   18540:	bne	1855c <sfbpf_lex+0xb4>
   18544:	ldr	r3, [pc, #3960]	; 194c4 <sfbpf_lex+0x101c>
   18548:	ldr	r3, [r4, r3]
   1854c:	ldr	r2, [r3]
   18550:	ldr	r3, [pc, #3952]	; 194c8 <sfbpf_lex+0x1020>
   18554:	add	r3, pc, r3
   18558:	str	r2, [r3]
   1855c:	ldr	r3, [pc, #3944]	; 194cc <sfbpf_lex+0x1024>
   18560:	add	r3, pc, r3
   18564:	ldr	r3, [r3]
   18568:	cmp	r3, #0
   1856c:	beq	1859c <sfbpf_lex+0xf4>
   18570:	ldr	r3, [pc, #3928]	; 194d0 <sfbpf_lex+0x1028>
   18574:	add	r3, pc, r3
   18578:	ldr	r2, [r3]
   1857c:	ldr	r3, [pc, #3920]	; 194d4 <sfbpf_lex+0x102c>
   18580:	add	r3, pc, r3
   18584:	ldr	r3, [r3]
   18588:	lsl	r3, r3, #2
   1858c:	add	r3, r2, r3
   18590:	ldr	r3, [r3]
   18594:	cmp	r3, #0
   18598:	bne	185e0 <sfbpf_lex+0x138>
   1859c:	bl	1b3c4 <sfbpf_ensure_buffer_stack>
   185a0:	ldr	r3, [pc, #3888]	; 194d8 <sfbpf_lex+0x1030>
   185a4:	add	r3, pc, r3
   185a8:	ldr	r2, [r3]
   185ac:	ldr	r3, [pc, #3880]	; 194dc <sfbpf_lex+0x1034>
   185b0:	add	r3, pc, r3
   185b4:	ldr	r3, [r3]
   185b8:	lsl	r3, r3, #2
   185bc:	add	r5, r2, r3
   185c0:	ldr	r3, [pc, #3864]	; 194e0 <sfbpf_lex+0x1038>
   185c4:	add	r3, pc, r3
   185c8:	ldr	r3, [r3]
   185cc:	mov	r1, #16384	; 0x4000
   185d0:	mov	r0, r3
   185d4:	bl	1ace4 <sfbpf__create_buffer>
   185d8:	mov	r3, r0
   185dc:	str	r3, [r5]
   185e0:	bl	1abbc <sfbpf__load_buffer_state>
   185e4:	ldr	r3, [pc, #3832]	; 194e4 <sfbpf_lex+0x103c>
   185e8:	add	r3, pc, r3
   185ec:	ldr	r3, [r3]
   185f0:	str	r3, [fp, #-20]	; 0xffffffec
   185f4:	ldr	r3, [pc, #3820]	; 194e8 <sfbpf_lex+0x1040>
   185f8:	add	r3, pc, r3
   185fc:	ldrb	r2, [r3]
   18600:	ldr	r3, [fp, #-20]	; 0xffffffec
   18604:	strb	r2, [r3]
   18608:	ldr	r3, [fp, #-20]	; 0xffffffec
   1860c:	str	r3, [fp, #-24]	; 0xffffffe8
   18610:	ldr	r3, [pc, #3796]	; 194ec <sfbpf_lex+0x1044>
   18614:	add	r3, pc, r3
   18618:	ldr	r3, [r3]
   1861c:	str	r3, [fp, #-16]
   18620:	ldr	r3, [fp, #-20]	; 0xffffffec
   18624:	ldrb	r3, [r3]
   18628:	mov	r2, r3
   1862c:	ldr	r3, [pc, #3772]	; 194f0 <sfbpf_lex+0x1048>
   18630:	add	r3, pc, r3
   18634:	ldrb	r3, [r3, r2]
   18638:	strb	r3, [fp, #-29]	; 0xffffffe3
   1863c:	ldr	r2, [pc, #3760]	; 194f4 <sfbpf_lex+0x104c>
   18640:	add	r2, pc, r2
   18644:	ldr	r3, [fp, #-16]
   18648:	lsl	r3, r3, #1
   1864c:	add	r3, r2, r3
   18650:	ldrsh	r3, [r3]
   18654:	cmp	r3, #0
   18658:	beq	186c0 <sfbpf_lex+0x218>
   1865c:	ldr	r3, [pc, #3732]	; 194f8 <sfbpf_lex+0x1050>
   18660:	add	r3, pc, r3
   18664:	ldr	r2, [fp, #-16]
   18668:	str	r2, [r3]
   1866c:	ldr	r3, [pc, #3720]	; 194fc <sfbpf_lex+0x1054>
   18670:	add	r3, pc, r3
   18674:	ldr	r2, [fp, #-20]	; 0xffffffec
   18678:	str	r2, [r3]
   1867c:	b	186c0 <sfbpf_lex+0x218>
   18680:	ldr	r2, [pc, #3704]	; 19500 <sfbpf_lex+0x1058>
   18684:	add	r2, pc, r2
   18688:	ldr	r3, [fp, #-16]
   1868c:	lsl	r3, r3, #1
   18690:	add	r3, r2, r3
   18694:	ldrsh	r3, [r3]
   18698:	str	r3, [fp, #-16]
   1869c:	ldr	r3, [fp, #-16]
   186a0:	ldr	r2, [pc, #3676]	; 19504 <sfbpf_lex+0x105c>
   186a4:	cmp	r3, r2
   186a8:	ble	186c0 <sfbpf_lex+0x218>
   186ac:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   186b0:	ldr	r2, [pc, #3664]	; 19508 <sfbpf_lex+0x1060>
   186b4:	add	r2, pc, r2
   186b8:	ldrb	r3, [r2, r3]
   186bc:	strb	r3, [fp, #-29]	; 0xffffffe3
   186c0:	ldr	r2, [pc, #3652]	; 1950c <sfbpf_lex+0x1064>
   186c4:	add	r2, pc, r2
   186c8:	ldr	r3, [fp, #-16]
   186cc:	lsl	r3, r3, #1
   186d0:	add	r3, r2, r3
   186d4:	ldrsh	r3, [r3]
   186d8:	mov	r2, r3
   186dc:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   186e0:	add	r3, r2, r3
   186e4:	ldr	r2, [pc, #3620]	; 19510 <sfbpf_lex+0x1068>
   186e8:	add	r2, pc, r2
   186ec:	lsl	r3, r3, #1
   186f0:	add	r3, r2, r3
   186f4:	ldrsh	r3, [r3]
   186f8:	mov	r2, r3
   186fc:	ldr	r3, [fp, #-16]
   18700:	cmp	r2, r3
   18704:	bne	18680 <sfbpf_lex+0x1d8>
   18708:	ldr	r2, [pc, #3588]	; 19514 <sfbpf_lex+0x106c>
   1870c:	add	r2, pc, r2
   18710:	ldr	r3, [fp, #-16]
   18714:	lsl	r3, r3, #1
   18718:	add	r3, r2, r3
   1871c:	ldrsh	r3, [r3]
   18720:	mov	r2, r3
   18724:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   18728:	add	r3, r2, r3
   1872c:	ldr	r2, [pc, #3556]	; 19518 <sfbpf_lex+0x1070>
   18730:	add	r2, pc, r2
   18734:	lsl	r3, r3, #1
   18738:	add	r3, r2, r3
   1873c:	ldrsh	r3, [r3]
   18740:	str	r3, [fp, #-16]
   18744:	ldr	r3, [fp, #-20]	; 0xffffffec
   18748:	add	r3, r3, #1
   1874c:	str	r3, [fp, #-20]	; 0xffffffec
   18750:	ldr	r2, [pc, #3524]	; 1951c <sfbpf_lex+0x1074>
   18754:	add	r2, pc, r2
   18758:	ldr	r3, [fp, #-16]
   1875c:	lsl	r3, r3, #1
   18760:	add	r3, r2, r3
   18764:	ldrsh	r3, [r3]
   18768:	ldr	r2, [pc, #3504]	; 19520 <sfbpf_lex+0x1078>
   1876c:	cmp	r3, r2
   18770:	bne	18620 <sfbpf_lex+0x178>
   18774:	ldr	r2, [pc, #3496]	; 19524 <sfbpf_lex+0x107c>
   18778:	add	r2, pc, r2
   1877c:	ldr	r3, [fp, #-16]
   18780:	lsl	r3, r3, #1
   18784:	add	r3, r2, r3
   18788:	ldrsh	r3, [r3]
   1878c:	str	r3, [fp, #-28]	; 0xffffffe4
   18790:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18794:	cmp	r3, #0
   18798:	bne	187d8 <sfbpf_lex+0x330>
   1879c:	ldr	r3, [pc, #3460]	; 19528 <sfbpf_lex+0x1080>
   187a0:	add	r3, pc, r3
   187a4:	ldr	r3, [r3]
   187a8:	str	r3, [fp, #-20]	; 0xffffffec
   187ac:	ldr	r3, [pc, #3448]	; 1952c <sfbpf_lex+0x1084>
   187b0:	add	r3, pc, r3
   187b4:	ldr	r3, [r3]
   187b8:	str	r3, [fp, #-16]
   187bc:	ldr	r2, [pc, #3436]	; 19530 <sfbpf_lex+0x1088>
   187c0:	add	r2, pc, r2
   187c4:	ldr	r3, [fp, #-16]
   187c8:	lsl	r3, r3, #1
   187cc:	add	r3, r2, r3
   187d0:	ldrsh	r3, [r3]
   187d4:	str	r3, [fp, #-28]	; 0xffffffe4
   187d8:	ldr	r3, [pc, #3908]	; 19724 <sfbpf_lex+0x127c>
   187dc:	ldr	r3, [r4, r3]
   187e0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   187e4:	str	r2, [r3]
   187e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   187ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   187f0:	sub	r2, r2, r3
   187f4:	ldr	r3, [pc, #3384]	; 19534 <sfbpf_lex+0x108c>
   187f8:	ldr	r3, [r4, r3]
   187fc:	str	r2, [r3]
   18800:	ldr	r3, [fp, #-20]	; 0xffffffec
   18804:	ldrb	r2, [r3]
   18808:	ldr	r3, [pc, #3368]	; 19538 <sfbpf_lex+0x1090>
   1880c:	add	r3, pc, r3
   18810:	strb	r2, [r3]
   18814:	ldr	r3, [fp, #-20]	; 0xffffffec
   18818:	mov	r2, #0
   1881c:	strb	r2, [r3]
   18820:	ldr	r3, [pc, #3348]	; 1953c <sfbpf_lex+0x1094>
   18824:	add	r3, pc, r3
   18828:	ldr	r2, [fp, #-20]	; 0xffffffec
   1882c:	str	r2, [r3]
   18830:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18834:	cmp	r3, #146	; 0x92
   18838:	addls	pc, pc, r3, lsl #2
   1883c:	b	198a0 <sfbpf_lex+0x13f8>
   18840:	b	18a8c <sfbpf_lex+0x5e4>
   18844:	b	18ac4 <sfbpf_lex+0x61c>
   18848:	b	18acc <sfbpf_lex+0x624>
   1884c:	b	18ad4 <sfbpf_lex+0x62c>
   18850:	b	18adc <sfbpf_lex+0x634>
   18854:	b	18ae4 <sfbpf_lex+0x63c>
   18858:	b	18aec <sfbpf_lex+0x644>
   1885c:	b	18af4 <sfbpf_lex+0x64c>
   18860:	b	18afc <sfbpf_lex+0x654>
   18864:	b	18b04 <sfbpf_lex+0x65c>
   18868:	b	18b0c <sfbpf_lex+0x664>
   1886c:	b	18b14 <sfbpf_lex+0x66c>
   18870:	b	18b1c <sfbpf_lex+0x674>
   18874:	b	18b24 <sfbpf_lex+0x67c>
   18878:	b	18b2c <sfbpf_lex+0x684>
   1887c:	b	18b34 <sfbpf_lex+0x68c>
   18880:	b	18b3c <sfbpf_lex+0x694>
   18884:	b	18b44 <sfbpf_lex+0x69c>
   18888:	b	18b4c <sfbpf_lex+0x6a4>
   1888c:	b	18b54 <sfbpf_lex+0x6ac>
   18890:	b	18b5c <sfbpf_lex+0x6b4>
   18894:	b	18b64 <sfbpf_lex+0x6bc>
   18898:	b	18b6c <sfbpf_lex+0x6c4>
   1889c:	b	18b74 <sfbpf_lex+0x6cc>
   188a0:	b	18b7c <sfbpf_lex+0x6d4>
   188a4:	b	18b84 <sfbpf_lex+0x6dc>
   188a8:	b	18b8c <sfbpf_lex+0x6e4>
   188ac:	b	18b94 <sfbpf_lex+0x6ec>
   188b0:	b	18b9c <sfbpf_lex+0x6f4>
   188b4:	b	18ba4 <sfbpf_lex+0x6fc>
   188b8:	b	18bac <sfbpf_lex+0x704>
   188bc:	b	18bb4 <sfbpf_lex+0x70c>
   188c0:	b	18bbc <sfbpf_lex+0x714>
   188c4:	b	18bc4 <sfbpf_lex+0x71c>
   188c8:	b	18bcc <sfbpf_lex+0x724>
   188cc:	b	18bd4 <sfbpf_lex+0x72c>
   188d0:	b	18bdc <sfbpf_lex+0x734>
   188d4:	b	18be4 <sfbpf_lex+0x73c>
   188d8:	b	18bec <sfbpf_lex+0x744>
   188dc:	b	18bf4 <sfbpf_lex+0x74c>
   188e0:	b	18bfc <sfbpf_lex+0x754>
   188e4:	b	18c04 <sfbpf_lex+0x75c>
   188e8:	b	18c0c <sfbpf_lex+0x764>
   188ec:	b	18c14 <sfbpf_lex+0x76c>
   188f0:	b	18c1c <sfbpf_lex+0x774>
   188f4:	b	18c24 <sfbpf_lex+0x77c>
   188f8:	b	18c2c <sfbpf_lex+0x784>
   188fc:	b	18c34 <sfbpf_lex+0x78c>
   18900:	b	18c3c <sfbpf_lex+0x794>
   18904:	b	18c44 <sfbpf_lex+0x79c>
   18908:	b	18c4c <sfbpf_lex+0x7a4>
   1890c:	b	18c54 <sfbpf_lex+0x7ac>
   18910:	b	18c5c <sfbpf_lex+0x7b4>
   18914:	b	18c64 <sfbpf_lex+0x7bc>
   18918:	b	18c6c <sfbpf_lex+0x7c4>
   1891c:	b	18c74 <sfbpf_lex+0x7cc>
   18920:	b	18c7c <sfbpf_lex+0x7d4>
   18924:	b	18c84 <sfbpf_lex+0x7dc>
   18928:	b	18c8c <sfbpf_lex+0x7e4>
   1892c:	b	18c94 <sfbpf_lex+0x7ec>
   18930:	b	18c9c <sfbpf_lex+0x7f4>
   18934:	b	18ca4 <sfbpf_lex+0x7fc>
   18938:	b	18cac <sfbpf_lex+0x804>
   1893c:	b	18cb4 <sfbpf_lex+0x80c>
   18940:	b	18cbc <sfbpf_lex+0x814>
   18944:	b	18cc4 <sfbpf_lex+0x81c>
   18948:	b	18ccc <sfbpf_lex+0x824>
   1894c:	b	18cd4 <sfbpf_lex+0x82c>
   18950:	b	18cdc <sfbpf_lex+0x834>
   18954:	b	18ce4 <sfbpf_lex+0x83c>
   18958:	b	18cec <sfbpf_lex+0x844>
   1895c:	b	18cf4 <sfbpf_lex+0x84c>
   18960:	b	18cfc <sfbpf_lex+0x854>
   18964:	b	18d04 <sfbpf_lex+0x85c>
   18968:	b	18d0c <sfbpf_lex+0x864>
   1896c:	b	18d14 <sfbpf_lex+0x86c>
   18970:	b	18d1c <sfbpf_lex+0x874>
   18974:	b	18d24 <sfbpf_lex+0x87c>
   18978:	b	18d2c <sfbpf_lex+0x884>
   1897c:	b	18d34 <sfbpf_lex+0x88c>
   18980:	b	18d3c <sfbpf_lex+0x894>
   18984:	b	18d44 <sfbpf_lex+0x89c>
   18988:	b	18d4c <sfbpf_lex+0x8a4>
   1898c:	b	18d54 <sfbpf_lex+0x8ac>
   18990:	b	18d5c <sfbpf_lex+0x8b4>
   18994:	b	18d64 <sfbpf_lex+0x8bc>
   18998:	b	18d6c <sfbpf_lex+0x8c4>
   1899c:	b	18d74 <sfbpf_lex+0x8cc>
   189a0:	b	18d7c <sfbpf_lex+0x8d4>
   189a4:	b	18d84 <sfbpf_lex+0x8dc>
   189a8:	b	18d8c <sfbpf_lex+0x8e4>
   189ac:	b	18d94 <sfbpf_lex+0x8ec>
   189b0:	b	18d9c <sfbpf_lex+0x8f4>
   189b4:	b	18da4 <sfbpf_lex+0x8fc>
   189b8:	b	18dac <sfbpf_lex+0x904>
   189bc:	b	18db4 <sfbpf_lex+0x90c>
   189c0:	b	18dbc <sfbpf_lex+0x914>
   189c4:	b	18dc4 <sfbpf_lex+0x91c>
   189c8:	b	18dcc <sfbpf_lex+0x924>
   189cc:	b	18dd4 <sfbpf_lex+0x92c>
   189d0:	b	18ddc <sfbpf_lex+0x934>
   189d4:	b	18de4 <sfbpf_lex+0x93c>
   189d8:	b	198b0 <sfbpf_lex+0x1408>
   189dc:	b	18dec <sfbpf_lex+0x944>
   189e0:	b	18e00 <sfbpf_lex+0x958>
   189e4:	b	18e08 <sfbpf_lex+0x960>
   189e8:	b	18e10 <sfbpf_lex+0x968>
   189ec:	b	18e18 <sfbpf_lex+0x970>
   189f0:	b	18e20 <sfbpf_lex+0x978>
   189f4:	b	18e28 <sfbpf_lex+0x980>
   189f8:	b	18e30 <sfbpf_lex+0x988>
   189fc:	b	18e60 <sfbpf_lex+0x9b8>
   18a00:	b	18e8c <sfbpf_lex+0x9e4>
   18a04:	b	18eb8 <sfbpf_lex+0xa10>
   18a08:	b	18ee4 <sfbpf_lex+0xa3c>
   18a0c:	b	18f88 <sfbpf_lex+0xae0>
   18a10:	b	18fa8 <sfbpf_lex+0xb00>
   18a14:	b	18fc0 <sfbpf_lex+0xb18>
   18a18:	b	18fd8 <sfbpf_lex+0xb30>
   18a1c:	b	18ff0 <sfbpf_lex+0xb48>
   18a20:	b	19008 <sfbpf_lex+0xb60>
   18a24:	b	19020 <sfbpf_lex+0xb78>
   18a28:	b	19038 <sfbpf_lex+0xb90>
   18a2c:	b	19050 <sfbpf_lex+0xba8>
   18a30:	b	19068 <sfbpf_lex+0xbc0>
   18a34:	b	19080 <sfbpf_lex+0xbd8>
   18a38:	b	19098 <sfbpf_lex+0xbf0>
   18a3c:	b	190b0 <sfbpf_lex+0xc08>
   18a40:	b	190c8 <sfbpf_lex+0xc20>
   18a44:	b	190e0 <sfbpf_lex+0xc38>
   18a48:	b	190f8 <sfbpf_lex+0xc50>
   18a4c:	b	19110 <sfbpf_lex+0xc68>
   18a50:	b	19128 <sfbpf_lex+0xc80>
   18a54:	b	19140 <sfbpf_lex+0xc98>
   18a58:	b	19158 <sfbpf_lex+0xcb0>
   18a5c:	b	19170 <sfbpf_lex+0xcc8>
   18a60:	b	19188 <sfbpf_lex+0xce0>
   18a64:	b	191a0 <sfbpf_lex+0xcf8>
   18a68:	b	191b8 <sfbpf_lex+0xd10>
   18a6c:	b	191d0 <sfbpf_lex+0xd28>
   18a70:	b	191e8 <sfbpf_lex+0xd40>
   18a74:	b	19214 <sfbpf_lex+0xd6c>
   18a78:	b	19244 <sfbpf_lex+0xd9c>
   18a7c:	b	19264 <sfbpf_lex+0xdbc>
   18a80:	b	19288 <sfbpf_lex+0xde0>
   18a84:	b	192c4 <sfbpf_lex+0xe1c>
   18a88:	b	192bc <sfbpf_lex+0xe14>
   18a8c:	ldr	r3, [pc, #2732]	; 19540 <sfbpf_lex+0x1098>
   18a90:	add	r3, pc, r3
   18a94:	ldrb	r2, [r3]
   18a98:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a9c:	strb	r2, [r3]
   18aa0:	ldr	r3, [pc, #2716]	; 19544 <sfbpf_lex+0x109c>
   18aa4:	add	r3, pc, r3
   18aa8:	ldr	r3, [r3]
   18aac:	str	r3, [fp, #-20]	; 0xffffffec
   18ab0:	ldr	r3, [pc, #2704]	; 19548 <sfbpf_lex+0x10a0>
   18ab4:	add	r3, pc, r3
   18ab8:	ldr	r3, [r3]
   18abc:	str	r3, [fp, #-16]
   18ac0:	b	18774 <sfbpf_lex+0x2cc>
   18ac4:	ldr	r3, [pc, #2688]	; 1954c <sfbpf_lex+0x10a4>
   18ac8:	b	198b8 <sfbpf_lex+0x1410>
   18acc:	ldr	r3, [pc, #2684]	; 19550 <sfbpf_lex+0x10a8>
   18ad0:	b	198b8 <sfbpf_lex+0x1410>
   18ad4:	ldr	r3, [pc, #2680]	; 19554 <sfbpf_lex+0x10ac>
   18ad8:	b	198b8 <sfbpf_lex+0x1410>
   18adc:	ldr	r3, [pc, #2672]	; 19554 <sfbpf_lex+0x10ac>
   18ae0:	b	198b8 <sfbpf_lex+0x1410>
   18ae4:	ldr	r3, [pc, #2668]	; 19558 <sfbpf_lex+0x10b0>
   18ae8:	b	198b8 <sfbpf_lex+0x1410>
   18aec:	mov	r3, #272	; 0x110
   18af0:	b	198b8 <sfbpf_lex+0x1410>
   18af4:	ldr	r3, [pc, #2656]	; 1955c <sfbpf_lex+0x10b4>
   18af8:	b	198b8 <sfbpf_lex+0x1410>
   18afc:	ldr	r3, [pc, #2652]	; 19560 <sfbpf_lex+0x10b8>
   18b00:	b	198b8 <sfbpf_lex+0x1410>
   18b04:	ldr	r3, [pc, #2648]	; 19564 <sfbpf_lex+0x10bc>
   18b08:	b	198b8 <sfbpf_lex+0x1410>
   18b0c:	mov	r3, #276	; 0x114
   18b10:	b	198b8 <sfbpf_lex+0x1410>
   18b14:	ldr	r3, [pc, #2636]	; 19568 <sfbpf_lex+0x10c0>
   18b18:	b	198b8 <sfbpf_lex+0x1410>
   18b1c:	ldr	r3, [pc, #2632]	; 1956c <sfbpf_lex+0x10c4>
   18b20:	b	198b8 <sfbpf_lex+0x1410>
   18b24:	ldr	r3, [pc, #2628]	; 19570 <sfbpf_lex+0x10c8>
   18b28:	b	198b8 <sfbpf_lex+0x1410>
   18b2c:	mov	r3, #280	; 0x118
   18b30:	b	198b8 <sfbpf_lex+0x1410>
   18b34:	ldr	r3, [pc, #2616]	; 19574 <sfbpf_lex+0x10cc>
   18b38:	b	198b8 <sfbpf_lex+0x1410>
   18b3c:	ldr	r3, [pc, #2612]	; 19578 <sfbpf_lex+0x10d0>
   18b40:	b	198b8 <sfbpf_lex+0x1410>
   18b44:	ldr	r3, [pc, #2608]	; 1957c <sfbpf_lex+0x10d4>
   18b48:	b	198b8 <sfbpf_lex+0x1410>
   18b4c:	mov	r3, #320	; 0x140
   18b50:	b	198b8 <sfbpf_lex+0x1410>
   18b54:	ldr	r3, [pc, #2596]	; 19580 <sfbpf_lex+0x10d8>
   18b58:	b	198b8 <sfbpf_lex+0x1410>
   18b5c:	ldr	r3, [pc, #2592]	; 19584 <sfbpf_lex+0x10dc>
   18b60:	b	198b8 <sfbpf_lex+0x1410>
   18b64:	ldr	r3, [pc, #2588]	; 19588 <sfbpf_lex+0x10e0>
   18b68:	b	198b8 <sfbpf_lex+0x1410>
   18b6c:	ldr	r3, [pc, #2584]	; 1958c <sfbpf_lex+0x10e4>
   18b70:	b	198b8 <sfbpf_lex+0x1410>
   18b74:	mov	r3, #284	; 0x11c
   18b78:	b	198b8 <sfbpf_lex+0x1410>
   18b7c:	ldr	r3, [pc, #2572]	; 19590 <sfbpf_lex+0x10e8>
   18b80:	b	198b8 <sfbpf_lex+0x1410>
   18b84:	ldr	r3, [pc, #2568]	; 19594 <sfbpf_lex+0x10ec>
   18b88:	b	198b8 <sfbpf_lex+0x1410>
   18b8c:	ldr	r3, [pc, #2564]	; 19598 <sfbpf_lex+0x10f0>
   18b90:	b	198b8 <sfbpf_lex+0x1410>
   18b94:	mov	r3, #288	; 0x120
   18b98:	b	198b8 <sfbpf_lex+0x1410>
   18b9c:	ldr	r3, [pc, #2552]	; 1959c <sfbpf_lex+0x10f4>
   18ba0:	b	198b8 <sfbpf_lex+0x1410>
   18ba4:	mov	r3, #328	; 0x148
   18ba8:	b	198b8 <sfbpf_lex+0x1410>
   18bac:	mov	r3, #328	; 0x148
   18bb0:	b	198b8 <sfbpf_lex+0x1410>
   18bb4:	ldr	r3, [pc, #2532]	; 195a0 <sfbpf_lex+0x10f8>
   18bb8:	b	198b8 <sfbpf_lex+0x1410>
   18bbc:	ldr	r3, [pc, #2524]	; 195a0 <sfbpf_lex+0x10f8>
   18bc0:	b	198b8 <sfbpf_lex+0x1410>
   18bc4:	ldr	r3, [pc, #2520]	; 195a4 <sfbpf_lex+0x10fc>
   18bc8:	b	198b8 <sfbpf_lex+0x1410>
   18bcc:	mov	r3, #332	; 0x14c
   18bd0:	b	198b8 <sfbpf_lex+0x1410>
   18bd4:	ldr	r3, [pc, #2508]	; 195a8 <sfbpf_lex+0x1100>
   18bd8:	b	198b8 <sfbpf_lex+0x1410>
   18bdc:	ldr	r3, [pc, #2504]	; 195ac <sfbpf_lex+0x1104>
   18be0:	b	198b8 <sfbpf_lex+0x1410>
   18be4:	ldr	r3, [pc, #2500]	; 195b0 <sfbpf_lex+0x1108>
   18be8:	b	198b8 <sfbpf_lex+0x1410>
   18bec:	mov	r3, #336	; 0x150
   18bf0:	b	198b8 <sfbpf_lex+0x1410>
   18bf4:	ldr	r3, [pc, #2488]	; 195b4 <sfbpf_lex+0x110c>
   18bf8:	b	198b8 <sfbpf_lex+0x1410>
   18bfc:	ldr	r3, [pc, #2484]	; 195b8 <sfbpf_lex+0x1110>
   18c00:	b	198b8 <sfbpf_lex+0x1410>
   18c04:	ldr	r3, [pc, #2480]	; 195bc <sfbpf_lex+0x1114>
   18c08:	b	198b8 <sfbpf_lex+0x1410>
   18c0c:	ldr	r3, [pc, #2476]	; 195c0 <sfbpf_lex+0x1118>
   18c10:	b	198b8 <sfbpf_lex+0x1410>
   18c14:	mov	r3, #340	; 0x154
   18c18:	b	198b8 <sfbpf_lex+0x1410>
   18c1c:	mov	r3, #260	; 0x104
   18c20:	b	198b8 <sfbpf_lex+0x1410>
   18c24:	ldr	r3, [pc, #2456]	; 195c4 <sfbpf_lex+0x111c>
   18c28:	b	198b8 <sfbpf_lex+0x1410>
   18c2c:	ldr	r3, [pc, #2452]	; 195c8 <sfbpf_lex+0x1120>
   18c30:	b	198b8 <sfbpf_lex+0x1410>
   18c34:	mov	r3, #264	; 0x108
   18c38:	b	198b8 <sfbpf_lex+0x1410>
   18c3c:	ldr	r3, [pc, #2440]	; 195cc <sfbpf_lex+0x1124>
   18c40:	b	198b8 <sfbpf_lex+0x1410>
   18c44:	mov	r3, #268	; 0x10c
   18c48:	b	198b8 <sfbpf_lex+0x1410>
   18c4c:	ldr	r3, [pc, #2428]	; 195d0 <sfbpf_lex+0x1128>
   18c50:	b	198b8 <sfbpf_lex+0x1410>
   18c54:	ldr	r3, [pc, #2424]	; 195d4 <sfbpf_lex+0x112c>
   18c58:	b	198b8 <sfbpf_lex+0x1410>
   18c5c:	mov	r3, #300	; 0x12c
   18c60:	b	198b8 <sfbpf_lex+0x1410>
   18c64:	ldr	r3, [pc, #2412]	; 195d8 <sfbpf_lex+0x1130>
   18c68:	b	198b8 <sfbpf_lex+0x1410>
   18c6c:	ldr	r3, [pc, #2408]	; 195dc <sfbpf_lex+0x1134>
   18c70:	b	198b8 <sfbpf_lex+0x1410>
   18c74:	ldr	r3, [pc, #2404]	; 195e0 <sfbpf_lex+0x1138>
   18c78:	b	198b8 <sfbpf_lex+0x1410>
   18c7c:	mov	r3, #304	; 0x130
   18c80:	b	198b8 <sfbpf_lex+0x1410>
   18c84:	ldr	r3, [pc, #2392]	; 195e4 <sfbpf_lex+0x113c>
   18c88:	b	198b8 <sfbpf_lex+0x1410>
   18c8c:	ldr	r3, [pc, #2388]	; 195e8 <sfbpf_lex+0x1140>
   18c90:	b	198b8 <sfbpf_lex+0x1410>
   18c94:	ldr	r3, [pc, #2384]	; 195ec <sfbpf_lex+0x1144>
   18c98:	b	198b8 <sfbpf_lex+0x1410>
   18c9c:	ldr	r3, [pc, #2380]	; 195f0 <sfbpf_lex+0x1148>
   18ca0:	b	198b8 <sfbpf_lex+0x1410>
   18ca4:	ldr	r3, [pc, #2376]	; 195f4 <sfbpf_lex+0x114c>
   18ca8:	b	198b8 <sfbpf_lex+0x1410>
   18cac:	ldr	r3, [pc, #2372]	; 195f8 <sfbpf_lex+0x1150>
   18cb0:	b	198b8 <sfbpf_lex+0x1410>
   18cb4:	ldr	r3, [pc, #2368]	; 195fc <sfbpf_lex+0x1154>
   18cb8:	b	198b8 <sfbpf_lex+0x1410>
   18cbc:	mov	r3, #364	; 0x16c
   18cc0:	b	198b8 <sfbpf_lex+0x1410>
   18cc4:	ldr	r3, [pc, #2356]	; 19600 <sfbpf_lex+0x1158>
   18cc8:	b	198b8 <sfbpf_lex+0x1410>
   18ccc:	mov	r3, #33	; 0x21
   18cd0:	b	198b8 <sfbpf_lex+0x1410>
   18cd4:	ldr	r3, [pc, #2344]	; 19604 <sfbpf_lex+0x115c>
   18cd8:	b	198b8 <sfbpf_lex+0x1410>
   18cdc:	mov	r3, #292	; 0x124
   18ce0:	b	198b8 <sfbpf_lex+0x1410>
   18ce4:	ldr	r3, [pc, #2332]	; 19608 <sfbpf_lex+0x1160>
   18ce8:	b	198b8 <sfbpf_lex+0x1410>
   18cec:	ldr	r3, [pc, #2328]	; 1960c <sfbpf_lex+0x1164>
   18cf0:	b	198b8 <sfbpf_lex+0x1410>
   18cf4:	mov	r3, #324	; 0x144
   18cf8:	b	198b8 <sfbpf_lex+0x1410>
   18cfc:	ldr	r3, [pc, #2316]	; 19610 <sfbpf_lex+0x1168>
   18d00:	b	198b8 <sfbpf_lex+0x1410>
   18d04:	ldr	r3, [pc, #2312]	; 19614 <sfbpf_lex+0x116c>
   18d08:	b	198b8 <sfbpf_lex+0x1410>
   18d0c:	ldr	r3, [pc, #2308]	; 19618 <sfbpf_lex+0x1170>
   18d10:	b	198b8 <sfbpf_lex+0x1410>
   18d14:	ldr	r3, [pc, #2304]	; 1961c <sfbpf_lex+0x1174>
   18d18:	b	198b8 <sfbpf_lex+0x1410>
   18d1c:	ldr	r3, [pc, #2300]	; 19620 <sfbpf_lex+0x1178>
   18d20:	b	198b8 <sfbpf_lex+0x1410>
   18d24:	mov	r3, #344	; 0x158
   18d28:	b	198b8 <sfbpf_lex+0x1410>
   18d2c:	ldr	r3, [pc, #2288]	; 19624 <sfbpf_lex+0x117c>
   18d30:	b	198b8 <sfbpf_lex+0x1410>
   18d34:	ldr	r3, [pc, #2284]	; 19628 <sfbpf_lex+0x1180>
   18d38:	b	198b8 <sfbpf_lex+0x1410>
   18d3c:	ldr	r3, [pc, #2280]	; 1962c <sfbpf_lex+0x1184>
   18d40:	b	198b8 <sfbpf_lex+0x1410>
   18d44:	mov	r3, #348	; 0x15c
   18d48:	b	198b8 <sfbpf_lex+0x1410>
   18d4c:	ldr	r3, [pc, #2268]	; 19630 <sfbpf_lex+0x1188>
   18d50:	b	198b8 <sfbpf_lex+0x1410>
   18d54:	ldr	r3, [pc, #2264]	; 19634 <sfbpf_lex+0x118c>
   18d58:	b	198b8 <sfbpf_lex+0x1410>
   18d5c:	ldr	r3, [pc, #2260]	; 19638 <sfbpf_lex+0x1190>
   18d60:	b	198b8 <sfbpf_lex+0x1410>
   18d64:	ldr	r3, [pc, #2256]	; 1963c <sfbpf_lex+0x1194>
   18d68:	b	198b8 <sfbpf_lex+0x1410>
   18d6c:	ldr	r3, [pc, #2252]	; 19640 <sfbpf_lex+0x1198>
   18d70:	b	198b8 <sfbpf_lex+0x1410>
   18d74:	mov	r3, #352	; 0x160
   18d78:	b	198b8 <sfbpf_lex+0x1410>
   18d7c:	ldr	r3, [pc, #2240]	; 19644 <sfbpf_lex+0x119c>
   18d80:	b	198b8 <sfbpf_lex+0x1410>
   18d84:	ldr	r3, [pc, #2236]	; 19648 <sfbpf_lex+0x11a0>
   18d88:	b	198b8 <sfbpf_lex+0x1410>
   18d8c:	mov	r3, #296	; 0x128
   18d90:	b	198b8 <sfbpf_lex+0x1410>
   18d94:	ldr	r3, [pc, #2224]	; 1964c <sfbpf_lex+0x11a4>
   18d98:	b	198b8 <sfbpf_lex+0x1410>
   18d9c:	ldr	r3, [pc, #2220]	; 19650 <sfbpf_lex+0x11a8>
   18da0:	b	198b8 <sfbpf_lex+0x1410>
   18da4:	ldr	r3, [pc, #2216]	; 19654 <sfbpf_lex+0x11ac>
   18da8:	b	198b8 <sfbpf_lex+0x1410>
   18dac:	mov	r3, #356	; 0x164
   18db0:	b	198b8 <sfbpf_lex+0x1410>
   18db4:	ldr	r3, [pc, #2204]	; 19658 <sfbpf_lex+0x11b0>
   18db8:	b	198b8 <sfbpf_lex+0x1410>
   18dbc:	ldr	r3, [pc, #2196]	; 19658 <sfbpf_lex+0x11b0>
   18dc0:	b	198b8 <sfbpf_lex+0x1410>
   18dc4:	ldr	r3, [pc, #2192]	; 1965c <sfbpf_lex+0x11b4>
   18dc8:	b	198b8 <sfbpf_lex+0x1410>
   18dcc:	ldr	r3, [pc, #2188]	; 19660 <sfbpf_lex+0x11b8>
   18dd0:	b	198b8 <sfbpf_lex+0x1410>
   18dd4:	mov	r3, #360	; 0x168
   18dd8:	b	198b8 <sfbpf_lex+0x1410>
   18ddc:	ldr	r3, [pc, #2176]	; 19664 <sfbpf_lex+0x11bc>
   18de0:	b	198b8 <sfbpf_lex+0x1410>
   18de4:	ldr	r3, [pc, #2172]	; 19668 <sfbpf_lex+0x11c0>
   18de8:	b	198b8 <sfbpf_lex+0x1410>
   18dec:	ldr	r3, [pc, #2352]	; 19724 <sfbpf_lex+0x127c>
   18df0:	ldr	r3, [r4, r3]
   18df4:	ldr	r3, [r3]
   18df8:	ldrb	r3, [r3]
   18dfc:	b	198b8 <sfbpf_lex+0x1410>
   18e00:	mov	r3, #308	; 0x134
   18e04:	b	198b8 <sfbpf_lex+0x1410>
   18e08:	ldr	r3, [pc, #2140]	; 1966c <sfbpf_lex+0x11c4>
   18e0c:	b	198b8 <sfbpf_lex+0x1410>
   18e10:	ldr	r3, [pc, #2136]	; 19670 <sfbpf_lex+0x11c8>
   18e14:	b	198b8 <sfbpf_lex+0x1410>
   18e18:	mov	r3, #61	; 0x3d
   18e1c:	b	198b8 <sfbpf_lex+0x1410>
   18e20:	mov	r3, #316	; 0x13c
   18e24:	b	198b8 <sfbpf_lex+0x1410>
   18e28:	ldr	r3, [pc, #2116]	; 19674 <sfbpf_lex+0x11cc>
   18e2c:	b	198b8 <sfbpf_lex+0x1410>
   18e30:	ldr	r3, [pc, #2284]	; 19724 <sfbpf_lex+0x127c>
   18e34:	ldr	r3, [r4, r3]
   18e38:	ldr	r3, [r3]
   18e3c:	add	r3, r3, #1
   18e40:	mov	r0, r3
   18e44:	bl	10758 <pcap_ether_aton>
   18e48:	mov	r2, r0
   18e4c:	ldr	r3, [pc, #2084]	; 19678 <sfbpf_lex+0x11d0>
   18e50:	ldr	r3, [r4, r3]
   18e54:	str	r2, [r3]
   18e58:	ldr	r3, [pc, #2076]	; 1967c <sfbpf_lex+0x11d4>
   18e5c:	b	198b8 <sfbpf_lex+0x1410>
   18e60:	ldr	r3, [pc, #2236]	; 19724 <sfbpf_lex+0x127c>
   18e64:	ldr	r3, [r4, r3]
   18e68:	ldr	r3, [r3]
   18e6c:	mov	r0, r3
   18e70:	bl	10758 <pcap_ether_aton>
   18e74:	mov	r2, r0
   18e78:	ldr	r3, [pc, #2040]	; 19678 <sfbpf_lex+0x11d0>
   18e7c:	ldr	r3, [r4, r3]
   18e80:	str	r2, [r3]
   18e84:	mov	r3, #312	; 0x138
   18e88:	b	198b8 <sfbpf_lex+0x1410>
   18e8c:	ldr	r3, [pc, #2192]	; 19724 <sfbpf_lex+0x127c>
   18e90:	ldr	r3, [r4, r3]
   18e94:	ldr	r3, [r3]
   18e98:	mov	r0, r3
   18e9c:	bl	1bc28 <stoi>
   18ea0:	mov	r2, r0
   18ea4:	ldr	r3, [pc, #1996]	; 19678 <sfbpf_lex+0x11d0>
   18ea8:	ldr	r3, [r4, r3]
   18eac:	str	r2, [r3]
   18eb0:	ldr	r3, [pc, #1992]	; 19680 <sfbpf_lex+0x11d8>
   18eb4:	b	198b8 <sfbpf_lex+0x1410>
   18eb8:	ldr	r3, [pc, #2148]	; 19724 <sfbpf_lex+0x127c>
   18ebc:	ldr	r3, [r4, r3]
   18ec0:	ldr	r3, [r3]
   18ec4:	mov	r0, r3
   18ec8:	bl	2bac <sf_sdup>
   18ecc:	mov	r2, r0
   18ed0:	ldr	r3, [pc, #1952]	; 19678 <sfbpf_lex+0x11d0>
   18ed4:	ldr	r3, [r4, r3]
   18ed8:	str	r2, [r3]
   18edc:	ldr	r3, [pc, #1952]	; 19684 <sfbpf_lex+0x11dc>
   18ee0:	b	198b8 <sfbpf_lex+0x1410>
   18ee4:	sub	r3, fp, #76	; 0x4c
   18ee8:	mov	r2, #32
   18eec:	mov	r1, #0
   18ef0:	mov	r0, r3
   18ef4:	bl	ef4 <memset@plt>
   18ef8:	mov	r3, #10
   18efc:	str	r3, [fp, #-72]	; 0xffffffb8
   18f00:	mov	r3, #4
   18f04:	str	r3, [fp, #-76]	; 0xffffffb4
   18f08:	ldr	r3, [pc, #2068]	; 19724 <sfbpf_lex+0x127c>
   18f0c:	ldr	r3, [r4, r3]
   18f10:	ldr	r0, [r3]
   18f14:	sub	r3, fp, #44	; 0x2c
   18f18:	sub	r2, fp, #76	; 0x4c
   18f1c:	mov	r1, #0
   18f20:	bl	f6c <getaddrinfo@plt>
   18f24:	mov	r3, r0
   18f28:	cmp	r3, #0
   18f2c:	beq	18f50 <sfbpf_lex+0xaa8>
   18f30:	ldr	r3, [pc, #2028]	; 19724 <sfbpf_lex+0x127c>
   18f34:	ldr	r3, [r4, r3]
   18f38:	ldr	r3, [r3]
   18f3c:	mov	r1, r3
   18f40:	ldr	r3, [pc, #1856]	; 19688 <sfbpf_lex+0x11e0>
   18f44:	add	r3, pc, r3
   18f48:	mov	r0, r3
   18f4c:	bl	291c <sf_bpf_error>
   18f50:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18f54:	mov	r0, r3
   18f58:	bl	f60 <freeaddrinfo@plt>
   18f5c:	ldr	r3, [pc, #1984]	; 19724 <sfbpf_lex+0x127c>
   18f60:	ldr	r3, [r4, r3]
   18f64:	ldr	r3, [r3]
   18f68:	mov	r0, r3
   18f6c:	bl	2bac <sf_sdup>
   18f70:	mov	r2, r0
   18f74:	ldr	r3, [pc, #1788]	; 19678 <sfbpf_lex+0x11d0>
   18f78:	ldr	r3, [r4, r3]
   18f7c:	str	r2, [r3]
   18f80:	ldr	r3, [pc, #1796]	; 1968c <sfbpf_lex+0x11e4>
   18f84:	b	198b8 <sfbpf_lex+0x1410>
   18f88:	ldr	r3, [pc, #1940]	; 19724 <sfbpf_lex+0x127c>
   18f8c:	ldr	r3, [r4, r3]
   18f90:	ldr	r3, [r3]
   18f94:	mov	r1, r3
   18f98:	ldr	r3, [pc, #1776]	; 19690 <sfbpf_lex+0x11e8>
   18f9c:	add	r3, pc, r3
   18fa0:	mov	r0, r3
   18fa4:	bl	291c <sf_bpf_error>
   18fa8:	ldr	r3, [pc, #1736]	; 19678 <sfbpf_lex+0x11d0>
   18fac:	ldr	r3, [r4, r3]
   18fb0:	mov	r2, #0
   18fb4:	str	r2, [r3]
   18fb8:	ldr	r3, [pc, #1728]	; 19680 <sfbpf_lex+0x11d8>
   18fbc:	b	198b8 <sfbpf_lex+0x1410>
   18fc0:	ldr	r3, [pc, #1712]	; 19678 <sfbpf_lex+0x11d0>
   18fc4:	ldr	r3, [r4, r3]
   18fc8:	mov	r2, #1
   18fcc:	str	r2, [r3]
   18fd0:	ldr	r3, [pc, #1704]	; 19680 <sfbpf_lex+0x11d8>
   18fd4:	b	198b8 <sfbpf_lex+0x1410>
   18fd8:	ldr	r3, [pc, #1688]	; 19678 <sfbpf_lex+0x11d0>
   18fdc:	ldr	r3, [r4, r3]
   18fe0:	mov	r2, #0
   18fe4:	str	r2, [r3]
   18fe8:	ldr	r3, [pc, #1680]	; 19680 <sfbpf_lex+0x11d8>
   18fec:	b	198b8 <sfbpf_lex+0x1410>
   18ff0:	ldr	r3, [pc, #1664]	; 19678 <sfbpf_lex+0x11d0>
   18ff4:	ldr	r3, [r4, r3]
   18ff8:	mov	r2, #3
   18ffc:	str	r2, [r3]
   19000:	ldr	r3, [pc, #1656]	; 19680 <sfbpf_lex+0x11d8>
   19004:	b	198b8 <sfbpf_lex+0x1410>
   19008:	ldr	r3, [pc, #1640]	; 19678 <sfbpf_lex+0x11d0>
   1900c:	ldr	r3, [r4, r3]
   19010:	mov	r2, #4
   19014:	str	r2, [r3]
   19018:	ldr	r3, [pc, #1632]	; 19680 <sfbpf_lex+0x11d8>
   1901c:	b	198b8 <sfbpf_lex+0x1410>
   19020:	ldr	r3, [pc, #1616]	; 19678 <sfbpf_lex+0x11d0>
   19024:	ldr	r3, [r4, r3]
   19028:	mov	r2, #5
   1902c:	str	r2, [r3]
   19030:	ldr	r3, [pc, #1608]	; 19680 <sfbpf_lex+0x11d8>
   19034:	b	198b8 <sfbpf_lex+0x1410>
   19038:	ldr	r3, [pc, #1592]	; 19678 <sfbpf_lex+0x11d0>
   1903c:	ldr	r3, [r4, r3]
   19040:	mov	r2, #8
   19044:	str	r2, [r3]
   19048:	ldr	r3, [pc, #1584]	; 19680 <sfbpf_lex+0x11d8>
   1904c:	b	198b8 <sfbpf_lex+0x1410>
   19050:	ldr	r3, [pc, #1568]	; 19678 <sfbpf_lex+0x11d0>
   19054:	ldr	r3, [r4, r3]
   19058:	mov	r2, #9
   1905c:	str	r2, [r3]
   19060:	ldr	r3, [pc, #1560]	; 19680 <sfbpf_lex+0x11d8>
   19064:	b	198b8 <sfbpf_lex+0x1410>
   19068:	ldr	r3, [pc, #1544]	; 19678 <sfbpf_lex+0x11d0>
   1906c:	ldr	r3, [r4, r3]
   19070:	mov	r2, #10
   19074:	str	r2, [r3]
   19078:	ldr	r3, [pc, #1536]	; 19680 <sfbpf_lex+0x11d8>
   1907c:	b	198b8 <sfbpf_lex+0x1410>
   19080:	ldr	r3, [pc, #1520]	; 19678 <sfbpf_lex+0x11d0>
   19084:	ldr	r3, [r4, r3]
   19088:	mov	r2, #11
   1908c:	str	r2, [r3]
   19090:	ldr	r3, [pc, #1512]	; 19680 <sfbpf_lex+0x11d8>
   19094:	b	198b8 <sfbpf_lex+0x1410>
   19098:	ldr	r3, [pc, #1496]	; 19678 <sfbpf_lex+0x11d0>
   1909c:	ldr	r3, [r4, r3]
   190a0:	mov	r2, #12
   190a4:	str	r2, [r3]
   190a8:	ldr	r3, [pc, #1488]	; 19680 <sfbpf_lex+0x11d8>
   190ac:	b	198b8 <sfbpf_lex+0x1410>
   190b0:	ldr	r3, [pc, #1472]	; 19678 <sfbpf_lex+0x11d0>
   190b4:	ldr	r3, [r4, r3]
   190b8:	mov	r2, #13
   190bc:	str	r2, [r3]
   190c0:	ldr	r3, [pc, #1464]	; 19680 <sfbpf_lex+0x11d8>
   190c4:	b	198b8 <sfbpf_lex+0x1410>
   190c8:	ldr	r3, [pc, #1448]	; 19678 <sfbpf_lex+0x11d0>
   190cc:	ldr	r3, [r4, r3]
   190d0:	mov	r2, #14
   190d4:	str	r2, [r3]
   190d8:	ldr	r3, [pc, #1440]	; 19680 <sfbpf_lex+0x11d8>
   190dc:	b	198b8 <sfbpf_lex+0x1410>
   190e0:	ldr	r3, [pc, #1424]	; 19678 <sfbpf_lex+0x11d0>
   190e4:	ldr	r3, [r4, r3]
   190e8:	mov	r2, #15
   190ec:	str	r2, [r3]
   190f0:	ldr	r3, [pc, #1416]	; 19680 <sfbpf_lex+0x11d8>
   190f4:	b	198b8 <sfbpf_lex+0x1410>
   190f8:	ldr	r3, [pc, #1400]	; 19678 <sfbpf_lex+0x11d0>
   190fc:	ldr	r3, [r4, r3]
   19100:	mov	r2, #16
   19104:	str	r2, [r3]
   19108:	ldr	r3, [pc, #1392]	; 19680 <sfbpf_lex+0x11d8>
   1910c:	b	198b8 <sfbpf_lex+0x1410>
   19110:	ldr	r3, [pc, #1376]	; 19678 <sfbpf_lex+0x11d0>
   19114:	ldr	r3, [r4, r3]
   19118:	mov	r2, #17
   1911c:	str	r2, [r3]
   19120:	ldr	r3, [pc, #1368]	; 19680 <sfbpf_lex+0x11d8>
   19124:	b	198b8 <sfbpf_lex+0x1410>
   19128:	ldr	r3, [pc, #1352]	; 19678 <sfbpf_lex+0x11d0>
   1912c:	ldr	r3, [r4, r3]
   19130:	mov	r2, #18
   19134:	str	r2, [r3]
   19138:	ldr	r3, [pc, #1344]	; 19680 <sfbpf_lex+0x11d8>
   1913c:	b	198b8 <sfbpf_lex+0x1410>
   19140:	ldr	r3, [pc, #1328]	; 19678 <sfbpf_lex+0x11d0>
   19144:	ldr	r3, [r4, r3]
   19148:	mov	r2, #13
   1914c:	str	r2, [r3]
   19150:	ldr	r3, [pc, #1320]	; 19680 <sfbpf_lex+0x11d8>
   19154:	b	198b8 <sfbpf_lex+0x1410>
   19158:	ldr	r3, [pc, #1304]	; 19678 <sfbpf_lex+0x11d0>
   1915c:	ldr	r3, [r4, r3]
   19160:	mov	r2, #1
   19164:	str	r2, [r3]
   19168:	ldr	r3, [pc, #1296]	; 19680 <sfbpf_lex+0x11d8>
   1916c:	b	198b8 <sfbpf_lex+0x1410>
   19170:	ldr	r3, [pc, #1280]	; 19678 <sfbpf_lex+0x11d0>
   19174:	ldr	r3, [r4, r3]
   19178:	mov	r2, #2
   1917c:	str	r2, [r3]
   19180:	ldr	r3, [pc, #1272]	; 19680 <sfbpf_lex+0x11d8>
   19184:	b	198b8 <sfbpf_lex+0x1410>
   19188:	ldr	r3, [pc, #1256]	; 19678 <sfbpf_lex+0x11d0>
   1918c:	ldr	r3, [r4, r3]
   19190:	mov	r2, #4
   19194:	str	r2, [r3]
   19198:	ldr	r3, [pc, #1248]	; 19680 <sfbpf_lex+0x11d8>
   1919c:	b	198b8 <sfbpf_lex+0x1410>
   191a0:	ldr	r3, [pc, #1232]	; 19678 <sfbpf_lex+0x11d0>
   191a4:	ldr	r3, [r4, r3]
   191a8:	mov	r2, #8
   191ac:	str	r2, [r3]
   191b0:	ldr	r3, [pc, #1224]	; 19680 <sfbpf_lex+0x11d8>
   191b4:	b	198b8 <sfbpf_lex+0x1410>
   191b8:	ldr	r3, [pc, #1208]	; 19678 <sfbpf_lex+0x11d0>
   191bc:	ldr	r3, [r4, r3]
   191c0:	mov	r2, #16
   191c4:	str	r2, [r3]
   191c8:	ldr	r3, [pc, #1200]	; 19680 <sfbpf_lex+0x11d8>
   191cc:	b	198b8 <sfbpf_lex+0x1410>
   191d0:	ldr	r3, [pc, #1184]	; 19678 <sfbpf_lex+0x11d0>
   191d4:	ldr	r3, [r4, r3]
   191d8:	mov	r2, #32
   191dc:	str	r2, [r3]
   191e0:	ldr	r3, [pc, #1176]	; 19680 <sfbpf_lex+0x11d8>
   191e4:	b	198b8 <sfbpf_lex+0x1410>
   191e8:	ldr	r3, [pc, #1332]	; 19724 <sfbpf_lex+0x127c>
   191ec:	ldr	r3, [r4, r3]
   191f0:	ldr	r3, [r3]
   191f4:	mov	r0, r3
   191f8:	bl	2bac <sf_sdup>
   191fc:	mov	r2, r0
   19200:	ldr	r3, [pc, #1136]	; 19678 <sfbpf_lex+0x11d0>
   19204:	ldr	r3, [r4, r3]
   19208:	str	r2, [r3]
   1920c:	ldr	r3, [pc, #1152]	; 19694 <sfbpf_lex+0x11ec>
   19210:	b	198b8 <sfbpf_lex+0x1410>
   19214:	ldr	r3, [pc, #1288]	; 19724 <sfbpf_lex+0x127c>
   19218:	ldr	r3, [r4, r3]
   1921c:	ldr	r3, [r3]
   19220:	add	r3, r3, #1
   19224:	mov	r0, r3
   19228:	bl	2bac <sf_sdup>
   1922c:	mov	r2, r0
   19230:	ldr	r3, [pc, #1088]	; 19678 <sfbpf_lex+0x11d0>
   19234:	ldr	r3, [r4, r3]
   19238:	str	r2, [r3]
   1923c:	ldr	r3, [pc, #1104]	; 19694 <sfbpf_lex+0x11ec>
   19240:	b	198b8 <sfbpf_lex+0x1410>
   19244:	ldr	r3, [pc, #1240]	; 19724 <sfbpf_lex+0x127c>
   19248:	ldr	r3, [r4, r3]
   1924c:	ldr	r3, [r3]
   19250:	mov	r1, r3
   19254:	ldr	r3, [pc, #1084]	; 19698 <sfbpf_lex+0x11f0>
   19258:	add	r3, pc, r3
   1925c:	mov	r0, r3
   19260:	bl	291c <sf_bpf_error>
   19264:	ldr	r3, [pc, #1208]	; 19724 <sfbpf_lex+0x127c>
   19268:	ldr	r3, [r4, r3]
   1926c:	ldr	r3, [r3]
   19270:	ldrb	r3, [r3]
   19274:	mov	r1, r3
   19278:	ldr	r3, [pc, #1052]	; 1969c <sfbpf_lex+0x11f4>
   1927c:	add	r3, pc, r3
   19280:	mov	r0, r3
   19284:	bl	291c <sf_bpf_error>
   19288:	ldr	r3, [pc, #1172]	; 19724 <sfbpf_lex+0x127c>
   1928c:	ldr	r3, [r4, r3]
   19290:	ldr	r0, [r3]
   19294:	ldr	r3, [pc, #664]	; 19534 <sfbpf_lex+0x108c>
   19298:	ldr	r3, [r4, r3]
   1929c:	ldr	r3, [r3]
   192a0:	mov	r1, r3
   192a4:	ldr	r3, [pc, #1012]	; 196a0 <sfbpf_lex+0x11f8>
   192a8:	add	r3, pc, r3
   192ac:	ldr	r3, [r3]
   192b0:	mov	r2, #1
   192b4:	bl	e58 <fwrite@plt>
   192b8:	b	198b4 <sfbpf_lex+0x140c>
   192bc:	mov	r3, #0
   192c0:	b	198b8 <sfbpf_lex+0x1410>
   192c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   192c8:	ldr	r2, [pc, #1108]	; 19724 <sfbpf_lex+0x127c>
   192cc:	ldr	r2, [r4, r2]
   192d0:	ldr	r2, [r2]
   192d4:	sub	r3, r3, r2
   192d8:	sub	r3, r3, #1
   192dc:	str	r3, [fp, #-36]	; 0xffffffdc
   192e0:	ldr	r3, [pc, #956]	; 196a4 <sfbpf_lex+0x11fc>
   192e4:	add	r3, pc, r3
   192e8:	ldrb	r2, [r3]
   192ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   192f0:	strb	r2, [r3]
   192f4:	ldr	r3, [pc, #940]	; 196a8 <sfbpf_lex+0x1200>
   192f8:	add	r3, pc, r3
   192fc:	ldr	r2, [r3]
   19300:	ldr	r3, [pc, #932]	; 196ac <sfbpf_lex+0x1204>
   19304:	add	r3, pc, r3
   19308:	ldr	r3, [r3]
   1930c:	lsl	r3, r3, #2
   19310:	add	r3, r2, r3
   19314:	ldr	r3, [r3]
   19318:	ldr	r3, [r3, #44]	; 0x2c
   1931c:	cmp	r3, #0
   19320:	bne	193b8 <sfbpf_lex+0xf10>
   19324:	ldr	r3, [pc, #900]	; 196b0 <sfbpf_lex+0x1208>
   19328:	add	r3, pc, r3
   1932c:	ldr	r2, [r3]
   19330:	ldr	r3, [pc, #892]	; 196b4 <sfbpf_lex+0x120c>
   19334:	add	r3, pc, r3
   19338:	ldr	r3, [r3]
   1933c:	lsl	r3, r3, #2
   19340:	add	r3, r2, r3
   19344:	ldr	r3, [r3]
   19348:	ldr	r2, [r3, #16]
   1934c:	ldr	r3, [pc, #868]	; 196b8 <sfbpf_lex+0x1210>
   19350:	add	r3, pc, r3
   19354:	str	r2, [r3]
   19358:	ldr	r3, [pc, #860]	; 196bc <sfbpf_lex+0x1214>
   1935c:	add	r3, pc, r3
   19360:	ldr	r2, [r3]
   19364:	ldr	r3, [pc, #852]	; 196c0 <sfbpf_lex+0x1218>
   19368:	add	r3, pc, r3
   1936c:	ldr	r3, [r3]
   19370:	lsl	r3, r3, #2
   19374:	add	r3, r2, r3
   19378:	ldr	r3, [r3]
   1937c:	ldr	r2, [pc, #832]	; 196c4 <sfbpf_lex+0x121c>
   19380:	add	r2, pc, r2
   19384:	ldr	r2, [r2]
   19388:	str	r2, [r3]
   1938c:	ldr	r3, [pc, #820]	; 196c8 <sfbpf_lex+0x1220>
   19390:	add	r3, pc, r3
   19394:	ldr	r2, [r3]
   19398:	ldr	r3, [pc, #812]	; 196cc <sfbpf_lex+0x1224>
   1939c:	add	r3, pc, r3
   193a0:	ldr	r3, [r3]
   193a4:	lsl	r3, r3, #2
   193a8:	add	r3, r2, r3
   193ac:	ldr	r3, [r3]
   193b0:	mov	r2, #1
   193b4:	str	r2, [r3, #44]	; 0x2c
   193b8:	ldr	r3, [pc, #784]	; 196d0 <sfbpf_lex+0x1228>
   193bc:	add	r3, pc, r3
   193c0:	ldr	r2, [r3]
   193c4:	ldr	r3, [pc, #776]	; 196d4 <sfbpf_lex+0x122c>
   193c8:	add	r3, pc, r3
   193cc:	ldr	r3, [r3]
   193d0:	lsl	r3, r3, #2
   193d4:	add	r3, r2, r3
   193d8:	ldr	r3, [r3]
   193dc:	ldr	r3, [r3, #4]
   193e0:	ldr	r2, [pc, #752]	; 196d8 <sfbpf_lex+0x1230>
   193e4:	add	r2, pc, r2
   193e8:	ldr	r2, [r2]
   193ec:	add	r2, r3, r2
   193f0:	ldr	r3, [pc, #740]	; 196dc <sfbpf_lex+0x1234>
   193f4:	add	r3, pc, r3
   193f8:	ldr	r3, [r3]
   193fc:	cmp	r2, r3
   19400:	bcc	1972c <sfbpf_lex+0x1284>
   19404:	ldr	r3, [pc, #792]	; 19724 <sfbpf_lex+0x127c>
   19408:	ldr	r3, [r4, r3]
   1940c:	ldr	r2, [r3]
   19410:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19414:	add	r2, r2, r3
   19418:	ldr	r3, [pc, #704]	; 196e0 <sfbpf_lex+0x1238>
   1941c:	add	r3, pc, r3
   19420:	str	r2, [r3]
   19424:	bl	1a30c <yy_get_previous_state>
   19428:	str	r0, [fp, #-16]
   1942c:	ldr	r0, [fp, #-16]
   19430:	bl	1a4f4 <yy_try_NUL_trans>
   19434:	str	r0, [fp, #-40]	; 0xffffffd8
   19438:	ldr	r3, [pc, #740]	; 19724 <sfbpf_lex+0x127c>
   1943c:	ldr	r3, [r4, r3]
   19440:	ldr	r3, [r3]
   19444:	str	r3, [fp, #-24]	; 0xffffffe8
   19448:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1944c:	cmp	r3, #0
   19450:	beq	1948c <sfbpf_lex+0xfe4>
   19454:	ldr	r3, [pc, #648]	; 196e4 <sfbpf_lex+0x123c>
   19458:	add	r3, pc, r3
   1945c:	ldr	r3, [r3]
   19460:	add	r2, r3, #1
   19464:	ldr	r3, [pc, #636]	; 196e8 <sfbpf_lex+0x1240>
   19468:	add	r3, pc, r3
   1946c:	str	r2, [r3]
   19470:	ldr	r3, [pc, #628]	; 196ec <sfbpf_lex+0x1244>
   19474:	add	r3, pc, r3
   19478:	ldr	r3, [r3]
   1947c:	str	r3, [fp, #-20]	; 0xffffffec
   19480:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19484:	str	r3, [fp, #-16]
   19488:	b	18620 <sfbpf_lex+0x178>
   1948c:	ldr	r3, [pc, #604]	; 196f0 <sfbpf_lex+0x1248>
   19490:	add	r3, pc, r3
   19494:	ldr	r3, [r3]
   19498:	str	r3, [fp, #-20]	; 0xffffffec
   1949c:	b	18774 <sfbpf_lex+0x2cc>
   194a0:	.word	0x00021b40
   194a4:	.word	0x000226b0
   194a8:	.word	0x0002269c
   194ac:	.word	0x00022690
   194b0:	.word	0x0002267c
   194b4:	.word	0x00022644
   194b8:	.word	0x000000f0
   194bc:	.word	0x00022624
   194c0:	.word	0x0002261c
   194c4:	.word	0x000000f8
   194c8:	.word	0x000225fc
   194cc:	.word	0x00022600
   194d0:	.word	0x000225ec
   194d4:	.word	0x000225d8
   194d8:	.word	0x000225bc
   194dc:	.word	0x000225a8
   194e0:	.word	0x00022588
   194e4:	.word	0x00022584
   194e8:	.word	0x0002256c
   194ec:	.word	0x00022560
   194f0:	.word	0x0000787c
   194f4:	.word	0x00006d38
   194f8:	.word	0x0002251c
   194fc:	.word	0x00022510
   19500:	.word	0x0000882c
   19504:	.word	0x00000599
   19508:	.word	0x000078f8
   1950c:	.word	0x00007920
   19510:	.word	0x0000d0d4
   19514:	.word	0x000078d8
   19518:	.word	0x0000964c
   1951c:	.word	0x00007890
   19520:	.word	0x00001ce9
   19524:	.word	0x00006c00
   19528:	.word	0x000223e0
   1952c:	.word	0x000223cc
   19530:	.word	0x00006bb8
   19534:	.word	0x000000d0
   19538:	.word	0x00022358
   1953c:	.word	0x00022348
   19540:	.word	0x000220d4
   19544:	.word	0x000220dc
   19548:	.word	0x000220c8
   1954c:	.word	0x00000102
   19550:	.word	0x00000103
   19554:	.word	0x00000133
   19558:	.word	0x0000010f
   1955c:	.word	0x00000111
   19560:	.word	0x00000112
   19564:	.word	0x00000113
   19568:	.word	0x00000115
   1956c:	.word	0x00000116
   19570:	.word	0x00000117
   19574:	.word	0x00000119
   19578:	.word	0x00000163
   1957c:	.word	0x0000013f
   19580:	.word	0x00000141
   19584:	.word	0x00000142
   19588:	.word	0x0000011a
   1958c:	.word	0x0000011b
   19590:	.word	0x0000011d
   19594:	.word	0x0000011e
   19598:	.word	0x0000011f
   1959c:	.word	0x00000147
   195a0:	.word	0x0000014a
   195a4:	.word	0x0000014b
   195a8:	.word	0x0000014d
   195ac:	.word	0x0000014e
   195b0:	.word	0x0000014f
   195b4:	.word	0x00000151
   195b8:	.word	0x00000149
   195bc:	.word	0x00000152
   195c0:	.word	0x00000153
   195c4:	.word	0x00000106
   195c8:	.word	0x00000107
   195cc:	.word	0x00000109
   195d0:	.word	0x0000010d
   195d4:	.word	0x00000105
   195d8:	.word	0x0000012d
   195dc:	.word	0x0000012e
   195e0:	.word	0x0000012f
   195e4:	.word	0x00000131
   195e8:	.word	0x00000132
   195ec:	.word	0x0000010a
   195f0:	.word	0x0000010b
   195f4:	.word	0x0000010e
   195f8:	.word	0x00000121
   195fc:	.word	0x00000122
   19600:	.word	0x0000016b
   19604:	.word	0x0000013e
   19608:	.word	0x00000125
   1960c:	.word	0x00000143
   19610:	.word	0x00000145
   19614:	.word	0x00000146
   19618:	.word	0x00000155
   1961c:	.word	0x00000156
   19620:	.word	0x00000157
   19624:	.word	0x0000015d
   19628:	.word	0x0000015e
   1962c:	.word	0x0000015b
   19630:	.word	0x00000159
   19634:	.word	0x0000015a
   19638:	.word	0x00000161
   1963c:	.word	0x00000162
   19640:	.word	0x0000015f
   19644:	.word	0x00000126
   19648:	.word	0x00000127
   1964c:	.word	0x00000129
   19650:	.word	0x0000012a
   19654:	.word	0x0000012b
   19658:	.word	0x00000165
   1965c:	.word	0x00000166
   19660:	.word	0x00000167
   19664:	.word	0x00000169
   19668:	.word	0x0000016a
   1966c:	.word	0x00000135
   19670:	.word	0x00000136
   19674:	.word	0x0000013d
   19678:	.word	0x00000100
   1967c:	.word	0x0000013b
   19680:	.word	0x00000123
   19684:	.word	0x00000139
   19688:	.word	0x00010334
   1968c:	.word	0x0000013a
   19690:	.word	0x000102f4
   19694:	.word	0x00000137
   19698:	.word	0x00010054
   1969c:	.word	0x00010044
   196a0:	.word	0x000218a8
   196a4:	.word	0x00021880
   196a8:	.word	0x00021868
   196ac:	.word	0x00021854
   196b0:	.word	0x00021838
   196b4:	.word	0x00021824
   196b8:	.word	0x00021818
   196bc:	.word	0x00021804
   196c0:	.word	0x000217f0
   196c4:	.word	0x000217cc
   196c8:	.word	0x000217d0
   196cc:	.word	0x000217bc
   196d0:	.word	0x000217a4
   196d4:	.word	0x00021790
   196d8:	.word	0x00021784
   196dc:	.word	0x00021778
   196e0:	.word	0x00021750
   196e4:	.word	0x00021714
   196e8:	.word	0x00021704
   196ec:	.word	0x000216f8
   196f0:	.word	0x000216dc
   196f4:	.word	0x00021424
   196f8:	.word	0x000213ec
   196fc:	.word	0x000213e8
   19700:	.word	0x000213c4
   19704:	.word	0x00021384
   19708:	.word	0x00021378
   1970c:	.word	0x00021364
   19710:	.word	0x00021334
   19714:	.word	0x00021320
   19718:	.word	0x00021314
   1971c:	.word	0x00021308
   19720:	.word	0x000212f4
   19724:	.word	0x000000e8
   19728:	.word	0x0000fa30
   1972c:	bl	198c4 <yy_get_next_buffer>
   19730:	mov	r3, r0
   19734:	cmp	r3, #1
   19738:	beq	19750 <sfbpf_lex+0x12a8>
   1973c:	cmp	r3, #2
   19740:	beq	19828 <sfbpf_lex+0x1380>
   19744:	cmp	r3, #0
   19748:	beq	197dc <sfbpf_lex+0x1334>
   1974c:	b	198b4 <sfbpf_lex+0x140c>
   19750:	ldr	r3, [pc, #-100]	; 196f4 <sfbpf_lex+0x124c>
   19754:	add	r3, pc, r3
   19758:	mov	r2, #0
   1975c:	str	r2, [r3]
   19760:	bl	1bb94 <sfbpf_wrap>
   19764:	mov	r3, r0
   19768:	cmp	r3, #0
   1976c:	beq	197b0 <sfbpf_lex+0x1308>
   19770:	ldr	r3, [pc, #-84]	; 19724 <sfbpf_lex+0x127c>
   19774:	ldr	r3, [r4, r3]
   19778:	ldr	r2, [r3]
   1977c:	ldr	r3, [pc, #-140]	; 196f8 <sfbpf_lex+0x1250>
   19780:	add	r3, pc, r3
   19784:	str	r2, [r3]
   19788:	ldr	r3, [pc, #-148]	; 196fc <sfbpf_lex+0x1254>
   1978c:	add	r3, pc, r3
   19790:	ldr	r3, [r3]
   19794:	sub	r3, r3, #1
   19798:	lsr	r2, r3, #31
   1979c:	add	r3, r2, r3
   197a0:	asr	r3, r3, #1
   197a4:	add	r3, r3, #146	; 0x92
   197a8:	str	r3, [fp, #-28]	; 0xffffffe4
   197ac:	b	18830 <sfbpf_lex+0x388>
   197b0:	ldr	r3, [pc, #-184]	; 19700 <sfbpf_lex+0x1258>
   197b4:	add	r3, pc, r3
   197b8:	ldr	r3, [r3]
   197bc:	cmp	r3, #0
   197c0:	bne	19898 <sfbpf_lex+0x13f0>
   197c4:	ldr	r3, [pc, #-200]	; 19704 <sfbpf_lex+0x125c>
   197c8:	add	r3, pc, r3
   197cc:	ldr	r3, [r3]
   197d0:	mov	r0, r3
   197d4:	bl	1a8f4 <sfbpf_restart>
   197d8:	b	19898 <sfbpf_lex+0x13f0>
   197dc:	ldr	r3, [pc, #-192]	; 19724 <sfbpf_lex+0x127c>
   197e0:	ldr	r3, [r4, r3]
   197e4:	ldr	r2, [r3]
   197e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   197ec:	add	r2, r2, r3
   197f0:	ldr	r3, [pc, #-240]	; 19708 <sfbpf_lex+0x1260>
   197f4:	add	r3, pc, r3
   197f8:	str	r2, [r3]
   197fc:	bl	1a30c <yy_get_previous_state>
   19800:	str	r0, [fp, #-16]
   19804:	ldr	r3, [pc, #-256]	; 1970c <sfbpf_lex+0x1264>
   19808:	add	r3, pc, r3
   1980c:	ldr	r3, [r3]
   19810:	str	r3, [fp, #-20]	; 0xffffffec
   19814:	ldr	r3, [pc, #-248]	; 19724 <sfbpf_lex+0x127c>
   19818:	ldr	r3, [r4, r3]
   1981c:	ldr	r3, [r3]
   19820:	str	r3, [fp, #-24]	; 0xffffffe8
   19824:	b	18620 <sfbpf_lex+0x178>
   19828:	ldr	r3, [pc, #-288]	; 19710 <sfbpf_lex+0x1268>
   1982c:	add	r3, pc, r3
   19830:	ldr	r2, [r3]
   19834:	ldr	r3, [pc, #-296]	; 19714 <sfbpf_lex+0x126c>
   19838:	add	r3, pc, r3
   1983c:	ldr	r3, [r3]
   19840:	lsl	r3, r3, #2
   19844:	add	r3, r2, r3
   19848:	ldr	r3, [r3]
   1984c:	ldr	r3, [r3, #4]
   19850:	ldr	r2, [pc, #-320]	; 19718 <sfbpf_lex+0x1270>
   19854:	add	r2, pc, r2
   19858:	ldr	r2, [r2]
   1985c:	add	r2, r3, r2
   19860:	ldr	r3, [pc, #-332]	; 1971c <sfbpf_lex+0x1274>
   19864:	add	r3, pc, r3
   19868:	str	r2, [r3]
   1986c:	bl	1a30c <yy_get_previous_state>
   19870:	str	r0, [fp, #-16]
   19874:	ldr	r3, [pc, #-348]	; 19720 <sfbpf_lex+0x1278>
   19878:	add	r3, pc, r3
   1987c:	ldr	r3, [r3]
   19880:	str	r3, [fp, #-20]	; 0xffffffec
   19884:	ldr	r3, [pc, #-360]	; 19724 <sfbpf_lex+0x127c>
   19888:	ldr	r3, [r4, r3]
   1988c:	ldr	r3, [r3]
   19890:	str	r3, [fp, #-24]	; 0xffffffe8
   19894:	b	18774 <sfbpf_lex+0x2cc>
   19898:	nop			; (mov r0, r0)
   1989c:	b	198b4 <sfbpf_lex+0x140c>
   198a0:	ldr	r3, [pc, #-384]	; 19728 <sfbpf_lex+0x1280>
   198a4:	add	r3, pc, r3
   198a8:	mov	r0, r3
   198ac:	bl	1b80c <yy_fatal_error>
   198b0:	nop			; (mov r0, r0)
   198b4:	b	185e4 <sfbpf_lex+0x13c>
   198b8:	mov	r0, r3
   198bc:	sub	sp, fp, #12
   198c0:	pop	{r4, r5, fp, pc}

000198c4 <yy_get_next_buffer>:
   198c4:	push	{r4, r5, fp, lr}
   198c8:	add	fp, sp, #12
   198cc:	sub	sp, sp, #48	; 0x30
   198d0:	ldr	r4, [pc, #2304]	; 1a1d8 <yy_get_next_buffer+0x914>
   198d4:	add	r4, pc, r4
   198d8:	ldr	r3, [pc, #2300]	; 1a1dc <yy_get_next_buffer+0x918>
   198dc:	add	r3, pc, r3
   198e0:	ldr	r2, [r3]
   198e4:	ldr	r3, [pc, #2292]	; 1a1e0 <yy_get_next_buffer+0x91c>
   198e8:	add	r3, pc, r3
   198ec:	ldr	r3, [r3]
   198f0:	lsl	r3, r3, #2
   198f4:	add	r3, r2, r3
   198f8:	ldr	r3, [r3]
   198fc:	ldr	r3, [r3, #4]
   19900:	str	r3, [fp, #-16]
   19904:	ldr	r3, [pc, #2264]	; 1a1e4 <yy_get_next_buffer+0x920>
   19908:	ldr	r3, [r4, r3]
   1990c:	ldr	r3, [r3]
   19910:	str	r3, [fp, #-20]	; 0xffffffec
   19914:	ldr	r3, [pc, #2252]	; 1a1e8 <yy_get_next_buffer+0x924>
   19918:	add	r3, pc, r3
   1991c:	ldr	r2, [r3]
   19920:	ldr	r3, [pc, #2244]	; 1a1ec <yy_get_next_buffer+0x928>
   19924:	add	r3, pc, r3
   19928:	ldr	r3, [r3]
   1992c:	lsl	r3, r3, #2
   19930:	add	r3, r2, r3
   19934:	ldr	r3, [r3]
   19938:	ldr	r2, [r3, #4]
   1993c:	ldr	r3, [pc, #2220]	; 1a1f0 <yy_get_next_buffer+0x92c>
   19940:	add	r3, pc, r3
   19944:	ldr	r3, [r3]
   19948:	add	r3, r3, #1
   1994c:	add	r2, r2, r3
   19950:	ldr	r3, [pc, #2204]	; 1a1f4 <yy_get_next_buffer+0x930>
   19954:	add	r3, pc, r3
   19958:	ldr	r3, [r3]
   1995c:	cmp	r2, r3
   19960:	bcs	19974 <yy_get_next_buffer+0xb0>
   19964:	ldr	r3, [pc, #2188]	; 1a1f8 <yy_get_next_buffer+0x934>
   19968:	add	r3, pc, r3
   1996c:	mov	r0, r3
   19970:	bl	1b80c <yy_fatal_error>
   19974:	ldr	r3, [pc, #2176]	; 1a1fc <yy_get_next_buffer+0x938>
   19978:	add	r3, pc, r3
   1997c:	ldr	r2, [r3]
   19980:	ldr	r3, [pc, #2168]	; 1a200 <yy_get_next_buffer+0x93c>
   19984:	add	r3, pc, r3
   19988:	ldr	r3, [r3]
   1998c:	lsl	r3, r3, #2
   19990:	add	r3, r2, r3
   19994:	ldr	r3, [r3]
   19998:	ldr	r3, [r3, #40]	; 0x28
   1999c:	cmp	r3, #0
   199a0:	bne	199dc <yy_get_next_buffer+0x118>
   199a4:	ldr	r3, [pc, #2136]	; 1a204 <yy_get_next_buffer+0x940>
   199a8:	add	r3, pc, r3
   199ac:	ldr	r3, [r3]
   199b0:	mov	r2, r3
   199b4:	ldr	r3, [pc, #2088]	; 1a1e4 <yy_get_next_buffer+0x920>
   199b8:	ldr	r3, [r4, r3]
   199bc:	ldr	r3, [r3]
   199c0:	sub	r3, r2, r3
   199c4:	cmp	r3, #1
   199c8:	bne	199d4 <yy_get_next_buffer+0x110>
   199cc:	mov	r3, #1
   199d0:	b	1a1cc <yy_get_next_buffer+0x908>
   199d4:	mov	r3, #2
   199d8:	b	1a1cc <yy_get_next_buffer+0x908>
   199dc:	ldr	r3, [pc, #2084]	; 1a208 <yy_get_next_buffer+0x944>
   199e0:	add	r3, pc, r3
   199e4:	ldr	r3, [r3]
   199e8:	mov	r2, r3
   199ec:	ldr	r3, [pc, #2032]	; 1a1e4 <yy_get_next_buffer+0x920>
   199f0:	ldr	r3, [r4, r3]
   199f4:	ldr	r3, [r3]
   199f8:	sub	r3, r2, r3
   199fc:	sub	r3, r3, #1
   19a00:	str	r3, [fp, #-44]	; 0xffffffd4
   19a04:	mov	r3, #0
   19a08:	str	r3, [fp, #-24]	; 0xffffffe8
   19a0c:	b	19a3c <yy_get_next_buffer+0x178>
   19a10:	ldr	r3, [fp, #-16]
   19a14:	add	r2, r3, #1
   19a18:	str	r2, [fp, #-16]
   19a1c:	ldr	r2, [fp, #-20]	; 0xffffffec
   19a20:	add	r1, r2, #1
   19a24:	str	r1, [fp, #-20]	; 0xffffffec
   19a28:	ldrb	r2, [r2]
   19a2c:	strb	r2, [r3]
   19a30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19a34:	add	r3, r3, #1
   19a38:	str	r3, [fp, #-24]	; 0xffffffe8
   19a3c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19a40:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19a44:	cmp	r2, r3
   19a48:	blt	19a10 <yy_get_next_buffer+0x14c>
   19a4c:	ldr	r3, [pc, #1976]	; 1a20c <yy_get_next_buffer+0x948>
   19a50:	add	r3, pc, r3
   19a54:	ldr	r2, [r3]
   19a58:	ldr	r3, [pc, #1968]	; 1a210 <yy_get_next_buffer+0x94c>
   19a5c:	add	r3, pc, r3
   19a60:	ldr	r3, [r3]
   19a64:	lsl	r3, r3, #2
   19a68:	add	r3, r2, r3
   19a6c:	ldr	r3, [r3]
   19a70:	ldr	r3, [r3, #44]	; 0x2c
   19a74:	cmp	r3, #2
   19a78:	bne	19ac4 <yy_get_next_buffer+0x200>
   19a7c:	ldr	r3, [pc, #1936]	; 1a214 <yy_get_next_buffer+0x950>
   19a80:	add	r3, pc, r3
   19a84:	ldr	r2, [r3]
   19a88:	ldr	r3, [pc, #1928]	; 1a218 <yy_get_next_buffer+0x954>
   19a8c:	add	r3, pc, r3
   19a90:	ldr	r3, [r3]
   19a94:	lsl	r3, r3, #2
   19a98:	add	r3, r2, r3
   19a9c:	ldr	r3, [r3]
   19aa0:	ldr	r2, [pc, #1908]	; 1a21c <yy_get_next_buffer+0x958>
   19aa4:	add	r2, pc, r2
   19aa8:	mov	r1, #0
   19aac:	str	r1, [r2]
   19ab0:	ldr	r2, [pc, #1896]	; 1a220 <yy_get_next_buffer+0x95c>
   19ab4:	add	r2, pc, r2
   19ab8:	ldr	r2, [r2]
   19abc:	str	r2, [r3, #16]
   19ac0:	b	19f2c <yy_get_next_buffer+0x668>
   19ac4:	ldr	r3, [pc, #1880]	; 1a224 <yy_get_next_buffer+0x960>
   19ac8:	add	r3, pc, r3
   19acc:	ldr	r2, [r3]
   19ad0:	ldr	r3, [pc, #1872]	; 1a228 <yy_get_next_buffer+0x964>
   19ad4:	add	r3, pc, r3
   19ad8:	ldr	r3, [r3]
   19adc:	lsl	r3, r3, #2
   19ae0:	add	r3, r2, r3
   19ae4:	ldr	r3, [r3]
   19ae8:	ldr	r2, [r3, #12]
   19aec:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19af0:	sub	r3, r2, r3
   19af4:	sub	r3, r3, #1
   19af8:	str	r3, [fp, #-32]	; 0xffffffe0
   19afc:	b	19c6c <yy_get_next_buffer+0x3a8>
   19b00:	ldr	r3, [pc, #1828]	; 1a22c <yy_get_next_buffer+0x968>
   19b04:	add	r3, pc, r3
   19b08:	ldr	r2, [r3]
   19b0c:	ldr	r3, [pc, #1820]	; 1a230 <yy_get_next_buffer+0x96c>
   19b10:	add	r3, pc, r3
   19b14:	ldr	r3, [r3]
   19b18:	lsl	r3, r3, #2
   19b1c:	add	r3, r2, r3
   19b20:	ldr	r3, [r3]
   19b24:	str	r3, [fp, #-48]	; 0xffffffd0
   19b28:	ldr	r3, [pc, #1796]	; 1a234 <yy_get_next_buffer+0x970>
   19b2c:	add	r3, pc, r3
   19b30:	ldr	r3, [r3]
   19b34:	mov	r2, r3
   19b38:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19b3c:	ldr	r3, [r3, #4]
   19b40:	sub	r3, r2, r3
   19b44:	str	r3, [fp, #-52]	; 0xffffffcc
   19b48:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19b4c:	ldr	r3, [r3, #20]
   19b50:	cmp	r3, #0
   19b54:	beq	19bec <yy_get_next_buffer+0x328>
   19b58:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19b5c:	ldr	r3, [r3, #12]
   19b60:	lsl	r3, r3, #1
   19b64:	str	r3, [fp, #-56]	; 0xffffffc8
   19b68:	ldr	r3, [fp, #-56]	; 0xffffffc8
   19b6c:	cmp	r3, #0
   19b70:	bgt	19ba8 <yy_get_next_buffer+0x2e4>
   19b74:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19b78:	ldr	r2, [r3, #12]
   19b7c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19b80:	ldr	r3, [r3, #12]
   19b84:	add	r1, r3, #7
   19b88:	cmp	r3, #0
   19b8c:	movlt	r3, r1
   19b90:	movge	r3, r3
   19b94:	asr	r3, r3, #3
   19b98:	add	r2, r2, r3
   19b9c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19ba0:	str	r2, [r3, #12]
   19ba4:	b	19bbc <yy_get_next_buffer+0x2f8>
   19ba8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19bac:	ldr	r3, [r3, #12]
   19bb0:	lsl	r2, r3, #1
   19bb4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19bb8:	str	r2, [r3, #12]
   19bbc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19bc0:	ldr	r2, [r3, #4]
   19bc4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19bc8:	ldr	r3, [r3, #12]
   19bcc:	add	r3, r3, #2
   19bd0:	mov	r1, r3
   19bd4:	mov	r0, r2
   19bd8:	bl	1bab4 <sfbpf_realloc>
   19bdc:	mov	r2, r0
   19be0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19be4:	str	r2, [r3, #4]
   19be8:	b	19bf8 <yy_get_next_buffer+0x334>
   19bec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19bf0:	mov	r2, #0
   19bf4:	str	r2, [r3, #4]
   19bf8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19bfc:	ldr	r3, [r3, #4]
   19c00:	cmp	r3, #0
   19c04:	bne	19c18 <yy_get_next_buffer+0x354>
   19c08:	ldr	r3, [pc, #1576]	; 1a238 <yy_get_next_buffer+0x974>
   19c0c:	add	r3, pc, r3
   19c10:	mov	r0, r3
   19c14:	bl	1b80c <yy_fatal_error>
   19c18:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19c1c:	ldr	r2, [r3, #4]
   19c20:	ldr	r3, [fp, #-52]	; 0xffffffcc
   19c24:	add	r2, r2, r3
   19c28:	ldr	r3, [pc, #1548]	; 1a23c <yy_get_next_buffer+0x978>
   19c2c:	add	r3, pc, r3
   19c30:	str	r2, [r3]
   19c34:	ldr	r3, [pc, #1540]	; 1a240 <yy_get_next_buffer+0x97c>
   19c38:	add	r3, pc, r3
   19c3c:	ldr	r2, [r3]
   19c40:	ldr	r3, [pc, #1532]	; 1a244 <yy_get_next_buffer+0x980>
   19c44:	add	r3, pc, r3
   19c48:	ldr	r3, [r3]
   19c4c:	lsl	r3, r3, #2
   19c50:	add	r3, r2, r3
   19c54:	ldr	r3, [r3]
   19c58:	ldr	r2, [r3, #12]
   19c5c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19c60:	sub	r3, r2, r3
   19c64:	sub	r3, r3, #1
   19c68:	str	r3, [fp, #-32]	; 0xffffffe0
   19c6c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19c70:	cmp	r3, #0
   19c74:	ble	19b00 <yy_get_next_buffer+0x23c>
   19c78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19c7c:	cmp	r3, #8192	; 0x2000
   19c80:	ble	19c8c <yy_get_next_buffer+0x3c8>
   19c84:	mov	r3, #8192	; 0x2000
   19c88:	str	r3, [fp, #-32]	; 0xffffffe0
   19c8c:	ldr	r3, [pc, #1460]	; 1a248 <yy_get_next_buffer+0x984>
   19c90:	add	r3, pc, r3
   19c94:	ldr	r2, [r3]
   19c98:	ldr	r3, [pc, #1452]	; 1a24c <yy_get_next_buffer+0x988>
   19c9c:	add	r3, pc, r3
   19ca0:	ldr	r3, [r3]
   19ca4:	lsl	r3, r3, #2
   19ca8:	add	r3, r2, r3
   19cac:	ldr	r3, [r3]
   19cb0:	ldr	r3, [r3, #24]
   19cb4:	cmp	r3, #0
   19cb8:	beq	19e0c <yy_get_next_buffer+0x548>
   19cbc:	mov	r3, #42	; 0x2a
   19cc0:	str	r3, [fp, #-36]	; 0xffffffdc
   19cc4:	mov	r3, #0
   19cc8:	str	r3, [fp, #-40]	; 0xffffffd8
   19ccc:	b	19d20 <yy_get_next_buffer+0x45c>
   19cd0:	ldr	r3, [pc, #1400]	; 1a250 <yy_get_next_buffer+0x98c>
   19cd4:	add	r3, pc, r3
   19cd8:	ldr	r2, [r3]
   19cdc:	ldr	r3, [pc, #1392]	; 1a254 <yy_get_next_buffer+0x990>
   19ce0:	add	r3, pc, r3
   19ce4:	ldr	r3, [r3]
   19ce8:	lsl	r3, r3, #2
   19cec:	add	r3, r2, r3
   19cf0:	ldr	r3, [r3]
   19cf4:	ldr	r2, [r3, #4]
   19cf8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   19cfc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19d00:	add	r3, r1, r3
   19d04:	add	r3, r2, r3
   19d08:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19d0c:	uxtb	r2, r2
   19d10:	strb	r2, [r3]
   19d14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19d18:	add	r3, r3, #1
   19d1c:	str	r3, [fp, #-40]	; 0xffffffd8
   19d20:	ldr	r2, [fp, #-40]	; 0xffffffd8
   19d24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19d28:	cmp	r2, r3
   19d2c:	bge	19d60 <yy_get_next_buffer+0x49c>
   19d30:	ldr	r3, [pc, #1312]	; 1a258 <yy_get_next_buffer+0x994>
   19d34:	add	r3, pc, r3
   19d38:	ldr	r3, [r3]
   19d3c:	mov	r0, r3
   19d40:	bl	fa8 <getc@plt>
   19d44:	str	r0, [fp, #-36]	; 0xffffffdc
   19d48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19d4c:	cmn	r3, #1
   19d50:	beq	19d60 <yy_get_next_buffer+0x49c>
   19d54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19d58:	cmp	r3, #10
   19d5c:	bne	19cd0 <yy_get_next_buffer+0x40c>
   19d60:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19d64:	cmp	r3, #10
   19d68:	bne	19dbc <yy_get_next_buffer+0x4f8>
   19d6c:	ldr	r3, [pc, #1256]	; 1a25c <yy_get_next_buffer+0x998>
   19d70:	add	r3, pc, r3
   19d74:	ldr	r2, [r3]
   19d78:	ldr	r3, [pc, #1248]	; 1a260 <yy_get_next_buffer+0x99c>
   19d7c:	add	r3, pc, r3
   19d80:	ldr	r3, [r3]
   19d84:	lsl	r3, r3, #2
   19d88:	add	r3, r2, r3
   19d8c:	ldr	r3, [r3]
   19d90:	ldr	r2, [r3, #4]
   19d94:	ldr	r3, [fp, #-40]	; 0xffffffd8
   19d98:	add	r1, r3, #1
   19d9c:	str	r1, [fp, #-40]	; 0xffffffd8
   19da0:	mov	r1, r3
   19da4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19da8:	add	r3, r1, r3
   19dac:	add	r3, r2, r3
   19db0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19db4:	uxtb	r2, r2
   19db8:	strb	r2, [r3]
   19dbc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19dc0:	cmn	r3, #1
   19dc4:	bne	19df8 <yy_get_next_buffer+0x534>
   19dc8:	ldr	r3, [pc, #1172]	; 1a264 <yy_get_next_buffer+0x9a0>
   19dcc:	add	r3, pc, r3
   19dd0:	ldr	r3, [r3]
   19dd4:	mov	r0, r3
   19dd8:	bl	e1c <ferror@plt>
   19ddc:	mov	r3, r0
   19de0:	cmp	r3, #0
   19de4:	beq	19df8 <yy_get_next_buffer+0x534>
   19de8:	ldr	r3, [pc, #1144]	; 1a268 <yy_get_next_buffer+0x9a4>
   19dec:	add	r3, pc, r3
   19df0:	mov	r0, r3
   19df4:	bl	1b80c <yy_fatal_error>
   19df8:	ldr	r3, [pc, #1132]	; 1a26c <yy_get_next_buffer+0x9a8>
   19dfc:	add	r3, pc, r3
   19e00:	ldr	r2, [fp, #-40]	; 0xffffffd8
   19e04:	str	r2, [r3]
   19e08:	b	19ef8 <yy_get_next_buffer+0x634>
   19e0c:	bl	edc <__errno_location@plt>
   19e10:	mov	r2, r0
   19e14:	mov	r3, #0
   19e18:	str	r3, [r2]
   19e1c:	b	19e68 <yy_get_next_buffer+0x5a4>
   19e20:	bl	edc <__errno_location@plt>
   19e24:	mov	r3, r0
   19e28:	ldr	r3, [r3]
   19e2c:	cmp	r3, #4
   19e30:	beq	19e44 <yy_get_next_buffer+0x580>
   19e34:	ldr	r3, [pc, #1076]	; 1a270 <yy_get_next_buffer+0x9ac>
   19e38:	add	r3, pc, r3
   19e3c:	mov	r0, r3
   19e40:	bl	1b80c <yy_fatal_error>
   19e44:	bl	edc <__errno_location@plt>
   19e48:	mov	r2, r0
   19e4c:	mov	r3, #0
   19e50:	str	r3, [r2]
   19e54:	ldr	r3, [pc, #1048]	; 1a274 <yy_get_next_buffer+0x9b0>
   19e58:	add	r3, pc, r3
   19e5c:	ldr	r3, [r3]
   19e60:	mov	r0, r3
   19e64:	bl	f48 <clearerr@plt>
   19e68:	ldr	r3, [pc, #1032]	; 1a278 <yy_get_next_buffer+0x9b4>
   19e6c:	add	r3, pc, r3
   19e70:	ldr	r2, [r3]
   19e74:	ldr	r3, [pc, #1024]	; 1a27c <yy_get_next_buffer+0x9b8>
   19e78:	add	r3, pc, r3
   19e7c:	ldr	r3, [r3]
   19e80:	lsl	r3, r3, #2
   19e84:	add	r3, r2, r3
   19e88:	ldr	r3, [r3]
   19e8c:	ldr	r2, [r3, #4]
   19e90:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19e94:	add	r0, r2, r3
   19e98:	ldr	r2, [fp, #-32]	; 0xffffffe0
   19e9c:	ldr	r3, [pc, #988]	; 1a280 <yy_get_next_buffer+0x9bc>
   19ea0:	add	r3, pc, r3
   19ea4:	ldr	r3, [r3]
   19ea8:	mov	r1, #1
   19eac:	bl	e64 <fread@plt>
   19eb0:	mov	r3, r0
   19eb4:	mov	r2, r3
   19eb8:	ldr	r3, [pc, #964]	; 1a284 <yy_get_next_buffer+0x9c0>
   19ebc:	add	r3, pc, r3
   19ec0:	str	r2, [r3]
   19ec4:	ldr	r3, [pc, #956]	; 1a288 <yy_get_next_buffer+0x9c4>
   19ec8:	add	r3, pc, r3
   19ecc:	ldr	r3, [r3]
   19ed0:	cmp	r3, #0
   19ed4:	bne	19ef8 <yy_get_next_buffer+0x634>
   19ed8:	ldr	r3, [pc, #940]	; 1a28c <yy_get_next_buffer+0x9c8>
   19edc:	add	r3, pc, r3
   19ee0:	ldr	r3, [r3]
   19ee4:	mov	r0, r3
   19ee8:	bl	e1c <ferror@plt>
   19eec:	mov	r3, r0
   19ef0:	cmp	r3, #0
   19ef4:	bne	19e20 <yy_get_next_buffer+0x55c>
   19ef8:	ldr	r3, [pc, #912]	; 1a290 <yy_get_next_buffer+0x9cc>
   19efc:	add	r3, pc, r3
   19f00:	ldr	r2, [r3]
   19f04:	ldr	r3, [pc, #904]	; 1a294 <yy_get_next_buffer+0x9d0>
   19f08:	add	r3, pc, r3
   19f0c:	ldr	r3, [r3]
   19f10:	lsl	r3, r3, #2
   19f14:	add	r3, r2, r3
   19f18:	ldr	r3, [r3]
   19f1c:	ldr	r2, [pc, #884]	; 1a298 <yy_get_next_buffer+0x9d4>
   19f20:	add	r2, pc, r2
   19f24:	ldr	r2, [r2]
   19f28:	str	r2, [r3, #16]
   19f2c:	ldr	r3, [pc, #872]	; 1a29c <yy_get_next_buffer+0x9d8>
   19f30:	add	r3, pc, r3
   19f34:	ldr	r3, [r3]
   19f38:	cmp	r3, #0
   19f3c:	bne	19fa4 <yy_get_next_buffer+0x6e0>
   19f40:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19f44:	cmp	r3, #0
   19f48:	bne	19f6c <yy_get_next_buffer+0x6a8>
   19f4c:	mov	r3, #1
   19f50:	str	r3, [fp, #-28]	; 0xffffffe4
   19f54:	ldr	r3, [pc, #836]	; 1a2a0 <yy_get_next_buffer+0x9dc>
   19f58:	add	r3, pc, r3
   19f5c:	ldr	r3, [r3]
   19f60:	mov	r0, r3
   19f64:	bl	1a8f4 <sfbpf_restart>
   19f68:	b	19fac <yy_get_next_buffer+0x6e8>
   19f6c:	mov	r3, #2
   19f70:	str	r3, [fp, #-28]	; 0xffffffe4
   19f74:	ldr	r3, [pc, #808]	; 1a2a4 <yy_get_next_buffer+0x9e0>
   19f78:	add	r3, pc, r3
   19f7c:	ldr	r2, [r3]
   19f80:	ldr	r3, [pc, #800]	; 1a2a8 <yy_get_next_buffer+0x9e4>
   19f84:	add	r3, pc, r3
   19f88:	ldr	r3, [r3]
   19f8c:	lsl	r3, r3, #2
   19f90:	add	r3, r2, r3
   19f94:	ldr	r3, [r3]
   19f98:	mov	r2, #2
   19f9c:	str	r2, [r3, #44]	; 0x2c
   19fa0:	b	19fac <yy_get_next_buffer+0x6e8>
   19fa4:	mov	r3, #0
   19fa8:	str	r3, [fp, #-28]	; 0xffffffe4
   19fac:	ldr	r3, [pc, #760]	; 1a2ac <yy_get_next_buffer+0x9e8>
   19fb0:	add	r3, pc, r3
   19fb4:	ldr	r2, [r3]
   19fb8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19fbc:	add	r2, r2, r3
   19fc0:	ldr	r3, [pc, #744]	; 1a2b0 <yy_get_next_buffer+0x9ec>
   19fc4:	add	r3, pc, r3
   19fc8:	ldr	r1, [r3]
   19fcc:	ldr	r3, [pc, #736]	; 1a2b4 <yy_get_next_buffer+0x9f0>
   19fd0:	add	r3, pc, r3
   19fd4:	ldr	r3, [r3]
   19fd8:	lsl	r3, r3, #2
   19fdc:	add	r3, r1, r3
   19fe0:	ldr	r3, [r3]
   19fe4:	ldr	r3, [r3, #12]
   19fe8:	cmp	r2, r3
   19fec:	ble	1a0f0 <yy_get_next_buffer+0x82c>
   19ff0:	ldr	r3, [pc, #704]	; 1a2b8 <yy_get_next_buffer+0x9f4>
   19ff4:	add	r3, pc, r3
   19ff8:	ldr	r2, [r3]
   19ffc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a000:	add	r2, r2, r3
   1a004:	ldr	r3, [pc, #688]	; 1a2bc <yy_get_next_buffer+0x9f8>
   1a008:	add	r3, pc, r3
   1a00c:	ldr	r3, [r3]
   1a010:	asr	r3, r3, #1
   1a014:	add	r3, r2, r3
   1a018:	str	r3, [fp, #-60]	; 0xffffffc4
   1a01c:	ldr	r3, [pc, #668]	; 1a2c0 <yy_get_next_buffer+0x9fc>
   1a020:	add	r3, pc, r3
   1a024:	ldr	r2, [r3]
   1a028:	ldr	r3, [pc, #660]	; 1a2c4 <yy_get_next_buffer+0xa00>
   1a02c:	add	r3, pc, r3
   1a030:	ldr	r3, [r3]
   1a034:	lsl	r3, r3, #2
   1a038:	add	r3, r2, r3
   1a03c:	ldr	r5, [r3]
   1a040:	ldr	r3, [pc, #640]	; 1a2c8 <yy_get_next_buffer+0xa04>
   1a044:	add	r3, pc, r3
   1a048:	ldr	r2, [r3]
   1a04c:	ldr	r3, [pc, #632]	; 1a2cc <yy_get_next_buffer+0xa08>
   1a050:	add	r3, pc, r3
   1a054:	ldr	r3, [r3]
   1a058:	lsl	r3, r3, #2
   1a05c:	add	r3, r2, r3
   1a060:	ldr	r3, [r3]
   1a064:	ldr	r3, [r3, #4]
   1a068:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1a06c:	mov	r1, r2
   1a070:	mov	r0, r3
   1a074:	bl	1bab4 <sfbpf_realloc>
   1a078:	mov	r3, r0
   1a07c:	str	r3, [r5, #4]
   1a080:	ldr	r3, [pc, #584]	; 1a2d0 <yy_get_next_buffer+0xa0c>
   1a084:	add	r3, pc, r3
   1a088:	ldr	r2, [r3]
   1a08c:	ldr	r3, [pc, #576]	; 1a2d4 <yy_get_next_buffer+0xa10>
   1a090:	add	r3, pc, r3
   1a094:	ldr	r3, [r3]
   1a098:	lsl	r3, r3, #2
   1a09c:	add	r3, r2, r3
   1a0a0:	ldr	r3, [r3]
   1a0a4:	ldr	r3, [r3, #4]
   1a0a8:	cmp	r3, #0
   1a0ac:	bne	1a0c0 <yy_get_next_buffer+0x7fc>
   1a0b0:	ldr	r3, [pc, #544]	; 1a2d8 <yy_get_next_buffer+0xa14>
   1a0b4:	add	r3, pc, r3
   1a0b8:	mov	r0, r3
   1a0bc:	bl	1b80c <yy_fatal_error>
   1a0c0:	ldr	r3, [pc, #532]	; 1a2dc <yy_get_next_buffer+0xa18>
   1a0c4:	add	r3, pc, r3
   1a0c8:	ldr	r2, [r3]
   1a0cc:	ldr	r3, [pc, #524]	; 1a2e0 <yy_get_next_buffer+0xa1c>
   1a0d0:	add	r3, pc, r3
   1a0d4:	ldr	r3, [r3]
   1a0d8:	lsl	r3, r3, #2
   1a0dc:	add	r3, r2, r3
   1a0e0:	ldr	r3, [r3]
   1a0e4:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1a0e8:	sub	r2, r2, #2
   1a0ec:	str	r2, [r3, #12]
   1a0f0:	ldr	r3, [pc, #492]	; 1a2e4 <yy_get_next_buffer+0xa20>
   1a0f4:	add	r3, pc, r3
   1a0f8:	ldr	r2, [r3]
   1a0fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1a100:	add	r2, r2, r3
   1a104:	ldr	r3, [pc, #476]	; 1a2e8 <yy_get_next_buffer+0xa24>
   1a108:	add	r3, pc, r3
   1a10c:	str	r2, [r3]
   1a110:	ldr	r3, [pc, #468]	; 1a2ec <yy_get_next_buffer+0xa28>
   1a114:	add	r3, pc, r3
   1a118:	ldr	r2, [r3]
   1a11c:	ldr	r3, [pc, #460]	; 1a2f0 <yy_get_next_buffer+0xa2c>
   1a120:	add	r3, pc, r3
   1a124:	ldr	r3, [r3]
   1a128:	lsl	r3, r3, #2
   1a12c:	add	r3, r2, r3
   1a130:	ldr	r3, [r3]
   1a134:	ldr	r3, [r3, #4]
   1a138:	ldr	r2, [pc, #436]	; 1a2f4 <yy_get_next_buffer+0xa30>
   1a13c:	add	r2, pc, r2
   1a140:	ldr	r2, [r2]
   1a144:	add	r3, r3, r2
   1a148:	mov	r2, #0
   1a14c:	strb	r2, [r3]
   1a150:	ldr	r3, [pc, #416]	; 1a2f8 <yy_get_next_buffer+0xa34>
   1a154:	add	r3, pc, r3
   1a158:	ldr	r2, [r3]
   1a15c:	ldr	r3, [pc, #408]	; 1a2fc <yy_get_next_buffer+0xa38>
   1a160:	add	r3, pc, r3
   1a164:	ldr	r3, [r3]
   1a168:	lsl	r3, r3, #2
   1a16c:	add	r3, r2, r3
   1a170:	ldr	r3, [r3]
   1a174:	ldr	r2, [r3, #4]
   1a178:	ldr	r3, [pc, #384]	; 1a300 <yy_get_next_buffer+0xa3c>
   1a17c:	add	r3, pc, r3
   1a180:	ldr	r3, [r3]
   1a184:	add	r3, r3, #1
   1a188:	add	r3, r2, r3
   1a18c:	mov	r2, #0
   1a190:	strb	r2, [r3]
   1a194:	ldr	r3, [pc, #360]	; 1a304 <yy_get_next_buffer+0xa40>
   1a198:	add	r3, pc, r3
   1a19c:	ldr	r2, [r3]
   1a1a0:	ldr	r3, [pc, #352]	; 1a308 <yy_get_next_buffer+0xa44>
   1a1a4:	add	r3, pc, r3
   1a1a8:	ldr	r3, [r3]
   1a1ac:	lsl	r3, r3, #2
   1a1b0:	add	r3, r2, r3
   1a1b4:	ldr	r3, [r3]
   1a1b8:	ldr	r2, [r3, #4]
   1a1bc:	ldr	r3, [pc, #32]	; 1a1e4 <yy_get_next_buffer+0x920>
   1a1c0:	ldr	r3, [r4, r3]
   1a1c4:	str	r2, [r3]
   1a1c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a1cc:	mov	r0, r3
   1a1d0:	sub	sp, fp, #12
   1a1d4:	pop	{r4, r5, fp, pc}
   1a1d8:	.word	0x00020724
   1a1dc:	.word	0x00021284
   1a1e0:	.word	0x00021270
   1a1e4:	.word	0x000000e8
   1a1e8:	.word	0x00021248
   1a1ec:	.word	0x00021234
   1a1f0:	.word	0x00021228
   1a1f4:	.word	0x00021218
   1a1f8:	.word	0x0000f9a0
   1a1fc:	.word	0x000211e8
   1a200:	.word	0x000211d4
   1a204:	.word	0x000211c4
   1a208:	.word	0x0002118c
   1a20c:	.word	0x00021110
   1a210:	.word	0x000210fc
   1a214:	.word	0x000210e0
   1a218:	.word	0x000210cc
   1a21c:	.word	0x000210c4
   1a220:	.word	0x000210b4
   1a224:	.word	0x00021098
   1a228:	.word	0x00021084
   1a22c:	.word	0x0002105c
   1a230:	.word	0x00021048
   1a234:	.word	0x00021040
   1a238:	.word	0x0000f734
   1a23c:	.word	0x00020f40
   1a240:	.word	0x00020f28
   1a244:	.word	0x00020f14
   1a248:	.word	0x00020ed0
   1a24c:	.word	0x00020ebc
   1a250:	.word	0x00020e8c
   1a254:	.word	0x00020e78
   1a258:	.word	0x00020e18
   1a25c:	.word	0x00020df0
   1a260:	.word	0x00020ddc
   1a264:	.word	0x00020d80
   1a268:	.word	0x0000f580
   1a26c:	.word	0x00020d6c
   1a270:	.word	0x0000f534
   1a274:	.word	0x00020cf4
   1a278:	.word	0x00020cf4
   1a27c:	.word	0x00020ce0
   1a280:	.word	0x00020cac
   1a284:	.word	0x00020cac
   1a288:	.word	0x00020ca0
   1a28c:	.word	0x00020c70
   1a290:	.word	0x00020c64
   1a294:	.word	0x00020c50
   1a298:	.word	0x00020c48
   1a29c:	.word	0x00020c38
   1a2a0:	.word	0x00020bf4
   1a2a4:	.word	0x00020be8
   1a2a8:	.word	0x00020bd4
   1a2ac:	.word	0x00020bb8
   1a2b0:	.word	0x00020b9c
   1a2b4:	.word	0x00020b88
   1a2b8:	.word	0x00020b74
   1a2bc:	.word	0x00020b60
   1a2c0:	.word	0x00020b40
   1a2c4:	.word	0x00020b2c
   1a2c8:	.word	0x00020b1c
   1a2cc:	.word	0x00020b08
   1a2d0:	.word	0x00020adc
   1a2d4:	.word	0x00020ac8
   1a2d8:	.word	0x0000f2d8
   1a2dc:	.word	0x00020a9c
   1a2e0:	.word	0x00020a88
   1a2e4:	.word	0x00020a74
   1a2e8:	.word	0x00020a60
   1a2ec:	.word	0x00020a4c
   1a2f0:	.word	0x00020a38
   1a2f4:	.word	0x00020a2c
   1a2f8:	.word	0x00020a0c
   1a2fc:	.word	0x000209f8
   1a300:	.word	0x000209ec
   1a304:	.word	0x000209c8
   1a308:	.word	0x000209b4

0001a30c <yy_get_previous_state>:
   1a30c:	push	{fp}		; (str fp, [sp, #-4]!)
   1a310:	add	fp, sp, #0
   1a314:	sub	sp, sp, #20
   1a318:	ldr	r2, [pc, #408]	; 1a4b8 <yy_get_previous_state+0x1ac>
   1a31c:	add	r2, pc, r2
   1a320:	ldr	r3, [pc, #404]	; 1a4bc <yy_get_previous_state+0x1b0>
   1a324:	add	r3, pc, r3
   1a328:	ldr	r3, [r3]
   1a32c:	str	r3, [fp, #-8]
   1a330:	ldr	r3, [pc, #392]	; 1a4c0 <yy_get_previous_state+0x1b4>
   1a334:	ldr	r3, [r2, r3]
   1a338:	ldr	r3, [r3]
   1a33c:	str	r3, [fp, #-12]
   1a340:	b	1a48c <yy_get_previous_state+0x180>
   1a344:	ldr	r3, [fp, #-12]
   1a348:	ldrb	r3, [r3]
   1a34c:	cmp	r3, #0
   1a350:	beq	1a370 <yy_get_previous_state+0x64>
   1a354:	ldr	r3, [fp, #-12]
   1a358:	ldrb	r3, [r3]
   1a35c:	mov	r2, r3
   1a360:	ldr	r3, [pc, #348]	; 1a4c4 <yy_get_previous_state+0x1b8>
   1a364:	add	r3, pc, r3
   1a368:	ldrb	r3, [r3, r2]
   1a36c:	b	1a374 <yy_get_previous_state+0x68>
   1a370:	mov	r3, #1
   1a374:	strb	r3, [fp, #-13]
   1a378:	ldr	r2, [pc, #328]	; 1a4c8 <yy_get_previous_state+0x1bc>
   1a37c:	add	r2, pc, r2
   1a380:	ldr	r3, [fp, #-8]
   1a384:	lsl	r3, r3, #1
   1a388:	add	r3, r2, r3
   1a38c:	ldrsh	r3, [r3]
   1a390:	cmp	r3, #0
   1a394:	beq	1a3fc <yy_get_previous_state+0xf0>
   1a398:	ldr	r3, [pc, #300]	; 1a4cc <yy_get_previous_state+0x1c0>
   1a39c:	add	r3, pc, r3
   1a3a0:	ldr	r2, [fp, #-8]
   1a3a4:	str	r2, [r3]
   1a3a8:	ldr	r3, [pc, #288]	; 1a4d0 <yy_get_previous_state+0x1c4>
   1a3ac:	add	r3, pc, r3
   1a3b0:	ldr	r2, [fp, #-12]
   1a3b4:	str	r2, [r3]
   1a3b8:	b	1a3fc <yy_get_previous_state+0xf0>
   1a3bc:	ldr	r2, [pc, #272]	; 1a4d4 <yy_get_previous_state+0x1c8>
   1a3c0:	add	r2, pc, r2
   1a3c4:	ldr	r3, [fp, #-8]
   1a3c8:	lsl	r3, r3, #1
   1a3cc:	add	r3, r2, r3
   1a3d0:	ldrsh	r3, [r3]
   1a3d4:	str	r3, [fp, #-8]
   1a3d8:	ldr	r3, [fp, #-8]
   1a3dc:	ldr	r2, [pc, #244]	; 1a4d8 <yy_get_previous_state+0x1cc>
   1a3e0:	cmp	r3, r2
   1a3e4:	ble	1a3fc <yy_get_previous_state+0xf0>
   1a3e8:	ldrb	r3, [fp, #-13]
   1a3ec:	ldr	r2, [pc, #232]	; 1a4dc <yy_get_previous_state+0x1d0>
   1a3f0:	add	r2, pc, r2
   1a3f4:	ldrb	r3, [r2, r3]
   1a3f8:	strb	r3, [fp, #-13]
   1a3fc:	ldr	r2, [pc, #220]	; 1a4e0 <yy_get_previous_state+0x1d4>
   1a400:	add	r2, pc, r2
   1a404:	ldr	r3, [fp, #-8]
   1a408:	lsl	r3, r3, #1
   1a40c:	add	r3, r2, r3
   1a410:	ldrsh	r3, [r3]
   1a414:	mov	r2, r3
   1a418:	ldrb	r3, [fp, #-13]
   1a41c:	add	r3, r2, r3
   1a420:	ldr	r2, [pc, #188]	; 1a4e4 <yy_get_previous_state+0x1d8>
   1a424:	add	r2, pc, r2
   1a428:	lsl	r3, r3, #1
   1a42c:	add	r3, r2, r3
   1a430:	ldrsh	r3, [r3]
   1a434:	mov	r2, r3
   1a438:	ldr	r3, [fp, #-8]
   1a43c:	cmp	r2, r3
   1a440:	bne	1a3bc <yy_get_previous_state+0xb0>
   1a444:	ldr	r2, [pc, #156]	; 1a4e8 <yy_get_previous_state+0x1dc>
   1a448:	add	r2, pc, r2
   1a44c:	ldr	r3, [fp, #-8]
   1a450:	lsl	r3, r3, #1
   1a454:	add	r3, r2, r3
   1a458:	ldrsh	r3, [r3]
   1a45c:	mov	r2, r3
   1a460:	ldrb	r3, [fp, #-13]
   1a464:	add	r3, r2, r3
   1a468:	ldr	r2, [pc, #124]	; 1a4ec <yy_get_previous_state+0x1e0>
   1a46c:	add	r2, pc, r2
   1a470:	lsl	r3, r3, #1
   1a474:	add	r3, r2, r3
   1a478:	ldrsh	r3, [r3]
   1a47c:	str	r3, [fp, #-8]
   1a480:	ldr	r3, [fp, #-12]
   1a484:	add	r3, r3, #1
   1a488:	str	r3, [fp, #-12]
   1a48c:	ldr	r3, [pc, #92]	; 1a4f0 <yy_get_previous_state+0x1e4>
   1a490:	add	r3, pc, r3
   1a494:	ldr	r3, [r3]
   1a498:	ldr	r2, [fp, #-12]
   1a49c:	cmp	r2, r3
   1a4a0:	bcc	1a344 <yy_get_previous_state+0x38>
   1a4a4:	ldr	r3, [fp, #-8]
   1a4a8:	mov	r0, r3
   1a4ac:	add	sp, fp, #0
   1a4b0:	pop	{fp}		; (ldr fp, [sp], #4)
   1a4b4:	bx	lr
   1a4b8:	.word	0x0001fcdc
   1a4bc:	.word	0x00020850
   1a4c0:	.word	0x000000e8
   1a4c4:	.word	0x00005b48
   1a4c8:	.word	0x00004ffc
   1a4cc:	.word	0x000207e0
   1a4d0:	.word	0x000207d4
   1a4d4:	.word	0x00006af0
   1a4d8:	.word	0x00000599
   1a4dc:	.word	0x00005bbc
   1a4e0:	.word	0x00005be4
   1a4e4:	.word	0x0000b398
   1a4e8:	.word	0x00005b9c
   1a4ec:	.word	0x00007910
   1a4f0:	.word	0x000206dc

0001a4f4 <yy_try_NUL_trans>:
   1a4f4:	push	{fp}		; (str fp, [sp, #-4]!)
   1a4f8:	add	fp, sp, #0
   1a4fc:	sub	sp, sp, #28
   1a500:	str	r0, [fp, #-24]	; 0xffffffe8
   1a504:	ldr	r3, [pc, #348]	; 1a668 <yy_try_NUL_trans+0x174>
   1a508:	add	r3, pc, r3
   1a50c:	ldr	r3, [r3]
   1a510:	str	r3, [fp, #-12]
   1a514:	mov	r3, #1
   1a518:	strb	r3, [fp, #-5]
   1a51c:	ldr	r2, [pc, #328]	; 1a66c <yy_try_NUL_trans+0x178>
   1a520:	add	r2, pc, r2
   1a524:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a528:	lsl	r3, r3, #1
   1a52c:	add	r3, r2, r3
   1a530:	ldrsh	r3, [r3]
   1a534:	cmp	r3, #0
   1a538:	beq	1a5a0 <yy_try_NUL_trans+0xac>
   1a53c:	ldr	r3, [pc, #300]	; 1a670 <yy_try_NUL_trans+0x17c>
   1a540:	add	r3, pc, r3
   1a544:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a548:	str	r2, [r3]
   1a54c:	ldr	r3, [pc, #288]	; 1a674 <yy_try_NUL_trans+0x180>
   1a550:	add	r3, pc, r3
   1a554:	ldr	r2, [fp, #-12]
   1a558:	str	r2, [r3]
   1a55c:	b	1a5a0 <yy_try_NUL_trans+0xac>
   1a560:	ldr	r2, [pc, #272]	; 1a678 <yy_try_NUL_trans+0x184>
   1a564:	add	r2, pc, r2
   1a568:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a56c:	lsl	r3, r3, #1
   1a570:	add	r3, r2, r3
   1a574:	ldrsh	r3, [r3]
   1a578:	str	r3, [fp, #-24]	; 0xffffffe8
   1a57c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a580:	ldr	r2, [pc, #244]	; 1a67c <yy_try_NUL_trans+0x188>
   1a584:	cmp	r3, r2
   1a588:	ble	1a5a0 <yy_try_NUL_trans+0xac>
   1a58c:	ldrb	r3, [fp, #-5]
   1a590:	ldr	r2, [pc, #232]	; 1a680 <yy_try_NUL_trans+0x18c>
   1a594:	add	r2, pc, r2
   1a598:	ldrb	r3, [r2, r3]
   1a59c:	strb	r3, [fp, #-5]
   1a5a0:	ldr	r2, [pc, #220]	; 1a684 <yy_try_NUL_trans+0x190>
   1a5a4:	add	r2, pc, r2
   1a5a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a5ac:	lsl	r3, r3, #1
   1a5b0:	add	r3, r2, r3
   1a5b4:	ldrsh	r3, [r3]
   1a5b8:	mov	r2, r3
   1a5bc:	ldrb	r3, [fp, #-5]
   1a5c0:	add	r3, r2, r3
   1a5c4:	ldr	r2, [pc, #188]	; 1a688 <yy_try_NUL_trans+0x194>
   1a5c8:	add	r2, pc, r2
   1a5cc:	lsl	r3, r3, #1
   1a5d0:	add	r3, r2, r3
   1a5d4:	ldrsh	r3, [r3]
   1a5d8:	mov	r2, r3
   1a5dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a5e0:	cmp	r2, r3
   1a5e4:	bne	1a560 <yy_try_NUL_trans+0x6c>
   1a5e8:	ldr	r2, [pc, #156]	; 1a68c <yy_try_NUL_trans+0x198>
   1a5ec:	add	r2, pc, r2
   1a5f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a5f4:	lsl	r3, r3, #1
   1a5f8:	add	r3, r2, r3
   1a5fc:	ldrsh	r3, [r3]
   1a600:	mov	r2, r3
   1a604:	ldrb	r3, [fp, #-5]
   1a608:	add	r3, r2, r3
   1a60c:	ldr	r2, [pc, #124]	; 1a690 <yy_try_NUL_trans+0x19c>
   1a610:	add	r2, pc, r2
   1a614:	lsl	r3, r3, #1
   1a618:	add	r3, r2, r3
   1a61c:	ldrsh	r3, [r3]
   1a620:	str	r3, [fp, #-24]	; 0xffffffe8
   1a624:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a628:	ldr	r2, [pc, #76]	; 1a67c <yy_try_NUL_trans+0x188>
   1a62c:	cmp	r3, r2
   1a630:	moveq	r3, #1
   1a634:	movne	r3, #0
   1a638:	uxtb	r3, r3
   1a63c:	str	r3, [fp, #-16]
   1a640:	ldr	r3, [fp, #-16]
   1a644:	cmp	r3, #0
   1a648:	bne	1a654 <yy_try_NUL_trans+0x160>
   1a64c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a650:	b	1a658 <yy_try_NUL_trans+0x164>
   1a654:	mov	r3, #0
   1a658:	mov	r0, r3
   1a65c:	add	sp, fp, #0
   1a660:	pop	{fp}		; (ldr fp, [sp], #4)
   1a664:	bx	lr
   1a668:	.word	0x00020664
   1a66c:	.word	0x00004e58
   1a670:	.word	0x0002063c
   1a674:	.word	0x00020630
   1a678:	.word	0x0000694c
   1a67c:	.word	0x00000599
   1a680:	.word	0x00005a18
   1a684:	.word	0x00005a40
   1a688:	.word	0x0000b1f4
   1a68c:	.word	0x000059f8
   1a690:	.word	0x0000776c

0001a694 <input>:
   1a694:	push	{r4, fp, lr}
   1a698:	add	fp, sp, #8
   1a69c:	sub	sp, sp, #12
   1a6a0:	ldr	r4, [pc, #496]	; 1a898 <input+0x204>
   1a6a4:	add	r4, pc, r4
   1a6a8:	ldr	r3, [pc, #492]	; 1a89c <input+0x208>
   1a6ac:	add	r3, pc, r3
   1a6b0:	ldr	r3, [r3]
   1a6b4:	ldr	r2, [pc, #484]	; 1a8a0 <input+0x20c>
   1a6b8:	add	r2, pc, r2
   1a6bc:	ldrb	r2, [r2]
   1a6c0:	strb	r2, [r3]
   1a6c4:	ldr	r3, [pc, #472]	; 1a8a4 <input+0x210>
   1a6c8:	add	r3, pc, r3
   1a6cc:	ldr	r3, [r3]
   1a6d0:	ldrb	r3, [r3]
   1a6d4:	cmp	r3, #0
   1a6d8:	bne	1a828 <input+0x194>
   1a6dc:	ldr	r3, [pc, #452]	; 1a8a8 <input+0x214>
   1a6e0:	add	r3, pc, r3
   1a6e4:	ldr	r2, [r3]
   1a6e8:	ldr	r3, [pc, #444]	; 1a8ac <input+0x218>
   1a6ec:	add	r3, pc, r3
   1a6f0:	ldr	r3, [r3]
   1a6f4:	lsl	r3, r3, #2
   1a6f8:	add	r3, r2, r3
   1a6fc:	ldr	r3, [r3]
   1a700:	ldr	r3, [r3, #4]
   1a704:	ldr	r2, [pc, #420]	; 1a8b0 <input+0x21c>
   1a708:	add	r2, pc, r2
   1a70c:	ldr	r2, [r2]
   1a710:	add	r2, r3, r2
   1a714:	ldr	r3, [pc, #408]	; 1a8b4 <input+0x220>
   1a718:	add	r3, pc, r3
   1a71c:	ldr	r3, [r3]
   1a720:	cmp	r2, r3
   1a724:	bls	1a740 <input+0xac>
   1a728:	ldr	r3, [pc, #392]	; 1a8b8 <input+0x224>
   1a72c:	add	r3, pc, r3
   1a730:	ldr	r3, [r3]
   1a734:	mov	r2, #0
   1a738:	strb	r2, [r3]
   1a73c:	b	1a828 <input+0x194>
   1a740:	ldr	r3, [pc, #372]	; 1a8bc <input+0x228>
   1a744:	add	r3, pc, r3
   1a748:	ldr	r3, [r3]
   1a74c:	mov	r2, r3
   1a750:	ldr	r3, [pc, #360]	; 1a8c0 <input+0x22c>
   1a754:	ldr	r3, [r4, r3]
   1a758:	ldr	r3, [r3]
   1a75c:	sub	r3, r2, r3
   1a760:	str	r3, [fp, #-16]
   1a764:	ldr	r3, [pc, #344]	; 1a8c4 <input+0x230>
   1a768:	add	r3, pc, r3
   1a76c:	ldr	r3, [r3]
   1a770:	add	r2, r3, #1
   1a774:	ldr	r3, [pc, #332]	; 1a8c8 <input+0x234>
   1a778:	add	r3, pc, r3
   1a77c:	str	r2, [r3]
   1a780:	bl	198c4 <yy_get_next_buffer>
   1a784:	mov	r3, r0
   1a788:	cmp	r3, #1
   1a78c:	beq	1a7b8 <input+0x124>
   1a790:	cmp	r3, #2
   1a794:	beq	1a7a4 <input+0x110>
   1a798:	cmp	r3, #0
   1a79c:	beq	1a804 <input+0x170>
   1a7a0:	b	1a828 <input+0x194>
   1a7a4:	ldr	r3, [pc, #288]	; 1a8cc <input+0x238>
   1a7a8:	add	r3, pc, r3
   1a7ac:	ldr	r3, [r3]
   1a7b0:	mov	r0, r3
   1a7b4:	bl	1a8f4 <sfbpf_restart>
   1a7b8:	bl	1bb94 <sfbpf_wrap>
   1a7bc:	mov	r3, r0
   1a7c0:	cmp	r3, #0
   1a7c4:	beq	1a7d0 <input+0x13c>
   1a7c8:	mov	r3, #0
   1a7cc:	b	1a88c <input+0x1f8>
   1a7d0:	ldr	r3, [pc, #248]	; 1a8d0 <input+0x23c>
   1a7d4:	add	r3, pc, r3
   1a7d8:	ldr	r3, [r3]
   1a7dc:	cmp	r3, #0
   1a7e0:	bne	1a7f8 <input+0x164>
   1a7e4:	ldr	r3, [pc, #232]	; 1a8d4 <input+0x240>
   1a7e8:	add	r3, pc, r3
   1a7ec:	ldr	r3, [r3]
   1a7f0:	mov	r0, r3
   1a7f4:	bl	1a8f4 <sfbpf_restart>
   1a7f8:	bl	1a694 <input>
   1a7fc:	mov	r3, r0
   1a800:	b	1a88c <input+0x1f8>
   1a804:	ldr	r3, [pc, #180]	; 1a8c0 <input+0x22c>
   1a808:	ldr	r3, [r4, r3]
   1a80c:	ldr	r2, [r3]
   1a810:	ldr	r3, [fp, #-16]
   1a814:	add	r2, r2, r3
   1a818:	ldr	r3, [pc, #184]	; 1a8d8 <input+0x244>
   1a81c:	add	r3, pc, r3
   1a820:	str	r2, [r3]
   1a824:	nop			; (mov r0, r0)
   1a828:	ldr	r3, [pc, #172]	; 1a8dc <input+0x248>
   1a82c:	add	r3, pc, r3
   1a830:	ldr	r3, [r3]
   1a834:	ldrb	r3, [r3]
   1a838:	str	r3, [fp, #-20]	; 0xffffffec
   1a83c:	ldr	r3, [pc, #156]	; 1a8e0 <input+0x24c>
   1a840:	add	r3, pc, r3
   1a844:	ldr	r3, [r3]
   1a848:	mov	r2, #0
   1a84c:	strb	r2, [r3]
   1a850:	ldr	r3, [pc, #140]	; 1a8e4 <input+0x250>
   1a854:	add	r3, pc, r3
   1a858:	ldr	r3, [r3]
   1a85c:	add	r2, r3, #1
   1a860:	ldr	r3, [pc, #128]	; 1a8e8 <input+0x254>
   1a864:	add	r3, pc, r3
   1a868:	str	r2, [r3]
   1a86c:	ldr	r3, [pc, #120]	; 1a8ec <input+0x258>
   1a870:	add	r3, pc, r3
   1a874:	ldr	r3, [r3]
   1a878:	ldrb	r2, [r3]
   1a87c:	ldr	r3, [pc, #108]	; 1a8f0 <input+0x25c>
   1a880:	add	r3, pc, r3
   1a884:	strb	r2, [r3]
   1a888:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a88c:	mov	r0, r3
   1a890:	sub	sp, fp, #8
   1a894:	pop	{r4, fp, pc}
   1a898:	.word	0x0001f954
   1a89c:	.word	0x000204c0
   1a8a0:	.word	0x000204ac
   1a8a4:	.word	0x000204a4
   1a8a8:	.word	0x00020480
   1a8ac:	.word	0x0002046c
   1a8b0:	.word	0x00020460
   1a8b4:	.word	0x00020454
   1a8b8:	.word	0x00020440
   1a8bc:	.word	0x00020428
   1a8c0:	.word	0x000000e8
   1a8c4:	.word	0x00020404
   1a8c8:	.word	0x000203f4
   1a8cc:	.word	0x000203a4
   1a8d0:	.word	0x000203a4
   1a8d4:	.word	0x00020364
   1a8d8:	.word	0x00020350
   1a8dc:	.word	0x00020340
   1a8e0:	.word	0x0002032c
   1a8e4:	.word	0x00020318
   1a8e8:	.word	0x00020308
   1a8ec:	.word	0x000202fc
   1a8f0:	.word	0x000202e4

0001a8f4 <sfbpf_restart>:
   1a8f4:	push	{r4, fp, lr}
   1a8f8:	add	fp, sp, #8
   1a8fc:	sub	sp, sp, #12
   1a900:	str	r0, [fp, #-16]
   1a904:	ldr	r3, [pc, #216]	; 1a9e4 <sfbpf_restart+0xf0>
   1a908:	add	r3, pc, r3
   1a90c:	ldr	r3, [r3]
   1a910:	cmp	r3, #0
   1a914:	beq	1a944 <sfbpf_restart+0x50>
   1a918:	ldr	r3, [pc, #200]	; 1a9e8 <sfbpf_restart+0xf4>
   1a91c:	add	r3, pc, r3
   1a920:	ldr	r2, [r3]
   1a924:	ldr	r3, [pc, #192]	; 1a9ec <sfbpf_restart+0xf8>
   1a928:	add	r3, pc, r3
   1a92c:	ldr	r3, [r3]
   1a930:	lsl	r3, r3, #2
   1a934:	add	r3, r2, r3
   1a938:	ldr	r3, [r3]
   1a93c:	cmp	r3, #0
   1a940:	bne	1a988 <sfbpf_restart+0x94>
   1a944:	bl	1b3c4 <sfbpf_ensure_buffer_stack>
   1a948:	ldr	r3, [pc, #160]	; 1a9f0 <sfbpf_restart+0xfc>
   1a94c:	add	r3, pc, r3
   1a950:	ldr	r2, [r3]
   1a954:	ldr	r3, [pc, #152]	; 1a9f4 <sfbpf_restart+0x100>
   1a958:	add	r3, pc, r3
   1a95c:	ldr	r3, [r3]
   1a960:	lsl	r3, r3, #2
   1a964:	add	r4, r2, r3
   1a968:	ldr	r3, [pc, #136]	; 1a9f8 <sfbpf_restart+0x104>
   1a96c:	add	r3, pc, r3
   1a970:	ldr	r3, [r3]
   1a974:	mov	r1, #16384	; 0x4000
   1a978:	mov	r0, r3
   1a97c:	bl	1ace4 <sfbpf__create_buffer>
   1a980:	mov	r3, r0
   1a984:	str	r3, [r4]
   1a988:	ldr	r3, [pc, #108]	; 1a9fc <sfbpf_restart+0x108>
   1a98c:	add	r3, pc, r3
   1a990:	ldr	r3, [r3]
   1a994:	cmp	r3, #0
   1a998:	beq	1a9c4 <sfbpf_restart+0xd0>
   1a99c:	ldr	r3, [pc, #92]	; 1aa00 <sfbpf_restart+0x10c>
   1a9a0:	add	r3, pc, r3
   1a9a4:	ldr	r2, [r3]
   1a9a8:	ldr	r3, [pc, #84]	; 1aa04 <sfbpf_restart+0x110>
   1a9ac:	add	r3, pc, r3
   1a9b0:	ldr	r3, [r3]
   1a9b4:	lsl	r3, r3, #2
   1a9b8:	add	r3, r2, r3
   1a9bc:	ldr	r3, [r3]
   1a9c0:	b	1a9c8 <sfbpf_restart+0xd4>
   1a9c4:	mov	r3, #0
   1a9c8:	ldr	r1, [fp, #-16]
   1a9cc:	mov	r0, r3
   1a9d0:	bl	1ae78 <sfbpf__init_buffer>
   1a9d4:	bl	1abbc <sfbpf__load_buffer_state>
   1a9d8:	nop			; (mov r0, r0)
   1a9dc:	sub	sp, fp, #8
   1a9e0:	pop	{r4, fp, pc}
   1a9e4:	.word	0x00020258
   1a9e8:	.word	0x00020244
   1a9ec:	.word	0x00020230
   1a9f0:	.word	0x00020214
   1a9f4:	.word	0x00020200
   1a9f8:	.word	0x000201e0
   1a9fc:	.word	0x000201d4
   1aa00:	.word	0x000201c0
   1aa04:	.word	0x000201ac

0001aa08 <sfbpf__switch_to_buffer>:
   1aa08:	push	{fp, lr}
   1aa0c:	add	fp, sp, #4
   1aa10:	sub	sp, sp, #8
   1aa14:	str	r0, [fp, #-8]
   1aa18:	bl	1b3c4 <sfbpf_ensure_buffer_stack>
   1aa1c:	ldr	r3, [pc, #340]	; 1ab78 <sfbpf__switch_to_buffer+0x170>
   1aa20:	add	r3, pc, r3
   1aa24:	ldr	r3, [r3]
   1aa28:	cmp	r3, #0
   1aa2c:	beq	1aa58 <sfbpf__switch_to_buffer+0x50>
   1aa30:	ldr	r3, [pc, #324]	; 1ab7c <sfbpf__switch_to_buffer+0x174>
   1aa34:	add	r3, pc, r3
   1aa38:	ldr	r2, [r3]
   1aa3c:	ldr	r3, [pc, #316]	; 1ab80 <sfbpf__switch_to_buffer+0x178>
   1aa40:	add	r3, pc, r3
   1aa44:	ldr	r3, [r3]
   1aa48:	lsl	r3, r3, #2
   1aa4c:	add	r3, r2, r3
   1aa50:	ldr	r3, [r3]
   1aa54:	b	1aa5c <sfbpf__switch_to_buffer+0x54>
   1aa58:	mov	r3, #0
   1aa5c:	ldr	r2, [fp, #-8]
   1aa60:	cmp	r3, r2
   1aa64:	beq	1ab6c <sfbpf__switch_to_buffer+0x164>
   1aa68:	ldr	r3, [pc, #276]	; 1ab84 <sfbpf__switch_to_buffer+0x17c>
   1aa6c:	add	r3, pc, r3
   1aa70:	ldr	r3, [r3]
   1aa74:	cmp	r3, #0
   1aa78:	beq	1ab2c <sfbpf__switch_to_buffer+0x124>
   1aa7c:	ldr	r3, [pc, #260]	; 1ab88 <sfbpf__switch_to_buffer+0x180>
   1aa80:	add	r3, pc, r3
   1aa84:	ldr	r2, [r3]
   1aa88:	ldr	r3, [pc, #252]	; 1ab8c <sfbpf__switch_to_buffer+0x184>
   1aa8c:	add	r3, pc, r3
   1aa90:	ldr	r3, [r3]
   1aa94:	lsl	r3, r3, #2
   1aa98:	add	r3, r2, r3
   1aa9c:	ldr	r3, [r3]
   1aaa0:	cmp	r3, #0
   1aaa4:	beq	1ab2c <sfbpf__switch_to_buffer+0x124>
   1aaa8:	ldr	r3, [pc, #224]	; 1ab90 <sfbpf__switch_to_buffer+0x188>
   1aaac:	add	r3, pc, r3
   1aab0:	ldr	r3, [r3]
   1aab4:	ldr	r2, [pc, #216]	; 1ab94 <sfbpf__switch_to_buffer+0x18c>
   1aab8:	add	r2, pc, r2
   1aabc:	ldrb	r2, [r2]
   1aac0:	strb	r2, [r3]
   1aac4:	ldr	r3, [pc, #204]	; 1ab98 <sfbpf__switch_to_buffer+0x190>
   1aac8:	add	r3, pc, r3
   1aacc:	ldr	r2, [r3]
   1aad0:	ldr	r3, [pc, #196]	; 1ab9c <sfbpf__switch_to_buffer+0x194>
   1aad4:	add	r3, pc, r3
   1aad8:	ldr	r3, [r3]
   1aadc:	lsl	r3, r3, #2
   1aae0:	add	r3, r2, r3
   1aae4:	ldr	r3, [r3]
   1aae8:	ldr	r2, [pc, #176]	; 1aba0 <sfbpf__switch_to_buffer+0x198>
   1aaec:	add	r2, pc, r2
   1aaf0:	ldr	r2, [r2]
   1aaf4:	str	r2, [r3, #8]
   1aaf8:	ldr	r3, [pc, #164]	; 1aba4 <sfbpf__switch_to_buffer+0x19c>
   1aafc:	add	r3, pc, r3
   1ab00:	ldr	r2, [r3]
   1ab04:	ldr	r3, [pc, #156]	; 1aba8 <sfbpf__switch_to_buffer+0x1a0>
   1ab08:	add	r3, pc, r3
   1ab0c:	ldr	r3, [r3]
   1ab10:	lsl	r3, r3, #2
   1ab14:	add	r3, r2, r3
   1ab18:	ldr	r3, [r3]
   1ab1c:	ldr	r2, [pc, #136]	; 1abac <sfbpf__switch_to_buffer+0x1a4>
   1ab20:	add	r2, pc, r2
   1ab24:	ldr	r2, [r2]
   1ab28:	str	r2, [r3, #16]
   1ab2c:	ldr	r3, [pc, #124]	; 1abb0 <sfbpf__switch_to_buffer+0x1a8>
   1ab30:	add	r3, pc, r3
   1ab34:	ldr	r2, [r3]
   1ab38:	ldr	r3, [pc, #116]	; 1abb4 <sfbpf__switch_to_buffer+0x1ac>
   1ab3c:	add	r3, pc, r3
   1ab40:	ldr	r3, [r3]
   1ab44:	lsl	r3, r3, #2
   1ab48:	add	r3, r2, r3
   1ab4c:	ldr	r2, [fp, #-8]
   1ab50:	str	r2, [r3]
   1ab54:	bl	1abbc <sfbpf__load_buffer_state>
   1ab58:	ldr	r3, [pc, #88]	; 1abb8 <sfbpf__switch_to_buffer+0x1b0>
   1ab5c:	add	r3, pc, r3
   1ab60:	mov	r2, #1
   1ab64:	str	r2, [r3]
   1ab68:	b	1ab70 <sfbpf__switch_to_buffer+0x168>
   1ab6c:	nop			; (mov r0, r0)
   1ab70:	sub	sp, fp, #4
   1ab74:	pop	{fp, pc}
   1ab78:	.word	0x00020140
   1ab7c:	.word	0x0002012c
   1ab80:	.word	0x00020118
   1ab84:	.word	0x000200f4
   1ab88:	.word	0x000200e0
   1ab8c:	.word	0x000200cc
   1ab90:	.word	0x000200c0
   1ab94:	.word	0x000200ac
   1ab98:	.word	0x00020098
   1ab9c:	.word	0x00020084
   1aba0:	.word	0x00020080
   1aba4:	.word	0x00020064
   1aba8:	.word	0x00020050
   1abac:	.word	0x00020048
   1abb0:	.word	0x00020030
   1abb4:	.word	0x0002001c
   1abb8:	.word	0x0002001c

0001abbc <sfbpf__load_buffer_state>:
   1abbc:	push	{fp}		; (str fp, [sp, #-4]!)
   1abc0:	add	fp, sp, #0
   1abc4:	ldr	r1, [pc, #224]	; 1acac <sfbpf__load_buffer_state+0xf0>
   1abc8:	add	r1, pc, r1
   1abcc:	ldr	r3, [pc, #220]	; 1acb0 <sfbpf__load_buffer_state+0xf4>
   1abd0:	add	r3, pc, r3
   1abd4:	ldr	r2, [r3]
   1abd8:	ldr	r3, [pc, #212]	; 1acb4 <sfbpf__load_buffer_state+0xf8>
   1abdc:	add	r3, pc, r3
   1abe0:	ldr	r3, [r3]
   1abe4:	lsl	r3, r3, #2
   1abe8:	add	r3, r2, r3
   1abec:	ldr	r3, [r3]
   1abf0:	ldr	r2, [r3, #16]
   1abf4:	ldr	r3, [pc, #188]	; 1acb8 <sfbpf__load_buffer_state+0xfc>
   1abf8:	add	r3, pc, r3
   1abfc:	str	r2, [r3]
   1ac00:	ldr	r3, [pc, #180]	; 1acbc <sfbpf__load_buffer_state+0x100>
   1ac04:	add	r3, pc, r3
   1ac08:	ldr	r2, [r3]
   1ac0c:	ldr	r3, [pc, #172]	; 1acc0 <sfbpf__load_buffer_state+0x104>
   1ac10:	add	r3, pc, r3
   1ac14:	ldr	r3, [r3]
   1ac18:	lsl	r3, r3, #2
   1ac1c:	add	r3, r2, r3
   1ac20:	ldr	r3, [r3]
   1ac24:	ldr	r2, [r3, #8]
   1ac28:	ldr	r3, [pc, #148]	; 1acc4 <sfbpf__load_buffer_state+0x108>
   1ac2c:	add	r3, pc, r3
   1ac30:	str	r2, [r3]
   1ac34:	ldr	r3, [pc, #140]	; 1acc8 <sfbpf__load_buffer_state+0x10c>
   1ac38:	add	r3, pc, r3
   1ac3c:	ldr	r2, [r3]
   1ac40:	ldr	r3, [pc, #132]	; 1accc <sfbpf__load_buffer_state+0x110>
   1ac44:	ldr	r3, [r1, r3]
   1ac48:	str	r2, [r3]
   1ac4c:	ldr	r3, [pc, #124]	; 1acd0 <sfbpf__load_buffer_state+0x114>
   1ac50:	add	r3, pc, r3
   1ac54:	ldr	r2, [r3]
   1ac58:	ldr	r3, [pc, #116]	; 1acd4 <sfbpf__load_buffer_state+0x118>
   1ac5c:	add	r3, pc, r3
   1ac60:	ldr	r3, [r3]
   1ac64:	lsl	r3, r3, #2
   1ac68:	add	r3, r2, r3
   1ac6c:	ldr	r3, [r3]
   1ac70:	ldr	r2, [r3]
   1ac74:	ldr	r3, [pc, #92]	; 1acd8 <sfbpf__load_buffer_state+0x11c>
   1ac78:	add	r3, pc, r3
   1ac7c:	str	r2, [r3]
   1ac80:	ldr	r3, [pc, #84]	; 1acdc <sfbpf__load_buffer_state+0x120>
   1ac84:	add	r3, pc, r3
   1ac88:	ldr	r3, [r3]
   1ac8c:	ldrb	r2, [r3]
   1ac90:	ldr	r3, [pc, #72]	; 1ace0 <sfbpf__load_buffer_state+0x124>
   1ac94:	add	r3, pc, r3
   1ac98:	strb	r2, [r3]
   1ac9c:	nop			; (mov r0, r0)
   1aca0:	add	sp, fp, #0
   1aca4:	pop	{fp}		; (ldr fp, [sp], #4)
   1aca8:	bx	lr
   1acac:	.word	0x0001f430
   1acb0:	.word	0x0001ff90
   1acb4:	.word	0x0001ff7c
   1acb8:	.word	0x0001ff70
   1acbc:	.word	0x0001ff5c
   1acc0:	.word	0x0001ff48
   1acc4:	.word	0x0001ff40
   1acc8:	.word	0x0001ff34
   1accc:	.word	0x000000e8
   1acd0:	.word	0x0001ff10
   1acd4:	.word	0x0001fefc
   1acd8:	.word	0x0001fed4
   1acdc:	.word	0x0001fee8
   1ace0:	.word	0x0001fed0

0001ace4 <sfbpf__create_buffer>:
   1ace4:	push	{fp, lr}
   1ace8:	add	fp, sp, #4
   1acec:	sub	sp, sp, #16
   1acf0:	str	r0, [fp, #-16]
   1acf4:	str	r1, [fp, #-20]	; 0xffffffec
   1acf8:	mov	r0, #48	; 0x30
   1acfc:	bl	1ba8c <sfbpf_alloc>
   1ad00:	str	r0, [fp, #-8]
   1ad04:	ldr	r3, [fp, #-8]
   1ad08:	cmp	r3, #0
   1ad0c:	bne	1ad20 <sfbpf__create_buffer+0x3c>
   1ad10:	ldr	r3, [pc, #124]	; 1ad94 <sfbpf__create_buffer+0xb0>
   1ad14:	add	r3, pc, r3
   1ad18:	mov	r0, r3
   1ad1c:	bl	1b80c <yy_fatal_error>
   1ad20:	ldr	r3, [fp, #-8]
   1ad24:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ad28:	str	r2, [r3, #12]
   1ad2c:	ldr	r3, [fp, #-8]
   1ad30:	ldr	r3, [r3, #12]
   1ad34:	add	r3, r3, #2
   1ad38:	mov	r0, r3
   1ad3c:	bl	1ba8c <sfbpf_alloc>
   1ad40:	mov	r2, r0
   1ad44:	ldr	r3, [fp, #-8]
   1ad48:	str	r2, [r3, #4]
   1ad4c:	ldr	r3, [fp, #-8]
   1ad50:	ldr	r3, [r3, #4]
   1ad54:	cmp	r3, #0
   1ad58:	bne	1ad6c <sfbpf__create_buffer+0x88>
   1ad5c:	ldr	r3, [pc, #52]	; 1ad98 <sfbpf__create_buffer+0xb4>
   1ad60:	add	r3, pc, r3
   1ad64:	mov	r0, r3
   1ad68:	bl	1b80c <yy_fatal_error>
   1ad6c:	ldr	r3, [fp, #-8]
   1ad70:	mov	r2, #1
   1ad74:	str	r2, [r3, #20]
   1ad78:	ldr	r1, [fp, #-16]
   1ad7c:	ldr	r0, [fp, #-8]
   1ad80:	bl	1ae78 <sfbpf__init_buffer>
   1ad84:	ldr	r3, [fp, #-8]
   1ad88:	mov	r0, r3
   1ad8c:	sub	sp, fp, #4
   1ad90:	pop	{fp, pc}
   1ad94:	.word	0x0000e6a8
   1ad98:	.word	0x0000e65c

0001ad9c <sfbpf__delete_buffer>:
   1ad9c:	push	{fp, lr}
   1ada0:	add	fp, sp, #4
   1ada4:	sub	sp, sp, #8
   1ada8:	str	r0, [fp, #-8]
   1adac:	ldr	r3, [fp, #-8]
   1adb0:	cmp	r3, #0
   1adb4:	beq	1ae58 <sfbpf__delete_buffer+0xbc>
   1adb8:	ldr	r3, [pc, #164]	; 1ae64 <sfbpf__delete_buffer+0xc8>
   1adbc:	add	r3, pc, r3
   1adc0:	ldr	r3, [r3]
   1adc4:	cmp	r3, #0
   1adc8:	beq	1adf4 <sfbpf__delete_buffer+0x58>
   1adcc:	ldr	r3, [pc, #148]	; 1ae68 <sfbpf__delete_buffer+0xcc>
   1add0:	add	r3, pc, r3
   1add4:	ldr	r2, [r3]
   1add8:	ldr	r3, [pc, #140]	; 1ae6c <sfbpf__delete_buffer+0xd0>
   1addc:	add	r3, pc, r3
   1ade0:	ldr	r3, [r3]
   1ade4:	lsl	r3, r3, #2
   1ade8:	add	r3, r2, r3
   1adec:	ldr	r3, [r3]
   1adf0:	b	1adf8 <sfbpf__delete_buffer+0x5c>
   1adf4:	mov	r3, #0
   1adf8:	ldr	r2, [fp, #-8]
   1adfc:	cmp	r3, r2
   1ae00:	bne	1ae2c <sfbpf__delete_buffer+0x90>
   1ae04:	ldr	r3, [pc, #100]	; 1ae70 <sfbpf__delete_buffer+0xd4>
   1ae08:	add	r3, pc, r3
   1ae0c:	ldr	r2, [r3]
   1ae10:	ldr	r3, [pc, #92]	; 1ae74 <sfbpf__delete_buffer+0xd8>
   1ae14:	add	r3, pc, r3
   1ae18:	ldr	r3, [r3]
   1ae1c:	lsl	r3, r3, #2
   1ae20:	add	r3, r2, r3
   1ae24:	mov	r2, #0
   1ae28:	str	r2, [r3]
   1ae2c:	ldr	r3, [fp, #-8]
   1ae30:	ldr	r3, [r3, #20]
   1ae34:	cmp	r3, #0
   1ae38:	beq	1ae4c <sfbpf__delete_buffer+0xb0>
   1ae3c:	ldr	r3, [fp, #-8]
   1ae40:	ldr	r3, [r3, #4]
   1ae44:	mov	r0, r3
   1ae48:	bl	1bae4 <sfbpf_free>
   1ae4c:	ldr	r0, [fp, #-8]
   1ae50:	bl	1bae4 <sfbpf_free>
   1ae54:	b	1ae5c <sfbpf__delete_buffer+0xc0>
   1ae58:	nop			; (mov r0, r0)
   1ae5c:	sub	sp, fp, #4
   1ae60:	pop	{fp, pc}
   1ae64:	.word	0x0001fda4
   1ae68:	.word	0x0001fd90
   1ae6c:	.word	0x0001fd7c
   1ae70:	.word	0x0001fd58
   1ae74:	.word	0x0001fd44

0001ae78 <sfbpf__init_buffer>:
   1ae78:	push	{fp, lr}
   1ae7c:	add	fp, sp, #4
   1ae80:	sub	sp, sp, #16
   1ae84:	str	r0, [fp, #-16]
   1ae88:	str	r1, [fp, #-20]	; 0xffffffec
   1ae8c:	bl	edc <__errno_location@plt>
   1ae90:	mov	r3, r0
   1ae94:	ldr	r3, [r3]
   1ae98:	str	r3, [fp, #-8]
   1ae9c:	ldr	r0, [fp, #-16]
   1aea0:	bl	1af88 <sfbpf__flush_buffer>
   1aea4:	ldr	r3, [fp, #-16]
   1aea8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1aeac:	str	r2, [r3]
   1aeb0:	ldr	r3, [fp, #-16]
   1aeb4:	mov	r2, #1
   1aeb8:	str	r2, [r3, #40]	; 0x28
   1aebc:	ldr	r3, [pc, #184]	; 1af7c <sfbpf__init_buffer+0x104>
   1aec0:	add	r3, pc, r3
   1aec4:	ldr	r3, [r3]
   1aec8:	cmp	r3, #0
   1aecc:	beq	1aef8 <sfbpf__init_buffer+0x80>
   1aed0:	ldr	r3, [pc, #168]	; 1af80 <sfbpf__init_buffer+0x108>
   1aed4:	add	r3, pc, r3
   1aed8:	ldr	r2, [r3]
   1aedc:	ldr	r3, [pc, #160]	; 1af84 <sfbpf__init_buffer+0x10c>
   1aee0:	add	r3, pc, r3
   1aee4:	ldr	r3, [r3]
   1aee8:	lsl	r3, r3, #2
   1aeec:	add	r3, r2, r3
   1aef0:	ldr	r3, [r3]
   1aef4:	b	1aefc <sfbpf__init_buffer+0x84>
   1aef8:	mov	r3, #0
   1aefc:	ldr	r2, [fp, #-16]
   1af00:	cmp	r3, r2
   1af04:	beq	1af20 <sfbpf__init_buffer+0xa8>
   1af08:	ldr	r3, [fp, #-16]
   1af0c:	mov	r2, #1
   1af10:	str	r2, [r3, #32]
   1af14:	ldr	r3, [fp, #-16]
   1af18:	mov	r2, #0
   1af1c:	str	r2, [r3, #36]	; 0x24
   1af20:	ldr	r3, [fp, #-20]	; 0xffffffec
   1af24:	cmp	r3, #0
   1af28:	beq	1af54 <sfbpf__init_buffer+0xdc>
   1af2c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1af30:	bl	f18 <fileno@plt>
   1af34:	mov	r3, r0
   1af38:	mov	r0, r3
   1af3c:	bl	f90 <isatty@plt>
   1af40:	mov	r3, r0
   1af44:	cmp	r3, #0
   1af48:	ble	1af54 <sfbpf__init_buffer+0xdc>
   1af4c:	mov	r2, #1
   1af50:	b	1af58 <sfbpf__init_buffer+0xe0>
   1af54:	mov	r2, #0
   1af58:	ldr	r3, [fp, #-16]
   1af5c:	str	r2, [r3, #24]
   1af60:	bl	edc <__errno_location@plt>
   1af64:	mov	r2, r0
   1af68:	ldr	r3, [fp, #-8]
   1af6c:	str	r3, [r2]
   1af70:	nop			; (mov r0, r0)
   1af74:	sub	sp, fp, #4
   1af78:	pop	{fp, pc}
   1af7c:	.word	0x0001fca0
   1af80:	.word	0x0001fc8c
   1af84:	.word	0x0001fc78

0001af88 <sfbpf__flush_buffer>:
   1af88:	push	{fp, lr}
   1af8c:	add	fp, sp, #4
   1af90:	sub	sp, sp, #8
   1af94:	str	r0, [fp, #-8]
   1af98:	ldr	r3, [fp, #-8]
   1af9c:	cmp	r3, #0
   1afa0:	beq	1b050 <sfbpf__flush_buffer+0xc8>
   1afa4:	ldr	r3, [fp, #-8]
   1afa8:	mov	r2, #0
   1afac:	str	r2, [r3, #16]
   1afb0:	ldr	r3, [fp, #-8]
   1afb4:	ldr	r3, [r3, #4]
   1afb8:	mov	r2, #0
   1afbc:	strb	r2, [r3]
   1afc0:	ldr	r3, [fp, #-8]
   1afc4:	ldr	r3, [r3, #4]
   1afc8:	add	r3, r3, #1
   1afcc:	mov	r2, #0
   1afd0:	strb	r2, [r3]
   1afd4:	ldr	r3, [fp, #-8]
   1afd8:	ldr	r2, [r3, #4]
   1afdc:	ldr	r3, [fp, #-8]
   1afe0:	str	r2, [r3, #8]
   1afe4:	ldr	r3, [fp, #-8]
   1afe8:	mov	r2, #1
   1afec:	str	r2, [r3, #28]
   1aff0:	ldr	r3, [fp, #-8]
   1aff4:	mov	r2, #0
   1aff8:	str	r2, [r3, #44]	; 0x2c
   1affc:	ldr	r3, [pc, #88]	; 1b05c <sfbpf__flush_buffer+0xd4>
   1b000:	add	r3, pc, r3
   1b004:	ldr	r3, [r3]
   1b008:	cmp	r3, #0
   1b00c:	beq	1b038 <sfbpf__flush_buffer+0xb0>
   1b010:	ldr	r3, [pc, #72]	; 1b060 <sfbpf__flush_buffer+0xd8>
   1b014:	add	r3, pc, r3
   1b018:	ldr	r2, [r3]
   1b01c:	ldr	r3, [pc, #64]	; 1b064 <sfbpf__flush_buffer+0xdc>
   1b020:	add	r3, pc, r3
   1b024:	ldr	r3, [r3]
   1b028:	lsl	r3, r3, #2
   1b02c:	add	r3, r2, r3
   1b030:	ldr	r3, [r3]
   1b034:	b	1b03c <sfbpf__flush_buffer+0xb4>
   1b038:	mov	r3, #0
   1b03c:	ldr	r2, [fp, #-8]
   1b040:	cmp	r3, r2
   1b044:	bne	1b054 <sfbpf__flush_buffer+0xcc>
   1b048:	bl	1abbc <sfbpf__load_buffer_state>
   1b04c:	b	1b054 <sfbpf__flush_buffer+0xcc>
   1b050:	nop			; (mov r0, r0)
   1b054:	sub	sp, fp, #4
   1b058:	pop	{fp, pc}
   1b05c:	.word	0x0001fb60
   1b060:	.word	0x0001fb4c
   1b064:	.word	0x0001fb38

0001b068 <sfbpf_push_buffer_state>:
   1b068:	push	{fp, lr}
   1b06c:	add	fp, sp, #4
   1b070:	sub	sp, sp, #8
   1b074:	str	r0, [fp, #-8]
   1b078:	ldr	r3, [fp, #-8]
   1b07c:	cmp	r3, #0
   1b080:	beq	1b1e8 <sfbpf_push_buffer_state+0x180>
   1b084:	bl	1b3c4 <sfbpf_ensure_buffer_stack>
   1b088:	ldr	r3, [pc, #356]	; 1b1f4 <sfbpf_push_buffer_state+0x18c>
   1b08c:	add	r3, pc, r3
   1b090:	ldr	r3, [r3]
   1b094:	cmp	r3, #0
   1b098:	beq	1b14c <sfbpf_push_buffer_state+0xe4>
   1b09c:	ldr	r3, [pc, #340]	; 1b1f8 <sfbpf_push_buffer_state+0x190>
   1b0a0:	add	r3, pc, r3
   1b0a4:	ldr	r2, [r3]
   1b0a8:	ldr	r3, [pc, #332]	; 1b1fc <sfbpf_push_buffer_state+0x194>
   1b0ac:	add	r3, pc, r3
   1b0b0:	ldr	r3, [r3]
   1b0b4:	lsl	r3, r3, #2
   1b0b8:	add	r3, r2, r3
   1b0bc:	ldr	r3, [r3]
   1b0c0:	cmp	r3, #0
   1b0c4:	beq	1b14c <sfbpf_push_buffer_state+0xe4>
   1b0c8:	ldr	r3, [pc, #304]	; 1b200 <sfbpf_push_buffer_state+0x198>
   1b0cc:	add	r3, pc, r3
   1b0d0:	ldr	r3, [r3]
   1b0d4:	ldr	r2, [pc, #296]	; 1b204 <sfbpf_push_buffer_state+0x19c>
   1b0d8:	add	r2, pc, r2
   1b0dc:	ldrb	r2, [r2]
   1b0e0:	strb	r2, [r3]
   1b0e4:	ldr	r3, [pc, #284]	; 1b208 <sfbpf_push_buffer_state+0x1a0>
   1b0e8:	add	r3, pc, r3
   1b0ec:	ldr	r2, [r3]
   1b0f0:	ldr	r3, [pc, #276]	; 1b20c <sfbpf_push_buffer_state+0x1a4>
   1b0f4:	add	r3, pc, r3
   1b0f8:	ldr	r3, [r3]
   1b0fc:	lsl	r3, r3, #2
   1b100:	add	r3, r2, r3
   1b104:	ldr	r3, [r3]
   1b108:	ldr	r2, [pc, #256]	; 1b210 <sfbpf_push_buffer_state+0x1a8>
   1b10c:	add	r2, pc, r2
   1b110:	ldr	r2, [r2]
   1b114:	str	r2, [r3, #8]
   1b118:	ldr	r3, [pc, #244]	; 1b214 <sfbpf_push_buffer_state+0x1ac>
   1b11c:	add	r3, pc, r3
   1b120:	ldr	r2, [r3]
   1b124:	ldr	r3, [pc, #236]	; 1b218 <sfbpf_push_buffer_state+0x1b0>
   1b128:	add	r3, pc, r3
   1b12c:	ldr	r3, [r3]
   1b130:	lsl	r3, r3, #2
   1b134:	add	r3, r2, r3
   1b138:	ldr	r3, [r3]
   1b13c:	ldr	r2, [pc, #216]	; 1b21c <sfbpf_push_buffer_state+0x1b4>
   1b140:	add	r2, pc, r2
   1b144:	ldr	r2, [r2]
   1b148:	str	r2, [r3, #16]
   1b14c:	ldr	r3, [pc, #204]	; 1b220 <sfbpf_push_buffer_state+0x1b8>
   1b150:	add	r3, pc, r3
   1b154:	ldr	r3, [r3]
   1b158:	cmp	r3, #0
   1b15c:	beq	1b1a8 <sfbpf_push_buffer_state+0x140>
   1b160:	ldr	r3, [pc, #188]	; 1b224 <sfbpf_push_buffer_state+0x1bc>
   1b164:	add	r3, pc, r3
   1b168:	ldr	r2, [r3]
   1b16c:	ldr	r3, [pc, #180]	; 1b228 <sfbpf_push_buffer_state+0x1c0>
   1b170:	add	r3, pc, r3
   1b174:	ldr	r3, [r3]
   1b178:	lsl	r3, r3, #2
   1b17c:	add	r3, r2, r3
   1b180:	ldr	r3, [r3]
   1b184:	cmp	r3, #0
   1b188:	beq	1b1a8 <sfbpf_push_buffer_state+0x140>
   1b18c:	ldr	r3, [pc, #152]	; 1b22c <sfbpf_push_buffer_state+0x1c4>
   1b190:	add	r3, pc, r3
   1b194:	ldr	r3, [r3]
   1b198:	add	r2, r3, #1
   1b19c:	ldr	r3, [pc, #140]	; 1b230 <sfbpf_push_buffer_state+0x1c8>
   1b1a0:	add	r3, pc, r3
   1b1a4:	str	r2, [r3]
   1b1a8:	ldr	r3, [pc, #132]	; 1b234 <sfbpf_push_buffer_state+0x1cc>
   1b1ac:	add	r3, pc, r3
   1b1b0:	ldr	r2, [r3]
   1b1b4:	ldr	r3, [pc, #124]	; 1b238 <sfbpf_push_buffer_state+0x1d0>
   1b1b8:	add	r3, pc, r3
   1b1bc:	ldr	r3, [r3]
   1b1c0:	lsl	r3, r3, #2
   1b1c4:	add	r3, r2, r3
   1b1c8:	ldr	r2, [fp, #-8]
   1b1cc:	str	r2, [r3]
   1b1d0:	bl	1abbc <sfbpf__load_buffer_state>
   1b1d4:	ldr	r3, [pc, #96]	; 1b23c <sfbpf_push_buffer_state+0x1d4>
   1b1d8:	add	r3, pc, r3
   1b1dc:	mov	r2, #1
   1b1e0:	str	r2, [r3]
   1b1e4:	b	1b1ec <sfbpf_push_buffer_state+0x184>
   1b1e8:	nop			; (mov r0, r0)
   1b1ec:	sub	sp, fp, #4
   1b1f0:	pop	{fp, pc}
   1b1f4:	.word	0x0001fad4
   1b1f8:	.word	0x0001fac0
   1b1fc:	.word	0x0001faac
   1b200:	.word	0x0001faa0
   1b204:	.word	0x0001fa8c
   1b208:	.word	0x0001fa78
   1b20c:	.word	0x0001fa64
   1b210:	.word	0x0001fa60
   1b214:	.word	0x0001fa44
   1b218:	.word	0x0001fa30
   1b21c:	.word	0x0001fa28
   1b220:	.word	0x0001fa10
   1b224:	.word	0x0001f9fc
   1b228:	.word	0x0001f9e8
   1b22c:	.word	0x0001f9c8
   1b230:	.word	0x0001f9b8
   1b234:	.word	0x0001f9b4
   1b238:	.word	0x0001f9a0
   1b23c:	.word	0x0001f9a0

0001b240 <sfbpf_pop_buffer_state>:
   1b240:	push	{fp, lr}
   1b244:	add	fp, sp, #4
   1b248:	ldr	r3, [pc, #312]	; 1b388 <sfbpf_pop_buffer_state+0x148>
   1b24c:	add	r3, pc, r3
   1b250:	ldr	r3, [r3]
   1b254:	cmp	r3, #0
   1b258:	beq	1b380 <sfbpf_pop_buffer_state+0x140>
   1b25c:	ldr	r3, [pc, #296]	; 1b38c <sfbpf_pop_buffer_state+0x14c>
   1b260:	add	r3, pc, r3
   1b264:	ldr	r2, [r3]
   1b268:	ldr	r3, [pc, #288]	; 1b390 <sfbpf_pop_buffer_state+0x150>
   1b26c:	add	r3, pc, r3
   1b270:	ldr	r3, [r3]
   1b274:	lsl	r3, r3, #2
   1b278:	add	r3, r2, r3
   1b27c:	ldr	r3, [r3]
   1b280:	cmp	r3, #0
   1b284:	beq	1b380 <sfbpf_pop_buffer_state+0x140>
   1b288:	ldr	r3, [pc, #260]	; 1b394 <sfbpf_pop_buffer_state+0x154>
   1b28c:	add	r3, pc, r3
   1b290:	ldr	r3, [r3]
   1b294:	cmp	r3, #0
   1b298:	beq	1b2c4 <sfbpf_pop_buffer_state+0x84>
   1b29c:	ldr	r3, [pc, #244]	; 1b398 <sfbpf_pop_buffer_state+0x158>
   1b2a0:	add	r3, pc, r3
   1b2a4:	ldr	r2, [r3]
   1b2a8:	ldr	r3, [pc, #236]	; 1b39c <sfbpf_pop_buffer_state+0x15c>
   1b2ac:	add	r3, pc, r3
   1b2b0:	ldr	r3, [r3]
   1b2b4:	lsl	r3, r3, #2
   1b2b8:	add	r3, r2, r3
   1b2bc:	ldr	r3, [r3]
   1b2c0:	b	1b2c8 <sfbpf_pop_buffer_state+0x88>
   1b2c4:	mov	r3, #0
   1b2c8:	mov	r0, r3
   1b2cc:	bl	1ad9c <sfbpf__delete_buffer>
   1b2d0:	ldr	r3, [pc, #200]	; 1b3a0 <sfbpf_pop_buffer_state+0x160>
   1b2d4:	add	r3, pc, r3
   1b2d8:	ldr	r2, [r3]
   1b2dc:	ldr	r3, [pc, #192]	; 1b3a4 <sfbpf_pop_buffer_state+0x164>
   1b2e0:	add	r3, pc, r3
   1b2e4:	ldr	r3, [r3]
   1b2e8:	lsl	r3, r3, #2
   1b2ec:	add	r3, r2, r3
   1b2f0:	mov	r2, #0
   1b2f4:	str	r2, [r3]
   1b2f8:	ldr	r3, [pc, #168]	; 1b3a8 <sfbpf_pop_buffer_state+0x168>
   1b2fc:	add	r3, pc, r3
   1b300:	ldr	r3, [r3]
   1b304:	cmp	r3, #0
   1b308:	beq	1b328 <sfbpf_pop_buffer_state+0xe8>
   1b30c:	ldr	r3, [pc, #152]	; 1b3ac <sfbpf_pop_buffer_state+0x16c>
   1b310:	add	r3, pc, r3
   1b314:	ldr	r3, [r3]
   1b318:	sub	r2, r3, #1
   1b31c:	ldr	r3, [pc, #140]	; 1b3b0 <sfbpf_pop_buffer_state+0x170>
   1b320:	add	r3, pc, r3
   1b324:	str	r2, [r3]
   1b328:	ldr	r3, [pc, #132]	; 1b3b4 <sfbpf_pop_buffer_state+0x174>
   1b32c:	add	r3, pc, r3
   1b330:	ldr	r3, [r3]
   1b334:	cmp	r3, #0
   1b338:	beq	1b384 <sfbpf_pop_buffer_state+0x144>
   1b33c:	ldr	r3, [pc, #116]	; 1b3b8 <sfbpf_pop_buffer_state+0x178>
   1b340:	add	r3, pc, r3
   1b344:	ldr	r2, [r3]
   1b348:	ldr	r3, [pc, #108]	; 1b3bc <sfbpf_pop_buffer_state+0x17c>
   1b34c:	add	r3, pc, r3
   1b350:	ldr	r3, [r3]
   1b354:	lsl	r3, r3, #2
   1b358:	add	r3, r2, r3
   1b35c:	ldr	r3, [r3]
   1b360:	cmp	r3, #0
   1b364:	beq	1b384 <sfbpf_pop_buffer_state+0x144>
   1b368:	bl	1abbc <sfbpf__load_buffer_state>
   1b36c:	ldr	r3, [pc, #76]	; 1b3c0 <sfbpf_pop_buffer_state+0x180>
   1b370:	add	r3, pc, r3
   1b374:	mov	r2, #1
   1b378:	str	r2, [r3]
   1b37c:	b	1b384 <sfbpf_pop_buffer_state+0x144>
   1b380:	nop			; (mov r0, r0)
   1b384:	pop	{fp, pc}
   1b388:	.word	0x0001f914
   1b38c:	.word	0x0001f900
   1b390:	.word	0x0001f8ec
   1b394:	.word	0x0001f8d4
   1b398:	.word	0x0001f8c0
   1b39c:	.word	0x0001f8ac
   1b3a0:	.word	0x0001f88c
   1b3a4:	.word	0x0001f878
   1b3a8:	.word	0x0001f85c
   1b3ac:	.word	0x0001f848
   1b3b0:	.word	0x0001f838
   1b3b4:	.word	0x0001f834
   1b3b8:	.word	0x0001f820
   1b3bc:	.word	0x0001f80c
   1b3c0:	.word	0x0001f808

0001b3c4 <sfbpf_ensure_buffer_stack>:
   1b3c4:	push	{fp, lr}
   1b3c8:	add	fp, sp, #4
   1b3cc:	sub	sp, sp, #8
   1b3d0:	ldr	r3, [pc, #384]	; 1b558 <sfbpf_ensure_buffer_stack+0x194>
   1b3d4:	add	r3, pc, r3
   1b3d8:	ldr	r3, [r3]
   1b3dc:	cmp	r3, #0
   1b3e0:	bne	1b474 <sfbpf_ensure_buffer_stack+0xb0>
   1b3e4:	mov	r3, #1
   1b3e8:	str	r3, [fp, #-8]
   1b3ec:	ldr	r3, [fp, #-8]
   1b3f0:	lsl	r3, r3, #2
   1b3f4:	mov	r0, r3
   1b3f8:	bl	1ba8c <sfbpf_alloc>
   1b3fc:	mov	r2, r0
   1b400:	ldr	r3, [pc, #340]	; 1b55c <sfbpf_ensure_buffer_stack+0x198>
   1b404:	add	r3, pc, r3
   1b408:	str	r2, [r3]
   1b40c:	ldr	r3, [pc, #332]	; 1b560 <sfbpf_ensure_buffer_stack+0x19c>
   1b410:	add	r3, pc, r3
   1b414:	ldr	r3, [r3]
   1b418:	cmp	r3, #0
   1b41c:	bne	1b430 <sfbpf_ensure_buffer_stack+0x6c>
   1b420:	ldr	r3, [pc, #316]	; 1b564 <sfbpf_ensure_buffer_stack+0x1a0>
   1b424:	add	r3, pc, r3
   1b428:	mov	r0, r3
   1b42c:	bl	1b80c <yy_fatal_error>
   1b430:	ldr	r3, [pc, #304]	; 1b568 <sfbpf_ensure_buffer_stack+0x1a4>
   1b434:	add	r3, pc, r3
   1b438:	ldr	r0, [r3]
   1b43c:	ldr	r3, [fp, #-8]
   1b440:	lsl	r3, r3, #2
   1b444:	mov	r2, r3
   1b448:	mov	r1, #0
   1b44c:	bl	ef4 <memset@plt>
   1b450:	ldr	r3, [pc, #276]	; 1b56c <sfbpf_ensure_buffer_stack+0x1a8>
   1b454:	add	r3, pc, r3
   1b458:	ldr	r2, [fp, #-8]
   1b45c:	str	r2, [r3]
   1b460:	ldr	r3, [pc, #264]	; 1b570 <sfbpf_ensure_buffer_stack+0x1ac>
   1b464:	add	r3, pc, r3
   1b468:	mov	r2, #0
   1b46c:	str	r2, [r3]
   1b470:	b	1b550 <sfbpf_ensure_buffer_stack+0x18c>
   1b474:	ldr	r3, [pc, #248]	; 1b574 <sfbpf_ensure_buffer_stack+0x1b0>
   1b478:	add	r3, pc, r3
   1b47c:	ldr	r3, [r3]
   1b480:	sub	r2, r3, #1
   1b484:	ldr	r3, [pc, #236]	; 1b578 <sfbpf_ensure_buffer_stack+0x1b4>
   1b488:	add	r3, pc, r3
   1b48c:	ldr	r3, [r3]
   1b490:	cmp	r2, r3
   1b494:	bhi	1b550 <sfbpf_ensure_buffer_stack+0x18c>
   1b498:	mov	r3, #8
   1b49c:	str	r3, [fp, #-12]
   1b4a0:	ldr	r3, [pc, #212]	; 1b57c <sfbpf_ensure_buffer_stack+0x1b8>
   1b4a4:	add	r3, pc, r3
   1b4a8:	ldr	r2, [r3]
   1b4ac:	ldr	r3, [fp, #-12]
   1b4b0:	add	r3, r2, r3
   1b4b4:	str	r3, [fp, #-8]
   1b4b8:	ldr	r3, [pc, #192]	; 1b580 <sfbpf_ensure_buffer_stack+0x1bc>
   1b4bc:	add	r3, pc, r3
   1b4c0:	ldr	r2, [r3]
   1b4c4:	ldr	r3, [fp, #-8]
   1b4c8:	lsl	r3, r3, #2
   1b4cc:	mov	r1, r3
   1b4d0:	mov	r0, r2
   1b4d4:	bl	1bab4 <sfbpf_realloc>
   1b4d8:	mov	r2, r0
   1b4dc:	ldr	r3, [pc, #160]	; 1b584 <sfbpf_ensure_buffer_stack+0x1c0>
   1b4e0:	add	r3, pc, r3
   1b4e4:	str	r2, [r3]
   1b4e8:	ldr	r3, [pc, #152]	; 1b588 <sfbpf_ensure_buffer_stack+0x1c4>
   1b4ec:	add	r3, pc, r3
   1b4f0:	ldr	r3, [r3]
   1b4f4:	cmp	r3, #0
   1b4f8:	bne	1b50c <sfbpf_ensure_buffer_stack+0x148>
   1b4fc:	ldr	r3, [pc, #136]	; 1b58c <sfbpf_ensure_buffer_stack+0x1c8>
   1b500:	add	r3, pc, r3
   1b504:	mov	r0, r3
   1b508:	bl	1b80c <yy_fatal_error>
   1b50c:	ldr	r3, [pc, #124]	; 1b590 <sfbpf_ensure_buffer_stack+0x1cc>
   1b510:	add	r3, pc, r3
   1b514:	ldr	r2, [r3]
   1b518:	ldr	r3, [pc, #116]	; 1b594 <sfbpf_ensure_buffer_stack+0x1d0>
   1b51c:	add	r3, pc, r3
   1b520:	ldr	r3, [r3]
   1b524:	lsl	r3, r3, #2
   1b528:	add	r0, r2, r3
   1b52c:	ldr	r3, [fp, #-12]
   1b530:	lsl	r3, r3, #2
   1b534:	mov	r2, r3
   1b538:	mov	r1, #0
   1b53c:	bl	ef4 <memset@plt>
   1b540:	ldr	r3, [pc, #80]	; 1b598 <sfbpf_ensure_buffer_stack+0x1d4>
   1b544:	add	r3, pc, r3
   1b548:	ldr	r2, [fp, #-8]
   1b54c:	str	r2, [r3]
   1b550:	sub	sp, fp, #4
   1b554:	pop	{fp, pc}
   1b558:	.word	0x0001f78c
   1b55c:	.word	0x0001f75c
   1b560:	.word	0x0001f750
   1b564:	.word	0x0000dfc4
   1b568:	.word	0x0001f72c
   1b56c:	.word	0x0001f708
   1b570:	.word	0x0001f6f4
   1b574:	.word	0x0001f6e4
   1b578:	.word	0x0001f6d0
   1b57c:	.word	0x0001f6b8
   1b580:	.word	0x0001f6a4
   1b584:	.word	0x0001f680
   1b588:	.word	0x0001f674
   1b58c:	.word	0x0000dee8
   1b590:	.word	0x0001f650
   1b594:	.word	0x0001f640
   1b598:	.word	0x0001f618

0001b59c <sfbpf__scan_buffer>:
   1b59c:	push	{fp, lr}
   1b5a0:	add	fp, sp, #4
   1b5a4:	sub	sp, sp, #16
   1b5a8:	str	r0, [fp, #-16]
   1b5ac:	str	r1, [fp, #-20]	; 0xffffffec
   1b5b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5b4:	cmp	r3, #1
   1b5b8:	bls	1b5f4 <sfbpf__scan_buffer+0x58>
   1b5bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5c0:	sub	r3, r3, #2
   1b5c4:	ldr	r2, [fp, #-16]
   1b5c8:	add	r3, r2, r3
   1b5cc:	ldrb	r3, [r3]
   1b5d0:	cmp	r3, #0
   1b5d4:	bne	1b5f4 <sfbpf__scan_buffer+0x58>
   1b5d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5dc:	sub	r3, r3, #1
   1b5e0:	ldr	r2, [fp, #-16]
   1b5e4:	add	r3, r2, r3
   1b5e8:	ldrb	r3, [r3]
   1b5ec:	cmp	r3, #0
   1b5f0:	beq	1b5fc <sfbpf__scan_buffer+0x60>
   1b5f4:	mov	r3, #0
   1b5f8:	b	1b6b8 <sfbpf__scan_buffer+0x11c>
   1b5fc:	mov	r0, #48	; 0x30
   1b600:	bl	1ba8c <sfbpf_alloc>
   1b604:	str	r0, [fp, #-8]
   1b608:	ldr	r3, [fp, #-8]
   1b60c:	cmp	r3, #0
   1b610:	bne	1b624 <sfbpf__scan_buffer+0x88>
   1b614:	ldr	r3, [pc, #168]	; 1b6c4 <sfbpf__scan_buffer+0x128>
   1b618:	add	r3, pc, r3
   1b61c:	mov	r0, r3
   1b620:	bl	1b80c <yy_fatal_error>
   1b624:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b628:	sub	r3, r3, #2
   1b62c:	mov	r2, r3
   1b630:	ldr	r3, [fp, #-8]
   1b634:	str	r2, [r3, #12]
   1b638:	ldr	r3, [fp, #-8]
   1b63c:	ldr	r2, [fp, #-16]
   1b640:	str	r2, [r3, #4]
   1b644:	ldr	r3, [fp, #-8]
   1b648:	ldr	r2, [r3, #4]
   1b64c:	ldr	r3, [fp, #-8]
   1b650:	str	r2, [r3, #8]
   1b654:	ldr	r3, [fp, #-8]
   1b658:	mov	r2, #0
   1b65c:	str	r2, [r3, #20]
   1b660:	ldr	r3, [fp, #-8]
   1b664:	mov	r2, #0
   1b668:	str	r2, [r3]
   1b66c:	ldr	r3, [fp, #-8]
   1b670:	ldr	r2, [r3, #12]
   1b674:	ldr	r3, [fp, #-8]
   1b678:	str	r2, [r3, #16]
   1b67c:	ldr	r3, [fp, #-8]
   1b680:	mov	r2, #0
   1b684:	str	r2, [r3, #24]
   1b688:	ldr	r3, [fp, #-8]
   1b68c:	mov	r2, #1
   1b690:	str	r2, [r3, #28]
   1b694:	ldr	r3, [fp, #-8]
   1b698:	mov	r2, #0
   1b69c:	str	r2, [r3, #40]	; 0x28
   1b6a0:	ldr	r3, [fp, #-8]
   1b6a4:	mov	r2, #0
   1b6a8:	str	r2, [r3, #44]	; 0x2c
   1b6ac:	ldr	r0, [fp, #-8]
   1b6b0:	bl	1aa08 <sfbpf__switch_to_buffer>
   1b6b4:	ldr	r3, [fp, #-8]
   1b6b8:	mov	r0, r3
   1b6bc:	sub	sp, fp, #4
   1b6c0:	pop	{fp, pc}
   1b6c4:	.word	0x0000de04

0001b6c8 <sfbpf__scan_string>:
   1b6c8:	push	{fp, lr}
   1b6cc:	add	fp, sp, #4
   1b6d0:	sub	sp, sp, #8
   1b6d4:	str	r0, [fp, #-8]
   1b6d8:	ldr	r0, [fp, #-8]
   1b6dc:	bl	eb8 <strlen@plt>
   1b6e0:	mov	r3, r0
   1b6e4:	mov	r1, r3
   1b6e8:	ldr	r0, [fp, #-8]
   1b6ec:	bl	1b700 <sfbpf__scan_bytes>
   1b6f0:	mov	r3, r0
   1b6f4:	mov	r0, r3
   1b6f8:	sub	sp, fp, #4
   1b6fc:	pop	{fp, pc}

0001b700 <sfbpf__scan_bytes>:
   1b700:	push	{fp, lr}
   1b704:	add	fp, sp, #4
   1b708:	sub	sp, sp, #24
   1b70c:	str	r0, [fp, #-24]	; 0xffffffe8
   1b710:	str	r1, [fp, #-28]	; 0xffffffe4
   1b714:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b718:	add	r3, r3, #2
   1b71c:	str	r3, [fp, #-12]
   1b720:	ldr	r0, [fp, #-12]
   1b724:	bl	1ba8c <sfbpf_alloc>
   1b728:	str	r0, [fp, #-16]
   1b72c:	ldr	r3, [fp, #-16]
   1b730:	cmp	r3, #0
   1b734:	bne	1b748 <sfbpf__scan_bytes+0x48>
   1b738:	ldr	r3, [pc, #196]	; 1b804 <sfbpf__scan_bytes+0x104>
   1b73c:	add	r3, pc, r3
   1b740:	mov	r0, r3
   1b744:	bl	1b80c <yy_fatal_error>
   1b748:	mov	r3, #0
   1b74c:	str	r3, [fp, #-8]
   1b750:	b	1b780 <sfbpf__scan_bytes+0x80>
   1b754:	ldr	r3, [fp, #-8]
   1b758:	ldr	r2, [fp, #-16]
   1b75c:	add	r3, r2, r3
   1b760:	ldr	r2, [fp, #-8]
   1b764:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1b768:	add	r2, r1, r2
   1b76c:	ldrb	r2, [r2]
   1b770:	strb	r2, [r3]
   1b774:	ldr	r3, [fp, #-8]
   1b778:	add	r3, r3, #1
   1b77c:	str	r3, [fp, #-8]
   1b780:	ldr	r2, [fp, #-8]
   1b784:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b788:	cmp	r2, r3
   1b78c:	blt	1b754 <sfbpf__scan_bytes+0x54>
   1b790:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b794:	ldr	r2, [fp, #-16]
   1b798:	add	r2, r2, r3
   1b79c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b7a0:	add	r3, r3, #1
   1b7a4:	ldr	r1, [fp, #-16]
   1b7a8:	add	r3, r1, r3
   1b7ac:	mov	r1, #0
   1b7b0:	strb	r1, [r3]
   1b7b4:	ldrb	r3, [r3]
   1b7b8:	strb	r3, [r2]
   1b7bc:	ldr	r1, [fp, #-12]
   1b7c0:	ldr	r0, [fp, #-16]
   1b7c4:	bl	1b59c <sfbpf__scan_buffer>
   1b7c8:	str	r0, [fp, #-20]	; 0xffffffec
   1b7cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7d0:	cmp	r3, #0
   1b7d4:	bne	1b7e8 <sfbpf__scan_bytes+0xe8>
   1b7d8:	ldr	r3, [pc, #40]	; 1b808 <sfbpf__scan_bytes+0x108>
   1b7dc:	add	r3, pc, r3
   1b7e0:	mov	r0, r3
   1b7e4:	bl	1b80c <yy_fatal_error>
   1b7e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7ec:	mov	r2, #1
   1b7f0:	str	r2, [r3, #20]
   1b7f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7f8:	mov	r0, r3
   1b7fc:	sub	sp, fp, #4
   1b800:	pop	{fp, pc}
   1b804:	.word	0x0000dd0c
   1b808:	.word	0x0000dc98

0001b80c <yy_fatal_error>:
   1b80c:	push	{fp, lr}
   1b810:	add	fp, sp, #4
   1b814:	sub	sp, sp, #8
   1b818:	str	r0, [fp, #-8]
   1b81c:	ldr	r2, [pc, #40]	; 1b84c <yy_fatal_error+0x40>
   1b820:	add	r2, pc, r2
   1b824:	ldr	r3, [pc, #36]	; 1b850 <yy_fatal_error+0x44>
   1b828:	ldr	r3, [r2, r3]
   1b82c:	ldr	r3, [r3]
   1b830:	ldr	r2, [fp, #-8]
   1b834:	ldr	r1, [pc, #24]	; 1b854 <yy_fatal_error+0x48>
   1b838:	add	r1, pc, r1
   1b83c:	mov	r0, r3
   1b840:	bl	ed0 <fprintf@plt>
   1b844:	mov	r0, #2
   1b848:	bl	eac <exit@plt>
   1b84c:	.word	0x0001e7d8
   1b850:	.word	0x000000e0
   1b854:	.word	0x0000dc5c

0001b858 <sfbpf_get_debug>:
   1b858:	push	{fp}		; (str fp, [sp, #-4]!)
   1b85c:	add	fp, sp, #0
   1b860:	ldr	r3, [pc, #20]	; 1b87c <sfbpf_get_debug+0x24>
   1b864:	add	r3, pc, r3
   1b868:	ldr	r3, [r3]
   1b86c:	mov	r0, r3
   1b870:	add	sp, fp, #0
   1b874:	pop	{fp}		; (ldr fp, [sp], #4)
   1b878:	bx	lr
   1b87c:	.word	0x0001f2f0

0001b880 <sfbpf_set_debug>:
   1b880:	push	{fp}		; (str fp, [sp, #-4]!)
   1b884:	add	fp, sp, #0
   1b888:	sub	sp, sp, #12
   1b88c:	str	r0, [fp, #-8]
   1b890:	ldr	r3, [pc, #24]	; 1b8b0 <sfbpf_set_debug+0x30>
   1b894:	add	r3, pc, r3
   1b898:	ldr	r2, [fp, #-8]
   1b89c:	str	r2, [r3]
   1b8a0:	nop			; (mov r0, r0)
   1b8a4:	add	sp, fp, #0
   1b8a8:	pop	{fp}		; (ldr fp, [sp], #4)
   1b8ac:	bx	lr
   1b8b0:	.word	0x0001f2c0

0001b8b4 <yy_init_globals>:
   1b8b4:	push	{fp}		; (str fp, [sp, #-4]!)
   1b8b8:	add	fp, sp, #0
   1b8bc:	ldr	r3, [pc, #140]	; 1b950 <yy_init_globals+0x9c>
   1b8c0:	add	r3, pc, r3
   1b8c4:	mov	r2, #0
   1b8c8:	str	r2, [r3]
   1b8cc:	ldr	r3, [pc, #128]	; 1b954 <yy_init_globals+0xa0>
   1b8d0:	add	r3, pc, r3
   1b8d4:	mov	r2, #0
   1b8d8:	str	r2, [r3]
   1b8dc:	ldr	r3, [pc, #116]	; 1b958 <yy_init_globals+0xa4>
   1b8e0:	add	r3, pc, r3
   1b8e4:	mov	r2, #0
   1b8e8:	str	r2, [r3]
   1b8ec:	ldr	r3, [pc, #104]	; 1b95c <yy_init_globals+0xa8>
   1b8f0:	add	r3, pc, r3
   1b8f4:	mov	r2, #0
   1b8f8:	str	r2, [r3]
   1b8fc:	ldr	r3, [pc, #92]	; 1b960 <yy_init_globals+0xac>
   1b900:	add	r3, pc, r3
   1b904:	mov	r2, #0
   1b908:	str	r2, [r3]
   1b90c:	ldr	r3, [pc, #80]	; 1b964 <yy_init_globals+0xb0>
   1b910:	add	r3, pc, r3
   1b914:	mov	r2, #0
   1b918:	str	r2, [r3]
   1b91c:	ldr	r3, [pc, #68]	; 1b968 <yy_init_globals+0xb4>
   1b920:	add	r3, pc, r3
   1b924:	mov	r2, #0
   1b928:	str	r2, [r3]
   1b92c:	ldr	r3, [pc, #56]	; 1b96c <yy_init_globals+0xb8>
   1b930:	add	r3, pc, r3
   1b934:	mov	r2, #0
   1b938:	str	r2, [r3]
   1b93c:	mov	r3, #0
   1b940:	mov	r0, r3
   1b944:	add	sp, fp, #0
   1b948:	pop	{fp}		; (ldr fp, [sp], #4)
   1b94c:	bx	lr
   1b950:	.word	0x0001f2a0
   1b954:	.word	0x0001f288
   1b958:	.word	0x0001f27c
   1b95c:	.word	0x0001f27c
   1b960:	.word	0x0001f270
   1b964:	.word	0x0001f264
   1b968:	.word	0x0001f22c
   1b96c:	.word	0x0001f220

0001b970 <sfbpf_lex_destroy>:
   1b970:	push	{fp, lr}
   1b974:	add	fp, sp, #4
   1b978:	b	1b9f0 <sfbpf_lex_destroy+0x80>
   1b97c:	ldr	r3, [pc, #224]	; 1ba64 <sfbpf_lex_destroy+0xf4>
   1b980:	add	r3, pc, r3
   1b984:	ldr	r3, [r3]
   1b988:	cmp	r3, #0
   1b98c:	beq	1b9b8 <sfbpf_lex_destroy+0x48>
   1b990:	ldr	r3, [pc, #208]	; 1ba68 <sfbpf_lex_destroy+0xf8>
   1b994:	add	r3, pc, r3
   1b998:	ldr	r2, [r3]
   1b99c:	ldr	r3, [pc, #200]	; 1ba6c <sfbpf_lex_destroy+0xfc>
   1b9a0:	add	r3, pc, r3
   1b9a4:	ldr	r3, [r3]
   1b9a8:	lsl	r3, r3, #2
   1b9ac:	add	r3, r2, r3
   1b9b0:	ldr	r3, [r3]
   1b9b4:	b	1b9bc <sfbpf_lex_destroy+0x4c>
   1b9b8:	mov	r3, #0
   1b9bc:	mov	r0, r3
   1b9c0:	bl	1ad9c <sfbpf__delete_buffer>
   1b9c4:	ldr	r3, [pc, #164]	; 1ba70 <sfbpf_lex_destroy+0x100>
   1b9c8:	add	r3, pc, r3
   1b9cc:	ldr	r2, [r3]
   1b9d0:	ldr	r3, [pc, #156]	; 1ba74 <sfbpf_lex_destroy+0x104>
   1b9d4:	add	r3, pc, r3
   1b9d8:	ldr	r3, [r3]
   1b9dc:	lsl	r3, r3, #2
   1b9e0:	add	r3, r2, r3
   1b9e4:	mov	r2, #0
   1b9e8:	str	r2, [r3]
   1b9ec:	bl	1b240 <sfbpf_pop_buffer_state>
   1b9f0:	ldr	r3, [pc, #128]	; 1ba78 <sfbpf_lex_destroy+0x108>
   1b9f4:	add	r3, pc, r3
   1b9f8:	ldr	r3, [r3]
   1b9fc:	cmp	r3, #0
   1ba00:	beq	1ba30 <sfbpf_lex_destroy+0xc0>
   1ba04:	ldr	r3, [pc, #112]	; 1ba7c <sfbpf_lex_destroy+0x10c>
   1ba08:	add	r3, pc, r3
   1ba0c:	ldr	r2, [r3]
   1ba10:	ldr	r3, [pc, #104]	; 1ba80 <sfbpf_lex_destroy+0x110>
   1ba14:	add	r3, pc, r3
   1ba18:	ldr	r3, [r3]
   1ba1c:	lsl	r3, r3, #2
   1ba20:	add	r3, r2, r3
   1ba24:	ldr	r3, [r3]
   1ba28:	cmp	r3, #0
   1ba2c:	bne	1b97c <sfbpf_lex_destroy+0xc>
   1ba30:	ldr	r3, [pc, #76]	; 1ba84 <sfbpf_lex_destroy+0x114>
   1ba34:	add	r3, pc, r3
   1ba38:	ldr	r3, [r3]
   1ba3c:	mov	r0, r3
   1ba40:	bl	1bae4 <sfbpf_free>
   1ba44:	ldr	r3, [pc, #60]	; 1ba88 <sfbpf_lex_destroy+0x118>
   1ba48:	add	r3, pc, r3
   1ba4c:	mov	r2, #0
   1ba50:	str	r2, [r3]
   1ba54:	bl	1b8b4 <yy_init_globals>
   1ba58:	mov	r3, #0
   1ba5c:	mov	r0, r3
   1ba60:	pop	{fp, pc}
   1ba64:	.word	0x0001f1e0
   1ba68:	.word	0x0001f1cc
   1ba6c:	.word	0x0001f1b8
   1ba70:	.word	0x0001f198
   1ba74:	.word	0x0001f184
   1ba78:	.word	0x0001f16c
   1ba7c:	.word	0x0001f158
   1ba80:	.word	0x0001f144
   1ba84:	.word	0x0001f12c
   1ba88:	.word	0x0001f118

0001ba8c <sfbpf_alloc>:
   1ba8c:	push	{fp, lr}
   1ba90:	add	fp, sp, #4
   1ba94:	sub	sp, sp, #8
   1ba98:	str	r0, [fp, #-8]
   1ba9c:	ldr	r0, [fp, #-8]
   1baa0:	bl	e7c <malloc@plt>
   1baa4:	mov	r3, r0
   1baa8:	mov	r0, r3
   1baac:	sub	sp, fp, #4
   1bab0:	pop	{fp, pc}

0001bab4 <sfbpf_realloc>:
   1bab4:	push	{fp, lr}
   1bab8:	add	fp, sp, #4
   1babc:	sub	sp, sp, #8
   1bac0:	str	r0, [fp, #-8]
   1bac4:	str	r1, [fp, #-12]
   1bac8:	ldr	r1, [fp, #-12]
   1bacc:	ldr	r0, [fp, #-8]
   1bad0:	bl	e4c <realloc@plt>
   1bad4:	mov	r3, r0
   1bad8:	mov	r0, r3
   1badc:	sub	sp, fp, #4
   1bae0:	pop	{fp, pc}

0001bae4 <sfbpf_free>:
   1bae4:	push	{fp, lr}
   1bae8:	add	fp, sp, #4
   1baec:	sub	sp, sp, #8
   1baf0:	str	r0, [fp, #-8]
   1baf4:	ldr	r0, [fp, #-8]
   1baf8:	bl	e04 <free@plt>
   1bafc:	nop			; (mov r0, r0)
   1bb00:	sub	sp, fp, #4
   1bb04:	pop	{fp, pc}

0001bb08 <sf_lex_init>:
   1bb08:	push	{fp, lr}
   1bb0c:	add	fp, sp, #4
   1bb10:	sub	sp, sp, #8
   1bb14:	str	r0, [fp, #-8]
   1bb18:	ldr	r0, [fp, #-8]
   1bb1c:	bl	1b6c8 <sfbpf__scan_string>
   1bb20:	mov	r2, r0
   1bb24:	ldr	r3, [pc, #16]	; 1bb3c <sf_lex_init+0x34>
   1bb28:	add	r3, pc, r3
   1bb2c:	str	r2, [r3]
   1bb30:	nop			; (mov r0, r0)
   1bb34:	sub	sp, fp, #4
   1bb38:	pop	{fp, pc}
   1bb3c:	.word	0x0001f05c

0001bb40 <sf_lex_cleanup>:
   1bb40:	push	{fp, lr}
   1bb44:	add	fp, sp, #4
   1bb48:	ldr	r3, [pc, #56]	; 1bb88 <sf_lex_cleanup+0x48>
   1bb4c:	add	r3, pc, r3
   1bb50:	ldr	r3, [r3]
   1bb54:	cmp	r3, #0
   1bb58:	beq	1bb70 <sf_lex_cleanup+0x30>
   1bb5c:	ldr	r3, [pc, #40]	; 1bb8c <sf_lex_cleanup+0x4c>
   1bb60:	add	r3, pc, r3
   1bb64:	ldr	r3, [r3]
   1bb68:	mov	r0, r3
   1bb6c:	bl	1ad9c <sfbpf__delete_buffer>
   1bb70:	ldr	r3, [pc, #24]	; 1bb90 <sf_lex_cleanup+0x50>
   1bb74:	add	r3, pc, r3
   1bb78:	mov	r2, #0
   1bb7c:	str	r2, [r3]
   1bb80:	nop			; (mov r0, r0)
   1bb84:	pop	{fp, pc}
   1bb88:	.word	0x0001f038
   1bb8c:	.word	0x0001f024
   1bb90:	.word	0x0001f010

0001bb94 <sfbpf_wrap>:
   1bb94:	push	{fp}		; (str fp, [sp, #-4]!)
   1bb98:	add	fp, sp, #0
   1bb9c:	mov	r3, #1
   1bba0:	mov	r0, r3
   1bba4:	add	sp, fp, #0
   1bba8:	pop	{fp}		; (ldr fp, [sp], #4)
   1bbac:	bx	lr

0001bbb0 <xdtoi>:
   1bbb0:	push	{r4, r5, fp, lr}
   1bbb4:	add	fp, sp, #12
   1bbb8:	mov	r4, r0
   1bbbc:	bl	ea0 <__ctype_b_loc@plt>
   1bbc0:	mov	r3, r0
   1bbc4:	ldr	r2, [r3]
   1bbc8:	mov	r3, r4
   1bbcc:	lsl	r3, r3, #1
   1bbd0:	add	r3, r2, r3
   1bbd4:	ldrh	r3, [r3]
   1bbd8:	and	r3, r3, #2048	; 0x800
   1bbdc:	cmp	r3, #0
   1bbe0:	beq	1bbec <xdtoi+0x3c>
   1bbe4:	sub	r3, r4, #48	; 0x30
   1bbe8:	b	1bc20 <xdtoi+0x70>
   1bbec:	bl	ea0 <__ctype_b_loc@plt>
   1bbf0:	mov	r3, r0
   1bbf4:	ldr	r2, [r3]
   1bbf8:	mov	r3, r4
   1bbfc:	lsl	r3, r3, #1
   1bc00:	add	r3, r2, r3
   1bc04:	ldrh	r3, [r3]
   1bc08:	and	r3, r3, #512	; 0x200
   1bc0c:	cmp	r3, #0
   1bc10:	beq	1bc1c <xdtoi+0x6c>
   1bc14:	sub	r3, r4, #87	; 0x57
   1bc18:	b	1bc20 <xdtoi+0x70>
   1bc1c:	sub	r3, r4, #55	; 0x37
   1bc20:	mov	r0, r3
   1bc24:	pop	{r4, r5, fp, pc}

0001bc28 <stoi>:
   1bc28:	push	{r4, fp, lr}
   1bc2c:	add	fp, sp, #8
   1bc30:	sub	sp, sp, #20
   1bc34:	str	r0, [fp, #-24]	; 0xffffffe8
   1bc38:	mov	r3, #10
   1bc3c:	str	r3, [fp, #-16]
   1bc40:	mov	r3, #0
   1bc44:	str	r3, [fp, #-20]	; 0xffffffec
   1bc48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bc4c:	ldrb	r3, [r3]
   1bc50:	cmp	r3, #48	; 0x30
   1bc54:	bne	1bce0 <stoi+0xb8>
   1bc58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bc5c:	add	r3, r3, #1
   1bc60:	ldrb	r3, [r3]
   1bc64:	cmp	r3, #120	; 0x78
   1bc68:	beq	1bc80 <stoi+0x58>
   1bc6c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bc70:	add	r3, r3, #1
   1bc74:	ldrb	r3, [r3]
   1bc78:	cmp	r3, #88	; 0x58
   1bc7c:	bne	1bc98 <stoi+0x70>
   1bc80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bc84:	add	r3, r3, #2
   1bc88:	str	r3, [fp, #-24]	; 0xffffffe8
   1bc8c:	mov	r3, #16
   1bc90:	str	r3, [fp, #-16]
   1bc94:	b	1bcac <stoi+0x84>
   1bc98:	mov	r3, #8
   1bc9c:	str	r3, [fp, #-16]
   1bca0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bca4:	add	r3, r3, #1
   1bca8:	str	r3, [fp, #-24]	; 0xffffffe8
   1bcac:	b	1bce0 <stoi+0xb8>
   1bcb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcb4:	ldr	r2, [fp, #-16]
   1bcb8:	mul	r4, r2, r3
   1bcbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bcc0:	add	r2, r3, #1
   1bcc4:	str	r2, [fp, #-24]	; 0xffffffe8
   1bcc8:	ldrb	r3, [r3]
   1bccc:	mov	r0, r3
   1bcd0:	bl	1bbb0 <xdtoi>
   1bcd4:	mov	r3, r0
   1bcd8:	add	r3, r4, r3
   1bcdc:	str	r3, [fp, #-20]	; 0xffffffec
   1bce0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bce4:	ldrb	r3, [r3]
   1bce8:	cmp	r3, #0
   1bcec:	bne	1bcb0 <stoi+0x88>
   1bcf0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcf4:	mov	r0, r3
   1bcf8:	sub	sp, fp, #8
   1bcfc:	pop	{r4, fp, pc}

0001bd00 <__udivsi3>:
   1bd00:	subs	r2, r1, #1
   1bd04:	bxeq	lr
   1bd08:	bcc	1bee0 <__udivsi3+0x1e0>
   1bd0c:	cmp	r0, r1
   1bd10:	bls	1bec4 <__udivsi3+0x1c4>
   1bd14:	tst	r1, r2
   1bd18:	beq	1bed0 <__udivsi3+0x1d0>
   1bd1c:	clz	r3, r0
   1bd20:	clz	r2, r1
   1bd24:	sub	r3, r2, r3
   1bd28:	rsbs	r3, r3, #31
   1bd2c:	addne	r3, r3, r3, lsl #1
   1bd30:	mov	r2, #0
   1bd34:	addne	pc, pc, r3, lsl #2
   1bd38:	nop			; (mov r0, r0)
   1bd3c:	cmp	r0, r1, lsl #31
   1bd40:	adc	r2, r2, r2
   1bd44:	subcs	r0, r0, r1, lsl #31
   1bd48:	cmp	r0, r1, lsl #30
   1bd4c:	adc	r2, r2, r2
   1bd50:	subcs	r0, r0, r1, lsl #30
   1bd54:	cmp	r0, r1, lsl #29
   1bd58:	adc	r2, r2, r2
   1bd5c:	subcs	r0, r0, r1, lsl #29
   1bd60:	cmp	r0, r1, lsl #28
   1bd64:	adc	r2, r2, r2
   1bd68:	subcs	r0, r0, r1, lsl #28
   1bd6c:	cmp	r0, r1, lsl #27
   1bd70:	adc	r2, r2, r2
   1bd74:	subcs	r0, r0, r1, lsl #27
   1bd78:	cmp	r0, r1, lsl #26
   1bd7c:	adc	r2, r2, r2
   1bd80:	subcs	r0, r0, r1, lsl #26
   1bd84:	cmp	r0, r1, lsl #25
   1bd88:	adc	r2, r2, r2
   1bd8c:	subcs	r0, r0, r1, lsl #25
   1bd90:	cmp	r0, r1, lsl #24
   1bd94:	adc	r2, r2, r2
   1bd98:	subcs	r0, r0, r1, lsl #24
   1bd9c:	cmp	r0, r1, lsl #23
   1bda0:	adc	r2, r2, r2
   1bda4:	subcs	r0, r0, r1, lsl #23
   1bda8:	cmp	r0, r1, lsl #22
   1bdac:	adc	r2, r2, r2
   1bdb0:	subcs	r0, r0, r1, lsl #22
   1bdb4:	cmp	r0, r1, lsl #21
   1bdb8:	adc	r2, r2, r2
   1bdbc:	subcs	r0, r0, r1, lsl #21
   1bdc0:	cmp	r0, r1, lsl #20
   1bdc4:	adc	r2, r2, r2
   1bdc8:	subcs	r0, r0, r1, lsl #20
   1bdcc:	cmp	r0, r1, lsl #19
   1bdd0:	adc	r2, r2, r2
   1bdd4:	subcs	r0, r0, r1, lsl #19
   1bdd8:	cmp	r0, r1, lsl #18
   1bddc:	adc	r2, r2, r2
   1bde0:	subcs	r0, r0, r1, lsl #18
   1bde4:	cmp	r0, r1, lsl #17
   1bde8:	adc	r2, r2, r2
   1bdec:	subcs	r0, r0, r1, lsl #17
   1bdf0:	cmp	r0, r1, lsl #16
   1bdf4:	adc	r2, r2, r2
   1bdf8:	subcs	r0, r0, r1, lsl #16
   1bdfc:	cmp	r0, r1, lsl #15
   1be00:	adc	r2, r2, r2
   1be04:	subcs	r0, r0, r1, lsl #15
   1be08:	cmp	r0, r1, lsl #14
   1be0c:	adc	r2, r2, r2
   1be10:	subcs	r0, r0, r1, lsl #14
   1be14:	cmp	r0, r1, lsl #13
   1be18:	adc	r2, r2, r2
   1be1c:	subcs	r0, r0, r1, lsl #13
   1be20:	cmp	r0, r1, lsl #12
   1be24:	adc	r2, r2, r2
   1be28:	subcs	r0, r0, r1, lsl #12
   1be2c:	cmp	r0, r1, lsl #11
   1be30:	adc	r2, r2, r2
   1be34:	subcs	r0, r0, r1, lsl #11
   1be38:	cmp	r0, r1, lsl #10
   1be3c:	adc	r2, r2, r2
   1be40:	subcs	r0, r0, r1, lsl #10
   1be44:	cmp	r0, r1, lsl #9
   1be48:	adc	r2, r2, r2
   1be4c:	subcs	r0, r0, r1, lsl #9
   1be50:	cmp	r0, r1, lsl #8
   1be54:	adc	r2, r2, r2
   1be58:	subcs	r0, r0, r1, lsl #8
   1be5c:	cmp	r0, r1, lsl #7
   1be60:	adc	r2, r2, r2
   1be64:	subcs	r0, r0, r1, lsl #7
   1be68:	cmp	r0, r1, lsl #6
   1be6c:	adc	r2, r2, r2
   1be70:	subcs	r0, r0, r1, lsl #6
   1be74:	cmp	r0, r1, lsl #5
   1be78:	adc	r2, r2, r2
   1be7c:	subcs	r0, r0, r1, lsl #5
   1be80:	cmp	r0, r1, lsl #4
   1be84:	adc	r2, r2, r2
   1be88:	subcs	r0, r0, r1, lsl #4
   1be8c:	cmp	r0, r1, lsl #3
   1be90:	adc	r2, r2, r2
   1be94:	subcs	r0, r0, r1, lsl #3
   1be98:	cmp	r0, r1, lsl #2
   1be9c:	adc	r2, r2, r2
   1bea0:	subcs	r0, r0, r1, lsl #2
   1bea4:	cmp	r0, r1, lsl #1
   1bea8:	adc	r2, r2, r2
   1beac:	subcs	r0, r0, r1, lsl #1
   1beb0:	cmp	r0, r1
   1beb4:	adc	r2, r2, r2
   1beb8:	subcs	r0, r0, r1
   1bebc:	mov	r0, r2
   1bec0:	bx	lr
   1bec4:	moveq	r0, #1
   1bec8:	movne	r0, #0
   1becc:	bx	lr
   1bed0:	clz	r2, r1
   1bed4:	rsb	r2, r2, #31
   1bed8:	lsr	r0, r0, r2
   1bedc:	bx	lr
   1bee0:	cmp	r0, #0
   1bee4:	mvnne	r0, #0
   1bee8:	b	1bf0c <__aeabi_idiv0>

0001beec <__aeabi_uidivmod>:
   1beec:	cmp	r1, #0
   1bef0:	beq	1bee0 <__udivsi3+0x1e0>
   1bef4:	push	{r0, r1, lr}
   1bef8:	bl	1bd00 <__udivsi3>
   1befc:	pop	{r1, r2, lr}
   1bf00:	mul	r3, r2, r0
   1bf04:	sub	r1, r1, r3
   1bf08:	bx	lr

0001bf0c <__aeabi_idiv0>:
   1bf0c:	push	{r1, lr}
   1bf10:	mov	r0, #8
   1bf14:	bl	da4 <raise@plt>
   1bf18:	pop	{r1, pc}

Disassembly of section .fini:

0001bf1c <_fini>:
   1bf1c:	push	{r3, lr}
   1bf20:	pop	{r3, pc}
