graph TB
    subgraph "StellarForge Architecture"
        A[User/Application] --> B[PennyLane Interface]
        A --> C[Direct Simulator API]
        A --> D[QEC Framework]
        
        B --> E[FPGADevice Plugin]
        E --> F[QuantumCircuit]
        
        C --> F
        F --> G[FPGASimulator Engine]
        
        D --> H[Error Simulator]
        D --> I[QEC Decoders]
        D --> J[Feedback Loop]
        
        G --> K[JAX Backend]
        G --> L[NumPy Fallback]
        
        I --> M[Steane Decoder]
        I --> N[Surface Decoder]
        I --> O[Union-Find Decoder]
        
        H --> I
        I --> J
        J --> P[Correction Application]
        
        K --> Q[Parallel Processing]
        K --> R[JIT Compilation]
        
        style G fill:#00FFFF,stroke:#00CCCC,stroke-width:3px,color:#000
        style E fill:#FF00FF,stroke:#CC00CC,stroke-width:3px,color:#000
        style I fill:#39FF14,stroke:#2ECC00,stroke-width:3px,color:#000
        style K fill:#FFD700,stroke:#CCAA00,stroke-width:3px,color:#000
        style A fill:#BF00FF,stroke:#9900CC,stroke-width:2px,color:#FFF
        style F fill:#00BFFF,stroke:#0080CC,stroke-width:2px,color:#000
    end
