Info: Starting: Create simulation model
Info: qsys-generate F:\proj\maestro2\embedded\svn2\trunk\OCT_PCB_FPGA\altera\ip\config_ram.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\proj\maestro2\embedded\svn2\trunk\OCT_PCB_FPGA\altera\ip\config_ram\simulation --family="MAX 10" --part=10M25DCF256C8G
Progress: Loading ip/config_ram.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 16.1]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: config_ram: Generating config_ram "config_ram" for SIM_VERILOG
Info: onchip_flash_0: "config_ram" instantiated altera_onchip_flash "onchip_flash_0"
Info: config_ram: Done "config_ram" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=F:\proj\maestro2\embedded\svn2\trunk\OCT_PCB_FPGA\altera\ip\config_ram\config_ram.spd --output-directory=F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=F:\proj\maestro2\embedded\svn2\trunk\OCT_PCB_FPGA\altera\ip\config_ram\config_ram.spd --output-directory=F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/proj/maestro2/embedded/svn2/trunk/OCT_PCB_FPGA/altera/ip/config_ram/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\proj\maestro2\embedded\svn2\trunk\OCT_PCB_FPGA\altera\ip\config_ram.qsys --block-symbol-file --output-directory=F:\proj\maestro2\embedded\svn2\trunk\OCT_PCB_FPGA\altera\ip\config_ram --family="MAX 10" --part=10M25DCF256C8G
Progress: Loading ip/config_ram.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 16.1]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\proj\maestro2\embedded\svn2\trunk\OCT_PCB_FPGA\altera\ip\config_ram.qsys --synthesis=VERILOG --output-directory=F:\proj\maestro2\embedded\svn2\trunk\OCT_PCB_FPGA\altera\ip\config_ram\synthesis --family="MAX 10" --part=10M25DCF256C8G
Progress: Loading ip/config_ram.qsys
Progress: Reading input file
Progress: Adding onchip_flash_0 [altera_onchip_flash 16.1]
Progress: Parameterizing module onchip_flash_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: config_ram: Generating config_ram "config_ram" for QUARTUS_SYNTH
Info: onchip_flash_0: Generating top-level entity altera_onchip_flash
Info: onchip_flash_0: "config_ram" instantiated altera_onchip_flash "onchip_flash_0"
Info: config_ram: Done "config_ram" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
