Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.135 sec.
INFO-FLOW: Workspace D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls opened at Fri Aug 01 07:18:48 +0800 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.158 sec.
Execute   apply_ini D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/Components.h 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=ComponentStream.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentStream.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(11)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/ComponentStream.h 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentStream.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Type.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Type.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(12)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/Type.h 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Type.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=ComponentsStream.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentsStream.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(13)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/ComponentsStream.cpp 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentsStream.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=CNN_stream' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_stream' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
Execute     set_top CNN_stream 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       create_platform xczu19eg-ffvc1760-2-i -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
Command       create_platform done; 1.187 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.27 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=280mhz' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'clock=280mhz' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(14)
Execute     create_clock -period 280mhz 
Execute       ap_set_clock -name default -period 3.571 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.571ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.308 sec.
Execute   apply_ini D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.231 seconds; current allocated memory: 270.242 MB.
Execute       set_directive_top CNN_stream -name=CNN_stream 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'ComponentsStream.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ComponentsStream.cpp as C++
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang ComponentsStream.cpp -foptimization-record-file=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.571 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-i > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.cpp.clang.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.9 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-i > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/clang.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/.systemc_flag -fix-errors D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.228 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/all.directive.json -fix-errors D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.485 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 4.668 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.571 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-i > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.clang.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'dout' (ComponentsStream.cpp:57:50)
INFO: [HLS 200-10] Analyzing design file 'Components.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Components.cpp as C++
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang Components.cpp -foptimization-record-file=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.571 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-i > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.cpp.clang.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-i > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/clang.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/.systemc_flag -fix-errors D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.232 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/all.directive.json -fix-errors D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.224 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.clang-tidy.loop-label.err.log
Command       clang_tidy done; 4.471 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:266:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (Components.cpp:276:103)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 Components.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file Components.cpp
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.571 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-i > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.clang.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 35.036 seconds; current allocated memory: 280.914 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.g.bc" "D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/ComponentsStream.g.bc D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/Components.g.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.318 sec.
Execute       run_link_or_opt -opt -out D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.517 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.505 sec.
Execute       run_link_or_opt -opt -out D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=CNN_stream -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=CNN_stream -reflow-float-conversion -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.795 sec.
Execute       run_link_or_opt -out D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.334 sec.
Execute       run_link_or_opt -opt -out D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=CNN_stream 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=CNN_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.316 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=CNN_stream -mllvm -hls-db-dir -mllvm D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.571 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.964 -x ir D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1968.000000_DSP_1968.000000_FF_1045440.000000_LUT_522720.000000_SLICE_65340.000000_URAM_128.000000 -device-name-info=xczu19eg-ffvc1760-2-i 2> D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,325 Compile/Link D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,325 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 83,688 Unroll/Inline (step 1) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 83,688 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,702 Unroll/Inline (step 2) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,702 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,686 Unroll/Inline (step 3) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,686 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,677 Unroll/Inline (step 4) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,677 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,318 Array/Struct (step 1) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,318 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,857 Array/Struct (step 2) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,189 Array/Struct (step 3) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,189 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,145 Array/Struct (step 4) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,145 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,036 Array/Struct (step 5) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,036 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,108 Performance (step 1) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,108 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,982 Performance (step 2) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,982 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 9,314 Performance (step 3) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,314 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,000 Performance (step 4) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,000 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,385 HW Transforms (step 1) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,385 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 10,279 HW Transforms (step 2) D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 10,279 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.693 sec.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::exp(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\expfloat.cpp:17:9)
INFO: [HLS 214-131] Inlining function 'log_reduce::log(float)' into 'hls::log(float)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c++\logfloat.cpp:9:9)
INFO: [HLS 214-131] Inlining function 'hls::exp(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<ap_uint<8>, 0> (&) [2])' (./ComponentStream.h:338:17)
INFO: [HLS 214-131] Inlining function 'hls::log(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<ap_uint<8>, 0> (&) [2])' (./ComponentStream.h:340:12)
INFO: [HLS 214-241] Aggregating axis (array-to-stream) variable 'din' with compact=bit mode in 8-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_341_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:341:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_335_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:335:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:284:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:285:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_278_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:278:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:279:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_243_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:243:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:248:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_256_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:256:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_257_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:257:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_263_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:263:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_227_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:227:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:228:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_220_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:220:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_221_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:221:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_185_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:185:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_190_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:190:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_198_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:198:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_199_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:199:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_205_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:205:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_169_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:169:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_170_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:170:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_162_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:162:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_163_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:163:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:127:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:132:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_140_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:140:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_5' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:141:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_147_6' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:147:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_2' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:98:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_101_3' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:101:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_4' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:105:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_18_1' is marked as complete unroll implied by the pipeline pragma (./ComponentStream.h:18:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_2' (./ComponentStream.h:341:23) in function 'l_softmax_layer_stream' completely with a factor of 2 (./ComponentStream.h:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_335_1' (./ComponentStream.h:335:23) in function 'l_softmax_layer_stream' completely with a factor of 2 (./ComponentStream.h:331:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_318_1' (./ComponentStream.h:318:23) in function 'fully_connect2_layer_stream' completely with a factor of 2 (./ComponentStream.h:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_322_2' (./ComponentStream.h:322:27) in function 'fully_connect2_layer_stream' completely with a factor of 36 (./ComponentStream.h:316:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_307_3' (./ComponentStream.h:307:23) in function 'reshape_concate_layer_stream' completely with a factor of 5 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_302_2' (./ComponentStream.h:302:23) in function 'reshape_concate_layer_stream' completely with a factor of 6 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_297_1' (./ComponentStream.h:297:23) in function 'reshape_concate_layer_stream' completely with a factor of 7 (./ComponentStream.h:295:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_3' (./ComponentStream.h:284:23) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_4' (./ComponentStream.h:285:27) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 5 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_278_1' (./ComponentStream.h:278:23) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:275:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_2' (./ComponentStream.h:279:27) in function 'conv2d_5_stream_layer_post<9u>' completely with a factor of 10 (./ComponentStream.h:275:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_239_1' (./ComponentStream.h:239:23) in function 'conv2d_5_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_2' (./ComponentStream.h:243:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_3' (./ComponentStream.h:248:27) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 10 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_263_6' (./ComponentStream.h:263:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_4' (./ComponentStream.h:256:35) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_257_5' (./ComponentStream.h:257:39) in function 'conv2d_5_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:238:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_227_3' (./ComponentStream.h:227:23) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_4' (./ComponentStream.h:228:27) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 6 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_220_1' (./ComponentStream.h:220:23) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:217:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_221_2' (./ComponentStream.h:221:27) in function 'conv2d_4_stream_layer_post<9u>' completely with a factor of 8 (./ComponentStream.h:217:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_181_1' (./ComponentStream.h:181:23) in function 'conv2d_4_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_185_2' (./ComponentStream.h:185:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_190_3' (./ComponentStream.h:190:27) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_205_6' (./ComponentStream.h:205:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_198_4' (./ComponentStream.h:198:35) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_199_5' (./ComponentStream.h:199:39) in function 'conv2d_4_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:180:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_169_3' (./ComponentStream.h:169:23) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 2 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_170_4' (./ComponentStream.h:170:27) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 7 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_162_1' (./ComponentStream.h:162:23) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 9 (./ComponentStream.h:159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_163_2' (./ComponentStream.h:163:27) in function 'conv2d_3_stream_layer_post<9u>' completely with a factor of 6 (./ComponentStream.h:159:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_123_1' (./ComponentStream.h:123:23) in function 'conv2d_3_stream_layer<9u>' partially with a factor of 3 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_2' (./ComponentStream.h:127:27) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_3' (./ComponentStream.h:132:27) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 6 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_147_6' (./ComponentStream.h:147:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_140_4' (./ComponentStream.h:140:35) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 8 (./ComponentStream.h:122:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_5' (./ComponentStream.h:141:39) in function 'conv2d_3_stream_layer<9u>' completely with a factor of 16 (./ComponentStream.h:122:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_94_1' (./ComponentStream.h:94:22) in function 'fully_connect_layer_stream3<9u>' partially with a factor of 3 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_2' (./ComponentStream.h:98:26) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 8 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_101_3' (./ComponentStream.h:101:31) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 16 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_4' (./ComponentStream.h:105:35) in function 'fully_connect_layer_stream3<9u>' completely with a factor of 18 (./ComponentStream.h:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_50_1' (./ComponentStream.h:50:22) in function 'feature_concate_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_2' (./ComponentStream.h:55:26) in function 'feature_concate_layer_stream<9u>' completely with a factor of 18 (./ComponentStream.h:49:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (./ComponentStream.h:33:22) in function 'embedding_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:32:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_18_1' (./ComponentStream.h:18:19) in function 'feature_separate_layer_stream<9u>' completely with a factor of 9 (./ComponentStream.h:15:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8>::ap_uint(float)' into 'l_softmax_layer_stream(hls::stream<int, 4> (&) [2], hls::stream<ap_uint<8>, 0> (&) [2])' (./ComponentStream.h:331:0)
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'dout' may not commute. Partition is applied first.
INFO: [HLS 214-248] Applying array_partition to 'len_x': Complete partitioning on dimension 1. (ComponentsStream.cpp:13:29)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x': Complete partitioning on dimension 1. (ComponentsStream.cpp:13:39)
INFO: [HLS 214-248] Applying array_partition to 'len_x_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:14:31)
INFO: [HLS 214-248] Applying array_partition to 'ipd_x_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:15:31)
INFO: [HLS 214-248] Applying array_partition to 'feature_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:16:35)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:18:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:19:33)
INFO: [HLS 214-248] Applying array_partition to 'proj_embedding5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:20:33)
INFO: [HLS 214-248] Applying array_partition to 'sum_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:22:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:23:26)
INFO: [HLS 214-248] Applying array_partition to 'sum_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:24:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:26:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out4': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:27:26)
INFO: [HLS 214-248] Applying array_partition to 'conv_out5': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (ComponentsStream.cpp:28:26)
INFO: [HLS 214-248] Applying array_partition to 'fc2_embedding': Complete partitioning on dimension 1. (ComponentsStream.cpp:31:26)
INFO: [HLS 214-248] Applying array_partition to 'dout': Complete partitioning on dimension 1. (ComponentsStream.cpp:5:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_8' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_7' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_6' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_5' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_4' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_3' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_2' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_1' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'len_x_embedding_0' with compact=bit mode in 320-bits (ComponentsStream.cpp:14:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_8' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_7' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_6' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_5' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_4' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_3' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ipd_x_embedding_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:15:31)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_8' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_7' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_6' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_5' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_4' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_3' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_2' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_1' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature_embedding_0' with compact=bit mode in 576-bits (ComponentsStream.cpp:16:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding3_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:18:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding4_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:19:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_7_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_6_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_5_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_4_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_3_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_2_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_1_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_2' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_1' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'proj_embedding5_0_0' with compact=bit mode in 256-bits (ComponentsStream.cpp:20:33)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'feature2_embedding' with compact=bit mode in 1152-bits (ComponentsStream.cpp:30:36)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'dout_0' with compact=bit mode in 8-bits (ComponentsStream.cpp:5:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'dout_1' with compact=bit mode in 8-bits (ComponentsStream.cpp:5:0)
WARNING: [HLS 214-253] Ignored unsupported array_reshape pragma on variable 'dout_1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension.
WARNING: [HLS 214-253] Ignored unsupported array_reshape pragma on variable 'dout_0'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension.
INFO: [HLS 214-248] Applying array_reshape to 'din': Complete reshaping on dimension 1. Complete reshaping on dimension 2. (ComponentsStream.cpp:5:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26len_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:14:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL26ipd_embedding_table_stream' dimension 2 completely based on constant index. (./Coeff.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'ipd_embedding_table_stream' due to pipeline pragma (./Coeff.h:18:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'len_embedding_table_stream' due to pipeline pragma (./Coeff.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL26len_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL26ipd_embedding_table_stream': Complete partitioning on dimension 2. (./Coeff.h:18:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'din' (ComponentsStream.cpp:5:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 28.496 seconds; current allocated memory: 299.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 299.777 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top CNN_stream -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.0.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.597 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 310.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.668 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.2.prechk.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 321.520 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.g.1.bc to D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.1.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'CNN_stream' (ComponentsStream.cpp:13:1), detected/extracted 13 process function(s): 
	 'feature_separate_layer_stream<9u>'
	 'embedding_layer_stream<9u>'
	 'feature_concate_layer_stream<9u>'
	 'fully_connect_layer_stream3<9u>'
	 'conv2d_3_stream_layer<9u>'
	 'conv2d_3_stream_layer_post<9u>'
	 'conv2d_4_stream_layer<9u>'
	 'conv2d_4_stream_layer_post<9u>'
	 'conv2d_5_stream_layer<9u>'
	 'conv2d_5_stream_layer_post<9u>'
	 'reshape_concate_layer_stream'
	 'fully_connect2_layer_stream'
	 'l_softmax_layer_stream'.
Command         transform done; 2.526 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.1.tmp.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./ComponentStream.h:345:1) in function 'l_softmax_layer_stream'... converting 11 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect_layer_stream3<9u>' (./ComponentStream.h:94:22)...51 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'fully_connect2_layer_stream' (./ComponentStream.h:316:1)...17 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_5_stream_layer_post<9u>' (./ComponentStream.h:275:1)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d_4_stream_layer_post<9u>' (./ComponentStream.h:217:1)...36 expression(s) balanced.
Command         transform done; 0.691 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.22 seconds; current allocated memory: 350.988 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.2.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 1.391 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.36 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.752 seconds; current allocated memory: 482.840 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 8.426 sec.
Command     elaborate done; 71.976 sec.
Execute     ap_eval exec zip -j D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.462 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'CNN_stream' ...
Execute       ap_set_top_model CNN_stream 
WARNING: [SYN 201-103] Legalizing function name 'feature_separate_layer_stream<9u>' to 'feature_separate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'embedding_layer_stream<9u>' to 'embedding_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'feature_concate_layer_stream<9u>' to 'feature_concate_layer_stream_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'fully_connect_layer_stream3<9u>' to 'fully_connect_layer_stream3_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer<9u>' to 'conv2d_3_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_3_stream_layer_post<9u>' to 'conv2d_3_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer<9u>' to 'conv2d_4_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_4_stream_layer_post<9u>' to 'conv2d_4_stream_layer_post_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer<9u>' to 'conv2d_5_stream_layer_9u_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv2d_5_stream_layer_post<9u>' to 'conv2d_5_stream_layer_post_9u_s'.
Command       ap_set_top_model done; 0.151 sec.
Execute       get_model_list CNN_stream -filter all-wo-channel -topdown 
Execute       preproc_iomode -model CNN_stream 
Execute       preproc_iomode -model l_softmax_layer_stream 
Execute       preproc_iomode -model fully_connect2_layer_stream 
Execute       preproc_iomode -model reshape_concate_layer_stream 
Execute       preproc_iomode -model conv2d_5_stream_layer_post<9u> 
Execute       preproc_iomode -model conv2d_5_stream_layer<9u> 
Execute       preproc_iomode -model conv2d_4_stream_layer_post<9u> 
Execute       preproc_iomode -model conv2d_4_stream_layer<9u> 
Execute       preproc_iomode -model conv2d_3_stream_layer_post<9u> 
Execute       preproc_iomode -model conv2d_3_stream_layer<9u> 
Execute       preproc_iomode -model fully_connect_layer_stream3<9u> 
Execute       preproc_iomode -model feature_concate_layer_stream<9u> 
Execute       preproc_iomode -model embedding_layer_stream<9u> 
Execute       preproc_iomode -model feature_separate_layer_stream<9u> 
Execute       get_model_list CNN_stream -filter all-wo-channel 
INFO-FLOW: Model list for configure: feature_separate_layer_stream<9u> embedding_layer_stream<9u> feature_concate_layer_stream<9u> fully_connect_layer_stream3<9u> conv2d_3_stream_layer<9u> conv2d_3_stream_layer_post<9u> conv2d_4_stream_layer<9u> conv2d_4_stream_layer_post<9u> conv2d_5_stream_layer<9u> conv2d_5_stream_layer_post<9u> reshape_concate_layer_stream fully_connect2_layer_stream l_softmax_layer_stream CNN_stream
INFO-FLOW: Configuring Module : feature_separate_layer_stream<9u> ...
Execute       set_default_model feature_separate_layer_stream<9u> 
Execute       apply_spec_resource_limit feature_separate_layer_stream<9u> 
INFO-FLOW: Configuring Module : embedding_layer_stream<9u> ...
Execute       set_default_model embedding_layer_stream<9u> 
Execute       apply_spec_resource_limit embedding_layer_stream<9u> 
INFO-FLOW: Configuring Module : feature_concate_layer_stream<9u> ...
Execute       set_default_model feature_concate_layer_stream<9u> 
Execute       apply_spec_resource_limit feature_concate_layer_stream<9u> 
INFO-FLOW: Configuring Module : fully_connect_layer_stream3<9u> ...
Execute       set_default_model fully_connect_layer_stream3<9u> 
Execute       apply_spec_resource_limit fully_connect_layer_stream3<9u> 
INFO-FLOW: Configuring Module : conv2d_3_stream_layer<9u> ...
Execute       set_default_model conv2d_3_stream_layer<9u> 
Execute       apply_spec_resource_limit conv2d_3_stream_layer<9u> 
INFO-FLOW: Configuring Module : conv2d_3_stream_layer_post<9u> ...
Execute       set_default_model conv2d_3_stream_layer_post<9u> 
Execute       apply_spec_resource_limit conv2d_3_stream_layer_post<9u> 
INFO-FLOW: Configuring Module : conv2d_4_stream_layer<9u> ...
Execute       set_default_model conv2d_4_stream_layer<9u> 
Execute       apply_spec_resource_limit conv2d_4_stream_layer<9u> 
INFO-FLOW: Configuring Module : conv2d_4_stream_layer_post<9u> ...
Execute       set_default_model conv2d_4_stream_layer_post<9u> 
Execute       apply_spec_resource_limit conv2d_4_stream_layer_post<9u> 
INFO-FLOW: Configuring Module : conv2d_5_stream_layer<9u> ...
Execute       set_default_model conv2d_5_stream_layer<9u> 
Execute       apply_spec_resource_limit conv2d_5_stream_layer<9u> 
INFO-FLOW: Configuring Module : conv2d_5_stream_layer_post<9u> ...
Execute       set_default_model conv2d_5_stream_layer_post<9u> 
Execute       apply_spec_resource_limit conv2d_5_stream_layer_post<9u> 
INFO-FLOW: Configuring Module : reshape_concate_layer_stream ...
Execute       set_default_model reshape_concate_layer_stream 
Execute       apply_spec_resource_limit reshape_concate_layer_stream 
INFO-FLOW: Configuring Module : fully_connect2_layer_stream ...
Execute       set_default_model fully_connect2_layer_stream 
Execute       apply_spec_resource_limit fully_connect2_layer_stream 
INFO-FLOW: Configuring Module : l_softmax_layer_stream ...
Execute       set_default_model l_softmax_layer_stream 
Execute       apply_spec_resource_limit l_softmax_layer_stream 
INFO-FLOW: Configuring Module : CNN_stream ...
Execute       set_default_model CNN_stream 
Execute       apply_spec_resource_limit CNN_stream 
INFO-FLOW: Model list for preprocess: feature_separate_layer_stream<9u> embedding_layer_stream<9u> feature_concate_layer_stream<9u> fully_connect_layer_stream3<9u> conv2d_3_stream_layer<9u> conv2d_3_stream_layer_post<9u> conv2d_4_stream_layer<9u> conv2d_4_stream_layer_post<9u> conv2d_5_stream_layer<9u> conv2d_5_stream_layer_post<9u> reshape_concate_layer_stream fully_connect2_layer_stream l_softmax_layer_stream CNN_stream
INFO-FLOW: Preprocessing Module: feature_separate_layer_stream<9u> ...
Execute       set_default_model feature_separate_layer_stream<9u> 
Execute       cdfg_preprocess -model feature_separate_layer_stream<9u> 
Execute       rtl_gen_preprocess feature_separate_layer_stream<9u> 
INFO-FLOW: Preprocessing Module: embedding_layer_stream<9u> ...
Execute       set_default_model embedding_layer_stream<9u> 
Execute       cdfg_preprocess -model embedding_layer_stream<9u> 
Execute       rtl_gen_preprocess embedding_layer_stream<9u> 
INFO-FLOW: Preprocessing Module: feature_concate_layer_stream<9u> ...
Execute       set_default_model feature_concate_layer_stream<9u> 
Execute       cdfg_preprocess -model feature_concate_layer_stream<9u> 
Execute       rtl_gen_preprocess feature_concate_layer_stream<9u> 
INFO-FLOW: Preprocessing Module: fully_connect_layer_stream3<9u> ...
Execute       set_default_model fully_connect_layer_stream3<9u> 
Execute       cdfg_preprocess -model fully_connect_layer_stream3<9u> 
Execute       rtl_gen_preprocess fully_connect_layer_stream3<9u> 
INFO-FLOW: Preprocessing Module: conv2d_3_stream_layer<9u> ...
Execute       set_default_model conv2d_3_stream_layer<9u> 
Execute       cdfg_preprocess -model conv2d_3_stream_layer<9u> 
Execute       rtl_gen_preprocess conv2d_3_stream_layer<9u> 
INFO-FLOW: Preprocessing Module: conv2d_3_stream_layer_post<9u> ...
Execute       set_default_model conv2d_3_stream_layer_post<9u> 
Execute       cdfg_preprocess -model conv2d_3_stream_layer_post<9u> 
Execute       rtl_gen_preprocess conv2d_3_stream_layer_post<9u> 
INFO-FLOW: Preprocessing Module: conv2d_4_stream_layer<9u> ...
Execute       set_default_model conv2d_4_stream_layer<9u> 
Execute       cdfg_preprocess -model conv2d_4_stream_layer<9u> 
Execute       rtl_gen_preprocess conv2d_4_stream_layer<9u> 
INFO-FLOW: Preprocessing Module: conv2d_4_stream_layer_post<9u> ...
Execute       set_default_model conv2d_4_stream_layer_post<9u> 
Execute       cdfg_preprocess -model conv2d_4_stream_layer_post<9u> 
Execute       rtl_gen_preprocess conv2d_4_stream_layer_post<9u> 
INFO-FLOW: Preprocessing Module: conv2d_5_stream_layer<9u> ...
Execute       set_default_model conv2d_5_stream_layer<9u> 
Execute       cdfg_preprocess -model conv2d_5_stream_layer<9u> 
Execute       rtl_gen_preprocess conv2d_5_stream_layer<9u> 
INFO-FLOW: Preprocessing Module: conv2d_5_stream_layer_post<9u> ...
Execute       set_default_model conv2d_5_stream_layer_post<9u> 
Execute       cdfg_preprocess -model conv2d_5_stream_layer_post<9u> 
Execute       rtl_gen_preprocess conv2d_5_stream_layer_post<9u> 
INFO-FLOW: Preprocessing Module: reshape_concate_layer_stream ...
Execute       set_default_model reshape_concate_layer_stream 
Execute       cdfg_preprocess -model reshape_concate_layer_stream 
Execute       rtl_gen_preprocess reshape_concate_layer_stream 
INFO-FLOW: Preprocessing Module: fully_connect2_layer_stream ...
Execute       set_default_model fully_connect2_layer_stream 
Execute       cdfg_preprocess -model fully_connect2_layer_stream 
Execute       rtl_gen_preprocess fully_connect2_layer_stream 
INFO-FLOW: Preprocessing Module: l_softmax_layer_stream ...
Execute       set_default_model l_softmax_layer_stream 
Execute       cdfg_preprocess -model l_softmax_layer_stream 
Execute       rtl_gen_preprocess l_softmax_layer_stream 
INFO-FLOW: Preprocessing Module: CNN_stream ...
Execute       set_default_model CNN_stream 
Execute       cdfg_preprocess -model CNN_stream 
Execute       rtl_gen_preprocess CNN_stream 
INFO-FLOW: Model list for synthesis: feature_separate_layer_stream<9u> embedding_layer_stream<9u> feature_concate_layer_stream<9u> fully_connect_layer_stream3<9u> conv2d_3_stream_layer<9u> conv2d_3_stream_layer_post<9u> conv2d_4_stream_layer<9u> conv2d_4_stream_layer_post<9u> conv2d_5_stream_layer<9u> conv2d_5_stream_layer_post<9u> reshape_concate_layer_stream fully_connect2_layer_stream l_softmax_layer_stream CNN_stream
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feature_separate_layer_stream<9u> 
Execute       schedule -model feature_separate_layer_stream<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feature_separate_layer_stream<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'feature_separate_layer_stream<9u>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.097 seconds; current allocated memory: 487.262 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling feature_separate_layer_stream<9u>.
Execute       set_default_model feature_separate_layer_stream<9u> 
Execute       bind -model feature_separate_layer_stream<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 488.363 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.bind.adb -f 
INFO-FLOW: Finish binding feature_separate_layer_stream<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model embedding_layer_stream<9u> 
Execute       schedule -model embedding_layer_stream<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 492.836 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling embedding_layer_stream<9u>.
Execute       set_default_model embedding_layer_stream<9u> 
Execute       bind -model embedding_layer_stream<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 493.441 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.bind.adb -f 
INFO-FLOW: Finish binding embedding_layer_stream<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feature_concate_layer_stream<9u> 
Execute       schedule -model feature_concate_layer_stream<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 493.801 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling feature_concate_layer_stream<9u>.
Execute       set_default_model feature_concate_layer_stream<9u> 
Execute       bind -model feature_concate_layer_stream<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 493.941 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.bind.adb -f 
INFO-FLOW: Finish binding feature_concate_layer_stream<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect_layer_stream3_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fully_connect_layer_stream3<9u> 
Execute       schedule -model fully_connect_layer_stream3<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_94_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_94_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 498.945 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling fully_connect_layer_stream3<9u>.
Execute       set_default_model fully_connect_layer_stream3<9u> 
Execute       bind -model fully_connect_layer_stream3<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 499.258 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.bind.adb -f 
INFO-FLOW: Finish binding fully_connect_layer_stream3<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_3_stream_layer<9u> 
Execute       schedule -model conv2d_3_stream_layer<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.153 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 499.840 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_3_stream_layer<9u>.
Execute       set_default_model conv2d_3_stream_layer<9u> 
Execute       bind -model conv2d_3_stream_layer<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 500.609 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.bind.adb -f 
INFO-FLOW: Finish binding conv2d_3_stream_layer<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_3_stream_layer_post<9u> 
Execute       schedule -model conv2d_3_stream_layer_post<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_3_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_3_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.674 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 501.223 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_3_stream_layer_post<9u>.
Execute       set_default_model conv2d_3_stream_layer_post<9u> 
Execute       bind -model conv2d_3_stream_layer_post<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 501.594 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.bind.adb -f 
INFO-FLOW: Finish binding conv2d_3_stream_layer_post<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_4_stream_layer<9u> 
Execute       schedule -model conv2d_4_stream_layer<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.201 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 503.371 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_4_stream_layer<9u>.
Execute       set_default_model conv2d_4_stream_layer<9u> 
Execute       bind -model conv2d_4_stream_layer<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 504.215 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.bind.adb -f 
INFO-FLOW: Finish binding conv2d_4_stream_layer<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_4_stream_layer_post<9u> 
Execute       schedule -model conv2d_4_stream_layer_post<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_4_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_4_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 504.938 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_4_stream_layer_post<9u>.
Execute       set_default_model conv2d_4_stream_layer_post<9u> 
Execute       bind -model conv2d_4_stream_layer_post<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 505.852 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.bind.adb -f 
INFO-FLOW: Finish binding conv2d_4_stream_layer_post<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_5_stream_layer<9u> 
Execute       schedule -model conv2d_5_stream_layer<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_239_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_239_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 508.027 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_5_stream_layer<9u>.
Execute       set_default_model conv2d_5_stream_layer<9u> 
Execute       bind -model conv2d_5_stream_layer<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 508.797 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.bind.adb -f 
INFO-FLOW: Finish binding conv2d_5_stream_layer<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv2d_5_stream_layer_post<9u> 
Execute       schedule -model conv2d_5_stream_layer_post<9u> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'conv2d_5_stream_layer_post<9u>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'conv2d_5_stream_layer_post<9u>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.887 seconds; current allocated memory: 510.074 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv2d_5_stream_layer_post<9u>.
Execute       set_default_model conv2d_5_stream_layer_post<9u> 
Execute       bind -model conv2d_5_stream_layer_post<9u> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 510.949 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.bind.adb -f 
INFO-FLOW: Finish binding conv2d_5_stream_layer_post<9u>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reshape_concate_layer_stream 
Execute       schedule -model reshape_concate_layer_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 511.160 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.sched.adb -f 
INFO-FLOW: Finish scheduling reshape_concate_layer_stream.
Execute       set_default_model reshape_concate_layer_stream 
Execute       bind -model reshape_concate_layer_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 511.832 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.bind.adb -f 
INFO-FLOW: Finish binding reshape_concate_layer_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fully_connect2_layer_stream 
Execute       schedule -model fully_connect2_layer_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 512.105 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.sched.adb -f 
INFO-FLOW: Finish scheduling fully_connect2_layer_stream.
Execute       set_default_model fully_connect2_layer_stream 
Execute       bind -model fully_connect2_layer_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 512.344 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.bind.adb -f 
INFO-FLOW: Finish binding fully_connect2_layer_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model l_softmax_layer_stream 
Execute       schedule -model l_softmax_layer_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'l_softmax_layer_stream'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 82, function 'l_softmax_layer_stream'
WARNING: [HLS 200-871] Estimated clock period (3.239 ns) exceeds the target (target clock period: 3.571 ns, clock uncertainty: 0.964 ns, effective delay budget: 2.607 ns).
WARNING: [HLS 200-1016] The critical path in module 'l_softmax_layer_stream' consists of the following:
	'sitofp' operation 32 bit ('vf', ./ComponentStream.h:337) [11]  (3.239 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 513.293 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.sched.adb -f 
INFO-FLOW: Finish scheduling l_softmax_layer_stream.
Execute       set_default_model l_softmax_layer_stream 
Execute       bind -model l_softmax_layer_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.157 seconds; current allocated memory: 513.965 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.bind.adb -f 
INFO-FLOW: Finish binding l_softmax_layer_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CNN_stream 
Execute       schedule -model CNN_stream 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.239 ns) exceeds the target (target clock period: 3.571 ns, clock uncertainty: 0.964 ns, effective delay budget: 2.607 ns).
WARNING: [HLS 200-1016] The critical path in module 'CNN_stream' consists of the following:
	'call' operation 0 bit ('_ln51', ComponentsStream.cpp:51) to 'l_softmax_layer_stream' [1158]  (3.239 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.367 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 525.316 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.verbose.sched.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.sched.adb -f 
INFO-FLOW: Finish scheduling CNN_stream.
Execute       set_default_model CNN_stream 
Execute       bind -model CNN_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 525.328 MB.
Execute       syn_report -verbosereport -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.verbose.bind.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.bind.adb -f 
INFO-FLOW: Finish binding CNN_stream.
Execute       get_model_list CNN_stream -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess feature_separate_layer_stream<9u> 
Execute       rtl_gen_preprocess embedding_layer_stream<9u> 
Execute       rtl_gen_preprocess feature_concate_layer_stream<9u> 
Execute       rtl_gen_preprocess fully_connect_layer_stream3<9u> 
Execute       rtl_gen_preprocess conv2d_3_stream_layer<9u> 
Execute       rtl_gen_preprocess conv2d_3_stream_layer_post<9u> 
Execute       rtl_gen_preprocess conv2d_4_stream_layer<9u> 
Execute       rtl_gen_preprocess conv2d_4_stream_layer_post<9u> 
Execute       rtl_gen_preprocess conv2d_5_stream_layer<9u> 
Execute       rtl_gen_preprocess conv2d_5_stream_layer_post<9u> 
Execute       rtl_gen_preprocess reshape_concate_layer_stream 
Execute       rtl_gen_preprocess fully_connect2_layer_stream 
Execute       rtl_gen_preprocess l_softmax_layer_stream 
Execute       rtl_gen_preprocess CNN_stream 
INFO-FLOW: Model list for RTL generation: feature_separate_layer_stream<9u> embedding_layer_stream<9u> feature_concate_layer_stream<9u> fully_connect_layer_stream3<9u> conv2d_3_stream_layer<9u> conv2d_3_stream_layer_post<9u> conv2d_4_stream_layer<9u> conv2d_4_stream_layer_post<9u> conv2d_5_stream_layer<9u> conv2d_5_stream_layer_post<9u> reshape_concate_layer_stream fully_connect2_layer_stream l_softmax_layer_stream CNN_stream
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_separate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feature_separate_layer_stream<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_separate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 526.934 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl feature_separate_layer_stream<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_feature_separate_layer_stream_9u_s 
Execute       gen_rtl feature_separate_layer_stream<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_feature_separate_layer_stream_9u_s 
Execute       syn_report -csynth -model feature_separate_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/feature_separate_layer_stream_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model feature_separate_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/feature_separate_layer_stream_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model feature_separate_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model feature_separate_layer_stream<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.adb 
Execute       db_write -model feature_separate_layer_stream<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feature_separate_layer_stream<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'embedding_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model embedding_layer_stream<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'embedding_layer_stream_9u_s' is 5205 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'embedding_layer_stream_9u_s'.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [HLS 200-2168] Implementing memory 'CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R' using auto ROMs with 9 copies to ensure enough ports to satisfy II or latency constraints.
Command       create_rtl_model done; 1.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.252 seconds; current allocated memory: 536.242 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl embedding_layer_stream<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_embedding_layer_stream_9u_s 
Execute       gen_rtl embedding_layer_stream<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_embedding_layer_stream_9u_s 
Execute       syn_report -csynth -model embedding_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/embedding_layer_stream_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model embedding_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/embedding_layer_stream_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model embedding_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model embedding_layer_stream<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.adb 
Execute       db_write -model embedding_layer_stream<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info embedding_layer_stream<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feature_concate_layer_stream_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feature_concate_layer_stream<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'feature_concate_layer_stream_9u_s' is 5214 from HDL expression: ((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feature_concate_layer_stream_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.833 seconds; current allocated memory: 544.676 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl feature_concate_layer_stream<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_feature_concate_layer_stream_9u_s 
Execute       gen_rtl feature_concate_layer_stream<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_feature_concate_layer_stream_9u_s 
Execute       syn_report -csynth -model feature_concate_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/feature_concate_layer_stream_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model feature_concate_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/feature_concate_layer_stream_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model feature_concate_layer_stream<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model feature_concate_layer_stream<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.adb 
Execute       db_write -model feature_concate_layer_stream<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feature_concate_layer_stream<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect_layer_stream3_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fully_connect_layer_stream3<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fully_connect_layer_stream3_9u_s' pipeline 'VITIS_LOOP_94_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect_layer_stream3_9u_s'.
Command       create_rtl_model done; 0.284 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 550.859 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl fully_connect_layer_stream3<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_fully_connect_layer_stream3_9u_s 
Execute       gen_rtl fully_connect_layer_stream3<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_fully_connect_layer_stream3_9u_s 
Execute       syn_report -csynth -model fully_connect_layer_stream3<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/fully_connect_layer_stream3_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model fully_connect_layer_stream3<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/fully_connect_layer_stream3_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model fully_connect_layer_stream3<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model fully_connect_layer_stream3<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.adb 
Execute       db_write -model fully_connect_layer_stream3<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fully_connect_layer_stream3<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_3_stream_layer<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_9u_s' pipeline 'VITIS_LOOP_123_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_9u_s'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 561.930 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_3_stream_layer<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_conv2d_3_stream_layer_9u_s 
Execute       gen_rtl conv2d_3_stream_layer<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_conv2d_3_stream_layer_9u_s 
Execute       syn_report -csynth -model conv2d_3_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_3_stream_layer_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model conv2d_3_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_3_stream_layer_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model conv2d_3_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model conv2d_3_stream_layer<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.adb 
Execute       db_write -model conv2d_3_stream_layer<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_3_stream_layer<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_3_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_3_stream_layer_post<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_3_stream_layer_post_9u_s' pipeline 'conv2d_3_stream_layer_post<9u>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_3_stream_layer_post_9u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 567.160 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_3_stream_layer_post<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_conv2d_3_stream_layer_post_9u_s 
Execute       gen_rtl conv2d_3_stream_layer_post<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_conv2d_3_stream_layer_post_9u_s 
Execute       syn_report -csynth -model conv2d_3_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_3_stream_layer_post_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model conv2d_3_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_3_stream_layer_post_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model conv2d_3_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model conv2d_3_stream_layer_post<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.adb 
Execute       db_write -model conv2d_3_stream_layer_post<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_3_stream_layer_post<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_4_stream_layer<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_9u_s' pipeline 'VITIS_LOOP_181_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_9u_s'.
Command       create_rtl_model done; 0.263 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 575.789 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_4_stream_layer<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_conv2d_4_stream_layer_9u_s 
Execute       gen_rtl conv2d_4_stream_layer<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_conv2d_4_stream_layer_9u_s 
Execute       syn_report -csynth -model conv2d_4_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_4_stream_layer_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model conv2d_4_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_4_stream_layer_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model conv2d_4_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model conv2d_4_stream_layer<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.adb 
Execute       db_write -model conv2d_4_stream_layer<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_4_stream_layer<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_4_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_4_stream_layer_post<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_4_stream_layer_post_9u_s' pipeline 'conv2d_4_stream_layer_post<9u>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_4_stream_layer_post_9u_s'.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.574 seconds; current allocated memory: 582.887 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_4_stream_layer_post<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_conv2d_4_stream_layer_post_9u_s 
Execute       gen_rtl conv2d_4_stream_layer_post<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_conv2d_4_stream_layer_post_9u_s 
Execute       syn_report -csynth -model conv2d_4_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_4_stream_layer_post_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model conv2d_4_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_4_stream_layer_post_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model conv2d_4_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model conv2d_4_stream_layer_post<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.adb 
Execute       db_write -model conv2d_4_stream_layer_post<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_4_stream_layer_post<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_5_stream_layer<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_9u_s' pipeline 'VITIS_LOOP_239_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_9u_s'.
Command       create_rtl_model done; 0.344 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 593.496 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_5_stream_layer<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_conv2d_5_stream_layer_9u_s 
Execute       gen_rtl conv2d_5_stream_layer<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_conv2d_5_stream_layer_9u_s 
Execute       syn_report -csynth -model conv2d_5_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_5_stream_layer_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model conv2d_5_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_5_stream_layer_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model conv2d_5_stream_layer<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model conv2d_5_stream_layer<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.adb 
Execute       db_write -model conv2d_5_stream_layer<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_5_stream_layer<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_5_stream_layer_post_9u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv2d_5_stream_layer_post<9u> -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_5_stream_layer_post_9u_s' pipeline 'conv2d_5_stream_layer_post<9u>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_5_stream_layer_post_9u_s'.
Command       create_rtl_model done; 0.179 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 601.332 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv2d_5_stream_layer_post<9u> -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_conv2d_5_stream_layer_post_9u_s 
Execute       gen_rtl conv2d_5_stream_layer_post<9u> -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_conv2d_5_stream_layer_post_9u_s 
Execute       syn_report -csynth -model conv2d_5_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_5_stream_layer_post_9u_s_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model conv2d_5_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/conv2d_5_stream_layer_post_9u_s_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model conv2d_5_stream_layer_post<9u> -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model conv2d_5_stream_layer_post<9u> -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.adb 
Execute       db_write -model conv2d_5_stream_layer_post<9u> -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv2d_5_stream_layer_post<9u> -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reshape_concate_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model reshape_concate_layer_stream -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reshape_concate_layer_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 606.129 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl reshape_concate_layer_stream -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_reshape_concate_layer_stream 
Execute       gen_rtl reshape_concate_layer_stream -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_reshape_concate_layer_stream 
Execute       syn_report -csynth -model reshape_concate_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/reshape_concate_layer_stream_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model reshape_concate_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/reshape_concate_layer_stream_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model reshape_concate_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model reshape_concate_layer_stream -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.adb 
Execute       db_write -model reshape_concate_layer_stream -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reshape_concate_layer_stream -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connect2_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fully_connect2_layer_stream -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connect2_layer_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 606.902 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl fully_connect2_layer_stream -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_fully_connect2_layer_stream 
Execute       gen_rtl fully_connect2_layer_stream -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_fully_connect2_layer_stream 
Execute       syn_report -csynth -model fully_connect2_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/fully_connect2_layer_stream_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model fully_connect2_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/fully_connect2_layer_stream_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model fully_connect2_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model fully_connect2_layer_stream -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.adb 
Execute       db_write -model fully_connect2_layer_stream -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fully_connect2_layer_stream -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'l_softmax_layer_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model l_softmax_layer_stream -top_prefix CNN_stream_ -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'l_softmax_layer_stream' pipeline 'l_softmax_layer_stream' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_21_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_19_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'l_softmax_layer_stream'.
Command       create_rtl_model done; 0.277 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 610.527 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl l_softmax_layer_stream -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream_l_softmax_layer_stream 
Execute       gen_rtl l_softmax_layer_stream -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream_l_softmax_layer_stream 
Execute       syn_report -csynth -model l_softmax_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/l_softmax_layer_stream_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model l_softmax_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/l_softmax_layer_stream_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model l_softmax_layer_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model l_softmax_layer_stream -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.adb 
Execute       db_write -model l_softmax_layer_stream -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info l_softmax_layer_stream -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CNN_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model CNN_stream -top_prefix  -sub_prefix CNN_stream_ -mg_file D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/din' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/dout_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'CNN_stream/dout_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'CNN_stream' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'CNN_stream'.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_1_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_2_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_3_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_4_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_5_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_6_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_7_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_8_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_1_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_2_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_3_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_4_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_5_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_6_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_7_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_8_U(CNN_stream_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_0_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_1_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_2_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_3_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_4_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_5_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_6_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_7_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'len_x_embedding_8_U(CNN_stream_fifo_w320_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_3_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_4_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_5_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_6_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_7_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ipd_x_embedding_8_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_0_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_1_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_2_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_3_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_4_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_5_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_6_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_7_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'feature_embedding_8_U(CNN_stream_fifo_w576_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_0_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_0_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_0_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_1_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_1_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_1_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_2_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_2_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_2_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_3_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_3_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_3_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_4_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_4_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_4_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_5_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_5_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_5_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_6_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_6_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_6_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_7_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_7_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding3_7_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_0_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_0_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_0_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_1_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_1_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_1_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_2_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_2_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_2_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_3_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_3_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_3_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_4_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_4_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_4_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_5_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_5_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_5_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_6_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_6_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_6_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_7_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_7_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding4_7_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_0_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_0_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_0_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_1_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_1_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_1_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_2_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_2_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_2_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_3_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_3_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_3_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_4_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_4_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_4_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_5_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_5_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_5_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_6_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_6_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_6_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_7_0_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_7_1_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'proj_embedding5_7_2_U(CNN_stream_fifo_w256_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out3_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out3_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_54_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_55_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_56_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_57_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_58_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_59_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_60_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_61_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_62_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_63_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_64_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_65_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_66_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_67_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_68_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_69_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_70_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out4_71_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out4_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_10_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_11_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_12_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_13_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_14_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_15_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_16_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_17_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_18_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_19_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_20_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_21_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_22_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_23_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_24_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_25_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_26_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_27_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_28_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_29_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_30_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_31_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_32_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_33_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_34_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_35_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_36_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_37_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_38_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_39_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_40_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_41_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_42_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_43_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_44_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_45_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_46_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_47_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_48_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_49_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_50_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_51_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_52_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_53_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_54_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_55_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_56_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_57_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_58_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_59_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_60_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_61_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_62_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_63_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_64_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_65_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_66_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_67_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_68_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_69_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_70_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_71_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_72_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_73_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_74_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_75_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_76_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_77_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_78_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_79_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_80_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_81_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_82_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_83_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_84_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_85_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_86_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_87_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_88_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sum_out5_89_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_2_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_3_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_4_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_5_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_6_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_7_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_8_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'conv_out5_9_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'feature2_embedding_U(CNN_stream_fifo_w1152_d4_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_embedding_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fc2_embedding_1_U(CNN_stream_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_embedding_layer_stream_9u_U0_U(CNN_stream_start_for_embedding_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_feature_concate_layer_stream_9u_U0_U(CNN_stream_start_for_feature_concate_layer_stream_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect_layer_stream3_9u_U0_U(CNN_stream_start_for_fully_connect_layer_stream3_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_3_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_3_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_4_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_4_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_5_stream_layer_9u_U0_U(CNN_stream_start_for_conv2d_5_stream_layer_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_3_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_reshape_concate_layer_stream_U0_U(CNN_stream_start_for_reshape_concate_layer_stream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_4_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv2d_5_stream_layer_post_9u_U0_U(CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fully_connect2_layer_stream_U0_U(CNN_stream_start_for_fully_connect2_layer_stream_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_l_softmax_layer_stream_U0_U(CNN_stream_start_for_l_softmax_layer_stream_U0)' using Shift Registers.
Command       create_rtl_model done; 19.316 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 19.52 seconds; current allocated memory: 639.727 MB.
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       gen_rtl CNN_stream -istop -style xilinx -f -lang vhdl -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/vhdl/CNN_stream 
Execute       gen_rtl CNN_stream -istop -style xilinx -f -lang vlog -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/verilog/CNN_stream 
Execute       syn_report -csynth -model CNN_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/CNN_stream_csynth.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -rtlxml -model CNN_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/CNN_stream_csynth.xml 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -verbosereport -model CNN_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.verbose.rpt 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       db_write -model CNN_stream -f -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.adb 
Command       db_write done; 0.119 sec.
Execute       db_write -model CNN_stream -bindview -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info CNN_stream -p D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream 
Execute       export_constraint_db -f -tool general -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.constraint.tcl 
Execute       syn_report -designview -model CNN_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.design.xml 
Command       syn_report done; 0.163 sec.
Execute       syn_report -csynthDesign -model CNN_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth.rpt -MHOut D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu19eg-ffvc1760-2-i 
Execute           ap_family_info -name xczu19eg-ffvc1760-2-i -data names 
Execute           ap_part_info -quiet -name xczu19eg-ffvc1760-2-i -data family 
Execute       syn_report -wcfg -model CNN_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model CNN_stream -o D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.protoinst 
Execute       sc_get_clocks CNN_stream 
Execute       sc_get_portdomain CNN_stream 
INFO-FLOW: Model list for RTL component generation: feature_separate_layer_stream<9u> embedding_layer_stream<9u> feature_concate_layer_stream<9u> fully_connect_layer_stream3<9u> conv2d_3_stream_layer<9u> conv2d_3_stream_layer_post<9u> conv2d_4_stream_layer<9u> conv2d_4_stream_layer_post<9u> conv2d_5_stream_layer<9u> conv2d_5_stream_layer_post<9u> reshape_concate_layer_stream fully_connect2_layer_stream l_softmax_layer_stream CNN_stream
INFO-FLOW: Handling components in module [feature_separate_layer_stream_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.compgen.tcl 
INFO-FLOW: Found component CNN_stream_regslice_both.
INFO-FLOW: Append model CNN_stream_regslice_both
INFO-FLOW: Handling components in module [embedding_layer_stream_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.compgen.tcl 
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R
INFO-FLOW: Found component CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R.
INFO-FLOW: Append model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R
INFO-FLOW: Handling components in module [feature_concate_layer_stream_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.compgen.tcl 
INFO-FLOW: Handling components in module [fully_connect_layer_stream3_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.compgen.tcl 
INFO-FLOW: Found component CNN_stream_flow_control_loop_pipe.
INFO-FLOW: Append model CNN_stream_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv2d_3_stream_layer_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.compgen.tcl 
INFO-FLOW: Found component CNN_stream_flow_control_loop_pipe.
INFO-FLOW: Append model CNN_stream_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv2d_3_stream_layer_post_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_4_stream_layer_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.compgen.tcl 
INFO-FLOW: Found component CNN_stream_flow_control_loop_pipe.
INFO-FLOW: Append model CNN_stream_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv2d_4_stream_layer_post_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv2d_5_stream_layer_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.compgen.tcl 
INFO-FLOW: Found component CNN_stream_flow_control_loop_pipe.
INFO-FLOW: Append model CNN_stream_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv2d_5_stream_layer_post_9u_s] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.compgen.tcl 
INFO-FLOW: Handling components in module [reshape_concate_layer_stream] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.compgen.tcl 
INFO-FLOW: Handling components in module [fully_connect2_layer_stream] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.compgen.tcl 
INFO-FLOW: Handling components in module [l_softmax_layer_stream] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.compgen.tcl 
INFO-FLOW: Found component CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1.
INFO-FLOW: Append model CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: Found component CNN_stream_sitofp_32ns_32_7_no_dsp_1.
INFO-FLOW: Append model CNN_stream_sitofp_32ns_32_7_no_dsp_1
INFO-FLOW: Found component CNN_stream_flog_32ns_32ns_32_19_full_dsp_1.
INFO-FLOW: Append model CNN_stream_flog_32ns_32ns_32_19_full_dsp_1
INFO-FLOW: Found component CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1.
INFO-FLOW: Append model CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1
INFO-FLOW: Found component CNN_stream_sparsemux_9_3_8_1_1.
INFO-FLOW: Append model CNN_stream_sparsemux_9_3_8_1_1
INFO-FLOW: Found component CNN_stream_regslice_both.
INFO-FLOW: Append model CNN_stream_regslice_both
INFO-FLOW: Found component CNN_stream_regslice_both.
INFO-FLOW: Append model CNN_stream_regslice_both
INFO-FLOW: Handling components in module [CNN_stream] ... 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.compgen.tcl 
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w8_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w8_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w320_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w320_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w576_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w576_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w256_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w256_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w1152_d4_A.
INFO-FLOW: Append model CNN_stream_fifo_w1152_d4_A
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_fifo_w32_d4_S.
INFO-FLOW: Append model CNN_stream_fifo_w32_d4_S
INFO-FLOW: Found component CNN_stream_start_for_embedding_layer_stream_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_embedding_layer_stream_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_feature_concate_layer_stream_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_feature_concate_layer_stream_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_fully_connect_layer_stream3_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_fully_connect_layer_stream3_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_conv2d_3_stream_layer_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_conv2d_3_stream_layer_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_conv2d_4_stream_layer_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_conv2d_4_stream_layer_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_conv2d_5_stream_layer_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_conv2d_5_stream_layer_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_reshape_concate_layer_stream_U0.
INFO-FLOW: Append model CNN_stream_start_for_reshape_concate_layer_stream_U0
INFO-FLOW: Found component CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0.
INFO-FLOW: Append model CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0
INFO-FLOW: Found component CNN_stream_start_for_fully_connect2_layer_stream_U0.
INFO-FLOW: Append model CNN_stream_start_for_fully_connect2_layer_stream_U0
INFO-FLOW: Found component CNN_stream_start_for_l_softmax_layer_stream_U0.
INFO-FLOW: Append model CNN_stream_start_for_l_softmax_layer_stream_U0
INFO-FLOW: Append model feature_separate_layer_stream_9u_s
INFO-FLOW: Append model embedding_layer_stream_9u_s
INFO-FLOW: Append model feature_concate_layer_stream_9u_s
INFO-FLOW: Append model fully_connect_layer_stream3_9u_s
INFO-FLOW: Append model conv2d_3_stream_layer_9u_s
INFO-FLOW: Append model conv2d_3_stream_layer_post_9u_s
INFO-FLOW: Append model conv2d_4_stream_layer_9u_s
INFO-FLOW: Append model conv2d_4_stream_layer_post_9u_s
INFO-FLOW: Append model conv2d_5_stream_layer_9u_s
INFO-FLOW: Append model conv2d_5_stream_layer_post_9u_s
INFO-FLOW: Append model reshape_concate_layer_stream
INFO-FLOW: Append model fully_connect2_layer_stream
INFO-FLOW: Append model l_softmax_layer_stream
INFO-FLOW: Append model CNN_stream
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: CNN_stream_regslice_both CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R CNN_stream_flow_control_loop_pipe CNN_stream_flow_control_loop_pipe CNN_stream_flow_control_loop_pipe CNN_stream_flow_control_loop_pipe CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1 CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1 CNN_stream_sitofp_32ns_32_7_no_dsp_1 CNN_stream_flog_32ns_32ns_32_19_full_dsp_1 CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1 CNN_stream_sparsemux_9_3_8_1_1 CNN_stream_regslice_both CNN_stream_regslice_both CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w8_d4_S CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w320_d4_A CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w576_d4_A CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w256_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w1152_d4_A CNN_stream_fifo_w32_d4_S CNN_stream_fifo_w32_d4_S CNN_stream_start_for_embedding_layer_stream_9u_U0 CNN_stream_start_for_feature_concate_layer_stream_9u_U0 CNN_stream_start_for_fully_connect_layer_stream3_9u_U0 CNN_stream_start_for_conv2d_3_stream_layer_9u_U0 CNN_stream_start_for_conv2d_4_stream_layer_9u_U0 CNN_stream_start_for_conv2d_5_stream_layer_9u_U0 CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0 CNN_stream_start_for_reshape_concate_layer_stream_U0 CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0 CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0 CNN_stream_start_for_fully_connect2_layer_stream_U0 CNN_stream_start_for_l_softmax_layer_stream_U0 feature_separate_layer_stream_9u_s embedding_layer_stream_9u_s feature_concate_layer_stream_9u_s fully_connect_layer_stream3_9u_s conv2d_3_stream_layer_9u_s conv2d_3_stream_layer_post_9u_s conv2d_4_stream_layer_9u_s conv2d_4_stream_layer_post_9u_s conv2d_5_stream_layer_9u_s conv2d_5_stream_layer_post_9u_s reshape_concate_layer_stream fully_connect2_layer_stream l_softmax_layer_stream CNN_stream
INFO-FLOW: Generating D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model CNN_stream_regslice_both
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R
INFO-FLOW: To file: write model CNN_stream_flow_control_loop_pipe
INFO-FLOW: To file: write model CNN_stream_flow_control_loop_pipe
INFO-FLOW: To file: write model CNN_stream_flow_control_loop_pipe
INFO-FLOW: To file: write model CNN_stream_flow_control_loop_pipe
INFO-FLOW: To file: write model CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1
INFO-FLOW: To file: write model CNN_stream_sitofp_32ns_32_7_no_dsp_1
INFO-FLOW: To file: write model CNN_stream_flog_32ns_32ns_32_19_full_dsp_1
INFO-FLOW: To file: write model CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1
INFO-FLOW: To file: write model CNN_stream_sparsemux_9_3_8_1_1
INFO-FLOW: To file: write model CNN_stream_regslice_both
INFO-FLOW: To file: write model CNN_stream_regslice_both
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w8_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w320_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w576_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w256_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w1152_d4_A
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_fifo_w32_d4_S
INFO-FLOW: To file: write model CNN_stream_start_for_embedding_layer_stream_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_feature_concate_layer_stream_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_fully_connect_layer_stream3_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_conv2d_3_stream_layer_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_conv2d_4_stream_layer_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_conv2d_5_stream_layer_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_reshape_concate_layer_stream_U0
INFO-FLOW: To file: write model CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0
INFO-FLOW: To file: write model CNN_stream_start_for_fully_connect2_layer_stream_U0
INFO-FLOW: To file: write model CNN_stream_start_for_l_softmax_layer_stream_U0
INFO-FLOW: To file: write model feature_separate_layer_stream_9u_s
INFO-FLOW: To file: write model embedding_layer_stream_9u_s
INFO-FLOW: To file: write model feature_concate_layer_stream_9u_s
INFO-FLOW: To file: write model fully_connect_layer_stream3_9u_s
INFO-FLOW: To file: write model conv2d_3_stream_layer_9u_s
INFO-FLOW: To file: write model conv2d_3_stream_layer_post_9u_s
INFO-FLOW: To file: write model conv2d_4_stream_layer_9u_s
INFO-FLOW: To file: write model conv2d_4_stream_layer_post_9u_s
INFO-FLOW: To file: write model conv2d_5_stream_layer_9u_s
INFO-FLOW: To file: write model conv2d_5_stream_layer_post_9u_s
INFO-FLOW: To file: write model reshape_concate_layer_stream
INFO-FLOW: To file: write model fully_connect2_layer_stream
INFO-FLOW: To file: write model l_softmax_layer_stream
INFO-FLOW: To file: write model CNN_stream
INFO-FLOW: Generating D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.571 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/vhdl' dstVlogDir='D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/vlog' tclDir='D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db' modelList='CNN_stream_regslice_both
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1
CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1
CNN_stream_sitofp_32ns_32_7_no_dsp_1
CNN_stream_flog_32ns_32ns_32_19_full_dsp_1
CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1
CNN_stream_sparsemux_9_3_8_1_1
CNN_stream_regslice_both
CNN_stream_regslice_both
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w1152_d4_A
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_start_for_embedding_layer_stream_9u_U0
CNN_stream_start_for_feature_concate_layer_stream_9u_U0
CNN_stream_start_for_fully_connect_layer_stream3_9u_U0
CNN_stream_start_for_conv2d_3_stream_layer_9u_U0
CNN_stream_start_for_conv2d_4_stream_layer_9u_U0
CNN_stream_start_for_conv2d_5_stream_layer_9u_U0
CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0
CNN_stream_start_for_reshape_concate_layer_stream_U0
CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0
CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0
CNN_stream_start_for_fully_connect2_layer_stream_U0
CNN_stream_start_for_l_softmax_layer_stream_U0
feature_separate_layer_stream_9u_s
embedding_layer_stream_9u_s
feature_concate_layer_stream_9u_s
fully_connect_layer_stream3_9u_s
conv2d_3_stream_layer_9u_s
conv2d_3_stream_layer_post_9u_s
conv2d_4_stream_layer_9u_s
conv2d_4_stream_layer_post_9u_s
conv2d_5_stream_layer_9u_s
conv2d_5_stream_layer_post_9u_s
reshape_concate_layer_stream
fully_connect2_layer_stream
l_softmax_layer_stream
CNN_stream
' expOnly='0'
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.compgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 2 seconds. Elapsed time: 2.959 seconds; current allocated memory: 660.137 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='CNN_stream_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name feature_separate_layer_stream_9u_s
INFO-FLOW: No bind nodes found for module_name feature_concate_layer_stream_9u_s
INFO-FLOW: No bind nodes found for module_name conv2d_3_stream_layer_post_9u_s
INFO-FLOW: No bind nodes found for module_name conv2d_5_stream_layer_post_9u_s
INFO-FLOW: No bind nodes found for module_name reshape_concate_layer_stream
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='CNN_stream_regslice_both
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1
CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1
CNN_stream_sitofp_32ns_32_7_no_dsp_1
CNN_stream_flog_32ns_32ns_32_19_full_dsp_1
CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1
CNN_stream_sparsemux_9_3_8_1_1
CNN_stream_regslice_both
CNN_stream_regslice_both
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w1152_d4_A
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_start_for_embedding_layer_stream_9u_U0
CNN_stream_start_for_feature_concate_layer_stream_9u_U0
CNN_stream_start_for_fully_connect_layer_stream3_9u_U0
CNN_stream_start_for_conv2d_3_stream_layer_9u_U0
CNN_stream_start_for_conv2d_4_stream_layer_9u_U0
CNN_stream_start_for_conv2d_5_stream_layer_9u_U0
CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0
CNN_stream_start_for_reshape_concate_layer_stream_U0
CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0
CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0
CNN_stream_start_for_fully_connect2_layer_stream_U0
CNN_stream_start_for_l_softmax_layer_stream_U0
feature_separate_layer_stream_9u_s
embedding_layer_stream_9u_s
feature_concate_layer_stream_9u_s
fully_connect_layer_stream3_9u_s
conv2d_3_stream_layer_9u_s
conv2d_3_stream_layer_post_9u_s
conv2d_4_stream_layer_9u_s
conv2d_4_stream_layer_post_9u_s
conv2d_5_stream_layer_9u_s
conv2d_5_stream_layer_post_9u_s
reshape_concate_layer_stream
fully_connect2_layer_stream
l_softmax_layer_stream
CNN_stream
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.compgen.dataonly.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.constraint.tcl 
Execute       sc_get_clocks CNN_stream 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute       source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST CNN_stream MODULE2INSTS {CNN_stream CNN_stream feature_separate_layer_stream_9u_s feature_separate_layer_stream_9u_U0 embedding_layer_stream_9u_s embedding_layer_stream_9u_U0 feature_concate_layer_stream_9u_s feature_concate_layer_stream_9u_U0 fully_connect_layer_stream3_9u_s fully_connect_layer_stream3_9u_U0 conv2d_3_stream_layer_9u_s conv2d_3_stream_layer_9u_U0 conv2d_4_stream_layer_9u_s conv2d_4_stream_layer_9u_U0 conv2d_5_stream_layer_9u_s conv2d_5_stream_layer_9u_U0 conv2d_3_stream_layer_post_9u_s conv2d_3_stream_layer_post_9u_U0 conv2d_4_stream_layer_post_9u_s conv2d_4_stream_layer_post_9u_U0 conv2d_5_stream_layer_post_9u_s conv2d_5_stream_layer_post_9u_U0 reshape_concate_layer_stream reshape_concate_layer_stream_U0 fully_connect2_layer_stream fully_connect2_layer_stream_U0 l_softmax_layer_stream l_softmax_layer_stream_U0} INST2MODULE {CNN_stream CNN_stream feature_separate_layer_stream_9u_U0 feature_separate_layer_stream_9u_s embedding_layer_stream_9u_U0 embedding_layer_stream_9u_s feature_concate_layer_stream_9u_U0 feature_concate_layer_stream_9u_s fully_connect_layer_stream3_9u_U0 fully_connect_layer_stream3_9u_s conv2d_3_stream_layer_9u_U0 conv2d_3_stream_layer_9u_s conv2d_4_stream_layer_9u_U0 conv2d_4_stream_layer_9u_s conv2d_5_stream_layer_9u_U0 conv2d_5_stream_layer_9u_s conv2d_3_stream_layer_post_9u_U0 conv2d_3_stream_layer_post_9u_s conv2d_4_stream_layer_post_9u_U0 conv2d_4_stream_layer_post_9u_s conv2d_5_stream_layer_post_9u_U0 conv2d_5_stream_layer_post_9u_s reshape_concate_layer_stream_U0 reshape_concate_layer_stream fully_connect2_layer_stream_U0 fully_connect2_layer_stream l_softmax_layer_stream_U0 l_softmax_layer_stream} INSTDATA {CNN_stream {DEPTH 1 CHILDREN {feature_separate_layer_stream_9u_U0 embedding_layer_stream_9u_U0 feature_concate_layer_stream_9u_U0 fully_connect_layer_stream3_9u_U0 conv2d_3_stream_layer_9u_U0 conv2d_4_stream_layer_9u_U0 conv2d_5_stream_layer_9u_U0 conv2d_3_stream_layer_post_9u_U0 conv2d_4_stream_layer_post_9u_U0 conv2d_5_stream_layer_post_9u_U0 reshape_concate_layer_stream_U0 fully_connect2_layer_stream_U0 l_softmax_layer_stream_U0}} feature_separate_layer_stream_9u_U0 {DEPTH 2 CHILDREN {}} embedding_layer_stream_9u_U0 {DEPTH 2 CHILDREN {}} feature_concate_layer_stream_9u_U0 {DEPTH 2 CHILDREN {}} fully_connect_layer_stream3_9u_U0 {DEPTH 2 CHILDREN {}} conv2d_3_stream_layer_9u_U0 {DEPTH 2 CHILDREN {}} conv2d_4_stream_layer_9u_U0 {DEPTH 2 CHILDREN {}} conv2d_5_stream_layer_9u_U0 {DEPTH 2 CHILDREN {}} conv2d_3_stream_layer_post_9u_U0 {DEPTH 2 CHILDREN {}} conv2d_4_stream_layer_post_9u_U0 {DEPTH 2 CHILDREN {}} conv2d_5_stream_layer_post_9u_U0 {DEPTH 2 CHILDREN {}} reshape_concate_layer_stream_U0 {DEPTH 2 CHILDREN {}} fully_connect2_layer_stream_U0 {DEPTH 2 CHILDREN {}} l_softmax_layer_stream_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {embedding_layer_stream_9u_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_0_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_1_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_2_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_3_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_4_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_5_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_6_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_7_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_8_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26len_embedding_table_stream_9_U SOURCE {} VARIABLE p_ZL26len_embedding_table_stream_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 1501 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26ipd_embedding_table_stream_0_U SOURCE {} VARIABLE p_ZL26ipd_embedding_table_stream_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 2561 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26ipd_embedding_table_stream_1_U SOURCE {} VARIABLE p_ZL26ipd_embedding_table_stream_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {4 2561 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26ipd_embedding_table_stream_2_U SOURCE {} VARIABLE p_ZL26ipd_embedding_table_stream_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 2561 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26ipd_embedding_table_stream_3_U SOURCE {} VARIABLE p_ZL26ipd_embedding_table_stream_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {3 2561 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26ipd_embedding_table_stream_4_U SOURCE {} VARIABLE p_ZL26ipd_embedding_table_stream_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 2561 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26ipd_embedding_table_stream_5_U SOURCE {} VARIABLE p_ZL26ipd_embedding_table_stream_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE {} STORAGESIZE {2 2561 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26ipd_embedding_table_stream_6_U SOURCE {} VARIABLE p_ZL26ipd_embedding_table_stream_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 10 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 2561 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME p_ZL26ipd_embedding_table_stream_7_U SOURCE {} VARIABLE p_ZL26ipd_embedding_table_stream_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 10 URAM 0 STORAGESUBTYPE {} STORAGESIZE {5 2561 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 0 BRAM 100 URAM 0}} fully_connect_layer_stream3_9u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_fu_1165_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_16_fu_1213_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_16 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_2_fu_1255_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_2 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_33_fu_1297_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_33 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_3_fu_1339_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_3 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_50_fu_1363_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_50 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_4_fu_1447_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_4 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_7_fu_1573_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_7 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_8_fu_1639_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_8 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_53_fu_1663_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_53 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_9_fu_1833_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_9 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_55_fu_1881_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_55 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_11_fu_1923_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_11 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_56_fu_1965_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_56 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_12_fu_2007_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_12 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_57_fu_2031_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_57 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_13_fu_2115_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_13 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_16_fu_2241_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_16 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_17_fu_2307_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_17 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_60_fu_2331_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_60 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_18_fu_2501_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_18 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_62_fu_2549_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_62 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_20_fu_2591_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_20 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_63_fu_2633_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_63 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_21_fu_2675_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_21 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_64_fu_2699_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_64 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_22_fu_2783_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_22 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_25_fu_2909_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_25 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln107_26_fu_2975_p2 SOURCE ./ComponentStream.h:107 VARIABLE sub_ln107_26 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_67_fu_2999_p2 SOURCE ./ComponentStream.h:107 VARIABLE add_ln107_67 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_fu_1058_p2 SOURCE ./ComponentStream.h:94 VARIABLE s LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln94_fu_1068_p2 SOURCE ./ComponentStream.h:94 VARIABLE icmp_ln94 LOOP VITIS_LOOP_94_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_3_stream_layer_9u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_fu_788_p2 SOURCE ./ComponentStream.h:123 VARIABLE s LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln123_fu_798_p2 SOURCE ./ComponentStream.h:123 VARIABLE icmp_ln123 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_4_stream_layer_9u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_fu_968_p2 SOURCE ./ComponentStream.h:181 VARIABLE s LOOP VITIS_LOOP_181_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln181_fu_978_p2 SOURCE ./ComponentStream.h:181 VARIABLE icmp_ln181 LOOP VITIS_LOOP_181_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_4_stream_layer_post_9u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_1_fu_702_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_4_fu_708_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_7_fu_714_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_10_fu_720_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_13_fu_726_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_16_fu_732_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_19_fu_738_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_22_fu_744_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_25_fu_750_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_28_fu_756_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_31_fu_762_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_34_fu_768_p2 SOURCE ./ComponentStream.h:231 VARIABLE add_ln231_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv2d_5_stream_layer_9u_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME s_fu_1148_p2 SOURCE ./ComponentStream.h:239 VARIABLE s LOOP VITIS_LOOP_239_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln239_fu_1158_p2 SOURCE ./ComponentStream.h:239 VARIABLE icmp_ln239 LOOP VITIS_LOOP_239_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} fully_connect2_layer_stream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_16_fu_319_p2 SOURCE ./ComponentStream.h:324 VARIABLE add_ln324_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln324_1_fu_361_p2 SOURCE ./ComponentStream.h:324 VARIABLE sub_ln324_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln324_2_fu_385_p2 SOURCE ./ComponentStream.h:324 VARIABLE sub_ln324_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_17_fu_419_p2 SOURCE ./ComponentStream.h:324 VARIABLE add_ln324_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln324_5_fu_529_p2 SOURCE ./ComponentStream.h:324 VARIABLE sub_ln324_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln324_6_fu_571_p2 SOURCE ./ComponentStream.h:324 VARIABLE sub_ln324_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln324_7_fu_613_p2 SOURCE ./ComponentStream.h:324 VARIABLE sub_ln324_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln324_8_fu_637_p2 SOURCE ./ComponentStream.h:324 VARIABLE sub_ln324_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_20_fu_671_p2 SOURCE ./ComponentStream.h:324 VARIABLE add_ln324_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln324_21_fu_713_p2 SOURCE ./ComponentStream.h:324 VARIABLE add_ln324_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} l_softmax_layer_stream {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 6 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_7_no_dsp_1_U765 SOURCE ./ComponentStream.h:337 VARIABLE vf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 20 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_21_full_dsp_1_U767 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U763 SOURCE ./ComponentStream.h:338 VARIABLE fsum LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 6 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_7_no_dsp_1_U765 SOURCE ./ComponentStream.h:337 VARIABLE vf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 20 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_21_full_dsp_1_U767 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_exp_float.cpp:17} VARIABLE tmp_s LOOP {} BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_10_full_dsp_1_U763 SOURCE ./ComponentStream.h:338 VARIABLE fsum_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 18 OPTYPE flog PRAGMA {} RTLNAME flog_32ns_32ns_32_19_full_dsp_1_U766 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\common\hls_log_float.cpp:9} VARIABLE fsum_2 LOOP {} BUNDLEDNAME {} DSP 13 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op flog} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_10_full_dsp_1_U764 SOURCE ./ComponentStream.h:343 VARIABLE val LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln299_fu_180_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_fu_186_p2 SOURCE ./ComponentStream.h:343 VARIABLE sub_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln299_1_fu_200_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln299_2_fu_206_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln299_3_fu_212_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln299_fu_222_p2 SOURCE ./ComponentStream.h:343 VARIABLE lshr_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln299_fu_232_p3 SOURCE ./ComponentStream.h:343 VARIABLE select_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_1_fu_240_p2 SOURCE ./ComponentStream.h:343 VARIABLE sub_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln299_4_fu_256_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln299_fu_266_p2 SOURCE ./ComponentStream.h:343 VARIABLE shl_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_7_fu_312_p8 SOURCE ./ComponentStream.h:343 VARIABLE select_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln299_fu_278_p2 SOURCE ./ComponentStream.h:343 VARIABLE xor_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln299_fu_283_p2 SOURCE ./ComponentStream.h:343 VARIABLE and_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln299_fu_288_p2 SOURCE ./ComponentStream.h:343 VARIABLE or_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln299_1_fu_292_p2 SOURCE ./ComponentStream.h:343 VARIABLE xor_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln299_1_fu_298_p2 SOURCE ./ComponentStream.h:343 VARIABLE and_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U768 SOURCE ./ComponentStream.h:343 VARIABLE tmp_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_2_fu_334_p2 SOURCE ./ComponentStream.h:343 VARIABLE sub_ln299_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln299_2_fu_340_p3 SOURCE ./ComponentStream.h:343 VARIABLE select_ln299_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 9 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_10_full_dsp_1_U764 SOURCE ./ComponentStream.h:343 VARIABLE val_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln299_5_fu_391_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_3_fu_397_p2 SOURCE ./ComponentStream.h:343 VARIABLE sub_ln299_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln299_6_fu_411_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln299_7_fu_417_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln299_8_fu_423_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln299_1_fu_433_p2 SOURCE ./ComponentStream.h:343 VARIABLE lshr_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln299_3_fu_443_p3 SOURCE ./ComponentStream.h:343 VARIABLE select_ln299_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_4_fu_451_p2 SOURCE ./ComponentStream.h:343 VARIABLE sub_ln299_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln299_9_fu_467_p2 SOURCE ./ComponentStream.h:343 VARIABLE icmp_ln299_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln299_1_fu_477_p2 SOURCE ./ComponentStream.h:343 VARIABLE shl_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_8_fu_523_p8 SOURCE ./ComponentStream.h:343 VARIABLE select_ln299_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln299_2_fu_489_p2 SOURCE ./ComponentStream.h:343 VARIABLE xor_ln299_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln299_2_fu_494_p2 SOURCE ./ComponentStream.h:343 VARIABLE and_ln299_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln299_1_fu_499_p2 SOURCE ./ComponentStream.h:343 VARIABLE or_ln299_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln299_3_fu_503_p2 SOURCE ./ComponentStream.h:343 VARIABLE xor_ln299_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln299_3_fu_509_p2 SOURCE ./ComponentStream.h:343 VARIABLE and_ln299_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_3_8_1_1_U769 SOURCE ./ComponentStream.h:343 VARIABLE tmp_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln299_5_fu_545_p2 SOURCE ./ComponentStream.h:343 VARIABLE sub_ln299_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME dout_1_TDATA_int_regslice SOURCE ./ComponentStream.h:343 VARIABLE select_ln299_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 24 BRAM 0 URAM 0}} CNN_stream {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_1_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_2_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_3_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_4_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_5_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_6_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_7_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_8_U SOURCE ComponentsStream.cpp:13 VARIABLE len_x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_1_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_2_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_3_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_4_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_5_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_6_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_7_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_8_U SOURCE ComponentsStream.cpp:13 VARIABLE ipd_x_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_0_U SOURCE :0 VARIABLE len_x_embedding_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_1_U SOURCE :0 VARIABLE len_x_embedding_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_2_U SOURCE :0 VARIABLE len_x_embedding_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_3_U SOURCE :0 VARIABLE len_x_embedding_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_4_U SOURCE :0 VARIABLE len_x_embedding_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_5_U SOURCE :0 VARIABLE len_x_embedding_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_6_U SOURCE :0 VARIABLE len_x_embedding_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_7_U SOURCE :0 VARIABLE len_x_embedding_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME len_x_embedding_8_U SOURCE :0 VARIABLE len_x_embedding_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 18 URAM 0 STORAGESUBTYPE stream STORAGESIZE {320 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_0_U SOURCE :0 VARIABLE ipd_x_embedding_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_1_U SOURCE :0 VARIABLE ipd_x_embedding_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_2_U SOURCE :0 VARIABLE ipd_x_embedding_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_3_U SOURCE :0 VARIABLE ipd_x_embedding_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_4_U SOURCE :0 VARIABLE ipd_x_embedding_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_5_U SOURCE :0 VARIABLE ipd_x_embedding_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_6_U SOURCE :0 VARIABLE ipd_x_embedding_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_7_U SOURCE :0 VARIABLE ipd_x_embedding_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ipd_x_embedding_8_U SOURCE :0 VARIABLE ipd_x_embedding_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_0_U SOURCE :0 VARIABLE feature_embedding_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_1_U SOURCE :0 VARIABLE feature_embedding_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_2_U SOURCE :0 VARIABLE feature_embedding_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_3_U SOURCE :0 VARIABLE feature_embedding_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_4_U SOURCE :0 VARIABLE feature_embedding_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_5_U SOURCE :0 VARIABLE feature_embedding_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_6_U SOURCE :0 VARIABLE feature_embedding_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_7_U SOURCE :0 VARIABLE feature_embedding_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature_embedding_8_U SOURCE :0 VARIABLE feature_embedding_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {576 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_0_0_U SOURCE :0 VARIABLE proj_embedding3_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_0_1_U SOURCE :0 VARIABLE proj_embedding3_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_0_2_U SOURCE :0 VARIABLE proj_embedding3_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_1_0_U SOURCE :0 VARIABLE proj_embedding3_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_1_1_U SOURCE :0 VARIABLE proj_embedding3_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_1_2_U SOURCE :0 VARIABLE proj_embedding3_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_2_0_U SOURCE :0 VARIABLE proj_embedding3_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_2_1_U SOURCE :0 VARIABLE proj_embedding3_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_2_2_U SOURCE :0 VARIABLE proj_embedding3_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_3_0_U SOURCE :0 VARIABLE proj_embedding3_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_3_1_U SOURCE :0 VARIABLE proj_embedding3_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_3_2_U SOURCE :0 VARIABLE proj_embedding3_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_4_0_U SOURCE :0 VARIABLE proj_embedding3_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_4_1_U SOURCE :0 VARIABLE proj_embedding3_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_4_2_U SOURCE :0 VARIABLE proj_embedding3_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_5_0_U SOURCE :0 VARIABLE proj_embedding3_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_5_1_U SOURCE :0 VARIABLE proj_embedding3_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_5_2_U SOURCE :0 VARIABLE proj_embedding3_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_6_0_U SOURCE :0 VARIABLE proj_embedding3_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_6_1_U SOURCE :0 VARIABLE proj_embedding3_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_6_2_U SOURCE :0 VARIABLE proj_embedding3_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_7_0_U SOURCE :0 VARIABLE proj_embedding3_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_7_1_U SOURCE :0 VARIABLE proj_embedding3_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding3_7_2_U SOURCE :0 VARIABLE proj_embedding3_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_0_0_U SOURCE :0 VARIABLE proj_embedding4_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_0_1_U SOURCE :0 VARIABLE proj_embedding4_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_0_2_U SOURCE :0 VARIABLE proj_embedding4_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_1_0_U SOURCE :0 VARIABLE proj_embedding4_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_1_1_U SOURCE :0 VARIABLE proj_embedding4_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_1_2_U SOURCE :0 VARIABLE proj_embedding4_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_2_0_U SOURCE :0 VARIABLE proj_embedding4_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_2_1_U SOURCE :0 VARIABLE proj_embedding4_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_2_2_U SOURCE :0 VARIABLE proj_embedding4_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_3_0_U SOURCE :0 VARIABLE proj_embedding4_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_3_1_U SOURCE :0 VARIABLE proj_embedding4_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_3_2_U SOURCE :0 VARIABLE proj_embedding4_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_4_0_U SOURCE :0 VARIABLE proj_embedding4_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_4_1_U SOURCE :0 VARIABLE proj_embedding4_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_4_2_U SOURCE :0 VARIABLE proj_embedding4_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_5_0_U SOURCE :0 VARIABLE proj_embedding4_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_5_1_U SOURCE :0 VARIABLE proj_embedding4_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_5_2_U SOURCE :0 VARIABLE proj_embedding4_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_6_0_U SOURCE :0 VARIABLE proj_embedding4_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_6_1_U SOURCE :0 VARIABLE proj_embedding4_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_6_2_U SOURCE :0 VARIABLE proj_embedding4_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_7_0_U SOURCE :0 VARIABLE proj_embedding4_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_7_1_U SOURCE :0 VARIABLE proj_embedding4_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding4_7_2_U SOURCE :0 VARIABLE proj_embedding4_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_0_0_U SOURCE :0 VARIABLE proj_embedding5_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_0_1_U SOURCE :0 VARIABLE proj_embedding5_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_0_2_U SOURCE :0 VARIABLE proj_embedding5_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_1_0_U SOURCE :0 VARIABLE proj_embedding5_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_1_1_U SOURCE :0 VARIABLE proj_embedding5_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_1_2_U SOURCE :0 VARIABLE proj_embedding5_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_2_0_U SOURCE :0 VARIABLE proj_embedding5_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_2_1_U SOURCE :0 VARIABLE proj_embedding5_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_2_2_U SOURCE :0 VARIABLE proj_embedding5_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_3_0_U SOURCE :0 VARIABLE proj_embedding5_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_3_1_U SOURCE :0 VARIABLE proj_embedding5_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_3_2_U SOURCE :0 VARIABLE proj_embedding5_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_4_0_U SOURCE :0 VARIABLE proj_embedding5_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_4_1_U SOURCE :0 VARIABLE proj_embedding5_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_4_2_U SOURCE :0 VARIABLE proj_embedding5_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_5_0_U SOURCE :0 VARIABLE proj_embedding5_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_5_1_U SOURCE :0 VARIABLE proj_embedding5_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_5_2_U SOURCE :0 VARIABLE proj_embedding5_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_6_0_U SOURCE :0 VARIABLE proj_embedding5_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_6_1_U SOURCE :0 VARIABLE proj_embedding5_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_6_2_U SOURCE :0 VARIABLE proj_embedding5_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_7_0_U SOURCE :0 VARIABLE proj_embedding5_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_7_1_U SOURCE :0 VARIABLE proj_embedding5_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME proj_embedding5_7_2_U SOURCE :0 VARIABLE proj_embedding5_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {256 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_1_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_2_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_3_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_4_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_5_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_6_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_7_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_8_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_9_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_10_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_11_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_12_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_13_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_14_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_15_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_16_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_17_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_18_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_19_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_20_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_21_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_22_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_23_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_24_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_25_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_26_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_27_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_28_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_29_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_30_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_31_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_32_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_33_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_34_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_35_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_36_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_37_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_38_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_39_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_40_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_41_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_42_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_43_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_44_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_45_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_46_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_47_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_48_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_49_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_50_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_51_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_52_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out3_53_U SOURCE ComponentsStream.cpp:22 VARIABLE sum_out3_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_1_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_2_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_3_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_4_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_5_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_6_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_7_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_8_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_9_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_10_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_11_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_12_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out3_13_U SOURCE ComponentsStream.cpp:26 VARIABLE conv_out3_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_1_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_2_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_3_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_4_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_5_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_6_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_7_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_8_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_9_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_10_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_11_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_12_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_13_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_14_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_15_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_16_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_17_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_18_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_19_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_20_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_21_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_22_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_23_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_24_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_25_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_26_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_27_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_28_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_29_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_30_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_31_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_32_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_33_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_34_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_35_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_36_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_37_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_38_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_39_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_40_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_41_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_42_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_43_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_44_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_45_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_46_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_47_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_48_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_49_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_50_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_51_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_52_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_53_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_54_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_55_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_56_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_57_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_58_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_59_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_60_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_61_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_62_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_63_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_64_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_65_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_66_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_67_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_68_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_69_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_70_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out4_71_U SOURCE ComponentsStream.cpp:23 VARIABLE sum_out4_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_1_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_2_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_3_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_4_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_5_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_6_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_7_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_8_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_9_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_10_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out4_11_U SOURCE ComponentsStream.cpp:27 VARIABLE conv_out4_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_1_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_2_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_3_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_4_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_5_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_6_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_7_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_8_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_9_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_10_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_11_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_12_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_13_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_14_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_15_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_16_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_17_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_18_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_19_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_20_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_21_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_22_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_23_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_24_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_25_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_26_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_27_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_28_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_29_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_30_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_31_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_32_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_33_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_34_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_35_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_36_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_37_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_38_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_39_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_40_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_41_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_42_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_43_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_44_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_45_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_46_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_47_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_48_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_49_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_50_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_51_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_52_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_53_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_54_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_55_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_56_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_57_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_58_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_59_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_60_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_61_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_62_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_63_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_64_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_65_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_66_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_67_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_68_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_69_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_70_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_71_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_72_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_73_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_74_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_75_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_76_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_77_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_78_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_79_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_80_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_81_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_82_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_83_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_84_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_85_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_86_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_87_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_88_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME sum_out5_89_U SOURCE ComponentsStream.cpp:24 VARIABLE sum_out5_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_1_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_2_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_3_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_4_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_5_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_6_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_7_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_8_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME conv_out5_9_U SOURCE ComponentsStream.cpp:28 VARIABLE conv_out5_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME feature2_embedding_U SOURCE :0 VARIABLE feature2_embedding LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 STORAGESUBTYPE stream STORAGESIZE {1152 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fc2_embedding_U SOURCE ComponentsStream.cpp:31 VARIABLE fc2_embedding LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fc2_embedding_1_U SOURCE ComponentsStream.cpp:31 VARIABLE fc2_embedding_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 24 BRAM 614 URAM 0}} feature_separate_layer_stream_9u_s {AREA {DSP 0 BRAM 0 URAM 0}} feature_concate_layer_stream_9u_s {AREA {DSP 0 BRAM 0 URAM 0}} conv2d_3_stream_layer_post_9u_s {AREA {DSP 0 BRAM 0 URAM 0}} conv2d_5_stream_layer_post_9u_s {AREA {DSP 0 BRAM 0 URAM 0}} reshape_concate_layer_stream {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.034 seconds; current allocated memory: 673.395 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for CNN_stream.
INFO: [VLOG 209-307] Generating Verilog RTL for CNN_stream.
Execute       syn_report -model CNN_stream -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 308.74 MHz
Command     autosyn done; 40.493 sec.
Command   csynth_design done; 113.009 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.134 sec.
INFO-FLOW: Workspace D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls opened at Fri Aug 01 07:21:29 +0800 2025
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       create_platform xczu19eg-ffvc1760-2-i -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu19eg-ffvc1760-2-i'
Command       create_platform done; 1.195 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.288 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.459 sec.
Execute   apply_ini D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(8)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/Components.h 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Components.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(9)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Components.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Coeff.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(10)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Coeff.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=ComponentStream.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentStream.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(11)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/ComponentStream.h 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentStream.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=Type.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'syn.file=Type.h' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(12)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/Type.h 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/Type.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=ComponentsStream.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.file=ComponentsStream.cpp' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(13)
Execute     add_files D:/sidejob/ethernet_NN/NN/hls_component/ComponentsStream.cpp 
INFO: [HLS 200-10] Adding design file 'D:/sidejob/ethernet_NN/NN/hls_component/ComponentsStream.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=CNN_stream' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=CNN_stream' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(7)
Execute     set_top CNN_stream 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu19eg-ffvc1760-2-i' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(1)
Execute     set_part xczu19eg-ffvc1760-2-i 
Execute       create_platform xczu19eg-ffvc1760-2-i -board  
Command       create_platform done; 0.115 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu19eg-ffvc1760-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.202 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=280mhz' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'clock=280mhz' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(14)
Execute     create_clock -period 280mhz 
Execute       ap_set_clock -name default -period 3.571 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.571ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/sidejob/ethernet_NN/NN/hls_component/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.239 sec.
Execute   apply_ini D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/config.cmdline 
Execute   ::AP::init_summary_file package-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   export_design -flow none 
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.571 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=CNN_stream xml_exists=0
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to CNN_stream
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=429 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='CNN_stream_regslice_both
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_0_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_1_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_2_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_3_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_4_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_5_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_6_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_7_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_8_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26len_embedding_table_stream_9_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_0_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_1_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_2_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_3_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_4_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_5_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_6_ROM_AUTO_1R
CNN_stream_embedding_layer_stream_9u_s_p_ZL26ipd_embedding_table_stream_7_ROM_AUTO_1R
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_flow_control_loop_pipe
CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1
CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1
CNN_stream_sitofp_32ns_32_7_no_dsp_1
CNN_stream_flog_32ns_32ns_32_19_full_dsp_1
CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1
CNN_stream_sparsemux_9_3_8_1_1
CNN_stream_regslice_both
CNN_stream_regslice_both
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w8_d4_S
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w320_d4_A
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w576_d4_A
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w256_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w1152_d4_A
CNN_stream_fifo_w32_d4_S
CNN_stream_fifo_w32_d4_S
CNN_stream_start_for_embedding_layer_stream_9u_U0
CNN_stream_start_for_feature_concate_layer_stream_9u_U0
CNN_stream_start_for_fully_connect_layer_stream3_9u_U0
CNN_stream_start_for_conv2d_3_stream_layer_9u_U0
CNN_stream_start_for_conv2d_4_stream_layer_9u_U0
CNN_stream_start_for_conv2d_5_stream_layer_9u_U0
CNN_stream_start_for_conv2d_3_stream_layer_post_9u_U0
CNN_stream_start_for_reshape_concate_layer_stream_U0
CNN_stream_start_for_conv2d_4_stream_layer_post_9u_U0
CNN_stream_start_for_conv2d_5_stream_layer_post_9u_U0
CNN_stream_start_for_fully_connect2_layer_stream_U0
CNN_stream_start_for_l_softmax_layer_stream_U0
feature_separate_layer_stream_9u_s
embedding_layer_stream_9u_s
feature_concate_layer_stream_9u_s
fully_connect_layer_stream3_9u_s
conv2d_3_stream_layer_9u_s
conv2d_3_stream_layer_post_9u_s
conv2d_4_stream_layer_9u_s
conv2d_4_stream_layer_post_9u_s
conv2d_5_stream_layer_9u_s
conv2d_5_stream_layer_post_9u_s
reshape_concate_layer_stream
fully_connect2_layer_stream
l_softmax_layer_stream
CNN_stream
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.rtl_wrap.cfg.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.compgen.dataonly.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_separate_layer_stream_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/embedding_layer_stream_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/feature_concate_layer_stream_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect_layer_stream3_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_3_stream_layer_post_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_4_stream_layer_post_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/conv2d_5_stream_layer_post_9u_s.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/reshape_concate_layer_stream.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/fully_connect2_layer_stream.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/l_softmax_layer_stream.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.constraint.tcl 
Execute     sc_get_clocks CNN_stream 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_fadd_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_fexp_32ns_32ns_32_21_full_dsp_1_ip.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_flog_32ns_32ns_32_19_full_dsp_1_ip.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_fsub_32ns_32ns_32_10_full_dsp_1_ip.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/misc/CNN_stream_sitofp_32ns_32_7_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.constraint.tcl 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/CNN_stream.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data names -quiet 
Execute     ap_part_info -name xczu19eg-ffvc1760-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s hls_component/CNN_stream.zip 
INFO: [HLS 200-802] Generated output file hls_component/CNN_stream.zip
Command   export_design done; 24.372 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
