#ifndef _DW_GPIO_REG_H_
#define _DW_GPIO_REG_H_

#define REG_DW_GPIO_SWPORTA_DR_OFFSET		(0x0000)
#define REG_DW_GPIO_SWPORTA_DDR_OFFSET		(0x0004)
#define REG_DW_GPIO_SWPORTA_CTL_OFFSET		(0x0008)
#define REG_DW_GPIO_SWPORTB_DR_OFFSET		(0x000c)
#define REG_DW_GPIO_SWPORTB_DDR_OFFSET		(0x0010)
#define REG_DW_GPIO_SWPORTB_CTL_OFFSET		(0x0014)
#define REG_DW_GPIO_SWPORTC_DR_OFFSET		(0x0018)
#define REG_DW_GPIO_SWPORTC_DDR_OFFSET		(0x001c)
#define REG_DW_GPIO_SWPORTC_CTL_OFFSET		(0x0020)
#define REG_DW_GPIO_SWPORTD_DR_OFFSET		(0x0024)
#define REG_DW_GPIO_SWPORTD_DDR_OFFSET		(0x0028)
#define REG_DW_GPIO_SWPORTD_CTL_OFFSET		(0x002c)
#define REG_DW_GPIO_INTEN_OFFSET		(0x0030)
#define REG_DW_GPIO_INTMASK_OFFSET		(0x0034)
#define REG_DW_GPIO_INTTYPE_LEVEL_OFFSET	(0x0038)
#define REG_DW_GPIO_INTPOLARITY_OFFSET		(0x003c)
#define REG_DW_GPIO_INTSTATUS_OFFSET		(0x0040)
#define REG_DW_GPIO_RAW_INTSTATUS_OFFSET	(0x0044)
#define REG_DW_GPIO_DEBOUNCE_OFFSET		(0x0048)
#define REG_DW_GPIO_PORTA_EOI_OFFSET		(0x004C)
#define REG_DW_GPIO_EXT_PORTA_OFFSET		(0x0050)
#define REG_DW_GPIO_EXT_PORTB_OFFSET		(0x0054)
#define REG_DW_GPIO_EXT_PORTC_OFFSET		(0x0058)
#define REG_DW_GPIO_EXT_PORTD_OFFSET		(0x005c)
#define REG_DW_GPIO_LS_SYNC_OFFSET		(0x0060)
#define REG_DW_GPIO_ID_CODE_OFFSET		(0x0064)
#define REG_DW_GPIO_INT_BOTHEDGE_OFFSET		(0x0068)
#define REG_DW_GPIO_VER_ID_CODE_OFFSET		(0x006c)
#define REG_DW_GPIO_CONFIG2_OFFSET		(0x0070)
#define REG_DW_GPIO_CONFIG1_OFFSET		(0x0074)

/* config register1. */
#define BIT_DW_GPIO_CONFIG1_INT_BOTH_EDGE_TYPE	(1 << 21)
#define BITS_DW_GPIO_CONFIG1_EID_IDWIDTH_MASK	(0x1F)
#define BITS_DW_GPIO_CONFIG1_EID_IDWIDTH_SHIFT	(16)
#define BIT_DW_GPIO_CONFIG1_GPIO_ID		(1 << 15)
#define BIT_DW_GPIO_CONFIG1_ADD_ENCODED_PARAMS	(1 << 14)
#define BIT_DW_GPIO_CONFIG1_DEBOUNCE		(1 << 13)
#define BIT_DW_GPIO_CONFIG1_PORTA_INTR		(1 << 12)
#define BIT_DW_GPIO_CONFIG1_HW_PORTD		(1 << 11)
#define BIT_DW_GPIO_CONFIG1_HW_PORTC		(1 << 10)
#define BIT_DW_GPIO_CONFIG1_HW_PORTB		(1 << 9)
#define BIT_DW_GPIO_CONFIG1_HW_PORTA		(1 << 8)
#define BIT_DW_GPIO_CONFIG1_PORTD_SGL_CTL	(1 << 7)
#define BIT_DW_GPIO_CONFIG1_PORTC_SGL_CTL	(1 << 6)
#define BIT_DW_GPIO_CONFIG1_PORTB_SGL_CTL	(1 << 5)
#define BIT_DW_GPIO_CONFIG1_PORTA_SGL_CTL	(1 << 4)
#define BITS_DW_GPIO_CONFIG1_NUM_PORTS_MASK	(0x3)
#define BITS_DW_GPIO_CONFIG1_NUM_PORTS_SHIFT	(2)
#define BITS_DW_GPIO_CONFIG1_APB_DWIDTH_MASK	(0x3)
#define BITS_DW_GPIO_CONFIG1_APB_DWIDTH_SHIFT	(0)

/* config register2. */
#define BITS_DW_GPIO_CONFIG2_EID_PWIDTH_D_MASK	(0x1F)
#define BITS_DW_GPIO_CONFIG2_EID_PWIDTH_D_SHIFT	(15)
#define BITS_DW_GPIO_CONFIG2_EID_PWIDTH_C_MASK	(0x1F)
#define BITS_DW_GPIO_CONFIG2_EID_PWIDTH_C_SHIFT	(10)
#define BITS_DW_GPIO_CONFIG2_EID_PWIDTH_B_MASK	(0x1F)
#define BITS_DW_GPIO_CONFIG2_EID_PWIDTH_B_SHIFT	(5)
#define BITS_DW_GPIO_CONFIG2_EID_PWIDTH_A_MASK	(0x1F)
#define BITS_DW_GPIO_CONFIG2_EID_PWIDTH_A_SHIFT	(0)

#endif
