\begin{table}
	\small
	\caption{Layout Analysis for FPGA Implementations}
	\smallerspace
	\label{tab:FPGA_PPA}
	\begin{tabular}{cccc}
		\toprule
		\multirow{3}{*}{Design}& Avg. Peak & \multirow{2}{*}{Critical-Path} & \multirow{2}{*}{FFs / LUTs} \\
		& Power [mW]
		& \multirow{2}{*}{Delay [ns]} & \multirow{2}{*}{Util. [\# / \#]} \\
		& 0.9V / 1.08V & & \\
		\toprule
		Baseline & 0.969357 / 1.07049 & 9.052 & 952 / 3,137 \\
		\midrule
		\multirow{2}{*}{Static X4} & 0.972771 / 1.07352 & 10.352 & 965 / 3,118 \\
		& (+00.35\% / +00.28\%) & (+14.36\%) & (+01.37\% / -00.61\%) \\
		\midrule
		\multirow{2}{*}{Static X16} & 0.971117 / 1.07347 & 10.352 & 965 / 3,118 \\
		& (+00.18\% / +00.27\%) & (+14.36\%) & (+01.37\% / -00.61\%) \\
		\midrule
		\multirow{2}{*}{Dynamic} & 0.973676 / 1.07214 & 9.994 & 1,028 / 3,183 \\
		& (+00.45\% / +00.15\%) & (+10.41\%) & (+07.98\% / +01.47\%) \\
		\bottomrule
	\end{tabular}%\\[1mm] % only needed if table footnote is used
\littlesmallerspace
\end{table}
