Running test valgrind_operators
Using [4] processors for this benchmarking suite
Benchmark is: valgrind_operators
running benchmark @/workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run077
This test will be ran with valgrind
 BENCHMARK IS: valgrind_operators
 ========= Synthesizing Circuits
                   valgrind_operators/binary_shift_left/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_shift_left/sample_arch
                   valgrind_operators/binary_shift_left/k6_N10_mem32K_40nm
                   valgrind_operators/specparam/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/specparam/k6_frac_N10_mem32K_40nm
                   valgrind_operators/specparam/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_shift_left/sample_arch
                   valgrind_operators/specparam/sample_arch
  Ok . . . . . . . valgrind_operators/binary_shift_left/k6_N10_mem32K_40nm
                   valgrind_operators/pluscolon_6_bit/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_shift_left/k6_frac_N10_mem32K_40nm
                   valgrind_operators/pluscolon_6_bit/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/specparam/k6_N10_mem32K_40nm
                   valgrind_operators/pluscolon_6_bit/sample_arch
  Ok . . . . . . . valgrind_operators/specparam/sample_arch
                   valgrind_operators/binary_logical_greater_equal_than/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/pluscolon_6_bit/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/pluscolon_6_bit/k6_N10_mem32K_40nm
                   valgrind_operators/binary_logical_greater_equal_than/sample_arch
  Ok . . . . . . . valgrind_operators/binary_logical_greater_equal_than/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/pluscolon_6_bit/sample_arch
                   valgrind_operators/twobits_arithmetic_minus/k6_frac_N10_mem32K_40nm
                   valgrind_operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm
                   valgrind_operators/twobits_arithmetic_minus/sample_arch
  Ok . . . . . . . valgrind_operators/binary_logical_greater_equal_than/sample_arch
                   valgrind_operators/asr_8_7/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/twobits_arithmetic_minus/k6_frac_N10_mem32K_40nm
                   valgrind_operators/asr_8_7/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm
                   valgrind_operators/asr_8_7/sample_arch
  Ok . . . . . . . valgrind_operators/twobits_arithmetic_minus/sample_arch
                   valgrind_operators/twobits_logical_less_equal_than/k6_frac_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_8_7/k6_frac_N10_mem32K_40nm
                   valgrind_operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_8_7/k6_N10_mem32K_40nm
                   valgrind_operators/twobits_logical_less_equal_than/sample_arch
  Ok . . . . . . . valgrind_operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_8_7/sample_arch
                   valgrind_operators/binary_logical_and/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_logical_and/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/twobits_logical_less_equal_than/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_logical_and/sample_arch
  Ok . . . . . . . valgrind_operators/twobits_logical_less_equal_than/sample_arch
                   valgrind_operators/asr_16_7/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_and/sample_arch
                   valgrind_operators/asr_16_7/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_and/k6_N10_mem32K_40nm
                   valgrind_operators/asr_16_7/sample_arch
  Ok . . . . . . . valgrind_operators/binary_logical_and/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_logical_or/k6_frac_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_16_7/k6_frac_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_16_7/k6_N10_mem32K_40nm
                   valgrind_operators/binary_logical_or/k6_N10_mem32K_40nm
                   valgrind_operators/binary_logical_or/sample_arch
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_16_7/sample_arch
                   valgrind_operators/clog2/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_or/k6_frac_N10_mem32K_40nm
                   valgrind_operators/clog2/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_or/k6_N10_mem32K_40nm
                   valgrind_operators/clog2/sample_arch
  Ok . . . . . . . valgrind_operators/binary_logical_or/sample_arch
                   valgrind_operators/binary_logical_equal/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/clog2/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_logical_equal/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/clog2/k6_N10_mem32K_40nm
                   valgrind_operators/binary_logical_equal/sample_arch
  Ok . . . . . . . valgrind_operators/clog2/sample_arch
                   valgrind_operators/string_test_concat_replicate/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_equal/k6_frac_N10_mem32K_40nm
                   valgrind_operators/string_test_concat_replicate/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_equal/k6_N10_mem32K_40nm
                   valgrind_operators/string_test_concat_replicate/sample_arch
  Ok . . . . . . . valgrind_operators/binary_logical_equal/sample_arch
                   valgrind_operators/signed_to_unsigned/k6_frac_N10_mem32K_40nm
  [0;31m[6]Leaks . . . .[0m valgrind_operators/string_test_concat_replicate/k6_frac_N10_mem32K_40nm
                   valgrind_operators/signed_to_unsigned/k6_N10_mem32K_40nm
  [0;31m[6]Leaks . . . .[0m valgrind_operators/string_test_concat_replicate/k6_N10_mem32K_40nm
                   valgrind_operators/signed_to_unsigned/sample_arch
  [0;31m[6]Leaks . . . .[0m valgrind_operators/string_test_concat_replicate/sample_arch
                   valgrind_operators/minuscolon_6_bit/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/signed_to_unsigned/k6_frac_N10_mem32K_40nm
                   valgrind_operators/minuscolon_6_bit/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/signed_to_unsigned/k6_N10_mem32K_40nm
                   valgrind_operators/minuscolon_6_bit/sample_arch
  Ok . . . . . . . valgrind_operators/minuscolon_6_bit/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_shift_right/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/signed_to_unsigned/sample_arch
                   valgrind_operators/binary_shift_right/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/minuscolon_6_bit/k6_N10_mem32K_40nm
                   valgrind_operators/binary_shift_right/sample_arch
  Ok . . . . . . . valgrind_operators/minuscolon_6_bit/sample_arch
                   valgrind_operators/binary_nor/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_shift_right/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_nor/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_shift_right/k6_N10_mem32K_40nm
                   valgrind_operators/binary_nor/sample_arch
  Ok . . . . . . . valgrind_operators/binary_shift_right/sample_arch
                   valgrind_operators/binary_logical_less_than/k6_frac_N10_mem32K_40nm
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

using experimental soft_logic optimization 
Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	simple_op
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at /workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run077/valgrind_operators/binary_nor/sample_arch/odin.blif
	Ran in 395.2ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 1.84 seconds (max_rss 60.5 MiB)
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

using experimental soft_logic optimization 
Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	simple_op
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at /workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run077/valgrind_operators/binary_nor/k6_N10_mem32K_40nm/odin.blif
	Ran in 490.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 1.92 seconds (max_rss 60.4 MiB)
                   valgrind_operators/binary_logical_less_than/k6_N10_mem32K_40nm
                   valgrind_operators/binary_logical_less_than/sample_arch
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

using experimental soft_logic optimization 
Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	simple_op
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at /workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run077/valgrind_operators/binary_nor/k6_frac_N10_mem32K_40nm/odin.blif
	Ran in 454.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 1.77 seconds (max_rss 60.5 MiB)
                   valgrind_operators/asr_8_4/k6_frac_N10_mem32K_40nm
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

using experimental soft_logic optimization 
Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	simple_op
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at /workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run077/valgrind_operators/binary_logical_less_than/k6_frac_N10_mem32K_40nm/odin.blif
	Ran in 724.7ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 2.14 seconds (max_rss 60.5 MiB)
                   valgrind_operators/asr_8_4/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_less_than/sample_arch
                   valgrind_operators/asr_8_4/sample_arch
  Ok . . . . . . . valgrind_operators/binary_logical_less_than/k6_N10_mem32K_40nm
                   valgrind_operators/binary_nand/k6_frac_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_8_4/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_nand/k6_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_8_4/k6_N10_mem32K_40nm
                   valgrind_operators/binary_nand/sample_arch
  [0;31m[1]Leak. . . . .[0m valgrind_operators/asr_8_4/sample_arch
                   valgrind_operators/macromudule_test/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_nand/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_nand/k6_N10_mem32K_40nm
                   valgrind_operators/macromudule_test/k6_N10_mem32K_40nm
                   valgrind_operators/macromudule_test/sample_arch
                   valgrind_operators/binary_and/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_and/k6_N10_mem32K_40nm
                   valgrind_operators/binary_and/sample_arch
                   valgrind_operators/binary_logical_greater_than/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_and/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_logical_greater_than/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_and/k6_N10_mem32K_40nm
                   valgrind_operators/binary_logical_greater_than/sample_arch
  Ok . . . . . . . valgrind_operators/binary_and/sample_arch
                   valgrind_operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm
                   valgrind_operators/twobits_logical_greater_equal_than/sample_arch
                   valgrind_operators/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_greater_than/sample_arch
                   valgrind_operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm
                   valgrind_operators/twobits_arithmetic_multiply/sample_arch
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

using experimental soft_logic optimization 
Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	simple_op
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at /workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run077/valgrind_operators/twobits_logical_greater_equal_than/sample_arch/odin.blif
	Ran in 630.1ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 2.05 seconds (max_rss 60.2 MiB)
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

using experimental soft_logic optimization 
Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	simple_op
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at /workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run077/valgrind_operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm/odin.blif
	Ran in 593.3ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 2.49 seconds (max_rss 60.4 MiB)
                   valgrind_operators/twobits_logical_less_than/k6_frac_N10_mem32K_40nm
                   valgrind_operators/twobits_logical_less_than/k6_N10_mem32K_40nm
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

using experimental soft_logic optimization 
Reading FPGA Architecture file
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we'll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	simple_op
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at /workspace/vtr-verilog-to-routing/ODIN_II/regression_test//run077/valgrind_operators/twobits_arithmetic_multiply/k6_frac_N10_mem32K_40nm/odin.blif
	Ran in 646.5ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================
2 X 2 => 1


Total # of multipliers = 1
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 2.25 seconds (max_rss 60.5 MiB)
                   valgrind_operators/twobits_logical_less_than/sample_arch
  Ok . . . . . . . valgrind_operators/twobits_arithmetic_multiply/sample_arch
                   valgrind_operators/string_test_concat/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/twobits_logical_less_than/k6_frac_N10_mem32K_40nm
                   valgrind_operators/string_test_concat/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/twobits_logical_less_than/k6_N10_mem32K_40nm
                   valgrind_operators/string_test_concat/sample_arch
  Ok . . . . . . . valgrind_operators/twobits_logical_less_than/sample_arch
                   valgrind_operators/specifyBlock/k6_frac_N10_mem32K_40nm
  [0;31m[6]Leaks . . . .[0m valgrind_operators/string_test_concat/sample_arch
  [0;31m[6]Leaks . . . .[0m valgrind_operators/string_test_concat/k6_frac_N10_mem32K_40nm
                   valgrind_operators/specifyBlock/k6_N10_mem32K_40nm
                   valgrind_operators/specifyBlock/sample_arch
  [0;31m[6]Leaks . . . .[0m valgrind_operators/string_test_concat/k6_N10_mem32K_40nm
                   valgrind_operators/binary_logical_not_equal/k6_frac_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/specifyBlock/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_logical_not_equal/k6_N10_mem32K_40nm
  [0;31m[1]Leak. . . . .[0m valgrind_operators/specifyBlock/k6_N10_mem32K_40nm
                   valgrind_operators/binary_logical_not_equal/sample_arch
  [0;31m[1]Leak. . . . .[0m valgrind_operators/specifyBlock/sample_arch
                   valgrind_operators/binary_or/k6_frac_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_not_equal/k6_N10_mem32K_40nm
                   valgrind_operators/binary_or/k6_N10_mem32K_40nm
  Ok . . . . . . . valgrind_operators/binary_logical_not_equal/k6_frac_N10_mem32K_40nm
                   valgrind_operators/binary_or/sample_arch
** REGRESSION TEST EXITED FORCEFULLY **
** ODIN WRAPPER EXITED FORCEFULLY **
** ODIN WRAPPER EXITED FORCEFULLY **
** ODIN WRAPPER EXITED FORCEFULLY **
** ODIN WRAPPER EXITED FORCEFULLY **
