{
  "module_name": "uvd_4_0_d.h",
  "hash_id": "bd6cd3202c1738f0f0e6cda7a24690991f3ab7b803c4ee6a4d4b6ed2ed7b20f8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/uvd/uvd_4_0_d.h",
  "human_readable_source": " \n\n#ifndef UVD_4_0_D_H\n#define UVD_4_0_D_H\n\n#define ixUVD_CGC_CTRL2 0x00C1\n#define ixUVD_CGC_MEM_CTRL 0x00C0\n#define ixUVD_LMI_ADDR_EXT2 0x00AB\n#define ixUVD_LMI_CACHE_CTRL 0x009B\n#define ixUVD_LMI_SWAP_CNTL2 0x00AA\n#define ixUVD_MIF_CURR_ADDR_CONFIG 0x0048\n#define ixUVD_MIF_RECON1_ADDR_CONFIG 0x0114\n#define ixUVD_MIF_REF_ADDR_CONFIG 0x004C\n#define mmUVD_CGC_CTRL 0x3D2C\n#define mmUVD_CGC_GATE 0x3D2A\n#define mmUVD_CGC_STATUS 0x3D2B\n#define mmUVD_CGC_UDEC_STATUS 0x3D2D\n#define mmUVD_CONTEXT_ID 0x3DBD\n#define mmUVD_CTX_DATA 0x3D29\n#define mmUVD_CTX_INDEX 0x3D28\n#define mmUVD_ENGINE_CNTL 0x3BC6\n#define mmUVD_GPCOM_VCPU_CMD 0x3BC3\n#define mmUVD_GPCOM_VCPU_DATA0 0x3BC4\n#define mmUVD_GPCOM_VCPU_DATA1 0x3BC5\n#define mmUVD_GP_SCRATCH4 0x3D38\n#define mmUVD_LMI_ADDR_EXT 0x3D65\n#define mmUVD_LMI_CTRL 0x3D66\n#define mmUVD_LMI_CTRL2 0x3D3D\n#define mmUVD_LMI_EXT40_ADDR 0x3D26\n#define mmUVD_LMI_STATUS 0x3D67\n#define mmUVD_LMI_SWAP_CNTL 0x3D6D\n#define mmUVD_MASTINT_EN 0x3D40\n#define mmUVD_MPC_CNTL 0x3D77\n#define mmUVD_MPC_SET_ALU 0x3D7E\n#define mmUVD_MPC_SET_MUX 0x3D7D\n#define mmUVD_MPC_SET_MUXA0 0x3D79\n#define mmUVD_MPC_SET_MUXA1 0x3D7A\n#define mmUVD_MPC_SET_MUXB0 0x3D7B\n#define mmUVD_MPC_SET_MUXB1 0x3D7C\n#define mmUVD_MP_SWAP_CNTL 0x3D6F\n#define mmUVD_NO_OP 0x3BFF\n#define mmUVD_PGFSM_CONFIG 0x38F8\n#define mmUVD_PGFSM_READ_TILE1 0x38FA\n#define mmUVD_PGFSM_READ_TILE2 0x38FB\n#define mmUVD_POWER_STATUS 0x38FC\n#define mmUVD_RBC_IB_BASE 0x3DA1\n#define mmUVD_RBC_IB_SIZE 0x3DA2\n#define mmUVD_RBC_IB_SIZE_UPDATE 0x3DF1\n#define mmUVD_RBC_RB_BASE 0x3DA3\n#define mmUVD_RBC_RB_CNTL 0x3DA9\n#define mmUVD_RBC_RB_RPTR 0x3DA4\n#define mmUVD_RBC_RB_RPTR_ADDR 0x3DAA\n#define mmUVD_RBC_RB_WPTR 0x3DA5\n#define mmUVD_RBC_RB_WPTR_CNTL 0x3DA6\n#define mmUVD_SEMA_ADDR_HIGH 0x3BC1\n#define mmUVD_SEMA_ADDR_LOW 0x3BC0\n#define mmUVD_SEMA_CMD 0x3BC2\n#define mmUVD_SEMA_CNTL 0x3D00\n#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL 0x3DB3\n#define mmUVD_SEMA_TIMEOUT_STATUS 0x3DB0\n#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL 0x3DB2\n#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL 0x3DB1\n#define mmUVD_SOFT_RESET 0x3DA0\n#define mmUVD_STATUS 0x3DAF\n#define mmUVD_UDEC_ADDR_CONFIG 0x3BD3\n#define mmUVD_UDEC_DB_ADDR_CONFIG 0x3BD4\n#define mmUVD_UDEC_DBW_ADDR_CONFIG 0x3BD5\n#define mmUVD_VCPU_CACHE_OFFSET0 0x3D36\n#define mmUVD_VCPU_CACHE_OFFSET1 0x3D38\n#define mmUVD_VCPU_CACHE_OFFSET2 0x3D3A\n#define mmUVD_VCPU_CACHE_SIZE0 0x3D37\n#define mmUVD_VCPU_CACHE_SIZE1 0x3D39\n#define mmUVD_VCPU_CACHE_SIZE2 0x3D3B\n#define mmUVD_VCPU_CNTL 0x3D98\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}