Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto ea048f2c6d124e428799083a7f41c9d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_behav xil_defaultlib.Main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 10 for port selection [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v:47]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port number [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port rng [C:/Users/ashol/OneDrive/Documents/ELEC 4200/Practice/Madness/Madness.srcs/sources_1/new/Main.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.RNG
Compiling module xil_defaultlib.Winner
Compiling module xil_defaultlib.Bracket
Compiling module xil_defaultlib.SSDisplay
Compiling module xil_defaultlib.clockdivider
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_behav
