#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Dec 23 13:27:45 2023
# Process ID: 18916
# Current directory: D:/Program/vivado/SteinsGate0_GIT/Glowtube
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22408 D:\Program\vivado\SteinsGate0_GIT\Glowtube\Glowtube.xpr
# Log file: D:/Program/vivado/SteinsGate0_GIT/Glowtube/vivado.log
# Journal file: D:/Program/vivado/SteinsGate0_GIT/Glowtube\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.xpr
INFO: [Project 1-313] Project file moved from 'D:/Program/vivado/Glowtube' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
file mkdir D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new
close [ open D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v w ]
add_files D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sim_1/new/seven_segment_display_tb.v w ]
add_files -fileset sim_1 D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sim_1/new/seven_segment_display_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir D:/xilinx_sim_lib [current_project]
launch_simulation -install_path C:/modeltech_pe_10.4c/win32pe -noclean_dir
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'C:/modeltech_pe_10.4c/win32pe/vsim.exe'
INFO: [USF-ModelSim-30] Simulation object is 'sim_1'...
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/xilinx_sim_lib/modelsim.ini' copied to run dir:'D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.sim/sim_1/behav'
INFO: [USF-ModelSim-40] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.sim/sim_1/behav'
Reading C:/modeltech_pe_10.4c/tcl/vsim/pref.tcl

# 10.4c

# do {testbench_compile.do}
# Model Technology ModelSim PE vmap 10.4c Lib Mapping Utility 2015.07 Jul 20 2015
# vmap xil_defaultlib msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# 
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 13:58:46 on Dec 23,2023
# vlog -64 -incr -work xil_defaultlib ../../../Glowtube.srcs/sources_1/new/seven_segment_display.v ../../../Glowtube.srcs/sim_1/new/seven_segment_display_tb.v 
# -- Compiling module seven_segment_display
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:58:47 on Dec 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim PE vlog 10.4c Compiler 2015.07 Jul 20 2015
# Start time: 13:58:47 on Dec 23,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 13:58:47 on Dec 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '4' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.sim/sim_1/behav'
Program launched (PID=9440)
close [ open D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v w ]
add_files D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v
update_compile_order -fileset sources_1
close [ open D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/hex_to_bcd.v w ]
add_files D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/hex_to_bcd.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v" into library work [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v:1]
[Sat Dec 23 14:26:33 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v" into library work [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v:1]
[Sat Dec 23 14:26:38 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v" into library work [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/test_ssd.v:1]
[Sat Dec 23 14:27:20 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1294.578 ; gain = 372.121
place_ports {anodes[0]} J17
set_property package_pin "" [get_ports [list  {anodes[2]}]]
place_ports {anodes[1]} J18
place_ports {anodes[2]} T9
place_ports {anodes[3]} J14
place_ports {anodes[4]} P14
place_ports {anodes[5]} T14
place_ports {anodes[6]} K2
place_ports {anodes[7]} U13
place_ports {choice[0]} J15
place_ports {choice[1]} L16
place_ports {choice[2]} M13
place_ports {choice[3]} R15
place_ports {choice[4]} R17
place_ports {choice[5]} T18
place_ports {choice[6]} U18
place_ports {choice[7]} R13
place_ports {segments[0]} T10
place_ports {segments[1]} R10
place_ports {segments[2]} K16
place_ports {segments[3]} K13
place_ports {segments[4]} P15
place_ports {segments[5]} T11
place_ports {segments[6]} L18
place_ports {segments[7]} H15
place_ports clk E3
place_ports reset N17
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list reset]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {segments[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {segments[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {segments[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {segments[7]} {segments[6]} {segments[5]} {segments[4]} {segments[3]} {segments[2]} {segments[1]} {segments[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {choice[7]} {choice[6]} {choice[5]} {choice[4]} {choice[3]} {choice[2]} {choice[1]} {choice[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {anodes[7]} {anodes[6]} {anodes[5]} {anodes[4]} {anodes[3]} {anodes[2]} {anodes[1]} {anodes[0]}]]
file mkdir D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/constrs_1/new
close [ open D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/constrs_1/new/test_ssd.xdc w ]
add_files -fileset constrs_1 D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/constrs_1/new/test_ssd.xdc
set_property target_constrs_file D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/constrs_1/new/test_ssd.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 14:33:30 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 14:33:30 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292A8B613A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292A8B613A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B613A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A8B613A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292A8B613A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292A8B613A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B613A
set_property PROGRAM.FILE {D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/test_ssd.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/test_ssd.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
startgroup
set_property package_pin "" [get_ports [list  {segments[0]}]]
place_ports {segments[7]} T10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {segments[1]}]]
place_ports {segments[6]} R10
endgroup
startgroup
set_property package_pin "" [get_ports [list  {segments[2]}]]
place_ports {segments[5]} K16
endgroup
startgroup
set_property package_pin "" [get_ports [list  {segments[3]}]]
place_ports {segments[4]} K13
endgroup
place_ports {segments[3]} P15
place_ports {segments[2]} T11
place_ports {segments[1]} L18
save_constraints -force
place_ports {segments[0]} H15
set_property is_loc_fixed false [get_ports [list  {segments[0]}]]
set_property is_loc_fixed true [get_ports [list  {segments[0]}]]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 14:39:08 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.2
  **** Build date : Jun  2 2016-16:57:03
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292A8B613A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292A8B613A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B613A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/test_ssd.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 14:44:35 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 14:44:35 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/test_ssd.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 14:47:44 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 14:47:44 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/test_ssd.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 14:53:34 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 14:53:34 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
close [ open D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/title_display_7seg.v w ]
add_files D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/title_display_7seg.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/test_ssd.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 15:21:29 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 15:21:29 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 15:23:09 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 15:23:09 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 15:25:24 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 15:25:24 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 15:31:08 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 15:31:08 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/test_ssd.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292A8B613A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292A8B613A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B613A
set_property PROGRAM.FILE {D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/test_ssd.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Dec 23 15:34:07 2023] Launched synth_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/synth_1/runme.log
[Sat Dec 23 15:34:07 2023] Launched impl_1...
Run output will be captured here: D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/Glowtube/.Xil/Vivado-18916-LAPTOP-AB75201K/dcp/test_ssd.xdc]
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/Glowtube/.Xil/Vivado-18916-LAPTOP-AB75201K/dcp/test_ssd.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1833.160 ; gain = 0.043
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1833.160 ; gain = 0.043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
remove_files D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/title_display_7seg.v
