module module_0 (
    output id_1,
    input  id_2
);
  assign id_1 = id_2;
  id_3 id_4 (
      .id_2(id_1),
      .id_2(id_2),
      .id_5(id_2),
      .id_1(id_2)
  );
  logic [id_1 : id_1] id_6;
endmodule
