Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Mon Feb 20 15:37:08 2017
| Host         : GILAMONSTER running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.620     -188.503                     14                  368        0.102        0.000                      0                  368        3.000        0.000                       0                   245  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_fpga_0                       {0.000 5.000}      10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_system_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             5.792        0.000                      0                   48        0.191        0.000                      0                   48        4.500        0.000                       0                    45  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0        -13.620     -188.503                     14                  314        0.102        0.000                      0                  314       19.500        0.000                       0                   196  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_0_0  clk_fpga_0                         7.387        0.000                      0                   30        0.149        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 0.890ns (21.858%)  route 3.182ns (78.142%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.981     6.982    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_clock_reg[5]
    SLICE_X41Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.106 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     7.106    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[1]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.561    12.753    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/C
                         clock pessimism              0.268    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.031    12.898    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.918ns (22.391%)  route 3.182ns (77.609%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.981     6.982    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_clock_reg[5]
    SLICE_X41Y85         LUT3 (Prop_lut3_I1_O)        0.152     7.134 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     7.134    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[4]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.561    12.753    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                         clock pessimism              0.268    13.021    
                         clock uncertainty           -0.154    12.867    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.075    12.942    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                          -7.134    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.890ns (23.144%)  route 2.955ns (76.856%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.755     6.755    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.879 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     6.879    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[3]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.031    12.781    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -6.879    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.907ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.890ns (23.174%)  route 2.950ns (76.826%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.750     6.750    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.874 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     6.874    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[4]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.032    12.782    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  5.907    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.919ns (23.719%)  route 2.955ns (76.281%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.755     6.755    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.153     6.908 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     6.908    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[6]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.075    12.825    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.915ns (23.671%)  route 2.950ns (76.329%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.750     6.750    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.149     6.899 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     6.899    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.075    12.825    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.890ns (23.351%)  route 2.921ns (76.649%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.721     6.721    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.845 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     6.845    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[1]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.031    12.781    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.375%)  route 2.917ns (76.625%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.717     6.717    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.124     6.841 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     6.841    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[0]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.029    12.779    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.885ns (23.250%)  route 2.921ns (76.750%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.721     6.721    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.119     6.840 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.840    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[2]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.075    12.825    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.884ns (23.254%)  route 2.917ns (76.746%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.726     3.034    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.829     4.381    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[7]
    SLICE_X42Y77         LUT6 (Prop_lut6_I3_O)        0.124     4.505 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.371     4.876    system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_2_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I0_O)        0.124     5.000 r  system_i/zybo_hdmi_0/U0/DVID/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.717     6.717    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_clock_reg[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I1_O)        0.118     6.835 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     6.835    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[7]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]/C
                         clock pessimism              0.230    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.075    12.825    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  5.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.186%)  route 0.124ns (46.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.580     0.921    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.124     1.186    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[5]
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.845     1.215    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                         clock pessimism             -0.283     0.932    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.063     0.995    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.420%)  route 0.146ns (43.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.585     0.926    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y83         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.146     1.213    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[7]
    SLICE_X41Y85         LUT3 (Prop_lut3_I0_O)        0.048     1.261 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.261    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[7]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.855     1.225    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
                         clock pessimism             -0.283     0.942    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.107     1.049    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.586     0.927    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/Q
                         net (fo=1, routed)           0.086     1.140    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]
    SLICE_X41Y85         LUT3 (Prop_lut3_I0_O)        0.098     1.238 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.238    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.855     1.225    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.092     1.019    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.580     0.921    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.128     1.212    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[8]
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.847     1.217    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.059     0.980    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.580     0.921    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.121     1.206    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[9]
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.847     1.217    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X42Y77         FDRE (Hold_fdre_C_D)         0.052     0.973    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.578     0.919    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128     1.211    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[2]
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.845     1.215    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.059     0.978    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.586     0.927    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.159     1.227    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]
    SLICE_X41Y85         LUT3 (Prop_lut3_I0_O)        0.042     1.269 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.269    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.855     1.225    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.107     1.034    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.578     0.919    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     1.083 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.124     1.207    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[3]
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.845     1.215    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.052     0.971    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.417%)  route 0.184ns (56.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.580     0.921    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X43Y77         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.184     1.245    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg_n_0_[4]
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.845     1.215    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X42Y76         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
                         clock pessimism             -0.283     0.932    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.063     0.995    system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.226ns (62.053%)  route 0.138ns (37.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.586     0.927    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.138     1.193    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[4]
    SLICE_X41Y85         LUT3 (Prop_lut3_I0_O)        0.098     1.291 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.291    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[4]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.855     1.225    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                         clock pessimism             -0.298     0.927    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.107     1.034    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y92   system_i/zybo_hdmi_0/U0/DVID/ODDR2_BLUE/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y74   system_i/zybo_hdmi_0/U0/DVID/ODDR2_CLK/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y98   system_i/zybo_hdmi_0/U0/DVID/ODDR2_GREEN/C
Min Period        n/a     ODDR/C   n/a            1.474         10.000      8.526      OLOGIC_X0Y96   system_i/zybo_hdmi_0/U0/DVID/ODDR2_RED/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y82   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y82   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y82   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y82   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y82   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y81   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y81   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y76   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y77   system_i/zybo_hdmi_0/U0/DVID/shift_clock_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y85   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y85   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y85   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y85   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y85   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y85   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y85   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y85   system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y81   system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y82   system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           14  Failing Endpoints,  Worst Slack      -13.620ns,  Total Violation     -188.503ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.620ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.365ns  (logic 17.653ns (33.080%)  route 35.712ns (66.920%))
  Logic Levels:           55  (CARRY4=14 DSP48E1=2 LUT2=3 LUT3=4 LUT4=5 LUT5=5 LUT6=22)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           1.135     8.875    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/x[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.726 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.728    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.246 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1__0/P[10]
                         net (fo=9, routed)           1.172    15.418    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1__1[27]
    SLICE_X8Y46          LUT4 (Prop_lut4_I2_O)        0.152    15.570 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_21/O
                         net (fo=1, routed)           1.127    16.697    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_21_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.348    17.045 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_12/O
                         net (fo=1, routed)           0.611    17.656    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_12_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I2_O)        0.124    17.780 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_8/O
                         net (fo=19, routed)          1.016    18.796    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_8_n_0
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.124    18.920 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_13/O
                         net (fo=42, routed)          0.811    19.731    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_227_n_0
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.124    19.855 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_7/O
                         net (fo=1, routed)           0.000    19.855    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_7_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.405 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry/CO[3]
                         net (fo=1, routed)           0.000    20.405    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.519    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__0_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.633    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.747 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.906    21.653    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    21.777 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.765    22.542    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_193_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I1_O)        0.124    22.666 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_204/O
                         net (fo=2, routed)           0.415    23.081    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_204_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.205 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_116/O
                         net (fo=1, routed)           1.105    24.310    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_116_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.152    24.462 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.781    25.242    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_39_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.326    25.568 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_20/O
                         net (fo=2, routed)           1.008    26.577    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/sel0[15]
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.701 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.557    27.257    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_3_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.381 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[27]_INST_0/O
                         net (fo=6, routed)           0.943    28.325    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/y[27]
    SLICE_X19Y51         LUT4 (Prop_lut4_I1_O)        0.124    28.449 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_i_6/O
                         net (fo=1, routed)           0.000    28.449    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_i_6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.847 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.189    30.035    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_n_0
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.152    30.187 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    30.187    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_i_3_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    30.657 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.657    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.928 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.734    31.663    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_i_9_n_3
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    32.569 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.569    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.686 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.686    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__1_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.803 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.070    33.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3
    SLICE_X18Y53         LUT5 (Prop_lut5_I2_O)        0.124    33.996 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_72/O
                         net (fo=1, routed)           0.686    34.682    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_72_n_0
    SLICE_X19Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.806 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.730    35.536    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_58_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.660 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.752    36.413    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_39_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I2_O)        0.124    36.537 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_26/O
                         net (fo=4, routed)           0.805    37.342    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_26_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I0_O)        0.124    37.466 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_15/O
                         net (fo=3, routed)           0.747    38.212    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_15_n_0
    SLICE_X21Y57         LUT5 (Prop_lut5_I1_O)        0.124    38.336 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4_i_4/O
                         net (fo=1, routed)           0.615    38.951    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4_i_4_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.507 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4/O[2]
                         net (fo=13, routed)          1.164    40.671    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sel0[21]
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.330    41.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_24/O
                         net (fo=2, routed)           0.405    41.406    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_24_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I4_O)        0.326    41.732 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_21/O
                         net (fo=2, routed)           0.761    42.493    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_21_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.124    42.617 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_11/O
                         net (fo=37, routed)          0.625    43.242    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_11_n_0
    SLICE_X23Y57         LUT4 (Prop_lut4_I3_O)        0.124    43.366 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_7/O
                         net (fo=1, routed)           0.000    43.366    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_7_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.946 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry/O[2]
                         net (fo=14, routed)          0.882    44.828    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/x[12]
    SLICE_X25Y60         LUT3 (Prop_lut3_I0_O)        0.302    45.130 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry_i_9/O
                         net (fo=41, routed)          0.771    45.901    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y_out[8]
    SLICE_X22Y60         LUT6 (Prop_lut6_I2_O)        0.124    46.025 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry__0_i_1/O
                         net (fo=10, routed)          0.793    46.818    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y3[31]
    SLICE_X23Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.344 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry__2/CO[3]
                         net (fo=13, routed)          1.033    48.377    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2
    SLICE_X26Y62         LUT4 (Prop_lut4_I2_O)        0.118    48.495 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[9]_INST_0_i_10/O
                         net (fo=8, routed)           1.065    49.560    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[9]_INST_0_i_10_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I3_O)        0.326    49.886 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[8]_INST_0_i_2/O
                         net (fo=2, routed)           1.142    51.028    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[8]_INST_0_i_2_n_0
    SLICE_X27Y63         LUT4 (Prop_lut4_I0_O)        0.152    51.180 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.429    51.608    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0_i_4_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I4_O)        0.326    51.934 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0/O
                         net (fo=5, routed)           0.853    52.787    system_i/vga_color_test_0/U0/yaddr[4]
    SLICE_X28Y63         LUT6 (Prop_lut6_I1_O)        0.124    52.911 r  system_i/vga_color_test_0/U0/rgb[14]_i_6/O
                         net (fo=3, routed)           0.423    53.334    system_i/vga_color_test_0/U0/rgb[14]_i_6_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124    53.458 r  system_i/vga_color_test_0/U0/rgb[14]_i_3/O
                         net (fo=7, routed)           0.767    54.225    system_i/vga_color_test_0/U0/rgb[14]_i_3_n_0
    SLICE_X31Y65         LUT5 (Prop_lut5_I0_O)        0.124    54.349 r  system_i/vga_color_test_0/U0/rgb[23]_i_3/O
                         net (fo=1, routed)           0.563    54.912    system_i/vga_color_test_0/U0/rgb[23]_i_3_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I1_O)        0.124    55.036 r  system_i/vga_color_test_0/U0/rgb[23]_i_1/O
                         net (fo=1, routed)           0.000    55.036    system_i/vga_color_test_0/U0/rgb[23]_i_1_n_0
    SLICE_X29Y65         FDRE                                         r  system_i/vga_color_test_0/U0/rgb_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.483    41.483    system_i/vga_color_test_0/U0/clk_25
    SLICE_X29Y65         FDRE                                         r  system_i/vga_color_test_0/U0/rgb_reg[23]/C
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.031    41.416    system_i/vga_color_test_0/U0/rgb_reg[23]
  -------------------------------------------------------------------
                         required time                         41.416    
                         arrival time                         -55.036    
  -------------------------------------------------------------------
                         slack                                -13.620    

Slack (VIOLATED) :        -13.556ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.842ns  (logic 17.915ns (33.903%)  route 34.927ns (66.097%))
  Logic Levels:           61  (CARRY4=19 DSP48E1=2 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           0.721     8.461    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/x[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.312 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.832 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__0/P[5]
                         net (fo=8, routed)           1.165    14.998    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__1[22]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.152    15.150 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52/O
                         net (fo=1, routed)           0.863    16.012    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.326    16.338 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38/O
                         net (fo=1, routed)           0.298    16.637    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24/O
                         net (fo=2, routed)           0.435    17.196    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.320 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16/O
                         net (fo=64, routed)          1.014    18.333    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.457 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10/O
                         net (fo=51, routed)          0.738    19.195    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.319 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.319    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.869 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.983    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.736    20.833    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.124    20.957 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.879    21.837    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    21.961 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199/O
                         net (fo=4, routed)           0.419    22.380    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.504 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117/O
                         net (fo=1, routed)           0.996    23.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.152    23.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.695    24.346    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.326    24.672 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_8/O
                         net (fo=3, routed)           0.827    25.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/sel0[16]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124    25.623 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.960    26.584    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.708 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[23]_INST_0/O
                         net (fo=6, routed)           1.158    27.866    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/y[23]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124    27.990 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8/O
                         net (fo=1, routed)           0.000    27.990    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.503 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.250    29.752    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.146    29.898 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4/O
                         net (fo=1, routed)           0.000    29.898    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    30.369 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry/CO[3]
                         net (fo=1, routed)           0.000    30.369    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.486 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.486    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.740 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.901    31.641    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9_n_3
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.900    32.541 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.541    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.658 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.658    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.775 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.040    33.815    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    33.939 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73/O
                         net (fo=1, routed)           0.291    34.230    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.354 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.919    35.272    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.396 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.739    36.135    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.124    36.259 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33/O
                         net (fo=6, routed)           1.008    37.267    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    37.391 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12/O
                         net (fo=2, routed)           0.486    37.877    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.124    38.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2/O
                         net (fo=1, routed)           0.472    38.474    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    38.872 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.206 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__3/O[1]
                         net (fo=11, routed)          1.132    40.338    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sel0[16]
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.303    40.641 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_26/O
                         net (fo=1, routed)           0.806    41.446    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    41.570 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_19/O
                         net (fo=2, routed)           0.674    42.244    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    42.368 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_67/O
                         net (fo=1, routed)           0.605    42.974    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_67_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    43.611 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.611    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_43_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.728    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_40_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.845    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.962 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.962    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_42_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.079 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    44.079    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_41_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.394 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_46/O[3]
                         net (fo=1, routed)           0.801    45.194    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z3[24]
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.307    45.501 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.794    46.296    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_35_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.124    46.420 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_13/O
                         net (fo=1, routed)           0.385    46.804    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    46.928 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_3/O
                         net (fo=23, routed)          0.749    47.678    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.124    47.802 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[20]_INST_0/O
                         net (fo=3, routed)           0.699    48.501    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/x[20]
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.150    48.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.583    49.234    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_12_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.328    49.562 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_7/O
                         net (fo=2, routed)           0.475    50.037    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_7_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I3_O)        0.124    50.161 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.938    51.099    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/msb1__0_2
    SLICE_X32Y61         LUT6 (Prop_lut6_I1_O)        0.124    51.223 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[5]_INST_0/O
                         net (fo=17, routed)          1.155    52.378    system_i/vga_color_test_0/U0/xaddr[5]
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    52.502 r  system_i/vga_color_test_0/U0/rgb[7]_i_5/O
                         net (fo=1, routed)           0.793    53.294    system_i/vga_color_test_0/U0/rgb[7]_i_5_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.124    53.418 r  system_i/vga_color_test_0/U0/rgb[7]_i_3/O
                         net (fo=4, routed)           0.382    53.801    system_i/vga_color_test_0/U0/rgb[7]_i_3_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I0_O)        0.124    53.925 r  system_i/vga_color_test_0/U0/rgb[7]_i_1/O
                         net (fo=4, routed)           0.589    54.513    system_i/vga_color_test_0/U0/rgb[7]_i_1_n_0
    SLICE_X31Y63         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.484    41.484    system_i/vga_color_test_0/U0/clk_25
    SLICE_X31Y63         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[5]/C
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.098    41.386    
    SLICE_X31Y63         FDSE (Setup_fdse_C_S)       -0.429    40.957    system_i/vga_color_test_0/U0/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         40.957    
                         arrival time                         -54.513    
  -------------------------------------------------------------------
                         slack                                -13.556    

Slack (VIOLATED) :        -13.519ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.267ns  (logic 17.890ns (33.586%)  route 35.377ns (66.414%))
  Logic Levels:           61  (CARRY4=17 DSP48E1=2 LUT2=4 LUT3=5 LUT4=3 LUT5=5 LUT6=25)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           0.721     8.461    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/x[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.312 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.832 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__0/P[5]
                         net (fo=8, routed)           1.165    14.998    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__1[22]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.152    15.150 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52/O
                         net (fo=1, routed)           0.863    16.012    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.326    16.338 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38/O
                         net (fo=1, routed)           0.298    16.637    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24/O
                         net (fo=2, routed)           0.435    17.196    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.320 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16/O
                         net (fo=64, routed)          1.014    18.333    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.457 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10/O
                         net (fo=51, routed)          0.738    19.195    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.319 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.319    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.869 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.983    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.736    20.833    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.124    20.957 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.879    21.837    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    21.961 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199/O
                         net (fo=4, routed)           0.419    22.380    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.504 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117/O
                         net (fo=1, routed)           0.996    23.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.152    23.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.695    24.346    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.326    24.672 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_8/O
                         net (fo=3, routed)           0.827    25.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/sel0[16]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124    25.623 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.960    26.584    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.708 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[23]_INST_0/O
                         net (fo=6, routed)           1.158    27.866    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/y[23]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124    27.990 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8/O
                         net (fo=1, routed)           0.000    27.990    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.503 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.250    29.752    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.146    29.898 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4/O
                         net (fo=1, routed)           0.000    29.898    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    30.369 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry/CO[3]
                         net (fo=1, routed)           0.000    30.369    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.486 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.486    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.740 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.901    31.641    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9_n_3
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.900    32.541 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.541    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.658 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.658    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.775 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.040    33.815    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    33.939 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73/O
                         net (fo=1, routed)           0.291    34.230    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.354 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.919    35.272    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.396 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.739    36.135    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.124    36.259 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33/O
                         net (fo=6, routed)           1.008    37.267    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    37.391 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12/O
                         net (fo=2, routed)           0.486    37.877    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.124    38.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2/O
                         net (fo=1, routed)           0.472    38.474    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    38.872 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.206 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__3/O[1]
                         net (fo=11, routed)          1.132    40.338    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sel0[16]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.325    40.663 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_23/O
                         net (fo=1, routed)           0.570    41.232    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_23_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.328    41.560 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_18/O
                         net (fo=2, routed)           0.711    42.272    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_18_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I1_O)        0.124    42.396 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_11/O
                         net (fo=37, routed)          0.599    42.995    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_11_n_0
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.124    43.119 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry_i_8/O
                         net (fo=1, routed)           0.000    43.119    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry_i_8_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.651 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry/CO[3]
                         net (fo=1, routed)           0.000    43.651    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.765 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.765    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.879 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.879    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.993 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__2/CO[3]
                         net (fo=54, routed)          0.895    44.888    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.124    45.012 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_19/O
                         net (fo=31, routed)          0.661    45.673    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_19_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    45.797 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    46.747    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[9]_INST_0_i_5_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.124    46.871 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.720    47.591    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[7]_INST_0_i_2_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124    47.715 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[7]_INST_0/O
                         net (fo=4, routed)           0.821    48.535    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/x[7]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    48.659 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.655    49.314    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[8]_INST_0_i_3_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    49.438 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[8]_INST_0_i_2/O
                         net (fo=2, routed)           0.692    50.131    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[8]_INST_0_i_2_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I0_O)        0.150    50.281 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.594    50.874    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[7]_INST_0_i_4_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.328    51.202 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[7]_INST_0/O
                         net (fo=14, routed)          0.905    52.108    system_i/vga_color_test_0/U0/xaddr[7]
    SLICE_X31Y64         LUT3 (Prop_lut3_I2_O)        0.152    52.260 r  system_i/vga_color_test_0/U0/rgb[23]_i_11/O
                         net (fo=3, routed)           0.744    53.003    system_i/vga_color_test_0/U0/rgb[23]_i_11_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.326    53.329 f  system_i/vga_color_test_0/U0/rgb[14]_i_2/O
                         net (fo=5, routed)           0.628    53.957    system_i/vga_color_test_0/U0/rgb[14]_i_2_n_0
    SLICE_X29Y63         LUT3 (Prop_lut3_I0_O)        0.124    54.081 f  system_i/vga_color_test_0/U0/rgb[6]_i_2/O
                         net (fo=2, routed)           0.732    54.814    system_i/vga_color_test_0/U0/rgb[6]_i_2_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I3_O)        0.124    54.938 r  system_i/vga_color_test_0/U0/rgb[6]_i_1/O
                         net (fo=1, routed)           0.000    54.938    system_i/vga_color_test_0/U0/rgb[6]_i_1_n_0
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.485    41.485    system_i/vga_color_test_0/U0/clk_25
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[6]/C
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    SLICE_X29Y62         FDSE (Setup_fdse_C_D)        0.031    41.418    system_i/vga_color_test_0/U0/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         41.418    
                         arrival time                         -54.938    
  -------------------------------------------------------------------
                         slack                                -13.519    

Slack (VIOLATED) :        -13.518ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.309ns  (logic 17.886ns (33.552%)  route 35.423ns (66.448%))
  Logic Levels:           61  (CARRY4=17 DSP48E1=2 LUT2=4 LUT3=4 LUT4=3 LUT5=7 LUT6=24)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           0.721     8.461    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/x[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.312 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.832 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__0/P[5]
                         net (fo=8, routed)           1.165    14.998    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__1[22]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.152    15.150 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52/O
                         net (fo=1, routed)           0.863    16.012    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.326    16.338 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38/O
                         net (fo=1, routed)           0.298    16.637    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24/O
                         net (fo=2, routed)           0.435    17.196    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.320 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16/O
                         net (fo=64, routed)          1.014    18.333    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.457 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10/O
                         net (fo=51, routed)          0.738    19.195    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.319 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.319    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.869 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.983    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.736    20.833    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.124    20.957 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.879    21.837    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    21.961 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199/O
                         net (fo=4, routed)           0.419    22.380    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.504 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117/O
                         net (fo=1, routed)           0.996    23.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.152    23.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.695    24.346    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.326    24.672 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_8/O
                         net (fo=3, routed)           0.827    25.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/sel0[16]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124    25.623 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.960    26.584    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.708 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[23]_INST_0/O
                         net (fo=6, routed)           1.158    27.866    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/y[23]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124    27.990 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8/O
                         net (fo=1, routed)           0.000    27.990    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.503 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.250    29.752    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.146    29.898 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4/O
                         net (fo=1, routed)           0.000    29.898    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    30.369 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry/CO[3]
                         net (fo=1, routed)           0.000    30.369    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.486 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.486    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.740 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.901    31.641    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9_n_3
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.900    32.541 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.541    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.658 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.658    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.775 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.040    33.815    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    33.939 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73/O
                         net (fo=1, routed)           0.291    34.230    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.354 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.919    35.272    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.396 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.739    36.135    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.124    36.259 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33/O
                         net (fo=6, routed)           1.008    37.267    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    37.391 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12/O
                         net (fo=2, routed)           0.486    37.877    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.124    38.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2/O
                         net (fo=1, routed)           0.472    38.474    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    38.872 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.206 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__3/O[1]
                         net (fo=11, routed)          1.132    40.338    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sel0[16]
    SLICE_X42Y60         LUT2 (Prop_lut2_I0_O)        0.325    40.663 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_23/O
                         net (fo=1, routed)           0.570    41.232    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_23_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.328    41.560 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_18/O
                         net (fo=2, routed)           0.711    42.272    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_18_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I1_O)        0.124    42.396 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_11/O
                         net (fo=37, routed)          0.599    42.995    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_11_n_0
    SLICE_X40Y60         LUT2 (Prop_lut2_I1_O)        0.124    43.119 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry_i_8/O
                         net (fo=1, routed)           0.000    43.119    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry_i_8_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.651 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry/CO[3]
                         net (fo=1, routed)           0.000    43.651    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.765 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    43.765    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.879 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    43.879    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__1_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.993 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2_carry__2/CO[3]
                         net (fo=54, routed)          0.895    44.888    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z2
    SLICE_X39Y63         LUT3 (Prop_lut3_I2_O)        0.124    45.012 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_19/O
                         net (fo=31, routed)          0.661    45.673    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_19_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    45.797 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.949    46.747    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[9]_INST_0_i_5_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.124    46.871 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[7]_INST_0_i_2/O
                         net (fo=2, routed)           0.720    47.591    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[7]_INST_0_i_2_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.124    47.715 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[7]_INST_0/O
                         net (fo=4, routed)           0.821    48.535    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/x[7]
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.124    48.659 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.655    49.314    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[8]_INST_0_i_3_n_0
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.124    49.438 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[8]_INST_0_i_2/O
                         net (fo=2, routed)           0.692    50.131    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[8]_INST_0_i_2_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I0_O)        0.150    50.281 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.594    50.874    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[7]_INST_0_i_4_n_0
    SLICE_X32Y64         LUT6 (Prop_lut6_I4_O)        0.328    51.202 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[7]_INST_0/O
                         net (fo=14, routed)          0.905    52.108    system_i/vga_color_test_0/U0/xaddr[7]
    SLICE_X31Y64         LUT3 (Prop_lut3_I2_O)        0.152    52.260 r  system_i/vga_color_test_0/U0/rgb[23]_i_11/O
                         net (fo=3, routed)           0.744    53.003    system_i/vga_color_test_0/U0/rgb[23]_i_11_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.326    53.329 f  system_i/vga_color_test_0/U0/rgb[14]_i_2/O
                         net (fo=5, routed)           0.999    54.328    system_i/vga_color_test_0/U0/rgb[14]_i_2_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I0_O)        0.124    54.452 r  system_i/vga_color_test_0/U0/rgb[5]_i_2/O
                         net (fo=2, routed)           0.408    54.860    system_i/vga_color_test_0/U0/rgb[5]_i_2_n_0
    SLICE_X29Y62         LUT5 (Prop_lut5_I4_O)        0.120    54.980 r  system_i/vga_color_test_0/U0/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    54.980    system_i/vga_color_test_0/U0/rgb[4]_i_1_n_0
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.485    41.485    system_i/vga_color_test_0/U0/clk_25
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[4]/C
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    SLICE_X29Y62         FDSE (Setup_fdse_C_D)        0.075    41.462    system_i/vga_color_test_0/U0/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                         -54.980    
  -------------------------------------------------------------------
                         slack                                -13.518    

Slack (VIOLATED) :        -13.511ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.257ns  (logic 17.653ns (33.147%)  route 35.604ns (66.853%))
  Logic Levels:           55  (CARRY4=14 DSP48E1=2 LUT2=3 LUT3=4 LUT4=5 LUT5=5 LUT6=22)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           1.135     8.875    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/x[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.726 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.728    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.246 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1__0/P[10]
                         net (fo=9, routed)           1.172    15.418    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1__1[27]
    SLICE_X8Y46          LUT4 (Prop_lut4_I2_O)        0.152    15.570 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_21/O
                         net (fo=1, routed)           1.127    16.697    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_21_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.348    17.045 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_12/O
                         net (fo=1, routed)           0.611    17.656    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_12_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I2_O)        0.124    17.780 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_8/O
                         net (fo=19, routed)          1.016    18.796    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_8_n_0
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.124    18.920 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_13/O
                         net (fo=42, routed)          0.811    19.731    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_227_n_0
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.124    19.855 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_7/O
                         net (fo=1, routed)           0.000    19.855    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_7_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.405 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry/CO[3]
                         net (fo=1, routed)           0.000    20.405    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.519    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__0_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.633    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.747 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.906    21.653    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    21.777 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.765    22.542    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_193_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I1_O)        0.124    22.666 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_204/O
                         net (fo=2, routed)           0.415    23.081    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_204_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.205 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_116/O
                         net (fo=1, routed)           1.105    24.310    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_116_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.152    24.462 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.781    25.242    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_39_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.326    25.568 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_20/O
                         net (fo=2, routed)           1.008    26.577    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/sel0[15]
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.701 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.557    27.257    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_3_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.381 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[27]_INST_0/O
                         net (fo=6, routed)           0.943    28.325    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/y[27]
    SLICE_X19Y51         LUT4 (Prop_lut4_I1_O)        0.124    28.449 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_i_6/O
                         net (fo=1, routed)           0.000    28.449    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_i_6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.847 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.189    30.035    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_n_0
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.152    30.187 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    30.187    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_i_3_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    30.657 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.657    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.928 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.734    31.663    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_i_9_n_3
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    32.569 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.569    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.686 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.686    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__1_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.803 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.070    33.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3
    SLICE_X18Y53         LUT5 (Prop_lut5_I2_O)        0.124    33.996 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_72/O
                         net (fo=1, routed)           0.686    34.682    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_72_n_0
    SLICE_X19Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.806 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.730    35.536    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_58_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.660 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.752    36.413    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_39_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I2_O)        0.124    36.537 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_26/O
                         net (fo=4, routed)           0.805    37.342    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_26_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I0_O)        0.124    37.466 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_15/O
                         net (fo=3, routed)           0.747    38.212    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_15_n_0
    SLICE_X21Y57         LUT5 (Prop_lut5_I1_O)        0.124    38.336 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4_i_4/O
                         net (fo=1, routed)           0.615    38.951    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4_i_4_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.507 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4/O[2]
                         net (fo=13, routed)          1.164    40.671    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sel0[21]
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.330    41.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_24/O
                         net (fo=2, routed)           0.405    41.406    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_24_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I4_O)        0.326    41.732 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_21/O
                         net (fo=2, routed)           0.761    42.493    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_21_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.124    42.617 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_11/O
                         net (fo=37, routed)          0.625    43.242    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_11_n_0
    SLICE_X23Y57         LUT4 (Prop_lut4_I3_O)        0.124    43.366 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_7/O
                         net (fo=1, routed)           0.000    43.366    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_7_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.946 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry/O[2]
                         net (fo=14, routed)          0.882    44.828    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/x[12]
    SLICE_X25Y60         LUT3 (Prop_lut3_I0_O)        0.302    45.130 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry_i_9/O
                         net (fo=41, routed)          0.771    45.901    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y_out[8]
    SLICE_X22Y60         LUT6 (Prop_lut6_I2_O)        0.124    46.025 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry__0_i_1/O
                         net (fo=10, routed)          0.793    46.818    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y3[31]
    SLICE_X23Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.344 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry__2/CO[3]
                         net (fo=13, routed)          1.033    48.377    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2
    SLICE_X26Y62         LUT4 (Prop_lut4_I2_O)        0.118    48.495 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[9]_INST_0_i_10/O
                         net (fo=8, routed)           1.065    49.560    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[9]_INST_0_i_10_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I3_O)        0.326    49.886 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[8]_INST_0_i_2/O
                         net (fo=2, routed)           1.142    51.028    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[8]_INST_0_i_2_n_0
    SLICE_X27Y63         LUT4 (Prop_lut4_I0_O)        0.152    51.180 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.429    51.608    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0_i_4_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I4_O)        0.326    51.934 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0/O
                         net (fo=5, routed)           0.853    52.787    system_i/vga_color_test_0/U0/yaddr[4]
    SLICE_X28Y63         LUT6 (Prop_lut6_I1_O)        0.124    52.911 f  system_i/vga_color_test_0/U0/rgb[14]_i_6/O
                         net (fo=3, routed)           0.423    53.334    system_i/vga_color_test_0/U0/rgb[14]_i_6_n_0
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.124    53.458 f  system_i/vga_color_test_0/U0/rgb[14]_i_3/O
                         net (fo=7, routed)           0.624    54.082    system_i/vga_color_test_0/U0/rgb[14]_i_3_n_0
    SLICE_X29Y64         LUT5 (Prop_lut5_I0_O)        0.124    54.206 f  system_i/vga_color_test_0/U0/rgb[15]_i_3/O
                         net (fo=2, routed)           0.598    54.804    system_i/vga_color_test_0/U0/rgb[15]_i_3_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I3_O)        0.124    54.928 r  system_i/vga_color_test_0/U0/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    54.928    system_i/vga_color_test_0/U0/rgb[5]_i_1_n_0
    SLICE_X31Y63         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.484    41.484    system_i/vga_color_test_0/U0/clk_25
    SLICE_X31Y63         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[5]/C
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.098    41.386    
    SLICE_X31Y63         FDSE (Setup_fdse_C_D)        0.031    41.417    system_i/vga_color_test_0/U0/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                         41.417    
                         arrival time                         -54.928    
  -------------------------------------------------------------------
                         slack                                -13.511    

Slack (VIOLATED) :        -13.499ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.786ns  (logic 17.915ns (33.939%)  route 34.871ns (66.061%))
  Logic Levels:           61  (CARRY4=19 DSP48E1=2 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           0.721     8.461    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/x[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.312 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.832 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__0/P[5]
                         net (fo=8, routed)           1.165    14.998    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__1[22]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.152    15.150 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52/O
                         net (fo=1, routed)           0.863    16.012    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.326    16.338 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38/O
                         net (fo=1, routed)           0.298    16.637    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24/O
                         net (fo=2, routed)           0.435    17.196    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.320 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16/O
                         net (fo=64, routed)          1.014    18.333    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.457 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10/O
                         net (fo=51, routed)          0.738    19.195    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.319 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.319    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.869 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.983    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.736    20.833    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.124    20.957 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.879    21.837    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    21.961 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199/O
                         net (fo=4, routed)           0.419    22.380    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.504 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117/O
                         net (fo=1, routed)           0.996    23.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.152    23.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.695    24.346    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.326    24.672 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_8/O
                         net (fo=3, routed)           0.827    25.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/sel0[16]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124    25.623 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.960    26.584    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.708 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[23]_INST_0/O
                         net (fo=6, routed)           1.158    27.866    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/y[23]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124    27.990 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8/O
                         net (fo=1, routed)           0.000    27.990    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.503 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.250    29.752    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.146    29.898 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4/O
                         net (fo=1, routed)           0.000    29.898    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    30.369 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry/CO[3]
                         net (fo=1, routed)           0.000    30.369    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.486 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.486    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.740 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.901    31.641    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9_n_3
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.900    32.541 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.541    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.658 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.658    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.775 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.040    33.815    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    33.939 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73/O
                         net (fo=1, routed)           0.291    34.230    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.354 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.919    35.272    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.396 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.739    36.135    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.124    36.259 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33/O
                         net (fo=6, routed)           1.008    37.267    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    37.391 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12/O
                         net (fo=2, routed)           0.486    37.877    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.124    38.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2/O
                         net (fo=1, routed)           0.472    38.474    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    38.872 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.206 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__3/O[1]
                         net (fo=11, routed)          1.132    40.338    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sel0[16]
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.303    40.641 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_26/O
                         net (fo=1, routed)           0.806    41.446    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    41.570 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_19/O
                         net (fo=2, routed)           0.674    42.244    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    42.368 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_67/O
                         net (fo=1, routed)           0.605    42.974    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_67_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    43.611 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.611    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_43_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.728    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_40_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.845    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.962 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.962    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_42_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.079 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    44.079    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_41_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.394 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_46/O[3]
                         net (fo=1, routed)           0.801    45.194    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z3[24]
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.307    45.501 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.794    46.296    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_35_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.124    46.420 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_13/O
                         net (fo=1, routed)           0.385    46.804    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    46.928 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_3/O
                         net (fo=23, routed)          0.749    47.678    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.124    47.802 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[20]_INST_0/O
                         net (fo=3, routed)           0.699    48.501    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/x[20]
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.150    48.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.583    49.234    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_12_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.328    49.562 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_7/O
                         net (fo=2, routed)           0.475    50.037    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_7_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I3_O)        0.124    50.161 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.938    51.099    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/msb1__0_2
    SLICE_X32Y61         LUT6 (Prop_lut6_I1_O)        0.124    51.223 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[5]_INST_0/O
                         net (fo=17, routed)          1.155    52.378    system_i/vga_color_test_0/U0/xaddr[5]
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    52.502 r  system_i/vga_color_test_0/U0/rgb[7]_i_5/O
                         net (fo=1, routed)           0.793    53.294    system_i/vga_color_test_0/U0/rgb[7]_i_5_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.124    53.418 r  system_i/vga_color_test_0/U0/rgb[7]_i_3/O
                         net (fo=4, routed)           0.382    53.801    system_i/vga_color_test_0/U0/rgb[7]_i_3_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I0_O)        0.124    53.925 r  system_i/vga_color_test_0/U0/rgb[7]_i_1/O
                         net (fo=4, routed)           0.532    54.457    system_i/vga_color_test_0/U0/rgb[7]_i_1_n_0
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.485    41.485    system_i/vga_color_test_0/U0/clk_25
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[4]/C
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    SLICE_X29Y62         FDSE (Setup_fdse_C_S)       -0.429    40.958    system_i/vga_color_test_0/U0/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                         -54.457    
  -------------------------------------------------------------------
                         slack                                -13.499    

Slack (VIOLATED) :        -13.499ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.786ns  (logic 17.915ns (33.939%)  route 34.871ns (66.061%))
  Logic Levels:           61  (CARRY4=19 DSP48E1=2 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           0.721     8.461    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/x[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.312 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.832 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__0/P[5]
                         net (fo=8, routed)           1.165    14.998    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__1[22]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.152    15.150 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52/O
                         net (fo=1, routed)           0.863    16.012    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.326    16.338 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38/O
                         net (fo=1, routed)           0.298    16.637    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24/O
                         net (fo=2, routed)           0.435    17.196    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.320 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16/O
                         net (fo=64, routed)          1.014    18.333    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.457 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10/O
                         net (fo=51, routed)          0.738    19.195    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.319 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.319    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.869 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.983    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.736    20.833    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.124    20.957 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.879    21.837    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    21.961 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199/O
                         net (fo=4, routed)           0.419    22.380    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.504 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117/O
                         net (fo=1, routed)           0.996    23.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.152    23.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.695    24.346    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.326    24.672 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_8/O
                         net (fo=3, routed)           0.827    25.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/sel0[16]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124    25.623 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.960    26.584    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.708 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[23]_INST_0/O
                         net (fo=6, routed)           1.158    27.866    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/y[23]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124    27.990 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8/O
                         net (fo=1, routed)           0.000    27.990    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.503 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.250    29.752    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.146    29.898 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4/O
                         net (fo=1, routed)           0.000    29.898    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    30.369 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry/CO[3]
                         net (fo=1, routed)           0.000    30.369    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.486 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.486    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.740 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.901    31.641    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9_n_3
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.900    32.541 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.541    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.658 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.658    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.775 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.040    33.815    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    33.939 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73/O
                         net (fo=1, routed)           0.291    34.230    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.354 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.919    35.272    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.396 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.739    36.135    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.124    36.259 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33/O
                         net (fo=6, routed)           1.008    37.267    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    37.391 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12/O
                         net (fo=2, routed)           0.486    37.877    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.124    38.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2/O
                         net (fo=1, routed)           0.472    38.474    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    38.872 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.206 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__3/O[1]
                         net (fo=11, routed)          1.132    40.338    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sel0[16]
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.303    40.641 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_26/O
                         net (fo=1, routed)           0.806    41.446    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    41.570 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_19/O
                         net (fo=2, routed)           0.674    42.244    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    42.368 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_67/O
                         net (fo=1, routed)           0.605    42.974    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_67_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    43.611 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.611    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_43_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.728    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_40_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.845    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.962 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.962    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_42_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.079 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    44.079    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_41_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.394 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_46/O[3]
                         net (fo=1, routed)           0.801    45.194    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z3[24]
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.307    45.501 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.794    46.296    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_35_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.124    46.420 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_13/O
                         net (fo=1, routed)           0.385    46.804    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    46.928 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_3/O
                         net (fo=23, routed)          0.749    47.678    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.124    47.802 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[20]_INST_0/O
                         net (fo=3, routed)           0.699    48.501    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/x[20]
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.150    48.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.583    49.234    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_12_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.328    49.562 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_7/O
                         net (fo=2, routed)           0.475    50.037    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_7_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I3_O)        0.124    50.161 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.938    51.099    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/msb1__0_2
    SLICE_X32Y61         LUT6 (Prop_lut6_I1_O)        0.124    51.223 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[5]_INST_0/O
                         net (fo=17, routed)          1.155    52.378    system_i/vga_color_test_0/U0/xaddr[5]
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    52.502 r  system_i/vga_color_test_0/U0/rgb[7]_i_5/O
                         net (fo=1, routed)           0.793    53.294    system_i/vga_color_test_0/U0/rgb[7]_i_5_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.124    53.418 r  system_i/vga_color_test_0/U0/rgb[7]_i_3/O
                         net (fo=4, routed)           0.382    53.801    system_i/vga_color_test_0/U0/rgb[7]_i_3_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I0_O)        0.124    53.925 r  system_i/vga_color_test_0/U0/rgb[7]_i_1/O
                         net (fo=4, routed)           0.532    54.457    system_i/vga_color_test_0/U0/rgb[7]_i_1_n_0
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.485    41.485    system_i/vga_color_test_0/U0/clk_25
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[6]/C
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    SLICE_X29Y62         FDSE (Setup_fdse_C_S)       -0.429    40.958    system_i/vga_color_test_0/U0/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                         -54.457    
  -------------------------------------------------------------------
                         slack                                -13.499    

Slack (VIOLATED) :        -13.499ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        52.786ns  (logic 17.915ns (33.939%)  route 34.871ns (66.061%))
  Logic Levels:           61  (CARRY4=19 DSP48E1=2 LUT2=2 LUT3=2 LUT4=5 LUT5=8 LUT6=23)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           0.721     8.461    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/x[15]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.312 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.314    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    13.832 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__0/P[5]
                         net (fo=8, routed)           1.165    14.998    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/msb1__1[22]
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.152    15.150 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52/O
                         net (fo=1, routed)           0.863    16.012    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_52_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.326    16.338 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38/O
                         net (fo=1, routed)           0.298    16.637    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_38_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124    16.761 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24/O
                         net (fo=2, routed)           0.435    17.196    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_24_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124    17.320 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16/O
                         net (fo=64, routed)          1.014    18.333    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_16_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I2_O)        0.124    18.457 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10/O
                         net (fo=51, routed)          0.738    19.195    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry_i_10_n_0
    SLICE_X35Y45         LUT2 (Prop_lut2_I1_O)        0.124    19.319 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.319    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_i_7_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.869 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.869    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__0_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.983 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.983    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__1_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.097 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.736    20.833    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/L2
    SLICE_X35Y48         LUT6 (Prop_lut6_I4_O)        0.124    20.957 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.879    21.837    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_193_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I1_O)        0.124    21.961 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199/O
                         net (fo=4, routed)           0.419    22.380    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_199_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    22.504 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117/O
                         net (fo=1, routed)           0.996    23.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_117_n_0
    SLICE_X39Y51         LUT3 (Prop_lut3_I2_O)        0.152    23.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.695    24.346    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_39_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.326    24.672 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_8/O
                         net (fo=3, routed)           0.827    25.499    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/sel0[16]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.124    25.623 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1/O
                         net (fo=8, routed)           0.960    26.584    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[30]_INST_0_i_1_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I1_O)        0.124    26.708 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_1/U0/z[23]_INST_0/O
                         net (fo=6, routed)           1.158    27.866    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/y[23]
    SLICE_X32Y56         LUT4 (Prop_lut4_I1_O)        0.124    27.990 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8/O
                         net (fo=1, routed)           0.000    27.990    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_i_8_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.503 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.250    29.752    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/large_mant1_carry_n_0
    SLICE_X34Y55         LUT3 (Prop_lut3_I2_O)        0.146    29.898 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4/O
                         net (fo=1, routed)           0.000    29.898    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_i_4_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    30.369 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry/CO[3]
                         net (fo=1, routed)           0.000    30.369    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.486 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.486    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum4_carry__0_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.740 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.901    31.641    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_i_9_n_3
    SLICE_X38Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.900    32.541 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.541    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__0_n_0
    SLICE_X38Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.658 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.658    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__1_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.775 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.040    33.815    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sum3
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    33.939 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73/O
                         net (fo=1, routed)           0.291    34.230    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_73_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.354 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.919    35.272    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_58_n_0
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.396 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.739    36.135    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_39_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I4_O)        0.124    36.259 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33/O
                         net (fo=6, routed)           1.008    37.267    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry_i_33_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.124    37.391 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12/O
                         net (fo=2, routed)           0.486    37.877    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_12_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I1_O)        0.124    38.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2/O
                         net (fo=1, routed)           0.472    38.474    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_i_2_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    38.872 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    38.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__2_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.206 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sign00__0_carry__3/O[1]
                         net (fo=11, routed)          1.132    40.338    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/sel0[16]
    SLICE_X42Y60         LUT4 (Prop_lut4_I2_O)        0.303    40.641 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_26/O
                         net (fo=1, routed)           0.806    41.446    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_26_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I5_O)        0.124    41.570 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_19/O
                         net (fo=2, routed)           0.674    42.244    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z0_carry_i_19_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I2_O)        0.124    42.368 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_67/O
                         net (fo=1, routed)           0.605    42.974    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_67_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    43.611 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    43.611    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_43_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.728 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.728    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_40_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.845 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.845    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_39_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.962 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_42/CO[3]
                         net (fo=1, routed)           0.000    43.962    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_42_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.079 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_41/CO[3]
                         net (fo=1, routed)           0.000    44.079    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_41_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    44.394 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_46/O[3]
                         net (fo=1, routed)           0.801    45.194    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z3[24]
    SLICE_X39Y63         LUT5 (Prop_lut5_I0_O)        0.307    45.501 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_35/O
                         net (fo=1, routed)           0.794    46.296    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_35_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I1_O)        0.124    46.420 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_13/O
                         net (fo=1, routed)           0.385    46.804    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I0_O)        0.124    46.928 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_3/O
                         net (fo=23, routed)          0.749    47.678    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[22]_INST_0_i_3_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.124    47.802 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_0/U0/z[20]_INST_0/O
                         net (fo=3, routed)           0.699    48.501    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/x[20]
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.150    48.651 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.583    49.234    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_12_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I5_O)        0.328    49.562 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_7/O
                         net (fo=2, routed)           0.475    50.037    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[7]_INST_0_i_7_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I3_O)        0.124    50.161 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/y[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.938    51.099    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/msb1__0_2
    SLICE_X32Y61         LUT6 (Prop_lut6_I1_O)        0.124    51.223 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_0/U0/y[5]_INST_0/O
                         net (fo=17, routed)          1.155    52.378    system_i/vga_color_test_0/U0/xaddr[5]
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    52.502 r  system_i/vga_color_test_0/U0/rgb[7]_i_5/O
                         net (fo=1, routed)           0.793    53.294    system_i/vga_color_test_0/U0/rgb[7]_i_5_n_0
    SLICE_X31Y62         LUT5 (Prop_lut5_I1_O)        0.124    53.418 r  system_i/vga_color_test_0/U0/rgb[7]_i_3/O
                         net (fo=4, routed)           0.382    53.801    system_i/vga_color_test_0/U0/rgb[7]_i_3_n_0
    SLICE_X30Y62         LUT5 (Prop_lut5_I0_O)        0.124    53.925 r  system_i/vga_color_test_0/U0/rgb[7]_i_1/O
                         net (fo=4, routed)           0.532    54.457    system_i/vga_color_test_0/U0/rgb[7]_i_1_n_0
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.485    41.485    system_i/vga_color_test_0/U0/clk_25
    SLICE_X29Y62         FDSE                                         r  system_i/vga_color_test_0/U0/rgb_reg[7]/C
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    SLICE_X29Y62         FDSE (Setup_fdse_C_S)       -0.429    40.958    system_i/vga_color_test_0/U0/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                         -54.457    
  -------------------------------------------------------------------
                         slack                                -13.499    

Slack (VIOLATED) :        -13.483ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.230ns  (logic 17.653ns (33.164%)  route 35.577ns (66.836%))
  Logic Levels:           55  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           1.135     8.875    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/x[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.726 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.728    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.246 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1__0/P[10]
                         net (fo=9, routed)           1.172    15.418    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1__1[27]
    SLICE_X8Y46          LUT4 (Prop_lut4_I2_O)        0.152    15.570 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_21/O
                         net (fo=1, routed)           1.127    16.697    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_21_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.348    17.045 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_12/O
                         net (fo=1, routed)           0.611    17.656    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_12_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I2_O)        0.124    17.780 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_8/O
                         net (fo=19, routed)          1.016    18.796    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_8_n_0
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.124    18.920 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_13/O
                         net (fo=42, routed)          0.811    19.731    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_227_n_0
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.124    19.855 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_7/O
                         net (fo=1, routed)           0.000    19.855    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_7_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.405 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry/CO[3]
                         net (fo=1, routed)           0.000    20.405    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.519    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__0_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.633    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.747 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.906    21.653    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    21.777 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.765    22.542    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_193_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I1_O)        0.124    22.666 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_204/O
                         net (fo=2, routed)           0.415    23.081    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_204_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.205 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_116/O
                         net (fo=1, routed)           1.105    24.310    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_116_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.152    24.462 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.781    25.242    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_39_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.326    25.568 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_20/O
                         net (fo=2, routed)           1.008    26.577    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/sel0[15]
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.701 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.557    27.257    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_3_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.381 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[27]_INST_0/O
                         net (fo=6, routed)           0.943    28.325    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/y[27]
    SLICE_X19Y51         LUT4 (Prop_lut4_I1_O)        0.124    28.449 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_i_6/O
                         net (fo=1, routed)           0.000    28.449    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_i_6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.847 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.189    30.035    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_n_0
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.152    30.187 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    30.187    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_i_3_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    30.657 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.657    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.928 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.734    31.663    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_i_9_n_3
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    32.569 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.569    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.686 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.686    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__1_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.803 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.070    33.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3
    SLICE_X18Y53         LUT5 (Prop_lut5_I2_O)        0.124    33.996 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_72/O
                         net (fo=1, routed)           0.686    34.682    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_72_n_0
    SLICE_X19Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.806 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.730    35.536    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_58_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.660 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.752    36.413    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_39_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I2_O)        0.124    36.537 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_26/O
                         net (fo=4, routed)           0.805    37.342    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_26_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I0_O)        0.124    37.466 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_15/O
                         net (fo=3, routed)           0.747    38.212    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_15_n_0
    SLICE_X21Y57         LUT5 (Prop_lut5_I1_O)        0.124    38.336 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4_i_4/O
                         net (fo=1, routed)           0.615    38.951    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4_i_4_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.507 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4/O[2]
                         net (fo=13, routed)          1.164    40.671    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sel0[21]
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.330    41.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_24/O
                         net (fo=2, routed)           0.405    41.406    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_24_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I4_O)        0.326    41.732 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_21/O
                         net (fo=2, routed)           0.761    42.493    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_21_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.124    42.617 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_11/O
                         net (fo=37, routed)          0.625    43.242    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_11_n_0
    SLICE_X23Y57         LUT4 (Prop_lut4_I3_O)        0.124    43.366 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_7/O
                         net (fo=1, routed)           0.000    43.366    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_7_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.946 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry/O[2]
                         net (fo=14, routed)          0.882    44.828    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/x[12]
    SLICE_X25Y60         LUT3 (Prop_lut3_I0_O)        0.302    45.130 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry_i_9/O
                         net (fo=41, routed)          0.771    45.901    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y_out[8]
    SLICE_X22Y60         LUT6 (Prop_lut6_I2_O)        0.124    46.025 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry__0_i_1/O
                         net (fo=10, routed)          0.793    46.818    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y3[31]
    SLICE_X23Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.344 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry__2/CO[3]
                         net (fo=13, routed)          1.033    48.377    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2
    SLICE_X26Y62         LUT4 (Prop_lut4_I2_O)        0.118    48.495 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[9]_INST_0_i_10/O
                         net (fo=8, routed)           1.065    49.560    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[9]_INST_0_i_10_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I3_O)        0.326    49.886 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[8]_INST_0_i_2/O
                         net (fo=2, routed)           1.142    51.028    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[8]_INST_0_i_2_n_0
    SLICE_X27Y63         LUT4 (Prop_lut4_I0_O)        0.152    51.180 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.429    51.608    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0_i_4_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I4_O)        0.326    51.934 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0/O
                         net (fo=5, routed)           0.853    52.787    system_i/vga_color_test_0/U0/yaddr[4]
    SLICE_X28Y63         LUT6 (Prop_lut6_I1_O)        0.124    52.911 r  system_i/vga_color_test_0/U0/rgb[14]_i_6/O
                         net (fo=3, routed)           0.508    53.419    system_i/vga_color_test_0/U0/rgb[14]_i_6_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.543 f  system_i/vga_color_test_0/U0/rgb[22]_i_6/O
                         net (fo=3, routed)           0.501    54.044    system_i/vga_color_test_0/U0/rgb[22]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.124    54.168 r  system_i/vga_color_test_0/U0/rgb[22]_i_3/O
                         net (fo=2, routed)           0.609    54.777    system_i/vga_color_test_0/U0/rgb[22]_i_3_n_0
    SLICE_X27Y63         LUT6 (Prop_lut6_I3_O)        0.124    54.901 r  system_i/vga_color_test_0/U0/rgb[14]_i_1/O
                         net (fo=1, routed)           0.000    54.901    system_i/vga_color_test_0/U0/rgb[14]_i_1_n_0
    SLICE_X27Y63         FDRE                                         r  system_i/vga_color_test_0/U0/rgb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.484    41.484    system_i/vga_color_test_0/U0/clk_25
    SLICE_X27Y63         FDRE                                         r  system_i/vga_color_test_0/U0/rgb_reg[14]/C
                         clock pessimism              0.000    41.484    
                         clock uncertainty           -0.098    41.386    
    SLICE_X27Y63         FDRE (Setup_fdre_C_D)        0.032    41.418    system_i/vga_color_test_0/U0/rgb_reg[14]
  -------------------------------------------------------------------
                         required time                         41.418    
                         arrival time                         -54.901    
  -------------------------------------------------------------------
                         slack                                -13.483    

Slack (VIOLATED) :        -13.455ns  (required time - arrival time)
  Source:                 system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/vga_color_test_0/U0/rgb_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_system_clk_wiz_0_0 rise@40.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.250ns  (logic 17.653ns (33.151%)  route 35.597ns (66.849%))
  Logic Levels:           55  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=4 LUT6=24)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.671     1.671    system_i/vga_sync_0/U0/clk_25
    SLICE_X27Y40         FDCE                                         r  system_i/vga_sync_0/U0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.456     2.127 f  system_i/vga_sync_0/U0/v_count_reg_reg[5]/Q
                         net (fo=31, routed)          0.907     3.034    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/x[5]
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.158 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.151     3.309    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0_i_1_n_0
    SLICE_X27Y41         LUT6 (Prop_lut6_I1_O)        0.124     3.433 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.739     4.172    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[23]
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124     4.296 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11/O
                         net (fo=1, routed)           0.408     4.704    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_11_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     5.341 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/y[22]_INST_0_i_4/CO[3]
                         net (fo=6, routed)           1.346     6.688    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/CO[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I2_O)        0.124     6.812 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.804     7.616    system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0_i_3_n_0
    SLICE_X27Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.740 r  system_i/affine_transform_0/U0/affine_block_i/uint_to_ieee754_fp_1/U0/y[15]_INST_0/O
                         net (fo=4, routed)           1.135     8.875    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/x[15]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851    12.726 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1/PCOUT[47]
                         net (fo=1, routed)           0.002    12.728    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    14.246 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1__0/P[10]
                         net (fo=9, routed)           1.172    15.418    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/msb1__1[27]
    SLICE_X8Y46          LUT4 (Prop_lut4_I2_O)        0.152    15.570 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_21/O
                         net (fo=1, routed)           1.127    16.697    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_21_n_0
    SLICE_X7Y45          LUT6 (Prop_lut6_I1_O)        0.348    17.045 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_12/O
                         net (fo=1, routed)           0.611    17.656    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_12_n_0
    SLICE_X8Y45          LUT6 (Prop_lut6_I2_O)        0.124    17.780 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_8/O
                         net (fo=19, routed)          1.016    18.796    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z_exponent0__0_carry_i_8_n_0
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.124    18.920 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_13/O
                         net (fo=42, routed)          0.811    19.731    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_227_n_0
    SLICE_X9Y45          LUT2 (Prop_lut2_I1_O)        0.124    19.855 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_7/O
                         net (fo=1, routed)           0.000    19.855    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_i_7_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.405 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry/CO[3]
                         net (fo=1, routed)           0.000    20.405    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.519    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__0_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.633    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__1_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.747 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2_carry__2/CO[3]
                         net (fo=64, routed)          0.906    21.653    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/L2
    SLICE_X8Y48          LUT6 (Prop_lut6_I4_O)        0.124    21.777 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_193/O
                         net (fo=22, routed)          0.765    22.542    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_193_n_0
    SLICE_X13Y48         LUT6 (Prop_lut6_I1_O)        0.124    22.666 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_204/O
                         net (fo=2, routed)           0.415    23.081    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_204_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I0_O)        0.124    23.205 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_116/O
                         net (fo=1, routed)           1.105    24.310    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_116_n_0
    SLICE_X13Y50         LUT3 (Prop_lut3_I0_O)        0.152    24.462 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_39/O
                         net (fo=3, routed)           0.781    25.242    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_39_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.326    25.568 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_20/O
                         net (fo=2, routed)           1.008    26.577    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/sel0[15]
    SLICE_X14Y49         LUT6 (Prop_lut6_I3_O)        0.124    26.701 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_3/O
                         net (fo=8, routed)           0.557    27.257    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[30]_INST_0_i_3_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.381 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_multiplier_3/U0/z[27]_INST_0/O
                         net (fo=6, routed)           0.943    28.325    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/y[27]
    SLICE_X19Y51         LUT4 (Prop_lut4_I1_O)        0.124    28.449 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_i_6/O
                         net (fo=1, routed)           0.000    28.449    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_i_6_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.847 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry/CO[3]
                         net (fo=95, routed)          1.189    30.035    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/large_mant1_carry_n_0
    SLICE_X19Y53         LUT3 (Prop_lut3_I2_O)        0.152    30.187 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_i_3/O
                         net (fo=1, routed)           0.000    30.187    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_i_3_n_0
    SLICE_X19Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.470    30.657 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.657    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum4_carry__0_n_0
    SLICE_X19Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.928 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_i_9/CO[0]
                         net (fo=54, routed)          0.734    31.663    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_i_9_n_3
    SLICE_X16Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.906    32.569 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    32.569    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__0_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.686 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__1/CO[3]
                         net (fo=1, routed)           0.000    32.686    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__1_n_0
    SLICE_X16Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.803 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3_carry__2/CO[3]
                         net (fo=88, routed)          1.070    33.872    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sum3
    SLICE_X18Y53         LUT5 (Prop_lut5_I2_O)        0.124    33.996 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_72/O
                         net (fo=1, routed)           0.686    34.682    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_72_n_0
    SLICE_X19Y56         LUT6 (Prop_lut6_I4_O)        0.124    34.806 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_58/O
                         net (fo=25, routed)          0.730    35.536    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_58_n_0
    SLICE_X18Y56         LUT6 (Prop_lut6_I0_O)        0.124    35.660 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_39/O
                         net (fo=28, routed)          0.752    36.413    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry_i_39_n_0
    SLICE_X18Y57         LUT6 (Prop_lut6_I2_O)        0.124    36.537 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_26/O
                         net (fo=4, routed)           0.805    37.342    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_26_n_0
    SLICE_X23Y53         LUT6 (Prop_lut6_I0_O)        0.124    37.466 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_15/O
                         net (fo=3, routed)           0.747    38.212    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__0_i_15_n_0
    SLICE_X21Y57         LUT5 (Prop_lut5_I1_O)        0.124    38.336 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4_i_4/O
                         net (fo=1, routed)           0.615    38.951    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4_i_4_n_0
    SLICE_X22Y58         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    39.507 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sign00__0_carry__4/O[2]
                         net (fo=13, routed)          1.164    40.671    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/sel0[21]
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.330    41.001 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_24/O
                         net (fo=2, routed)           0.405    41.406    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_24_n_0
    SLICE_X26Y58         LUT6 (Prop_lut6_I4_O)        0.326    41.732 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_21/O
                         net (fo=2, routed)           0.761    42.493    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_21_n_0
    SLICE_X22Y61         LUT6 (Prop_lut6_I5_O)        0.124    42.617 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_11/O
                         net (fo=37, routed)          0.625    43.242    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_11_n_0
    SLICE_X23Y57         LUT4 (Prop_lut4_I3_O)        0.124    43.366 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_7/O
                         net (fo=1, routed)           0.000    43.366    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry_i_7_n_0
    SLICE_X23Y57         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    43.946 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_adder_subtractor_1/U0/z0_carry/O[2]
                         net (fo=14, routed)          0.882    44.828    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/x[12]
    SLICE_X25Y60         LUT3 (Prop_lut3_I0_O)        0.302    45.130 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry_i_9/O
                         net (fo=41, routed)          0.771    45.901    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y_out[8]
    SLICE_X22Y60         LUT6 (Prop_lut6_I2_O)        0.124    46.025 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry__0_i_1/O
                         net (fo=10, routed)          0.793    46.818    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y3[31]
    SLICE_X23Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    47.344 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2_carry__2/CO[3]
                         net (fo=13, routed)          1.033    48.377    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y2
    SLICE_X26Y62         LUT4 (Prop_lut4_I2_O)        0.118    48.495 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[9]_INST_0_i_10/O
                         net (fo=8, routed)           1.065    49.560    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[9]_INST_0_i_10_n_0
    SLICE_X26Y60         LUT6 (Prop_lut6_I3_O)        0.326    49.886 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[8]_INST_0_i_2/O
                         net (fo=2, routed)           1.142    51.028    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[8]_INST_0_i_2_n_0
    SLICE_X27Y63         LUT4 (Prop_lut4_I0_O)        0.152    51.180 f  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.429    51.608    system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0_i_4_n_0
    SLICE_X26Y62         LUT6 (Prop_lut6_I4_O)        0.326    51.934 r  system_i/affine_transform_0/U0/affine_block_i/ieee754_fp_to_uint_1/U0/y[7]_INST_0/O
                         net (fo=5, routed)           0.853    52.787    system_i/vga_color_test_0/U0/yaddr[4]
    SLICE_X28Y63         LUT6 (Prop_lut6_I1_O)        0.124    52.911 r  system_i/vga_color_test_0/U0/rgb[14]_i_6/O
                         net (fo=3, routed)           0.508    53.419    system_i/vga_color_test_0/U0/rgb[14]_i_6_n_0
    SLICE_X29Y65         LUT6 (Prop_lut6_I0_O)        0.124    53.543 f  system_i/vga_color_test_0/U0/rgb[22]_i_6/O
                         net (fo=3, routed)           0.501    54.044    system_i/vga_color_test_0/U0/rgb[22]_i_6_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I5_O)        0.124    54.168 r  system_i/vga_color_test_0/U0/rgb[22]_i_3/O
                         net (fo=2, routed)           0.629    54.797    system_i/vga_color_test_0/U0/rgb[22]_i_3_n_0
    SLICE_X28Y65         LUT6 (Prop_lut6_I1_O)        0.124    54.921 r  system_i/vga_color_test_0/U0/rgb[22]_i_1/O
                         net (fo=1, routed)           0.000    54.921    system_i/vga_color_test_0/U0/rgb[22]_i_1_n_0
    SLICE_X28Y65         FDRE                                         r  system_i/vga_color_test_0/U0/rgb_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.487    41.487    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    38.310 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    39.909    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.483    41.483    system_i/vga_color_test_0/U0/clk_25
    SLICE_X28Y65         FDRE                                         r  system_i/vga_color_test_0/U0/rgb_reg[22]/C
                         clock pessimism              0.000    41.483    
                         clock uncertainty           -0.098    41.385    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.081    41.466    system_i/vga_color_test_0/U0/rgb_reg[22]
  -------------------------------------------------------------------
                         required time                         41.466    
                         arrival time                         -54.921    
  -------------------------------------------------------------------
                         slack                                -13.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.060 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.060    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_7
    SLICE_X5Y50          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y50          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[8]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.071 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.071    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_5
    SLICE_X5Y50          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y50          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[10]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.096 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.096    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X5Y50          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y50          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[11]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.096 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.096    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_6
    SLICE_X5Y50          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y50          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[9]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.689%)  route 0.120ns (23.311%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.045 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.099 r  system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.099    system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1_n_7
    SLICE_X5Y51          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y51          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[12]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.178%)  route 0.120ns (22.822%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.045 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.110 r  system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.110    system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1_n_5
    SLICE_X5Y51          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y51          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[14]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.045 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.135 r  system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.135    system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1_n_6
    SLICE_X5Y51          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y51          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[13]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.215%)  route 0.120ns (21.785%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.045 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.135 r  system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.135    system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X5Y51          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y51          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[15]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.334%)  route 0.120ns (21.666%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.045 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.138 r  system_i/affine_rotation_generator_0/U0/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.138    system_i/affine_rotation_generator_0/U0/counter_reg[16]_i_1_n_7
    SLICE_X5Y52          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y52          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[16]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/affine_rotation_generator_0/U0/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.444ns (78.756%)  route 0.120ns (21.244%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y49          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/affine_rotation_generator_0/U0/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.846    system_i/affine_rotation_generator_0/U0/counter_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.006 r  system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.006    system_i/affine_rotation_generator_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.045 r  system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.045    system_i/affine_rotation_generator_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    system_i/affine_rotation_generator_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.149 r  system_i/affine_rotation_generator_0/U0/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.149    system_i/affine_rotation_generator_0/U0/counter_reg[16]_i_1_n_5
    SLICE_X5Y52          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.812     0.812    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.853     0.853    system_i/affine_rotation_generator_0/U0/clk_25
    SLICE_X5Y52          FDRE                                         r  system_i/affine_rotation_generator_0/U0/counter_reg[18]/C
                         clock pessimism              0.000     0.853    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.105     0.958    system_i/affine_rotation_generator_0/U0/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y38     system_i/affine_rotation_generator_0/U0/a01_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y37     system_i/affine_rotation_generator_0/U0/a01_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y37     system_i/affine_rotation_generator_0/U0/a01_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y38     system_i/affine_rotation_generator_0/U0/a01_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X33Y38     system_i/affine_rotation_generator_0/U0/a01_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y38     system_i/affine_rotation_generator_0/U0/a01_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y38     system_i/affine_rotation_generator_0/U0/a01_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y39     system_i/affine_rotation_generator_0/U0/a01_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37     system_i/affine_rotation_generator_0/U0/a01_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37     system_i/affine_rotation_generator_0/U0/a01_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37     system_i/affine_rotation_generator_0/U0/a01_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37     system_i/affine_rotation_generator_0/U0/a01_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y36     system_i/affine_rotation_generator_0/U0/angle_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y37     system_i/affine_rotation_generator_0/U0/angle_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y37     system_i/affine_rotation_generator_0/U0/angle_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y37     system_i/affine_rotation_generator_0/U0/angle_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y37     system_i/affine_rotation_generator_0/U0/angle_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y37     system_i/affine_rotation_generator_0/U0/angle_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y38     system_i/affine_rotation_generator_0/U0/a01_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37     system_i/affine_rotation_generator_0/U0/a01_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y37     system_i/affine_rotation_generator_0/U0/a01_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y38     system_i/affine_rotation_generator_0/U0/a01_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y38     system_i/affine_rotation_generator_0/U0/a01_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y38     system_i/affine_rotation_generator_0/U0/a01_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y38     system_i/affine_rotation_generator_0/U0/a01_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y39     system_i/affine_rotation_generator_0/U0/a01_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y39     system_i/affine_rotation_generator_0/U0/a01_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y39     system_i/affine_rotation_generator_0/U0/a01_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.387ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.387ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.608ns (17.770%)  route 2.813ns (82.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.736     1.736    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y84         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.456     2.192 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[7]/Q
                         net (fo=1, routed)           2.813     5.005    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[7]
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.152     5.157 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     5.157    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[7]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.561    12.753    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]/C
                         clock pessimism              0.000    12.753    
                         clock uncertainty           -0.283    12.470    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.075    12.545    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         12.545    
                         arrival time                          -5.157    
  -------------------------------------------------------------------
                         slack                                  7.387    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.580ns (17.664%)  route 2.704ns (82.336%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.652     1.652    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X33Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[4]/Q
                         net (fo=1, routed)           2.704     4.812    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[4]
    SLICE_X33Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.936 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.936    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[4]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]/C
                         clock pessimism              0.000    12.674    
                         clock uncertainty           -0.283    12.391    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.032    12.423    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.642ns (19.596%)  route 2.634ns (80.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.654     1.654    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X32Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.518     2.172 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[0]/Q
                         net (fo=1, routed)           2.634     4.806    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[0]
    SLICE_X33Y82         LUT3 (Prop_lut3_I2_O)        0.124     4.930 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     4.930    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[0]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]/C
                         clock pessimism              0.000    12.674    
                         clock uncertainty           -0.283    12.391    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.029    12.420    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.313ns  (logic 0.672ns (20.283%)  route 2.641ns (79.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.652     1.652    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X32Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[6]/Q
                         net (fo=1, routed)           2.641     4.811    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[6]
    SLICE_X33Y82         LUT3 (Prop_lut3_I2_O)        0.154     4.965 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     4.965    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[6]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]/C
                         clock pessimism              0.000    12.674    
                         clock uncertainty           -0.283    12.391    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.075    12.466    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.580ns (17.955%)  route 2.650ns (82.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.738     1.738    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     2.194 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[0]/Q
                         net (fo=1, routed)           2.650     4.844    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[0]
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.968 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     4.968    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[0]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.561    12.753    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]/C
                         clock pessimism              0.000    12.753    
                         clock uncertainty           -0.283    12.470    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.029    12.499    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         12.499    
                         arrival time                          -4.968    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.166ns  (logic 0.456ns (14.404%)  route 2.710ns (85.596%))
  Logic Levels:           0  
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.652     1.652    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X33Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     2.108 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/Q
                         net (fo=1, routed)           2.710     4.818    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE_n_9
    SLICE_X34Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X34Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.000    12.674    
                         clock uncertainty           -0.283    12.391    
    SLICE_X34Y82         FDRE (Setup_fdre_C_D)       -0.031    12.360    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         12.360    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.212%)  route 2.605ns (81.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.731     1.731    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X40Y80         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.456     2.187 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[4]/Q
                         net (fo=1, routed)           2.605     4.792    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[4]
    SLICE_X40Y81         LUT3 (Prop_lut3_I2_O)        0.124     4.916 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     4.916    system_i/zybo_hdmi_0/U0/DVID/shift_red[4]
    SLICE_X40Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.556    12.748    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]/C
                         clock pessimism              0.000    12.748    
                         clock uncertainty           -0.283    12.465    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.032    12.497    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         12.497    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.605ns (19.036%)  route 2.573ns (80.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.730     1.730    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X39Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.456     2.186 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[6]/Q
                         net (fo=1, routed)           2.573     4.759    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[6]
    SLICE_X40Y81         LUT3 (Prop_lut3_I2_O)        0.149     4.908 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     4.908    system_i/zybo_hdmi_0/U0/DVID/shift_red[6]
    SLICE_X40Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.556    12.748    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]/C
                         clock pessimism              0.000    12.748    
                         clock uncertainty           -0.283    12.465    
    SLICE_X40Y81         FDRE (Setup_fdre_C_D)        0.075    12.540    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         12.540    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.667ns (21.014%)  route 2.507ns (78.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.652     1.652    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X32Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     2.170 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[5]/Q
                         net (fo=1, routed)           2.507     4.677    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[5]
    SLICE_X33Y82         LUT3 (Prop_lut3_I2_O)        0.149     4.826 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     4.826    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[5]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.482    12.674    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]/C
                         clock pessimism              0.000    12.674    
                         clock uncertainty           -0.283    12.391    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.075    12.466    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                          -4.826    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.653ns  (required time - arrival time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.580ns (18.651%)  route 2.530ns (81.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.677     1.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.738     1.738    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     2.194 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[2]/Q
                         net (fo=1, routed)           2.530     4.724    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[2]
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.124     4.848 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     4.848    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[2]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          1.561    12.753    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]/C
                         clock pessimism              0.000    12.753    
                         clock uncertainty           -0.283    12.470    
    SLICE_X41Y85         FDRE (Setup_fdre_C_D)        0.031    12.501    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                  7.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.183ns (15.515%)  route 0.997ns (84.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.581     0.581    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X39Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.141     0.722 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[7]/Q
                         net (fo=1, routed)           0.997     1.718    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[7]
    SLICE_X40Y81         LUT3 (Prop_lut3_I2_O)        0.042     1.760 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     1.760    system_i/zybo_hdmi_0/U0/DVID/shift_red[7]
    SLICE_X40Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.851     1.221    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.283     1.504    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.107     1.611    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.141ns (12.158%)  route 1.019ns (87.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.554     0.554    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X33Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[9]/Q
                         net (fo=1, routed)           1.019     1.713    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE_n_9
    SLICE_X34Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.823     1.193    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X34Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]/C
                         clock pessimism              0.000     1.193    
                         clock uncertainty            0.283     1.476    
    SLICE_X34Y82         FDRE (Hold_fdre_C_D)         0.059     1.535    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.209ns (17.385%)  route 0.993ns (82.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.555     0.555    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X32Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[1]/Q
                         net (fo=1, routed)           0.993     1.712    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[1]
    SLICE_X33Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.757 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.757    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[1]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.822     1.192    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.283     1.475    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.092     1.567    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.209ns (17.297%)  route 0.999ns (82.703%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.555     0.555    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/clk_25
    SLICE_X32Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg[3]/Q
                         net (fo=1, routed)           0.999     1.718    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/encoded_reg_n_0_[3]
    SLICE_X33Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.763 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_BLUE/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    system_i/zybo_hdmi_0/U0/DVID/shift_blue_0[3]
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.822     1.192    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X33Y82         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.283     1.475    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.092     1.567    system_i/zybo_hdmi_0/U0/DVID/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.128ns (11.235%)  route 1.011ns (88.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.581     0.581    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X39Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDRE (Prop_fdre_C_Q)         0.128     0.709 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[9]/Q
                         net (fo=1, routed)           1.011     1.720    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED_n_8
    SLICE_X38Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.849     1.219    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X38Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]/C
                         clock pessimism              0.000     1.219    
                         clock uncertainty            0.283     1.502    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.006     1.508    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.183ns (14.741%)  route 1.058ns (85.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y84         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[6]/Q
                         net (fo=1, routed)           1.058     1.785    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[6]
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.042     1.827 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.827    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[6]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.855     1.225    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.283     1.508    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.107     1.615    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.186ns (15.104%)  route 1.045ns (84.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[1]/Q
                         net (fo=1, routed)           1.045     1.772    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[1]
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.045     1.817 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[1]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.855     1.225    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.283     1.508    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.092     1.600    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.231ns (18.507%)  route 1.017ns (81.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.128     0.714 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[4]/Q
                         net (fo=1, routed)           1.017     1.731    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[4]
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.103     1.834 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.834    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[4]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.855     1.225    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.283     1.508    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.107     1.615    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.249ns  (logic 0.227ns (18.178%)  route 1.022ns (81.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582     0.582    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/clk_25
    SLICE_X40Y80         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.128     0.710 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg[2]/Q
                         net (fo=1, routed)           1.022     1.731    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/encoded_reg_n_0_[2]
    SLICE_X40Y81         LUT3 (Prop_lut3_I2_O)        0.099     1.830 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_RED/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    system_i/zybo_hdmi_0/U0/DVID/shift_red[2]
    SLICE_X40Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.851     1.221    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X40Y81         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]/C
                         clock pessimism              0.000     1.221    
                         clock uncertainty            0.283     1.504    
    SLICE_X40Y81         FDRE (Hold_fdre_C_D)         0.107     1.611    system_i/zybo_hdmi_0/U0/DVID/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.184ns (14.696%)  route 1.068ns (85.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.586     0.586    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/clk_25
    SLICE_X40Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg[3]/Q
                         net (fo=1, routed)           1.068     1.795    system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/encoded_reg_n_0_[3]
    SLICE_X41Y85         LUT3 (Prop_lut3_I2_O)        0.043     1.838 r  system_i/zybo_hdmi_0/U0/DVID/TMDS_encoder_GREEN/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    system_i/zybo_hdmi_0/U0/DVID/shift_green_1[3]
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=46, routed)          0.855     1.225    system_i/zybo_hdmi_0/U0/DVID/clk_125
    SLICE_X41Y85         FDRE                                         r  system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]/C
                         clock pessimism              0.000     1.225    
                         clock uncertainty            0.283     1.508    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.107     1.615    system_i/zybo_hdmi_0/U0/DVID/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.222    





