{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557905853082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557905853082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 15:37:32 2019 " "Processing started: Wed May 15 15:37:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557905853082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557905853082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dht11_seg -c dht11_seg " "Command: quartus_map --read_settings_files=on --write_settings_files=off dht11_seg -c dht11_seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557905853082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1557905853464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/20_top_dht11/rtl/dht11_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/20_top_dht11/rtl/dht11_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_drive " "Found entity 1: dht11_drive" {  } { { "../rtl/dht11_drive.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/dht11_drive.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905853529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905853529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/20_top_dht11/rtl/seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/20_top_dht11/rtl/seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_led " "Found entity 1: seg_led" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/seg_led.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905853533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905853533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/20_top_dht11/rtl/dht11_key.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/20_top_dht11/rtl/dht11_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_key " "Found entity 1: dht11_key" {  } { { "../rtl/dht11_key.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/dht11_key.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905853535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905853535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/20_top_dht11/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/20_top_dht11/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/key_debounce.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905853537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905853537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/smg_test/20_top_dht11/rtl/top_dht11.v 1 1 " "Found 1 design units, including 1 entities, in source file /smg_test/20_top_dht11/rtl/top_dht11.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_dht11 " "Found entity 1: top_dht11" {  } { { "../rtl/top_dht11.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557905853540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557905853540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_flag top_dht11.v(62) " "Verilog HDL Implicit Net warning at top_dht11.v(62): created implicit net for \"key_flag\"" {  } { { "../rtl/top_dht11.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557905853541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_value top_dht11.v(63) " "Verilog HDL Implicit Net warning at top_dht11.v(63): created implicit net for \"key_value\"" {  } { { "../rtl/top_dht11.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557905853541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sign top_dht11.v(76) " "Verilog HDL Implicit Net warning at top_dht11.v(76): created implicit net for \"sign\"" {  } { { "../rtl/top_dht11.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557905853541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en top_dht11.v(77) " "Verilog HDL Implicit Net warning at top_dht11.v(77): created implicit net for \"en\"" {  } { { "../rtl/top_dht11.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557905853541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_dht11 " "Elaborating entity \"top_dht11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557905853780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11_drive dht11_drive:u_dht11_drive " "Elaborating entity \"dht11_drive\" for hierarchy \"dht11_drive:u_dht11_drive\"" {  } { { "../rtl/top_dht11.v" "u_dht11_drive" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905853791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce key_debounce:u_key_debounce " "Elaborating entity \"key_debounce\" for hierarchy \"key_debounce:u_key_debounce\"" {  } { { "../rtl/top_dht11.v" "u_key_debounce" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905853819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 key_debounce.v(45) " "Verilog HDL assignment warning at key_debounce.v(45): truncated value with size 4 to match size of target (1)" {  } { { "../rtl/key_debounce.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/key_debounce.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905853819 "|top_dht11|key_debounce:u_key_debounce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 key_debounce.v(64) " "Verilog HDL assignment warning at key_debounce.v(64): truncated value with size 4 to match size of target (1)" {  } { { "../rtl/key_debounce.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/key_debounce.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905853820 "|top_dht11|key_debounce:u_key_debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dht11_key dht11_key:u_dht11_key " "Elaborating entity \"dht11_key\" for hierarchy \"dht11_key:u_dht11_key\"" {  } { { "../rtl/top_dht11.v" "u_dht11_key" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905853830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_led seg_led:u_seg_led " "Elaborating entity \"seg_led\" for hierarchy \"seg_led:u_seg_led\"" {  } { { "../rtl/top_dht11.v" "u_seg_led" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905853838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(62) " "Verilog HDL assignment warning at seg_led.v(62): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/seg_led.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905853839 "|top_dht11|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(63) " "Verilog HDL assignment warning at seg_led.v(63): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/seg_led.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905853839 "|top_dht11|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(64) " "Verilog HDL assignment warning at seg_led.v(64): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/seg_led.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905853839 "|top_dht11|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(65) " "Verilog HDL assignment warning at seg_led.v(65): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/seg_led.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905853840 "|top_dht11|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(66) " "Verilog HDL assignment warning at seg_led.v(66): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/seg_led.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905853840 "|top_dht11|seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 4 seg_led.v(67) " "Verilog HDL assignment warning at seg_led.v(67): truncated value with size 20 to match size of target (4)" {  } { { "../rtl/seg_led.v" "" { Text "E:/SMG_TEST/20_top_dht11/rtl/seg_led.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1557905853840 "|top_dht11|seg_led:u_seg_led"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "sel u_seg_led " "Port \"sel\" does not exist in macrofunction \"u_seg_led\"" {  } { { "../rtl/top_dht11.v" "u_seg_led" { Text "E:/SMG_TEST/20_top_dht11/rtl/top_dht11.v" 93 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557905853879 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1557905853884 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557905853972 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 15 15:37:33 2019 " "Processing ended: Wed May 15 15:37:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557905853972 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557905853972 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557905853972 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557905853972 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557905854548 ""}
