

================================================================
== Vivado HLS Report for 'operator_double_div2'
================================================================
* Date:           Fri Aug 31 15:09:51 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.292|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     213|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|    1044|     874|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      47|
|Register         |        -|      -|     182|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1226|    1134|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |operator_double_dbkb_U1  |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U2  |operator_double_dcud  |        0|      0|  522|  437|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0| 1044|  874|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |new_exp_V_fu_148_p2     |     +    |      0|  0|  18|           2|          11|
    |shift_V_cast_fu_104_p2  |     -    |      0|  0|  12|           3|           2|
    |icmp_fu_88_p2           |   icmp   |      0|  0|  13|          10|           1|
    |tmp_6_fu_153_p2         |   icmp   |      0|  0|  13|          11|           2|
    |tmp_fu_72_p2            |   icmp   |      0|  0|  13|          11|           1|
    |tmp_s_fu_168_p2         |   icmp   |      0|  0|  13|          11|           2|
    |tmp_1_fu_181_p2         |    or    |      0|  0|   6|           1|           1|
    |tmp_4_fu_114_p2         |    or    |      0|  0|   6|           1|           1|
    |p_0272_2_fu_120_p3      |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_186_p3     |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_194_p3     |  select  |      0|  0|  52|           1|          52|
    |p_s_fu_173_p3           |  select  |      0|  0|   2|           1|           2|
    |xf_V_fu_161_p3          |  select  |      0|  0|  52|           1|          52|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 213|          55|         140|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  47|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  47|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   9|   0|    9|          0|
    |new_exp_V_1_reg_219   |  11|   0|   11|          0|
    |new_mant_V_1_reg_226  |  52|   0|   52|          0|
    |p_0272_2_reg_238      |   2|   0|    2|          0|
    |p_Repl2_2_reg_214     |   1|   0|    1|          0|
    |r_V_1_reg_264         |  54|   0|   54|          0|
    |r_V_reg_259           |  52|   0|   52|          0|
    |tmp_reg_233           |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 182|   0|  182|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div2 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.94>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_read = call double @_ssdm_op_Read.ap_auto.double(double %in_r) nounwind"   --->   Operation 10 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_read to i64" [test.cpp:69->test.cpp:113]   --->   Operation 11 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [test.cpp:70->test.cpp:113]   --->   Operation 12 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_exp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [test.cpp:71->test.cpp:113]   --->   Operation 13 'partselect' 'new_exp_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i64 %p_Val2_s to i52" [test.cpp:72->test.cpp:113]   --->   Operation 14 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.32ns)   --->   "%tmp = icmp eq i11 %new_exp_V_1, 0" [test.cpp:121]   --->   Operation 15 'icmp' 'tmp' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [test.cpp:128]   --->   Operation 16 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%icmp = icmp ne i10 %tmp_7, 0" [test.cpp:128]   --->   Operation 17 'icmp' 'icmp' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 53)" [test.cpp:130]   --->   Operation 18 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%shift_V_cast = sub i2 -2, %tmp_3" [test.cpp:130]   --->   Operation 19 'sub' 'shift_V_cast' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2)   --->   "%p_shift_V = zext i1 %tmp to i2" [test.cpp:121]   --->   Operation 20 'zext' 'p_shift_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_0272_2)   --->   "%tmp_4 = or i1 %tmp, %icmp" [test.cpp:121]   --->   Operation 21 'or' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0272_2 = select i1 %tmp_4, i2 %p_shift_V, i2 %shift_V_cast" [test.cpp:121]   --->   Operation 22 'select' 'p_0272_2' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%xf_V_cast2 = zext i52 %new_mant_V_1 to i54" [test.cpp:118]   --->   Operation 23 'zext' 'xf_V_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7_cast1 = zext i2 %p_0272_2 to i54" [test.cpp:136]   --->   Operation 24 'zext' 'tmp_7_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i2 %p_0272_2 to i52" [test.cpp:136]   --->   Operation 25 'zext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [7/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_7_cast" [test.cpp:136]   --->   Operation 26 'lshr' 'r_V' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [7/7] (2.29ns)   --->   "%r_V_1 = shl i54 %xf_V_cast2, %tmp_7_cast1" [test.cpp:138]   --->   Operation 27 'shl' 'r_V_1' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 28 [6/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_7_cast" [test.cpp:136]   --->   Operation 28 'lshr' 'r_V' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [6/7] (2.29ns)   --->   "%r_V_1 = shl i54 %xf_V_cast2, %tmp_7_cast1" [test.cpp:138]   --->   Operation 29 'shl' 'r_V_1' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 30 [5/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_7_cast" [test.cpp:136]   --->   Operation 30 'lshr' 'r_V' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [5/7] (2.29ns)   --->   "%r_V_1 = shl i54 %xf_V_cast2, %tmp_7_cast1" [test.cpp:138]   --->   Operation 31 'shl' 'r_V_1' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 32 [4/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_7_cast" [test.cpp:136]   --->   Operation 32 'lshr' 'r_V' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [4/7] (2.29ns)   --->   "%r_V_1 = shl i54 %xf_V_cast2, %tmp_7_cast1" [test.cpp:138]   --->   Operation 33 'shl' 'r_V_1' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 34 [3/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_7_cast" [test.cpp:136]   --->   Operation 34 'lshr' 'r_V' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 35 [3/7] (2.29ns)   --->   "%r_V_1 = shl i54 %xf_V_cast2, %tmp_7_cast1" [test.cpp:138]   --->   Operation 35 'shl' 'r_V_1' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 36 [2/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_7_cast" [test.cpp:136]   --->   Operation 36 'lshr' 'r_V' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 37 [2/7] (2.29ns)   --->   "%r_V_1 = shl i54 %xf_V_cast2, %tmp_7_cast1" [test.cpp:138]   --->   Operation 37 'shl' 'r_V_1' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 38 [1/7] (2.29ns)   --->   "%r_V = lshr i52 %new_mant_V_1, %tmp_7_cast" [test.cpp:136]   --->   Operation 38 'lshr' 'r_V' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/7] (2.29ns)   --->   "%r_V_1 = shl i54 %xf_V_cast2, %tmp_7_cast1" [test.cpp:138]   --->   Operation 39 'shl' 'r_V_1' <Predicate = true> <Delay = 2.29> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 6> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.06>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %in_r) nounwind, !map !258"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !264"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_double_div2_1) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (1.42ns)   --->   "%new_exp_V = add i11 -1, %new_exp_V_1" [test.cpp:124]   --->   Operation 43 'add' 'new_exp_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (1.32ns)   --->   "%tmp_6 = icmp ult i11 %new_exp_V_1, 3" [test.cpp:135]   --->   Operation 44 'icmp' 'tmp_6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_8 = trunc i54 %r_V_1 to i52" [test.cpp:138]   --->   Operation 45 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%xf_V = select i1 %tmp_6, i52 %r_V, i52 %tmp_8" [test.cpp:135]   --->   Operation 46 'select' 'xf_V' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 47 [1/1] (1.32ns)   --->   "%tmp_s = icmp eq i11 %new_exp_V_1, -1" [test.cpp:143]   --->   Operation 47 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_s, i11 -1, i11 0" [test.cpp:143]   --->   Operation 48 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_1 = or i1 %tmp_s, %tmp" [test.cpp:143]   --->   Operation 49 'or' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 50 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_1, i11 %p_s, i11 %new_exp_V" [test.cpp:143]   --->   Operation 50 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.70ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_s, i52 %new_mant_V_1, i52 %xf_V" [test.cpp:143]   --->   Operation 51 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %p_Repl2_s) nounwind" [test.cpp:96->test.cpp:147]   --->   Operation 52 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [test.cpp:97->test.cpp:147]   --->   Operation 53 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "ret double %out" [test.cpp:148]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read      (read          ) [ 0000000000]
p_Val2_s     (bitcast       ) [ 0000000000]
p_Repl2_2    (bitselect     ) [ 0011111111]
new_exp_V_1  (partselect    ) [ 0011111111]
new_mant_V_1 (trunc         ) [ 0011111111]
tmp          (icmp          ) [ 0011111111]
tmp_7        (partselect    ) [ 0000000000]
icmp         (icmp          ) [ 0000000000]
tmp_3        (partselect    ) [ 0000000000]
shift_V_cast (sub           ) [ 0000000000]
p_shift_V    (zext          ) [ 0000000000]
tmp_4        (or            ) [ 0000000000]
p_0272_2     (select        ) [ 0010000000]
xf_V_cast2   (zext          ) [ 0001111110]
tmp_7_cast1  (zext          ) [ 0001111110]
tmp_7_cast   (zext          ) [ 0001111110]
r_V          (lshr          ) [ 0000000001]
r_V_1        (shl           ) [ 0000000001]
StgValue_40  (specbitsmap   ) [ 0000000000]
StgValue_41  (specbitsmap   ) [ 0000000000]
StgValue_42  (spectopmodule ) [ 0000000000]
new_exp_V    (add           ) [ 0000000000]
tmp_6        (icmp          ) [ 0000000000]
tmp_8        (trunc         ) [ 0000000000]
xf_V         (select        ) [ 0000000000]
tmp_s        (icmp          ) [ 0000000000]
p_s          (select        ) [ 0000000000]
tmp_1        (or            ) [ 0000000000]
p_Repl2_1    (select        ) [ 0000000000]
p_Repl2_s    (select        ) [ 0000000000]
p_Result_s   (bitconcatenate) [ 0000000000]
out          (bitcast       ) [ 0000000000]
StgValue_54  (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_double_div2_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="in_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="64" slack="0"/>
<pin id="43" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_Val2_s_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_Repl2_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="new_exp_V_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="11" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="0" index="3" bw="7" slack="0"/>
<pin id="63" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="new_mant_V_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="11" slack="0"/>
<pin id="74" dir="0" index="1" bw="11" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_7_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="0" index="3" bw="7" slack="0"/>
<pin id="83" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="10" slack="0"/>
<pin id="90" dir="0" index="1" bw="10" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_3_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="0" index="2" bw="7" slack="0"/>
<pin id="98" dir="0" index="3" bw="7" slack="0"/>
<pin id="99" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="shift_V_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_shift_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shift_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_4_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_0272_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0272_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="xf_V_cast2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="52" slack="1"/>
<pin id="130" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_cast2/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_7_cast1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="1"/>
<pin id="133" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast1/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_7_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="52" slack="1"/>
<pin id="139" dir="0" index="1" bw="2" slack="0"/>
<pin id="140" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="52" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="new_exp_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="8"/>
<pin id="151" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_exp_V/9 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_6_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="8"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_8_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="54" slack="1"/>
<pin id="160" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/9 "/>
</bind>
</comp>

<comp id="161" class="1004" name="xf_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="52" slack="1"/>
<pin id="164" dir="0" index="2" bw="52" slack="0"/>
<pin id="165" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_s_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="8"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="11" slack="0"/>
<pin id="176" dir="0" index="2" bw="11" slack="0"/>
<pin id="177" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="8"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_Repl2_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="11" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/9 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Repl2_s_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="52" slack="8"/>
<pin id="197" dir="0" index="2" bw="52" slack="0"/>
<pin id="198" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_s_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="8"/>
<pin id="204" dir="0" index="2" bw="11" slack="0"/>
<pin id="205" dir="0" index="3" bw="52" slack="0"/>
<pin id="206" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="out_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/9 "/>
</bind>
</comp>

<comp id="214" class="1005" name="p_Repl2_2_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="8"/>
<pin id="216" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="219" class="1005" name="new_exp_V_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="8"/>
<pin id="221" dir="1" index="1" bw="11" slack="8"/>
</pin_list>
<bind>
<opset="new_exp_V_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="new_mant_V_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="52" slack="1"/>
<pin id="228" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="tmp_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="8"/>
<pin id="235" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="238" class="1005" name="p_0272_2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0272_2 "/>
</bind>
</comp>

<comp id="244" class="1005" name="xf_V_cast2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="54" slack="1"/>
<pin id="246" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_cast2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_7_cast1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="54" slack="1"/>
<pin id="251" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_7_cast_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="52" slack="1"/>
<pin id="256" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_cast "/>
</bind>
</comp>

<comp id="259" class="1005" name="r_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="52" slack="1"/>
<pin id="261" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="264" class="1005" name="r_V_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="54" slack="1"/>
<pin id="266" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="40" pin="2"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="46" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="46" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="58" pin="4"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="46" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="92"><net_src comp="78" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="46" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="94" pin="4"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="72" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="72" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="88" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="110" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="104" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="131" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="166"><net_src comp="153" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="168" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="173" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="148" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="168" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="161" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="186" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="194" pin="3"/><net_sink comp="201" pin=3"/></net>

<net id="213"><net_src comp="201" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="50" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="222"><net_src comp="58" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="229"><net_src comp="68" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="236"><net_src comp="72" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="241"><net_src comp="120" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="247"><net_src comp="128" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="252"><net_src comp="131" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="257"><net_src comp="134" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="262"><net_src comp="137" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="267"><net_src comp="142" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="158" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_double_div2 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V_1 : 1
		new_mant_V_1 : 1
		tmp : 2
		tmp_7 : 1
		icmp : 2
		tmp_3 : 1
		shift_V_cast : 2
		p_shift_V : 3
		tmp_4 : 3
		p_0272_2 : 3
	State 2
		r_V : 1
		r_V_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		xf_V : 1
		p_s : 1
		tmp_1 : 1
		p_Repl2_1 : 1
		p_Repl2_s : 2
		p_Result_s : 2
		out : 3
		StgValue_54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   lshr   |      grp_fu_137     |   522   |   437   |
|----------|---------------------|---------|---------|
|    shl   |      grp_fu_142     |   522   |   437   |
|----------|---------------------|---------|---------|
|          |   p_0272_2_fu_120   |    0    |    2    |
|          |     xf_V_fu_161     |    0    |    52   |
|  select  |      p_s_fu_173     |    0    |    11   |
|          |   p_Repl2_1_fu_186  |    0    |    11   |
|          |   p_Repl2_s_fu_194  |    0    |    52   |
|----------|---------------------|---------|---------|
|          |      tmp_fu_72      |    0    |    13   |
|   icmp   |      icmp_fu_88     |    0    |    13   |
|          |     tmp_6_fu_153    |    0    |    13   |
|          |     tmp_s_fu_168    |    0    |    13   |
|----------|---------------------|---------|---------|
|    add   |   new_exp_V_fu_148  |    0    |    18   |
|----------|---------------------|---------|---------|
|    or    |     tmp_4_fu_114    |    0    |    6    |
|          |     tmp_1_fu_181    |    0    |    6    |
|----------|---------------------|---------|---------|
|    sub   | shift_V_cast_fu_104 |    0    |    10   |
|----------|---------------------|---------|---------|
|   read   |  in_read_read_fu_40 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|   p_Repl2_2_fu_50   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  new_exp_V_1_fu_58  |    0    |    0    |
|partselect|     tmp_7_fu_78     |    0    |    0    |
|          |     tmp_3_fu_94     |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  new_mant_V_1_fu_68 |    0    |    0    |
|          |     tmp_8_fu_158    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   p_shift_V_fu_110  |    0    |    0    |
|   zext   |  xf_V_cast2_fu_128  |    0    |    0    |
|          |  tmp_7_cast1_fu_131 |    0    |    0    |
|          |  tmp_7_cast_fu_134  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  p_Result_s_fu_201  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |   1044  |   1094  |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| new_exp_V_1_reg_219|   11   |
|new_mant_V_1_reg_226|   52   |
|  p_0272_2_reg_238  |    2   |
|  p_Repl2_2_reg_214 |    1   |
|    r_V_1_reg_264   |   54   |
|     r_V_reg_259    |   52   |
| tmp_7_cast1_reg_249|   54   |
| tmp_7_cast_reg_254 |   52   |
|     tmp_reg_233    |    1   |
| xf_V_cast2_reg_244 |   54   |
+--------------------+--------+
|        Total       |   333  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_137 |  p1  |   2  |   2  |    4   ||    9    |
| grp_fu_142 |  p0  |   2  |  52  |   104  ||    9    |
| grp_fu_142 |  p1  |   2  |   2  |    4   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   112  ||  3.183  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  1044  |  1094  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   27   |
|  Register |    -   |   333  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1377  |  1121  |
+-----------+--------+--------+--------+
