0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/D_latch_asyn_reset_behav/D_latch_asyn_reset_behav.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
F:/my@VLSI course/verilog/code/D_latch_asyn_reset_behav/D_latch_asyn_reset_behav.srcs/sources_1/new/D_latch_asyn_reset_behav.v,1730391285,verilog,,,,D_latch_asyn_reset_behav,,,,,,,,
