// Seed: 4269147057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  assign module_1.id_4 = 0;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_17;
  wire id_18;
endmodule
module module_1 #(
    parameter id_17 = 32'd13,
    parameter id_3  = 32'd26
) (
    output wand id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri _id_3,
    output tri id_4,
    input uwire id_5,
    input supply1 id_6,
    input uwire id_7,
    input wire id_8,
    output uwire id_9,
    input supply1 id_10,
    input wand id_11,
    input uwire id_12,
    input wand id_13
    , id_27,
    input tri id_14,
    output wand id_15,
    input uwire id_16,
    input supply1 _id_17,
    input tri1 id_18,
    input tri id_19,
    input supply0 id_20,
    output wor id_21,
    input wire id_22,
    input supply0 id_23,
    input tri1 id_24
    , id_28,
    output wand id_25
);
  logic [id_17 : id_3] id_29;
  module_0 modCall_1 (
      id_27,
      id_28,
      id_27,
      id_28,
      id_28,
      id_28,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_28,
      id_29,
      id_29,
      id_27,
      id_29
  );
endmodule
