// Seed: 3965408852
module module_0 ();
  logic id_1 = ~id_1;
  parameter id_2 = -1;
  assign id_1 = -1'b0;
  assign id_1 = id_2 % -1'b0 + -1;
  parameter id_3 = 1;
  assign module_1.id_7 = 0;
  wire id_4;
  parameter integer id_5 = id_2 | -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd15,
    parameter id_7 = 32'd17
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  logic id_8;
  ;
  assign id_8[id_7] = id_7;
  logic id_9;
  ;
  logic ["" *  -1 'b0 : id_3] id_10 = 1;
  parameter id_11 = -1;
endmodule
