AArch64 MP.RRF+dmb+addr-cachesync-isb

{
int64_t x;
int64_t z;
0:X0=0x14000001; 0:X1=P1:L4; 0:X3=x;
1:X1=x; 1:X4=z; 1:X5=P1:L4;
}
 P0         |  P1            ;
STR W0,[X1] | LDR X0,[X1]    ;
DMB SY      | EOR X2,X0,X0   ;
MOV X2,#1   | LDR X3,[X4,X2] ;
STR X2,[X3] | DC CVAU, X5    ;
            | DSB ISH        ;
            | IC IVAU, X5    ;
            | DSB ISH        ;
            | ISB            ;
            | L4:            ;
            | B fail_L4      ;
            | MOV X6,#1      ;
            | B Lout         ;
            | fail_L4:       ;
            | MOV X6,#0      ;
            | B Lout         ;
            | Lout:          ;
exists 1:X0=1 /\ 1:X3=0 /\ 1:X6=0
