0.6
2019.2
Nov  6 2019
21:57:16
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.sim/sim_1/behav/xsim/glbl.v,1693032128,verilog,,,,glbl,,,,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sim_1/new/testbench.v,1693035125,verilog,,,,testbench,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/ip/instruction_mem/sim/instruction_mem.v,1693032197,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v,,instruction_mem,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/HeadFile.vh,ALU,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ALU_mux.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v,,ALU_mux,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/CPU.v,1693038125,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/HeadFile.vh,CPU,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ControlUnit.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/HeadFile.vh,ControlUnit,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/DataMem.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v,,DataMem,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/EX_ME.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v,,EX_ME,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Forward_Unit.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v,,Forward_Unit,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/Hazard_Unit.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v,,Hazard_Unit,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/HeadFile.vh,1693032129,verilog,,,,,,,,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ID_EX.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v,,ID_EX,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/IF_ID.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v,,IF_ID,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ImmGen.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v,,Imm_gen,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/InsMem.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v,,InsMem,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/ME_WB.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC.v,,ME_WB,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v,,PC,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/PC_mux.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v,,PC_mux,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RF_mux.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v,,RF_mux,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/RegFile.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v,,RegFile,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr1_mux.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v,,sr1_mux,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/sr2_mux.v,1693032129,verilog,,D:/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sim_1/new/testbench.v,,sr2_mux,,,../../../../pipeline_cpu_riscv.srcs/sources_1/new,,,,,
D:/桌面/本科课程/计算机组成与体系结构/计组小学期/pipelined_CPU/Pipelined_CPU_RISCV/pipeline_cpu_riscv.srcs/sources_1/new/HeadFile.vh,1693032129,verilog,,,,,,,,,,,,
