;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-130
	MOV -1, <-21
	MOV -11, <-20
	DJN -1, @-20
	MOV <-30, 9
	SPL -30, 9
	SUB #21, 108
	SLT 121, 50
	JMP 7, @-126
	JMZ 0, <335
	SLT #-120, 330
	JMZ -30, 9
	SLT @-127, 400
	JMP <1, @-1
	JMZ 12, #16
	SUB #12, 133
	JMP -127, 100
	SUB <-127, 100
	CMP -1, <13
	JMN 20, <793
	MOV <-30, 9
	SUB <5, 703
	JMP 5, 703
	JMP -0, @-1
	SUB -207, <-930
	JMP <0, <801
	MOV -11, <-20
	DJN -1, @-20
	SLT 121, 50
	DJN -1, @-20
	DJN -2, #10
	JMN -127, 100
	SUB <-127, 100
	SLT 121, 50
	MOV <-30, 9
	SUB #12, 133
	SUB #12, 133
	MOV <-30, 9
	SUB 30, 20
	JMN -2, #10
	SUB #1, <-1
	SUB -207, <-930
	SPL 0, <336
	SPL 0, <336
	MOV -11, <-20
	SPL 0, <336
	SPL 0, <336
	SPL 0, <336
	MOV <-30, 9
	MOV -1, <-21
	MOV -11, <-20
	SUB #12, 133
	MOV <-30, 9
	SPL -30, 9
	SPL @12, #5
	JMP <-127, 400
	SUB -207, <-930
	CMP -82, @15
	SLT #-120, 330
	JMZ -30, 9
	SLT @-127, 400
	JMP <1, @-1
	SUB <-125, 100
