
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Generated_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 59220 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 409.832 ; gain = 104.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:101]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:3472' bound to instance 'design_1_i' of component 'design_1' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:189]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:3563]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:4115]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:55]
WARNING: [Synth 8-5640] Port 'cdma_tvect_out' is missing in component declaration [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:3680]
INFO: [Synth 8-3491] module 'design_1_axi_cdma_0_0' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_axi_cdma_0_0_stub.vhdl:5' bound to instance 'axi_cdma_0' of component 'design_1_axi_cdma_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:4162]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_cdma_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_axi_cdma_0_0_stub.vhdl:61]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1938]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (1#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:93]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:270]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:454]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_auto_pc_0_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (2#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:270]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1BOGR4T' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:587]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:771]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_auto_pc_1_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1BOGR4T' (3#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:587]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_J0G1J0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:926]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_J0G1J0' (4#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:926]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_19YU2FS' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1114]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1297]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_auto_pc_2_stub.vhdl:71]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_19YU2FS' (5#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1114]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1432]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (6#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1432]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1F69D31' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1609]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1F69D31' (7#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1609]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:3193]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_xbar_0_stub.vhdl:89]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (8#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:1938]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:4423]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:4452]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:4477]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/.Xil/Vivado-58812-63L-MT8825/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/synth/design_1.vhd:3563]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:101]
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1F69D31 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_19YU2FS has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_J0G1J0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1BOGR4T has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 471.922 ; gain = 166.813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 471.922 ; gain = 166.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 471.922 ; gain = 166.813
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_in_context.xdc] for cell 'design_1_i/axi_cdma_0'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0_in_context.xdc] for cell 'design_1_i/axi_cdma_0'
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_pc'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m02_couplers/auto_pc'
Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m04_couplers/auto_pc'
Finished Parsing XDC File [d:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m04_couplers/auto_pc'
Parsing XDC File [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 759.094 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 759.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 759.094 ; gain = 453.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 759.094 ; gain = 453.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_cdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 759.094 ; gain = 453.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 759.094 ; gain = 453.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 759.094 ; gain = 453.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 773.371 ; gain = 468.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 773.668 ; gain = 468.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 783.957 ; gain = 478.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 783.957 ; gain = 478.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 783.957 ; gain = 478.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 783.957 ; gain = 478.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 783.957 ; gain = 478.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 783.957 ; gain = 478.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 783.957 ; gain = 478.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |design_1_xbar_0            |         1|
|2     |design_1_auto_pc_0         |         1|
|3     |design_1_auto_pc_1         |         1|
|4     |design_1_auto_pc_2         |         1|
|5     |design_1_axi_bram_ctrl_0_0 |         1|
|6     |design_1_axi_cdma_0_0      |         1|
|7     |design_1_axi_timer_0_0     |         1|
|8     |design_1_axi_uartlite_0_0  |         1|
|9     |design_1_blk_mem_gen_0_0   |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_auto_pc_0_bbox_2         |     1|
|2     |design_1_auto_pc_1_bbox_3         |     1|
|3     |design_1_auto_pc_2_bbox_4         |     1|
|4     |design_1_axi_bram_ctrl_0_0_bbox_0 |     1|
|5     |design_1_axi_cdma_0_0_bbox_1      |     1|
|6     |design_1_axi_timer_0_0_bbox_6     |     1|
|7     |design_1_axi_uartlite_0_0_bbox_7  |     1|
|8     |design_1_blk_mem_gen_0_0_bbox_8   |     1|
|9     |design_1_xbar_0_bbox_5            |     1|
|10    |IBUF                              |   210|
|11    |OBUF                              |   216|
+------+----------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2269|
|2     |  design_1_i           |design_1                      |  1843|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |  1403|
|4     |      m01_couplers     |m01_couplers_imp_I4GRPB       |   157|
|5     |      m02_couplers     |m02_couplers_imp_1BOGR4T      |   157|
|6     |      m04_couplers     |m04_couplers_imp_19YU2FS      |   157|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 783.957 ; gain = 478.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 783.957 ; gain = 191.676
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 783.957 ; gain = 478.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 794.164 ; gain = 495.957
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.164 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Github/Zynq7000/ZynqTraining/Session_05_Lab_01/Session_05_Lab_01.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 21:10:39 2019...
