{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488510461975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488510461991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 19:07:41 2017 " "Processing started: Thu Mar 02 19:07:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488510461991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488510461991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off md5 -c md5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off md5 -c md5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488510461991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488510463178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488510463178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_md5.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_md5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_md5 " "Found entity 1: tb_md5" {  } { { "tb_md5.sv" "" { Text "C:/Users/szh95/Documents/GitHub/ECE111/MD5/tb_md5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488510495715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488510495715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "md5.sv(80) " "Verilog HDL information at md5.sv(80): always construct contains both blocking and non-blocking assignments" {  } { { "md5.sv" "" { Text "C:/Users/szh95/Documents/GitHub/ECE111/MD5/md5.sv" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1488510495731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md5.sv 1 1 " "Found 1 design units, including 1 entities, in source file md5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 md5 " "Found entity 1: md5" {  } { { "md5.sv" "" { Text "C:/Users/szh95/Documents/GitHub/ECE111/MD5/md5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488510495731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488510495731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "md5 " "Elaborating entity \"md5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488510495815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 md5.sv(308) " "Verilog HDL assignment warning at md5.sv(308): truncated value with size 32 to match size of target (16)" {  } { { "md5.sv" "" { Text "C:/Users/szh95/Documents/GitHub/ECE111/MD5/md5.sv" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488510495831 "|md5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 md5.sv(114) " "Verilog HDL assignment warning at md5.sv(114): truncated value with size 32 to match size of target (9)" {  } { { "md5.sv" "" { Text "C:/Users/szh95/Documents/GitHub/ECE111/MD5/md5.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1488510495831 "|md5"}
