<<<<<<< HEAD
verilog work "FA.v"
verilog work "Multiplier8x8.v"
verilog work "Multiplier16x16.v"
verilog work "division.v"
=======
verilog work "Multiplier8x8.v"
verilog work "Multiplier16x16.v"
>>>>>>> cf7cbb9ed0800a9de5a5f8ba23d39996c1d43e6a
verilog work "AdderSubtractor32bit.v"
verilog work "TemperatureCalculator.v"
verilog work "TemperatureCalculatorUtils.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
