FIRRTL version 1.2.0
circuit Du :
  module Decoder_2RI12 : @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 6:7]
    input clock : Clock @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 6:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 6:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    node _opcode_T = bits(io_in_inst, 31, 22) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 7:38]
    node _imm12_T = bits(io_in_inst, 21, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 8:37]
    node _rj_T = bits(io_in_inst, 9, 5) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 9:34]
    node _rd_T = bits(io_in_inst, 4, 0) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 10:34]
    node imm12 = _imm12_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 8:{26,26}]
    node _immSext_T = asSInt(imm12) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 14:20]
    node opcode = _opcode_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 7:{27,27}]
    node _T = eq(UInt<4>("ha"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node immSext = pad(_immSext_T, 32) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 12:21 14:11]
    node _io_out_bits_imm_T = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 28:34]
    node _T_1 = eq(UInt<4>("h9"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_1 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 34:34]
    node _T_2 = eq(UInt<4>("hd"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _T_3 = eq(UInt<4>("he"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _T_4 = eq(UInt<8>("ha0"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_2 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 52:34]
    node _T_5 = eq(UInt<8>("ha2"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_3 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 58:34]
    node _T_6 = eq(UInt<8>("ha4"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_4 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 64:34]
    node _T_7 = eq(UInt<8>("ha6"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18]
    node _io_out_bits_imm_T_5 = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 73:34]
    node _GEN_0 = mux(_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 70:24 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 8:20]
    node io_out_bits_res_exeOp_res_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 15:16]
    node io_out_bits_res_exeOp_opType = io_out_bits_res_exeOp_res_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node _GEN_1 = mux(_T_7, UInt<3>("h7"), io_out_bits_res_exeOp_opType) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 71:32]
    node io_out_bits_res_exeOp_res_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 14:16]
    node io_out_bits_res_exeOp_opFunc = io_out_bits_res_exeOp_res_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node _GEN_2 = mux(_T_7, UInt<1>("h1"), io_out_bits_res_exeOp_opFunc) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 72:32]
    node io_out_bits_res_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 14:13 9:19]
    node _GEN_3 = mux(_T_7, _io_out_bits_imm_T_5, io_out_bits_res_imm) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 73:23]
    node _GEN_4 = mux(_T_7, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24 74:28]
    node io_out_bits_res_reg_2_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_2_en = io_out_bits_res_reg_2_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node _GEN_5 = mux(_T_7, UInt<1>("h1"), io_out_bits_res_reg_2_en) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 75:28]
    node rd = _rd_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 10:{23,23}]
    node io_out_bits_res_reg_2_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_2_addr = io_out_bits_res_reg_2_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node _GEN_6 = mux(_T_7, rd, io_out_bits_res_reg_2_addr) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15 src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 76:30]
    node _GEN_7 = mux(_T_6, UInt<1>("h1"), _GEN_0) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 61:24]
    node _GEN_8 = mux(_T_6, UInt<3>("h7"), _GEN_1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 62:32]
    node _GEN_9 = mux(_T_6, UInt<2>("h2"), _GEN_2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 63:32]
    node _GEN_10 = mux(_T_6, _io_out_bits_imm_T_4, _GEN_3) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 64:23]
    node _GEN_11 = mux(_T_6, UInt<1>("h0"), _GEN_4) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 65:28]
    node _GEN_12 = mux(_T_6, UInt<1>("h1"), _GEN_5) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 66:28]
    node _GEN_13 = mux(_T_6, rd, _GEN_6) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 67:30]
    node _GEN_14 = mux(_T_5, UInt<1>("h1"), _GEN_7) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 55:24]
    node _GEN_15 = mux(_T_5, UInt<3>("h6"), _GEN_8) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 56:32]
    node _GEN_16 = mux(_T_5, UInt<1>("h1"), _GEN_9) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 57:32]
    node _GEN_17 = mux(_T_5, _io_out_bits_imm_T_3, _GEN_10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 58:23]
    node _GEN_18 = mux(_T_5, UInt<1>("h1"), _GEN_11) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_19 = mux(_T_5, io_out_bits_res_reg_2_en, _GEN_12) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_20 = mux(_T_5, io_out_bits_res_reg_2_addr, _GEN_13) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_21 = mux(_T_4, UInt<1>("h1"), _GEN_14) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 49:24]
    node _GEN_22 = mux(_T_4, UInt<3>("h6"), _GEN_15) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 50:32]
    node _GEN_23 = mux(_T_4, UInt<2>("h2"), _GEN_16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 51:32]
    node _GEN_24 = mux(_T_4, _io_out_bits_imm_T_2, _GEN_17) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 52:23]
    node _GEN_25 = mux(_T_4, UInt<1>("h1"), _GEN_18) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_26 = mux(_T_4, io_out_bits_res_reg_2_en, _GEN_19) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_27 = mux(_T_4, io_out_bits_res_reg_2_addr, _GEN_20) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_28 = mux(_T_3, UInt<1>("h1"), _GEN_21) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 43:24]
    node _GEN_29 = mux(_T_3, UInt<1>("h1"), _GEN_22) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 44:32]
    node _GEN_30 = mux(_T_3, UInt<1>("h1"), _GEN_23) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 45:32]
    node immZext = pad(imm12, 32) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 13:21 15:11]
    node _GEN_31 = mux(_T_3, immZext, _GEN_24) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 46:23]
    node _GEN_32 = mux(_T_3, UInt<1>("h1"), _GEN_25) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_33 = mux(_T_3, io_out_bits_res_reg_2_en, _GEN_26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_34 = mux(_T_3, io_out_bits_res_reg_2_addr, _GEN_27) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_35 = mux(_T_2, UInt<1>("h1"), _GEN_28) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 37:24]
    node _GEN_36 = mux(_T_2, UInt<1>("h1"), _GEN_29) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 38:32]
    node _GEN_37 = mux(_T_2, UInt<2>("h3"), _GEN_30) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 39:32]
    node _GEN_38 = mux(_T_2, immZext, _GEN_31) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 40:23]
    node _GEN_39 = mux(_T_2, UInt<1>("h1"), _GEN_32) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_40 = mux(_T_2, io_out_bits_res_reg_2_en, _GEN_33) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_41 = mux(_T_2, io_out_bits_res_reg_2_addr, _GEN_34) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_42 = mux(_T_1, UInt<1>("h1"), _GEN_35) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 31:24]
    node _GEN_43 = mux(_T_1, UInt<2>("h3"), _GEN_36) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 32:32]
    node _GEN_44 = mux(_T_1, UInt<2>("h2"), _GEN_37) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 33:32]
    node _GEN_45 = mux(_T_1, _io_out_bits_imm_T_1, _GEN_38) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 34:23]
    node _GEN_46 = mux(_T_1, UInt<1>("h1"), _GEN_39) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_47 = mux(_T_1, io_out_bits_res_reg_2_en, _GEN_40) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_48 = mux(_T_1, io_out_bits_res_reg_2_addr, _GEN_41) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_49 = mux(_T, UInt<1>("h1"), _GEN_42) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 25:24]
    node _GEN_50 = mux(_T, UInt<2>("h3"), _GEN_43) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 26:32]
    node _GEN_51 = mux(_T, UInt<1>("h1"), _GEN_44) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 27:32]
    node _GEN_52 = mux(_T, _io_out_bits_imm_T, _GEN_45) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 28:23]
    node _GEN_53 = mux(_T, UInt<1>("h1"), _GEN_46) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 18:24]
    node _GEN_54 = mux(_T, io_out_bits_res_reg_2_en, _GEN_47) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_55 = mux(_T, io_out_bits_res_reg_2_addr, _GEN_48) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 23:18 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 13:16 9:19]
    node io_out_bits_res_reg_1_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_1_en = io_out_bits_res_reg_1_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_1_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_1_addr = io_out_bits_res_reg_1_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_wCtrl_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 8:12]
    node io_out_bits_res_wCtrl_en = io_out_bits_res_wCtrl_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_res_wCtrl_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 9:14]
    node io_out_bits_res_wCtrl_addr = io_out_bits_res_wCtrl_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_res_wCtrl_res_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:14 7:19]
    node io_out_bits_res_wCtrl_data = io_out_bits_res_wCtrl_res_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node rj = _rj_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 9:{23,23}]
    io_out_isMatched <= _GEN_49
    io_out_bits_exeOp_opType <= _GEN_50
    io_out_bits_exeOp_opFunc <= _GEN_51
    io_out_bits_hasImm <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 17:22]
    io_out_bits_imm <= _GEN_52
    io_out_bits_reg_1_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 20:23]
    io_out_bits_reg_1_addr <= rj @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 21:26]
    io_out_bits_reg_2_en <= _GEN_54
    io_out_bits_reg_2_addr <= _GEN_55
    io_out_bits_wCtrl_en <= _GEN_53
    io_out_bits_wCtrl_addr <= rd @[src/main/scala/pipeline/decode/decoders/Decoder_2RI12.scala 19:25]
    io_out_bits_wCtrl_data <= io_out_bits_res_wCtrl_data @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]

  module Decoder_2RI16 : @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 6:7]
    input clock : Clock @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 6:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 6:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    node _opcode_T = bits(io_in_inst, 31, 26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 7:38]
    node _rj_T = bits(io_in_inst, 9, 5) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 8:34]
    node _rd_T = bits(io_in_inst, 4, 0) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 9:34]
    node _imm16_T = bits(io_in_inst, 25, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 10:37]
    node rj = _rj_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 8:{23,23}]
    node rd = _rd_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 9:{23,23}]
    node _imm26_T = cat(rj, rd) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 11:30]
    node _imm26_T_1 = bits(io_in_inst, 25, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 11:49]
    node _imm26_T_2 = cat(_imm26_T, _imm26_T_1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 11:36]
    node opcode = _opcode_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 7:{27,27}]
    node _T = eq(UInt<5>("h13"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node imm16 = _imm16_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 10:{26,26}]
    node _immSext_T = asSInt(imm16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 25:24]
    node _immSext_T_1 = shl(_immSext_T, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 25:31]
    node _T_1 = eq(UInt<5>("h16"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node _immSext_T_2 = asSInt(imm16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 34:24]
    node _immSext_T_3 = shl(_immSext_T_2, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 34:31]
    node _T_2 = eq(UInt<5>("h19"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node _immSext_T_4 = asSInt(imm16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 40:24]
    node _immSext_T_5 = shl(_immSext_T_4, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 40:31]
    node _T_3 = eq(UInt<5>("h17"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node _immSext_T_6 = asSInt(imm16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 46:24]
    node _immSext_T_7 = shl(_immSext_T_6, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 46:31]
    node _T_4 = eq(UInt<5>("h15"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node imm26 = _imm26_T_2 @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 11:{26,26}]
    node _immSext_T_8 = asSInt(imm26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 55:24]
    node _immSext_T_9 = shl(_immSext_T_8, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 55:31]
    node _T_5 = eq(UInt<5>("h14"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19]
    node _immSext_T_10 = asSInt(imm26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 61:24]
    node _immSext_T_11 = shl(_immSext_T_10, 2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 61:31]
    node _GEN_3 = mux(_T_5, _immSext_T_11, asSInt(UInt<32>("h0"))) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 61:15 12:28]
    node _GEN_10 = mux(_T_4, _immSext_T_9, _GEN_3) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 55:15]
    node _GEN_14 = mux(_T_3, _immSext_T_7, _GEN_10) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 46:15]
    node _GEN_21 = mux(_T_2, _immSext_T_5, _GEN_14) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 40:15]
    node _GEN_28 = mux(_T_1, _immSext_T_3, _GEN_21) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 34:15]
    node _GEN_35 = mux(_T, _immSext_T_1, _GEN_28) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 25:15]
    node immSext = _GEN_35 @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 12:28]
    node _io_out_bits_imm_T = asUInt(immSext) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 15:30]
    node _io_out_bits_wCtrl_data_T = add(io_in_pc, UInt<3>("h4")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 28:42]
    node _io_out_bits_wCtrl_data_T_1 = tail(_io_out_bits_wCtrl_data_T, 1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 28:42]
    node _io_out_bits_wCtrl_data_T_2 = add(io_in_pc, UInt<3>("h4")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 54:42]
    node _io_out_bits_wCtrl_data_T_3 = tail(_io_out_bits_wCtrl_data_T_2, 1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 54:42]
    node _GEN_0 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 58:24 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 8:20]
    node io_out_bits_res_exeOp_res_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 15:16]
    node io_out_bits_res_exeOp_opType = io_out_bits_res_exeOp_res_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node _GEN_1 = mux(_T_5, UInt<3>("h4"), io_out_bits_res_exeOp_opType) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 59:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_exeOp_res_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 14:16]
    node io_out_bits_res_exeOp_opFunc = io_out_bits_res_exeOp_res_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node _GEN_2 = mux(_T_5, UInt<3>("h4"), io_out_bits_res_exeOp_opFunc) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 60:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_4 = mux(_T_4, UInt<1>("h1"), _GEN_0) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 49:24]
    node _GEN_5 = mux(_T_4, UInt<3>("h4"), _GEN_1) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 50:32]
    node _GEN_6 = mux(_T_4, UInt<3>("h5"), _GEN_2) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 51:32]
    node io_out_bits_res_wCtrl_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 8:12]
    node io_out_bits_res_wCtrl_en = io_out_bits_res_wCtrl_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node _GEN_7 = mux(_T_4, UInt<1>("h1"), io_out_bits_res_wCtrl_en) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 52:28 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_wCtrl_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 9:14]
    node io_out_bits_res_wCtrl_addr = io_out_bits_res_wCtrl_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node _GEN_8 = mux(_T_4, UInt<1>("h1"), io_out_bits_res_wCtrl_addr) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 53:30 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_wCtrl_res_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:14 7:19]
    node io_out_bits_res_wCtrl_data = io_out_bits_res_wCtrl_res_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node _GEN_9 = mux(_T_4, _io_out_bits_wCtrl_data_T_3, io_out_bits_res_wCtrl_data) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 54:30 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_11 = mux(_T_3, UInt<1>("h1"), _GEN_4) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 43:24]
    node _GEN_12 = mux(_T_3, UInt<3>("h4"), _GEN_5) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 44:32]
    node _GEN_13 = mux(_T_3, UInt<1>("h1"), _GEN_6) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 45:32]
    node _GEN_15 = mux(_T_3, io_out_bits_res_wCtrl_en, _GEN_7) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_16 = mux(_T_3, io_out_bits_res_wCtrl_addr, _GEN_8) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_17 = mux(_T_3, io_out_bits_res_wCtrl_data, _GEN_9) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_18 = mux(_T_2, UInt<1>("h1"), _GEN_11) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 37:24]
    node _GEN_19 = mux(_T_2, UInt<3>("h4"), _GEN_12) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 38:32]
    node _GEN_20 = mux(_T_2, UInt<2>("h3"), _GEN_13) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 39:32]
    node _GEN_22 = mux(_T_2, io_out_bits_res_wCtrl_en, _GEN_15) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_23 = mux(_T_2, io_out_bits_res_wCtrl_addr, _GEN_16) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_24 = mux(_T_2, io_out_bits_res_wCtrl_data, _GEN_17) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_25 = mux(_T_1, UInt<1>("h1"), _GEN_18) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 31:24]
    node _GEN_26 = mux(_T_1, UInt<3>("h4"), _GEN_19) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 32:32]
    node _GEN_27 = mux(_T_1, UInt<2>("h2"), _GEN_20) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 33:32]
    node _GEN_29 = mux(_T_1, io_out_bits_res_wCtrl_en, _GEN_22) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_30 = mux(_T_1, io_out_bits_res_wCtrl_addr, _GEN_23) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_31 = mux(_T_1, io_out_bits_res_wCtrl_data, _GEN_24) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_32 = mux(_T, UInt<1>("h1"), _GEN_25) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 22:24]
    node _GEN_33 = mux(_T, UInt<3>("h5"), _GEN_26) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 23:32]
    node _GEN_34 = mux(_T, UInt<1>("h1"), _GEN_27) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 24:32]
    node _GEN_36 = mux(_T, UInt<1>("h1"), _GEN_29) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 26:28]
    node _GEN_37 = mux(_T, rd, _GEN_30) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 27:30]
    node _GEN_38 = mux(_T, _io_out_bits_wCtrl_data_T_1, _GEN_31) @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 20:19 28:30]
    node io_out_bits_res_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 13:16 9:19]
    node io_out_bits_res_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 14:13 9:19]
    node io_out_bits_res_reg_1_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_1_en = io_out_bits_res_reg_1_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_1_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_1_addr = io_out_bits_res_reg_1_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_2_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_2_en = io_out_bits_res_reg_2_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_res_reg_2_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_2_addr = io_out_bits_res_reg_2_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    io_out_isMatched <= _GEN_32
    io_out_bits_exeOp_opType <= _GEN_33
    io_out_bits_exeOp_opFunc <= _GEN_34
    io_out_bits_hasImm <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 14:22]
    io_out_bits_imm <= _io_out_bits_imm_T @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 15:19]
    io_out_bits_reg_1_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 16:24]
    io_out_bits_reg_1_addr <= rj @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 17:26]
    io_out_bits_reg_2_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 18:24]
    io_out_bits_reg_2_addr <= rd @[src/main/scala/pipeline/decode/decoders/Decoder_2RI16.scala 19:26]
    io_out_bits_wCtrl_en <= _GEN_36
    io_out_bits_wCtrl_addr <= _GEN_37
    io_out_bits_wCtrl_data <= _GEN_38

  module Decoder_3R : @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 7:7]
    input clock : Clock @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 7:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 7:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    node _opcode_T = bits(io_in_inst, 31, 15) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 8:43]
    node _rk_T = bits(io_in_inst, 14, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 9:43]
    node _rj_T = bits(io_in_inst, 9, 5) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 10:43]
    node _rd_T = bits(io_in_inst, 4, 0) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 11:43]
    node _imm5_T = bits(io_in_inst, 14, 10) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 12:36]
    node opcode = _opcode_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 8:{32,32}]
    node _T = eq(UInt<6>("h20"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_1 = eq(UInt<6>("h22"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_2 = eq(UInt<6>("h38"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_3 = eq(UInt<6>("h29"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_4 = eq(UInt<6>("h2a"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_5 = eq(UInt<6>("h2b"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_6 = eq(UInt<6>("h2f"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_7 = eq(UInt<8>("h81"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _T_8 = eq(UInt<8>("h89"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19]
    node _GEN_0 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 65:24 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 8:20]
    node io_out_bits_res_exeOp_res_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 15:16]
    node io_out_bits_res_exeOp_opType = io_out_bits_res_exeOp_res_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node _GEN_1 = mux(_T_8, UInt<2>("h2"), io_out_bits_res_exeOp_opType) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 66:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_exeOp_res_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 14:16]
    node io_out_bits_res_exeOp_opFunc = io_out_bits_res_exeOp_res_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node _GEN_2 = mux(_T_8, UInt<1>("h1"), io_out_bits_res_exeOp_opFunc) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 67:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 13:16 9:19]
    node _GEN_3 = mux(_T_8, UInt<1>("h1"), io_out_bits_res_hasImm) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 68:26 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node imm5 = _imm5_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 12:{25,25}]
    node io_out_bits_res_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 14:13 9:19]
    node _GEN_4 = mux(_T_8, imm5, io_out_bits_res_imm) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 69:23 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_5 = mux(_T_7, UInt<1>("h1"), _GEN_0) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 58:24]
    node _GEN_6 = mux(_T_7, UInt<2>("h2"), _GEN_1) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 59:32]
    node _GEN_7 = mux(_T_7, UInt<2>("h2"), _GEN_2) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 60:32]
    node _GEN_8 = mux(_T_7, UInt<1>("h1"), _GEN_3) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 61:26]
    node _GEN_9 = mux(_T_7, imm5, _GEN_4) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 62:23]
    node _GEN_10 = mux(_T_6, UInt<1>("h1"), _GEN_5) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 53:24]
    node _GEN_11 = mux(_T_6, UInt<2>("h2"), _GEN_6) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 54:32]
    node _GEN_12 = mux(_T_6, UInt<1>("h1"), _GEN_7) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 55:32]
    node _GEN_13 = mux(_T_6, io_out_bits_res_hasImm, _GEN_8) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_14 = mux(_T_6, io_out_bits_res_imm, _GEN_9) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_15 = mux(_T_5, UInt<1>("h1"), _GEN_10) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 48:24]
    node _GEN_16 = mux(_T_5, UInt<1>("h1"), _GEN_11) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 49:32]
    node _GEN_17 = mux(_T_5, UInt<2>("h2"), _GEN_12) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 50:32]
    node _GEN_18 = mux(_T_5, io_out_bits_res_hasImm, _GEN_13) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_19 = mux(_T_5, io_out_bits_res_imm, _GEN_14) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_20 = mux(_T_4, UInt<1>("h1"), _GEN_15) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 43:24]
    node _GEN_21 = mux(_T_4, UInt<1>("h1"), _GEN_16) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 44:32]
    node _GEN_22 = mux(_T_4, UInt<1>("h1"), _GEN_17) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 45:32]
    node _GEN_23 = mux(_T_4, io_out_bits_res_hasImm, _GEN_18) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_24 = mux(_T_4, io_out_bits_res_imm, _GEN_19) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_25 = mux(_T_3, UInt<1>("h1"), _GEN_20) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 38:24]
    node _GEN_26 = mux(_T_3, UInt<1>("h1"), _GEN_21) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 39:32]
    node _GEN_27 = mux(_T_3, UInt<2>("h3"), _GEN_22) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 40:32]
    node _GEN_28 = mux(_T_3, io_out_bits_res_hasImm, _GEN_23) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_29 = mux(_T_3, io_out_bits_res_imm, _GEN_24) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_30 = mux(_T_2, UInt<1>("h1"), _GEN_25) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 33:24]
    node _GEN_31 = mux(_T_2, UInt<2>("h3"), _GEN_26) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 34:32]
    node _GEN_32 = mux(_T_2, UInt<3>("h4"), _GEN_27) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 35:32]
    node _GEN_33 = mux(_T_2, io_out_bits_res_hasImm, _GEN_28) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_34 = mux(_T_2, io_out_bits_res_imm, _GEN_29) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_35 = mux(_T_1, UInt<1>("h1"), _GEN_30) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 28:24]
    node _GEN_36 = mux(_T_1, UInt<2>("h3"), _GEN_31) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 29:32]
    node _GEN_37 = mux(_T_1, UInt<2>("h3"), _GEN_32) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 30:32]
    node _GEN_38 = mux(_T_1, io_out_bits_res_hasImm, _GEN_33) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_39 = mux(_T_1, io_out_bits_res_imm, _GEN_34) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_40 = mux(_T, UInt<1>("h1"), _GEN_35) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 23:24]
    node _GEN_41 = mux(_T, UInt<2>("h3"), _GEN_36) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 24:32]
    node _GEN_42 = mux(_T, UInt<1>("h1"), _GEN_37) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 25:32]
    node _GEN_43 = mux(_T, io_out_bits_res_hasImm, _GEN_38) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_44 = mux(_T, io_out_bits_res_imm, _GEN_39) @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 21:19 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_reg_1_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_1_en = io_out_bits_res_reg_1_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_1_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_1_addr = io_out_bits_res_reg_1_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_2_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_2_en = io_out_bits_res_reg_2_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_res_reg_2_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_2_addr = io_out_bits_res_reg_2_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_res_wCtrl_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 8:12]
    node io_out_bits_res_wCtrl_en = io_out_bits_res_wCtrl_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_res_wCtrl_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 9:14]
    node io_out_bits_res_wCtrl_addr = io_out_bits_res_wCtrl_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_res_wCtrl_res_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:14 7:19]
    node io_out_bits_res_wCtrl_data = io_out_bits_res_wCtrl_res_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node rk = _rk_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 9:{32,32}]
    node rj = _rj_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 10:{32,32}]
    node rd = _rd_T @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 11:{32,32}]
    io_out_isMatched <= _GEN_40
    io_out_bits_exeOp_opType <= _GEN_41
    io_out_bits_exeOp_opFunc <= _GEN_42
    io_out_bits_hasImm <= _GEN_43
    io_out_bits_imm <= _GEN_44
    io_out_bits_reg_1_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 16:24]
    io_out_bits_reg_1_addr <= rj @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 18:26]
    io_out_bits_reg_2_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 17:24]
    io_out_bits_reg_2_addr <= rk @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 19:26]
    io_out_bits_wCtrl_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 14:24]
    io_out_bits_wCtrl_addr <= rd @[src/main/scala/pipeline/decode/decoders/Decoder_3R.scala 15:26]
    io_out_bits_wCtrl_data <= io_out_bits_res_wCtrl_data @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]

  module Decoder_Special : @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 6:7]
    input clock : Clock @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 6:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 6:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    node _opcode_T = bits(io_in_inst, 31, 25) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 7:43]
    node _imm_T = bits(io_in_inst, 24, 5) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 8:43]
    node _rd_T = bits(io_in_inst, 4, 0) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 9:43]
    node imm = _imm_T @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 8:{32,32}]
    node _imm12I_T = cat(imm, UInt<12>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 10:32]
    node opcode = _opcode_T @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 7:{32,32}]
    node _T = eq(UInt<4>("ha"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19]
    node _T_1 = eq(UInt<4>("he"), opcode) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19]
    node imm12I = _imm12I_T @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 10:{27,27}]
    node _io_out_bits_imm_T = add(imm12I, io_in_pc) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 29:33]
    node _io_out_bits_imm_T_1 = tail(_io_out_bits_imm_T, 1) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 29:33]
    node _GEN_0 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 26:24 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 8:20]
    node io_out_bits_res_exeOp_res_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 15:16]
    node io_out_bits_res_exeOp_opType = io_out_bits_res_exeOp_res_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node _GEN_1 = mux(_T_1, UInt<2>("h3"), io_out_bits_res_exeOp_opType) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 27:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_exeOp_res_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 14:16]
    node io_out_bits_res_exeOp_opFunc = io_out_bits_res_exeOp_res_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node _GEN_2 = mux(_T_1, UInt<1>("h1"), io_out_bits_res_exeOp_opFunc) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 28:32 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node io_out_bits_res_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 14:13 9:19]
    node _GEN_3 = mux(_T_1, _io_out_bits_imm_T_1, io_out_bits_res_imm) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 29:23 src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    node _GEN_4 = mux(_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 20:24]
    node _GEN_5 = mux(_T, UInt<2>("h3"), _GEN_1) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 21:32]
    node _GEN_6 = mux(_T, UInt<1>("h1"), _GEN_2) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 22:32]
    node _GEN_7 = mux(_T, imm12I, _GEN_3) @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 18:19 23:23]
    node io_out_bits_res_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 13:16 9:19]
    node io_out_bits_res_reg_1_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_1_en = io_out_bits_res_reg_1_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_1_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_1_addr = io_out_bits_res_reg_1_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_2_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_2_en = io_out_bits_res_reg_2_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_res_reg_2_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_2_addr = io_out_bits_res_reg_2_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_res_wCtrl_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 8:12]
    node io_out_bits_res_wCtrl_en = io_out_bits_res_wCtrl_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_res_wCtrl_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 9:14]
    node io_out_bits_res_wCtrl_addr = io_out_bits_res_wCtrl_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_res_wCtrl_res_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:14 7:19]
    node io_out_bits_res_wCtrl_data = io_out_bits_res_wCtrl_res_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node rd = _rd_T @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 9:{32,32}]
    io_out_isMatched <= _GEN_4
    io_out_bits_exeOp_opType <= _GEN_5
    io_out_bits_exeOp_opFunc <= _GEN_6
    io_out_bits_hasImm <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 15:22]
    io_out_bits_imm <= _GEN_7
    io_out_bits_reg_1_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 16:24]
    io_out_bits_reg_1_addr <= UInt<5>("h0") @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 17:26]
    io_out_bits_reg_2_en <= io_out_bits_res_reg_2_en @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    io_out_bits_reg_2_addr <= io_out_bits_res_reg_2_addr @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]
    io_out_bits_wCtrl_en <= UInt<1>("h1") @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 12:24]
    io_out_bits_wCtrl_addr <= rd @[src/main/scala/pipeline/decode/decoders/Decoder_Special.scala 13:26]
    io_out_bits_wCtrl_data <= io_out_bits_res_wCtrl_data @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 7:15]

  module MultiMux1 : @[src/main/scala/helper/MultiMux1.scala 13:7]
    input clock : Clock @[src/main/scala/helper/MultiMux1.scala 13:7]
    input reset : UInt<1> @[src/main/scala/helper/MultiMux1.scala 13:7]
    input io_inputs_0_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_0_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_1_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_2_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    input io_inputs_3_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_valid : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_exeOp_opType : UInt<4> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_exeOp_opFunc : UInt<3> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_hasImm : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_imm : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_reg_1_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_reg_1_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_reg_2_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_reg_2_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_wCtrl_en : UInt<1> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_wCtrl_addr : UInt<5> @[src/main/scala/helper/MultiMux1.scala 14:14]
    output io_output_bits_wCtrl_data : UInt<32> @[src/main/scala/helper/MultiMux1.scala 14:14]

    node _io_output_valid_T = or(io_inputs_0_valid, io_inputs_1_valid) @[src/main/scala/helper/MultiMux1.scala 19:54]
    node _io_output_valid_T_1 = or(_io_output_valid_T, io_inputs_2_valid) @[src/main/scala/helper/MultiMux1.scala 19:54]
    node _io_output_valid_T_2 = or(_io_output_valid_T_1, io_inputs_3_valid) @[src/main/scala/helper/MultiMux1.scala 19:54]
    node _flatten_0_WIRE_exeOp_opType = UInt<4>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_exeOp_opType = mux(io_inputs_0_valid, io_inputs_0_bits_exeOp_opType, _flatten_0_WIRE_exeOp_opType) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_exeOp_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_exeOp_opFunc = mux(io_inputs_0_valid, io_inputs_0_bits_exeOp_opFunc, _flatten_0_WIRE_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_hasImm = mux(io_inputs_0_valid, io_inputs_0_bits_hasImm, _flatten_0_WIRE_hasImm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_imm = mux(io_inputs_0_valid, io_inputs_0_bits_imm, _flatten_0_WIRE_imm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_reg_1_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_reg_1_en = mux(io_inputs_0_valid, io_inputs_0_bits_reg_1_en, _flatten_0_WIRE_reg_1_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_reg_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_reg_1_addr = mux(io_inputs_0_valid, io_inputs_0_bits_reg_1_addr, _flatten_0_WIRE_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_reg_2_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_reg_2_en = mux(io_inputs_0_valid, io_inputs_0_bits_reg_2_en, _flatten_0_WIRE_reg_2_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_reg_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_reg_2_addr = mux(io_inputs_0_valid, io_inputs_0_bits_reg_2_addr, _flatten_0_WIRE_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_wCtrl_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_wCtrl_en = mux(io_inputs_0_valid, io_inputs_0_bits_wCtrl_en, _flatten_0_WIRE_wCtrl_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_wCtrl_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_wCtrl_addr = mux(io_inputs_0_valid, io_inputs_0_bits_wCtrl_addr, _flatten_0_WIRE_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_0_WIRE_wCtrl_data = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_0_T_wCtrl_data = mux(io_inputs_0_valid, io_inputs_0_bits_wCtrl_data, _flatten_0_WIRE_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_exeOp_opType = UInt<4>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_exeOp_opType = mux(io_inputs_1_valid, io_inputs_1_bits_exeOp_opType, _flatten_1_WIRE_exeOp_opType) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_exeOp_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_exeOp_opFunc = mux(io_inputs_1_valid, io_inputs_1_bits_exeOp_opFunc, _flatten_1_WIRE_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_hasImm = mux(io_inputs_1_valid, io_inputs_1_bits_hasImm, _flatten_1_WIRE_hasImm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_imm = mux(io_inputs_1_valid, io_inputs_1_bits_imm, _flatten_1_WIRE_imm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_reg_1_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_reg_1_en = mux(io_inputs_1_valid, io_inputs_1_bits_reg_1_en, _flatten_1_WIRE_reg_1_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_reg_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_reg_1_addr = mux(io_inputs_1_valid, io_inputs_1_bits_reg_1_addr, _flatten_1_WIRE_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_reg_2_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_reg_2_en = mux(io_inputs_1_valid, io_inputs_1_bits_reg_2_en, _flatten_1_WIRE_reg_2_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_reg_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_reg_2_addr = mux(io_inputs_1_valid, io_inputs_1_bits_reg_2_addr, _flatten_1_WIRE_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_wCtrl_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_wCtrl_en = mux(io_inputs_1_valid, io_inputs_1_bits_wCtrl_en, _flatten_1_WIRE_wCtrl_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_wCtrl_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_wCtrl_addr = mux(io_inputs_1_valid, io_inputs_1_bits_wCtrl_addr, _flatten_1_WIRE_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_1_WIRE_wCtrl_data = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_1_T_wCtrl_data = mux(io_inputs_1_valid, io_inputs_1_bits_wCtrl_data, _flatten_1_WIRE_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_exeOp_opType = UInt<4>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_exeOp_opType = mux(io_inputs_2_valid, io_inputs_2_bits_exeOp_opType, _flatten_2_WIRE_exeOp_opType) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_exeOp_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_exeOp_opFunc = mux(io_inputs_2_valid, io_inputs_2_bits_exeOp_opFunc, _flatten_2_WIRE_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_hasImm = mux(io_inputs_2_valid, io_inputs_2_bits_hasImm, _flatten_2_WIRE_hasImm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_imm = mux(io_inputs_2_valid, io_inputs_2_bits_imm, _flatten_2_WIRE_imm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_reg_1_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_reg_1_en = mux(io_inputs_2_valid, io_inputs_2_bits_reg_1_en, _flatten_2_WIRE_reg_1_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_reg_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_reg_1_addr = mux(io_inputs_2_valid, io_inputs_2_bits_reg_1_addr, _flatten_2_WIRE_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_reg_2_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_reg_2_en = mux(io_inputs_2_valid, io_inputs_2_bits_reg_2_en, _flatten_2_WIRE_reg_2_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_reg_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_reg_2_addr = mux(io_inputs_2_valid, io_inputs_2_bits_reg_2_addr, _flatten_2_WIRE_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_wCtrl_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_wCtrl_en = mux(io_inputs_2_valid, io_inputs_2_bits_wCtrl_en, _flatten_2_WIRE_wCtrl_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_wCtrl_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_wCtrl_addr = mux(io_inputs_2_valid, io_inputs_2_bits_wCtrl_addr, _flatten_2_WIRE_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_2_WIRE_wCtrl_data = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_2_T_wCtrl_data = mux(io_inputs_2_valid, io_inputs_2_bits_wCtrl_data, _flatten_2_WIRE_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_exeOp_opType = UInt<4>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_exeOp_opType = mux(io_inputs_3_valid, io_inputs_3_bits_exeOp_opType, _flatten_3_WIRE_exeOp_opType) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_exeOp_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_exeOp_opFunc = mux(io_inputs_3_valid, io_inputs_3_bits_exeOp_opFunc, _flatten_3_WIRE_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_hasImm = mux(io_inputs_3_valid, io_inputs_3_bits_hasImm, _flatten_3_WIRE_hasImm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_imm = mux(io_inputs_3_valid, io_inputs_3_bits_imm, _flatten_3_WIRE_imm) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_reg_1_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_reg_1_en = mux(io_inputs_3_valid, io_inputs_3_bits_reg_1_en, _flatten_3_WIRE_reg_1_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_reg_1_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_reg_1_addr = mux(io_inputs_3_valid, io_inputs_3_bits_reg_1_addr, _flatten_3_WIRE_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_reg_2_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_reg_2_en = mux(io_inputs_3_valid, io_inputs_3_bits_reg_2_en, _flatten_3_WIRE_reg_2_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_reg_2_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_reg_2_addr = mux(io_inputs_3_valid, io_inputs_3_bits_reg_2_addr, _flatten_3_WIRE_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_wCtrl_en = UInt<1>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_wCtrl_en = mux(io_inputs_3_valid, io_inputs_3_bits_wCtrl_en, _flatten_3_WIRE_wCtrl_en) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_wCtrl_addr = UInt<5>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_wCtrl_addr = mux(io_inputs_3_valid, io_inputs_3_bits_wCtrl_addr, _flatten_3_WIRE_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node _flatten_3_WIRE_wCtrl_data = UInt<32>("h0") @[src/main/scala/pipeline/decode/Du.scala 15:{77,77}]
    node _flatten_3_T_wCtrl_data = mux(io_inputs_3_valid, io_inputs_3_bits_wCtrl_data, _flatten_3_WIRE_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 23:22]
    node flatten_0_wCtrl_en = _flatten_0_T_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_0_wCtrl_addr = _flatten_0_T_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi = cat(flatten_0_wCtrl_en, flatten_0_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_wCtrl_data = _flatten_0_T_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T = cat(io_output_bits_qual1_hi, flatten_0_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_reg_2_en = _flatten_0_T_reg_2_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_0_reg_2_addr = _flatten_0_T_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_1 = cat(flatten_0_reg_2_en, flatten_0_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_reg_1_en = _flatten_0_T_reg_1_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_0_reg_1_addr = _flatten_0_T_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_2 = cat(flatten_0_reg_1_en, flatten_0_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_exeOp_opType = _flatten_0_T_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_0_exeOp_opFunc = _flatten_0_T_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_3 = cat(flatten_0_exeOp_opType, flatten_0_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_hi = cat(_io_output_bits_qual1_T_2, _io_output_bits_qual1_T_1) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo = cat(io_output_bits_qual1_lo_hi, _io_output_bits_qual1_T) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_hasImm = _flatten_0_T_hasImm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_hi = cat(_io_output_bits_qual1_T_3, flatten_0_hasImm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_0_imm = _flatten_0_T_imm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_1 = cat(io_output_bits_qual1_hi_hi, flatten_0_imm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node _io_output_bits_qual1_T_4 = cat(io_output_bits_qual1_hi_1, io_output_bits_qual1_lo) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_wCtrl_en = _flatten_1_T_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_1_wCtrl_addr = _flatten_1_T_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_2 = cat(flatten_1_wCtrl_en, flatten_1_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_wCtrl_data = _flatten_1_T_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_5 = cat(io_output_bits_qual1_hi_2, flatten_1_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_reg_2_en = _flatten_1_T_reg_2_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_1_reg_2_addr = _flatten_1_T_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_6 = cat(flatten_1_reg_2_en, flatten_1_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_reg_1_en = _flatten_1_T_reg_1_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_1_reg_1_addr = _flatten_1_T_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_7 = cat(flatten_1_reg_1_en, flatten_1_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_exeOp_opType = _flatten_1_T_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_1_exeOp_opFunc = _flatten_1_T_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_8 = cat(flatten_1_exeOp_opType, flatten_1_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_hi_1 = cat(_io_output_bits_qual1_T_7, _io_output_bits_qual1_T_6) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_1 = cat(io_output_bits_qual1_lo_hi_1, _io_output_bits_qual1_T_5) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_hasImm = _flatten_1_T_hasImm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_hi_1 = cat(_io_output_bits_qual1_T_8, flatten_1_hasImm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_1_imm = _flatten_1_T_imm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_3 = cat(io_output_bits_qual1_hi_hi_1, flatten_1_imm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node _io_output_bits_qual1_T_9 = cat(io_output_bits_qual1_hi_3, io_output_bits_qual1_lo_1) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_wCtrl_en = _flatten_2_T_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_2_wCtrl_addr = _flatten_2_T_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_4 = cat(flatten_2_wCtrl_en, flatten_2_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_wCtrl_data = _flatten_2_T_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_10 = cat(io_output_bits_qual1_hi_4, flatten_2_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_reg_2_en = _flatten_2_T_reg_2_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_2_reg_2_addr = _flatten_2_T_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_11 = cat(flatten_2_reg_2_en, flatten_2_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_reg_1_en = _flatten_2_T_reg_1_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_2_reg_1_addr = _flatten_2_T_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_12 = cat(flatten_2_reg_1_en, flatten_2_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_exeOp_opType = _flatten_2_T_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_2_exeOp_opFunc = _flatten_2_T_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_13 = cat(flatten_2_exeOp_opType, flatten_2_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_hi_2 = cat(_io_output_bits_qual1_T_12, _io_output_bits_qual1_T_11) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_2 = cat(io_output_bits_qual1_lo_hi_2, _io_output_bits_qual1_T_10) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_hasImm = _flatten_2_T_hasImm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_hi_2 = cat(_io_output_bits_qual1_T_13, flatten_2_hasImm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_2_imm = _flatten_2_T_imm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_5 = cat(io_output_bits_qual1_hi_hi_2, flatten_2_imm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node _io_output_bits_qual1_T_14 = cat(io_output_bits_qual1_hi_5, io_output_bits_qual1_lo_2) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_wCtrl_en = _flatten_3_T_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_3_wCtrl_addr = _flatten_3_T_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_6 = cat(flatten_3_wCtrl_en, flatten_3_wCtrl_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_wCtrl_data = _flatten_3_T_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_15 = cat(io_output_bits_qual1_hi_6, flatten_3_wCtrl_data) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_reg_2_en = _flatten_3_T_reg_2_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_3_reg_2_addr = _flatten_3_T_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_16 = cat(flatten_3_reg_2_en, flatten_3_reg_2_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_reg_1_en = _flatten_3_T_reg_1_en @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_3_reg_1_addr = _flatten_3_T_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_17 = cat(flatten_3_reg_1_en, flatten_3_reg_1_addr) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_exeOp_opType = _flatten_3_T_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node flatten_3_exeOp_opFunc = _flatten_3_T_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node _io_output_bits_qual1_T_18 = cat(flatten_3_exeOp_opType, flatten_3_exeOp_opFunc) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_hi_3 = cat(_io_output_bits_qual1_T_17, _io_output_bits_qual1_T_16) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_lo_3 = cat(io_output_bits_qual1_lo_hi_3, _io_output_bits_qual1_T_15) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_hasImm = _flatten_3_T_hasImm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_hi_3 = cat(_io_output_bits_qual1_T_18, flatten_3_hasImm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node flatten_3_imm = _flatten_3_T_imm @[src/main/scala/helper/MultiMux1.scala 21:21 23:16]
    node io_output_bits_qual1_hi_7 = cat(io_output_bits_qual1_hi_hi_3, flatten_3_imm) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node _io_output_bits_qual1_T_19 = cat(io_output_bits_qual1_hi_7, io_output_bits_qual1_lo_3) @[src/main/scala/helper/MultiMux1.scala 26:43]
    node io_output_bits_qual1_0 = _io_output_bits_qual1_T_4 @[src/main/scala/helper/MultiMux1.scala 26:{28,28}]
    node io_output_bits_qual1_1 = _io_output_bits_qual1_T_9 @[src/main/scala/helper/MultiMux1.scala 26:{28,28}]
    node _io_output_bits_T = or(io_output_bits_qual1_0, io_output_bits_qual1_1) @[src/main/scala/helper/MultiMux1.scala 26:65]
    node io_output_bits_qual1_2 = _io_output_bits_qual1_T_14 @[src/main/scala/helper/MultiMux1.scala 26:{28,28}]
    node io_output_bits_qual1_3 = _io_output_bits_qual1_T_19 @[src/main/scala/helper/MultiMux1.scala 26:{28,28}]
    node _io_output_bits_T_1 = or(io_output_bits_qual1_2, io_output_bits_qual1_3) @[src/main/scala/helper/MultiMux1.scala 26:65]
    node _io_output_bits_T_2 = or(_io_output_bits_T, _io_output_bits_T_1) @[src/main/scala/helper/MultiMux1.scala 26:65]
    node _io_output_bits_WIRE_1 = _io_output_bits_T_2 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_T_3 = bits(_io_output_bits_WIRE_1, 31, 0) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_4 = bits(_io_output_bits_WIRE_1, 36, 32) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_5 = bits(_io_output_bits_WIRE_1, 37, 37) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_6 = bits(_io_output_bits_WIRE_1, 42, 38) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_7 = bits(_io_output_bits_WIRE_1, 43, 43) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_8 = bits(_io_output_bits_WIRE_1, 48, 44) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_9 = bits(_io_output_bits_WIRE_1, 49, 49) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_10 = bits(_io_output_bits_WIRE_1, 81, 50) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_11 = bits(_io_output_bits_WIRE_1, 82, 82) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_12 = bits(_io_output_bits_WIRE_1, 85, 83) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_T_13 = bits(_io_output_bits_WIRE_1, 89, 86) @[src/main/scala/helper/MultiMux1.scala 26:78]
    node _io_output_bits_WIRE_exeOp_opType = _io_output_bits_T_13 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_exeOp_opFunc = _io_output_bits_T_12 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_hasImm = _io_output_bits_T_11 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_imm = _io_output_bits_T_10 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_reg_1_en = _io_output_bits_T_9 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_reg_1_addr = _io_output_bits_T_8 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_reg_2_en = _io_output_bits_T_7 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_reg_2_addr = _io_output_bits_T_6 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_wCtrl_en = _io_output_bits_T_5 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_wCtrl_addr = _io_output_bits_T_4 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    node _io_output_bits_WIRE_wCtrl_data = _io_output_bits_T_3 @[src/main/scala/helper/MultiMux1.scala 26:{78,78}]
    io_output_valid <= _io_output_valid_T_2 @[src/main/scala/helper/MultiMux1.scala 19:19]
    io_output_bits_exeOp_opType <= _io_output_bits_WIRE_exeOp_opType @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_exeOp_opFunc <= _io_output_bits_WIRE_exeOp_opFunc @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_hasImm <= _io_output_bits_WIRE_hasImm @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_imm <= _io_output_bits_WIRE_imm @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_reg_1_en <= _io_output_bits_WIRE_reg_1_en @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_reg_1_addr <= _io_output_bits_WIRE_reg_1_addr @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_reg_2_en <= _io_output_bits_WIRE_reg_2_en @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_reg_2_addr <= _io_output_bits_WIRE_reg_2_addr @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_wCtrl_en <= _io_output_bits_WIRE_wCtrl_en @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_wCtrl_addr <= _io_output_bits_WIRE_wCtrl_addr @[src/main/scala/helper/MultiMux1.scala 26:18]
    io_output_bits_wCtrl_data <= _io_output_bits_WIRE_wCtrl_data @[src/main/scala/helper/MultiMux1.scala 26:18]

  module Du : @[src/main/scala/pipeline/decode/Du.scala 6:7]
    input clock : Clock @[src/main/scala/pipeline/decode/Du.scala 6:7]
    input reset : UInt<1> @[src/main/scala/pipeline/decode/Du.scala 6:7]
    input io_in_pc : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    input io_in_inst : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_isMatched : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opType : UInt<4> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_exeOp_opFunc : UInt<3> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_hasImm : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_imm : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_1_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_reg_2_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_en : UInt<1> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_addr : UInt<5> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]
    output io_out_bits_wCtrl_data : UInt<32> @[src/main/scala/pipeline/decode/decoders/BaseDecoder.scala 6:14]

    inst decoders_0 of Decoder_2RI12 @[src/main/scala/pipeline/decode/Du.scala 9:15]
    inst decoders_1 of Decoder_2RI16 @[src/main/scala/pipeline/decode/Du.scala 10:15]
    inst decoders_2 of Decoder_3R @[src/main/scala/pipeline/decode/Du.scala 11:15]
    inst decoders_3 of Decoder_Special @[src/main/scala/pipeline/decode/Du.scala 12:15]
    inst dMux of MultiMux1 @[src/main/scala/pipeline/decode/Du.scala 15:20]
    node io_out_bits_init_ack = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 20:12]
    node io_out_bits_init_bits_res_exeOp_res_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 15:16]
    node io_out_bits_init_bits_res_exeOp_opType = io_out_bits_init_bits_res_exeOp_res_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node io_out_bits_init_bits_exeOp_opType = io_out_bits_init_bits_res_exeOp_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_exeOp_res_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 14:16]
    node io_out_bits_init_bits_res_exeOp_opFunc = io_out_bits_init_bits_res_exeOp_res_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node io_out_bits_init_bits_exeOp_opFunc = io_out_bits_init_bits_res_exeOp_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 13:16 9:19]
    node io_out_bits_init_bits_hasImm = io_out_bits_init_bits_res_hasImm @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 14:13 9:19]
    node io_out_bits_init_bits_imm = io_out_bits_init_bits_res_imm @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_reg_1_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_init_bits_res_reg_1_en = io_out_bits_init_bits_res_reg_1_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_init_bits_reg_1_en = io_out_bits_init_bits_res_reg_1_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_reg_1_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_init_bits_res_reg_1_addr = io_out_bits_init_bits_res_reg_1_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_init_bits_reg_1_addr = io_out_bits_init_bits_res_reg_1_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_reg_2_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_init_bits_res_reg_2_en = io_out_bits_init_bits_res_reg_2_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_init_bits_reg_2_en = io_out_bits_init_bits_res_reg_2_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_reg_2_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_init_bits_res_reg_2_addr = io_out_bits_init_bits_res_reg_2_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_init_bits_reg_2_addr = io_out_bits_init_bits_res_reg_2_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_wCtrl_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 8:12]
    node io_out_bits_init_bits_res_wCtrl_en = io_out_bits_init_bits_res_wCtrl_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_init_bits_wCtrl_en = io_out_bits_init_bits_res_wCtrl_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_wCtrl_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 9:14]
    node io_out_bits_init_bits_res_wCtrl_addr = io_out_bits_init_bits_res_wCtrl_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_init_bits_wCtrl_addr = io_out_bits_init_bits_res_wCtrl_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_bits_res_wCtrl_res_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:14 7:19]
    node io_out_bits_init_bits_res_wCtrl_data = io_out_bits_init_bits_res_wCtrl_res_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_init_bits_wCtrl_data = io_out_bits_init_bits_res_wCtrl_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 22:13]
    node io_out_bits_init_req = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 19:18 21:12]
    node io_out_bits_init_bits_res_exeOp_init_ack = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 7:18 8:12]
    node io_out_bits_init_bits_res_exeOp_init_req = UInt<1>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 10:12 7:18]
    node io_out_bits_init_bits_res_exeOp_init_bits_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 8:12]
    node io_out_bits_init_bits_res_exeOp_init_bits_en = io_out_bits_init_bits_res_exeOp_init_bits_res_en @[src/main/scala/pipeline/exe/ExeUtils.scala 7:18 9:13]
    node io_out_bits_init_bits_res_exeOp_init_bits_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 9:14]
    node io_out_bits_init_bits_res_exeOp_init_bits_addr = io_out_bits_init_bits_res_exeOp_init_bits_res_addr @[src/main/scala/pipeline/exe/ExeUtils.scala 7:18 9:13]
    node io_out_bits_init_bits_res_exeOp_init_bits_res_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:14 7:19]
    node io_out_bits_init_bits_res_exeOp_init_bits_data = io_out_bits_init_bits_res_exeOp_init_bits_res_data @[src/main/scala/pipeline/exe/ExeUtils.scala 7:18 9:13]
    node io_out_bits_res_exeOp_res_opType = UInt<4>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 15:16]
    node io_out_bits_res_exeOp_opType = io_out_bits_res_exeOp_res_opType @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node io_out_bits_res_exeOp_res_opFunc = UInt<3>("h0") @[src/main/scala/pipeline/exe/ExeUtils.scala 13:19 14:16]
    node io_out_bits_res_exeOp_opFunc = io_out_bits_res_exeOp_res_opFunc @[src/main/scala/pipeline/decode/DecodeUtils.scala 15:15 9:19]
    node io_out_bits_res_hasImm = UInt<1>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 13:16 9:19]
    node io_out_bits_res_imm = UInt<32>("h0") @[src/main/scala/pipeline/decode/DecodeUtils.scala 14:13 9:19]
    node io_out_bits_res_reg_1_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_1_en = io_out_bits_res_reg_1_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_1_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_1_addr = io_out_bits_res_reg_1_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 10:15 9:19]
    node io_out_bits_res_reg_2_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 15:12]
    node io_out_bits_res_reg_2_en = io_out_bits_res_reg_2_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_res_reg_2_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 14:19 16:14]
    node io_out_bits_res_reg_2_addr = io_out_bits_res_reg_2_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 11:15 9:19]
    node io_out_bits_res_wCtrl_res_en = UInt<1>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 8:12]
    node io_out_bits_res_wCtrl_en = io_out_bits_res_wCtrl_res_en @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_res_wCtrl_res_addr = UInt<5>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 7:19 9:14]
    node io_out_bits_res_wCtrl_addr = io_out_bits_res_wCtrl_res_addr @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    node io_out_bits_res_wCtrl_res_data = UInt<32>("h0") @[src/main/scala/pipeline/regfile/RegfileUtils.scala 10:14 7:19]
    node io_out_bits_res_wCtrl_data = io_out_bits_res_wCtrl_res_data @[src/main/scala/pipeline/decode/DecodeUtils.scala 12:15 9:19]
    io_out_isMatched <= dMux.io_output_valid @[src/main/scala/pipeline/decode/Du.scala 21:20]
    io_out_bits_exeOp_opType <= dMux.io_output_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_exeOp_opFunc <= dMux.io_output_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_hasImm <= dMux.io_output_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_imm <= dMux.io_output_bits_imm @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_reg_1_en <= dMux.io_output_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_reg_1_addr <= dMux.io_output_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_reg_2_en <= dMux.io_output_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_reg_2_addr <= dMux.io_output_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_wCtrl_en <= dMux.io_output_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_wCtrl_addr <= dMux.io_output_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 22:15]
    io_out_bits_wCtrl_data <= dMux.io_output_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 22:15]
    decoders_0.clock <= clock
    decoders_0.reset <= reset
    decoders_0.io_in_pc <= io_in_pc @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_0.io_in_inst <= io_in_inst @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_1.clock <= clock
    decoders_1.reset <= reset
    decoders_1.io_in_pc <= io_in_pc @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_1.io_in_inst <= io_in_inst @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_2.clock <= clock
    decoders_2.reset <= reset
    decoders_2.io_in_pc <= io_in_pc @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_2.io_in_inst <= io_in_inst @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_3.clock <= clock
    decoders_3.reset <= reset
    decoders_3.io_in_pc <= io_in_pc @[src/main/scala/pipeline/decode/Du.scala 14:28]
    decoders_3.io_in_inst <= io_in_inst @[src/main/scala/pipeline/decode/Du.scala 14:28]
    dMux.clock <= clock
    dMux.reset <= reset
    dMux.io_inputs_0_valid <= decoders_0.io_out_isMatched @[src/main/scala/pipeline/decode/Du.scala 18:17]
    dMux.io_inputs_0_bits_exeOp_opType <= decoders_0.io_out_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_exeOp_opFunc <= decoders_0.io_out_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_hasImm <= decoders_0.io_out_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_imm <= decoders_0.io_out_bits_imm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_reg_1_en <= decoders_0.io_out_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_reg_1_addr <= decoders_0.io_out_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_reg_2_en <= decoders_0.io_out_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_reg_2_addr <= decoders_0.io_out_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_wCtrl_en <= decoders_0.io_out_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_wCtrl_addr <= decoders_0.io_out_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_0_bits_wCtrl_data <= decoders_0.io_out_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_valid <= decoders_1.io_out_isMatched @[src/main/scala/pipeline/decode/Du.scala 18:17]
    dMux.io_inputs_1_bits_exeOp_opType <= decoders_1.io_out_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_exeOp_opFunc <= decoders_1.io_out_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_hasImm <= decoders_1.io_out_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_imm <= decoders_1.io_out_bits_imm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_reg_1_en <= decoders_1.io_out_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_reg_1_addr <= decoders_1.io_out_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_reg_2_en <= decoders_1.io_out_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_reg_2_addr <= decoders_1.io_out_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_wCtrl_en <= decoders_1.io_out_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_wCtrl_addr <= decoders_1.io_out_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_1_bits_wCtrl_data <= decoders_1.io_out_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_valid <= decoders_2.io_out_isMatched @[src/main/scala/pipeline/decode/Du.scala 18:17]
    dMux.io_inputs_2_bits_exeOp_opType <= decoders_2.io_out_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_exeOp_opFunc <= decoders_2.io_out_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_hasImm <= decoders_2.io_out_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_imm <= decoders_2.io_out_bits_imm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_reg_1_en <= decoders_2.io_out_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_reg_1_addr <= decoders_2.io_out_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_reg_2_en <= decoders_2.io_out_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_reg_2_addr <= decoders_2.io_out_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_wCtrl_en <= decoders_2.io_out_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_wCtrl_addr <= decoders_2.io_out_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_2_bits_wCtrl_data <= decoders_2.io_out_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_valid <= decoders_3.io_out_isMatched @[src/main/scala/pipeline/decode/Du.scala 18:17]
    dMux.io_inputs_3_bits_exeOp_opType <= decoders_3.io_out_bits_exeOp_opType @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_exeOp_opFunc <= decoders_3.io_out_bits_exeOp_opFunc @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_hasImm <= decoders_3.io_out_bits_hasImm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_imm <= decoders_3.io_out_bits_imm @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_reg_1_en <= decoders_3.io_out_bits_reg_1_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_reg_1_addr <= decoders_3.io_out_bits_reg_1_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_reg_2_en <= decoders_3.io_out_bits_reg_2_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_reg_2_addr <= decoders_3.io_out_bits_reg_2_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_wCtrl_en <= decoders_3.io_out_bits_wCtrl_en @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_wCtrl_addr <= decoders_3.io_out_bits_wCtrl_addr @[src/main/scala/pipeline/decode/Du.scala 19:16]
    dMux.io_inputs_3_bits_wCtrl_data <= decoders_3.io_out_bits_wCtrl_data @[src/main/scala/pipeline/decode/Du.scala 19:16]
