INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2458] undeclared symbol comparrison, assumed default net type wire [E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/comparator.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab2/lab2.srcs/sources_1/imports/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/logical.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab2/lab2.srcs/sources_1/new/shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Vivado/Projects/lab2/lab2.srcs/sim_6/new/Lab3_Part3_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab3_Part3_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Projects/lab2/lab2.sim/sim_6/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
