$comment
	File created using the following command:
		vcd file HVEM_PipelineCPU.msim.vcd -direction
$end
$date
	Tue Nov 19 11:13:29 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module cpu_vhd_vec_tst $end
$var wire 1 ! CLOCK $end
$var wire 1 " DEB_REGS_PC [0] $end
$var wire 1 # DEB_REGS_PC [1] $end
$var wire 1 $ DEB_REGS_PC [2] $end
$var wire 1 % DEB_REGS_PC [3] $end
$var wire 1 & DEB_REGS_PC [4] $end
$var wire 1 ' DEB_REGS_PC [5] $end
$var wire 1 ( DEB_REGS_PC [6] $end
$var wire 1 ) DEB_REGS_PC [7] $end
$var wire 1 * DEB_REGS_PC [8] $end
$var wire 1 + DEB_REGS_PC [9] $end
$var wire 1 , DEB_REGS_PC [10] $end
$var wire 1 - DEB_REGS_PC [11] $end
$var wire 1 . DEB_REGS_PC [12] $end
$var wire 1 / DEB_REGS_PC [13] $end
$var wire 1 0 DEB_REGS_PC [14] $end
$var wire 1 1 DEB_REGS_PC [15] $end
$var wire 1 2 DEB_REGS_PC [16] $end
$var wire 1 3 DEB_REGS_PC [17] $end
$var wire 1 4 DEB_REGS_PC [18] $end
$var wire 1 5 DEB_REGS_PC [19] $end
$var wire 1 6 DEB_REGS_PC [20] $end
$var wire 1 7 DEB_REGS_PC [21] $end
$var wire 1 8 DEB_REGS_PC [22] $end
$var wire 1 9 DEB_REGS_PC [23] $end
$var wire 1 : DEB_REGS_PC [24] $end
$var wire 1 ; DEB_REGS_PC [25] $end
$var wire 1 < DEB_REGS_PC [26] $end
$var wire 1 = DEB_REGS_PC [27] $end
$var wire 1 > DEB_REGS_PC [28] $end
$var wire 1 ? DEB_REGS_PC [29] $end
$var wire 1 @ DEB_REGS_PC [30] $end
$var wire 1 A DEB_REGS_PC [31] $end
$var wire 1 B INSTRUCTION_OUT_IFID [0] $end
$var wire 1 C INSTRUCTION_OUT_IFID [1] $end
$var wire 1 D INSTRUCTION_OUT_IFID [2] $end
$var wire 1 E INSTRUCTION_OUT_IFID [3] $end
$var wire 1 F INSTRUCTION_OUT_IFID [4] $end
$var wire 1 G INSTRUCTION_OUT_IFID [5] $end
$var wire 1 H INSTRUCTION_OUT_IFID [6] $end
$var wire 1 I INSTRUCTION_OUT_IFID [7] $end
$var wire 1 J INSTRUCTION_OUT_IFID [8] $end
$var wire 1 K INSTRUCTION_OUT_IFID [9] $end
$var wire 1 L INSTRUCTION_OUT_IFID [10] $end
$var wire 1 M INSTRUCTION_OUT_IFID [11] $end
$var wire 1 N INSTRUCTION_OUT_IFID [12] $end
$var wire 1 O INSTRUCTION_OUT_IFID [13] $end
$var wire 1 P INSTRUCTION_OUT_IFID [14] $end
$var wire 1 Q INSTRUCTION_OUT_IFID [15] $end
$var wire 1 R INSTRUCTION_OUT_IFID [16] $end
$var wire 1 S INSTRUCTION_OUT_IFID [17] $end
$var wire 1 T INSTRUCTION_OUT_IFID [18] $end
$var wire 1 U INSTRUCTION_OUT_IFID [19] $end
$var wire 1 V INSTRUCTION_OUT_IFID [20] $end
$var wire 1 W INSTRUCTION_OUT_IFID [21] $end
$var wire 1 X INSTRUCTION_OUT_IFID [22] $end
$var wire 1 Y INSTRUCTION_OUT_IFID [23] $end
$var wire 1 Z INSTRUCTION_OUT_IFID [24] $end
$var wire 1 [ INSTRUCTION_OUT_IFID [25] $end
$var wire 1 \ INSTRUCTION_OUT_IFID [26] $end
$var wire 1 ] INSTRUCTION_OUT_IFID [27] $end
$var wire 1 ^ INSTRUCTION_OUT_IFID [28] $end
$var wire 1 _ INSTRUCTION_OUT_IFID [29] $end
$var wire 1 ` INSTRUCTION_OUT_IFID [30] $end
$var wire 1 a INSTRUCTION_OUT_IFID [31] $end

$scope module i1 $end
$var wire 1 b gnd $end
$var wire 1 c vcc $end
$var wire 1 d unknown $end
$var wire 1 e devoe $end
$var wire 1 f devclrn $end
$var wire 1 g devpor $end
$var wire 1 h ww_devoe $end
$var wire 1 i ww_devclrn $end
$var wire 1 j ww_devpor $end
$var wire 1 k ww_CLOCK $end
$var wire 1 l ww_INSTRUCTION_OUT_IFID [0] $end
$var wire 1 m ww_INSTRUCTION_OUT_IFID [1] $end
$var wire 1 n ww_INSTRUCTION_OUT_IFID [2] $end
$var wire 1 o ww_INSTRUCTION_OUT_IFID [3] $end
$var wire 1 p ww_INSTRUCTION_OUT_IFID [4] $end
$var wire 1 q ww_INSTRUCTION_OUT_IFID [5] $end
$var wire 1 r ww_INSTRUCTION_OUT_IFID [6] $end
$var wire 1 s ww_INSTRUCTION_OUT_IFID [7] $end
$var wire 1 t ww_INSTRUCTION_OUT_IFID [8] $end
$var wire 1 u ww_INSTRUCTION_OUT_IFID [9] $end
$var wire 1 v ww_INSTRUCTION_OUT_IFID [10] $end
$var wire 1 w ww_INSTRUCTION_OUT_IFID [11] $end
$var wire 1 x ww_INSTRUCTION_OUT_IFID [12] $end
$var wire 1 y ww_INSTRUCTION_OUT_IFID [13] $end
$var wire 1 z ww_INSTRUCTION_OUT_IFID [14] $end
$var wire 1 { ww_INSTRUCTION_OUT_IFID [15] $end
$var wire 1 | ww_INSTRUCTION_OUT_IFID [16] $end
$var wire 1 } ww_INSTRUCTION_OUT_IFID [17] $end
$var wire 1 ~ ww_INSTRUCTION_OUT_IFID [18] $end
$var wire 1 !! ww_INSTRUCTION_OUT_IFID [19] $end
$var wire 1 "! ww_INSTRUCTION_OUT_IFID [20] $end
$var wire 1 #! ww_INSTRUCTION_OUT_IFID [21] $end
$var wire 1 $! ww_INSTRUCTION_OUT_IFID [22] $end
$var wire 1 %! ww_INSTRUCTION_OUT_IFID [23] $end
$var wire 1 &! ww_INSTRUCTION_OUT_IFID [24] $end
$var wire 1 '! ww_INSTRUCTION_OUT_IFID [25] $end
$var wire 1 (! ww_INSTRUCTION_OUT_IFID [26] $end
$var wire 1 )! ww_INSTRUCTION_OUT_IFID [27] $end
$var wire 1 *! ww_INSTRUCTION_OUT_IFID [28] $end
$var wire 1 +! ww_INSTRUCTION_OUT_IFID [29] $end
$var wire 1 ,! ww_INSTRUCTION_OUT_IFID [30] $end
$var wire 1 -! ww_INSTRUCTION_OUT_IFID [31] $end
$var wire 1 .! ww_DEB_REGS_PC [0] $end
$var wire 1 /! ww_DEB_REGS_PC [1] $end
$var wire 1 0! ww_DEB_REGS_PC [2] $end
$var wire 1 1! ww_DEB_REGS_PC [3] $end
$var wire 1 2! ww_DEB_REGS_PC [4] $end
$var wire 1 3! ww_DEB_REGS_PC [5] $end
$var wire 1 4! ww_DEB_REGS_PC [6] $end
$var wire 1 5! ww_DEB_REGS_PC [7] $end
$var wire 1 6! ww_DEB_REGS_PC [8] $end
$var wire 1 7! ww_DEB_REGS_PC [9] $end
$var wire 1 8! ww_DEB_REGS_PC [10] $end
$var wire 1 9! ww_DEB_REGS_PC [11] $end
$var wire 1 :! ww_DEB_REGS_PC [12] $end
$var wire 1 ;! ww_DEB_REGS_PC [13] $end
$var wire 1 <! ww_DEB_REGS_PC [14] $end
$var wire 1 =! ww_DEB_REGS_PC [15] $end
$var wire 1 >! ww_DEB_REGS_PC [16] $end
$var wire 1 ?! ww_DEB_REGS_PC [17] $end
$var wire 1 @! ww_DEB_REGS_PC [18] $end
$var wire 1 A! ww_DEB_REGS_PC [19] $end
$var wire 1 B! ww_DEB_REGS_PC [20] $end
$var wire 1 C! ww_DEB_REGS_PC [21] $end
$var wire 1 D! ww_DEB_REGS_PC [22] $end
$var wire 1 E! ww_DEB_REGS_PC [23] $end
$var wire 1 F! ww_DEB_REGS_PC [24] $end
$var wire 1 G! ww_DEB_REGS_PC [25] $end
$var wire 1 H! ww_DEB_REGS_PC [26] $end
$var wire 1 I! ww_DEB_REGS_PC [27] $end
$var wire 1 J! ww_DEB_REGS_PC [28] $end
$var wire 1 K! ww_DEB_REGS_PC [29] $end
$var wire 1 L! ww_DEB_REGS_PC [30] $end
$var wire 1 M! ww_DEB_REGS_PC [31] $end
$var wire 1 N! \INSTRUCTION_OUT_IFID[31]~output_o\ $end
$var wire 1 O! \INSTRUCTION_OUT_IFID[30]~output_o\ $end
$var wire 1 P! \INSTRUCTION_OUT_IFID[29]~output_o\ $end
$var wire 1 Q! \INSTRUCTION_OUT_IFID[28]~output_o\ $end
$var wire 1 R! \INSTRUCTION_OUT_IFID[27]~output_o\ $end
$var wire 1 S! \INSTRUCTION_OUT_IFID[26]~output_o\ $end
$var wire 1 T! \INSTRUCTION_OUT_IFID[25]~output_o\ $end
$var wire 1 U! \INSTRUCTION_OUT_IFID[24]~output_o\ $end
$var wire 1 V! \INSTRUCTION_OUT_IFID[23]~output_o\ $end
$var wire 1 W! \INSTRUCTION_OUT_IFID[22]~output_o\ $end
$var wire 1 X! \INSTRUCTION_OUT_IFID[21]~output_o\ $end
$var wire 1 Y! \INSTRUCTION_OUT_IFID[20]~output_o\ $end
$var wire 1 Z! \INSTRUCTION_OUT_IFID[19]~output_o\ $end
$var wire 1 [! \INSTRUCTION_OUT_IFID[18]~output_o\ $end
$var wire 1 \! \INSTRUCTION_OUT_IFID[17]~output_o\ $end
$var wire 1 ]! \INSTRUCTION_OUT_IFID[16]~output_o\ $end
$var wire 1 ^! \INSTRUCTION_OUT_IFID[15]~output_o\ $end
$var wire 1 _! \INSTRUCTION_OUT_IFID[14]~output_o\ $end
$var wire 1 `! \INSTRUCTION_OUT_IFID[13]~output_o\ $end
$var wire 1 a! \INSTRUCTION_OUT_IFID[12]~output_o\ $end
$var wire 1 b! \INSTRUCTION_OUT_IFID[11]~output_o\ $end
$var wire 1 c! \INSTRUCTION_OUT_IFID[10]~output_o\ $end
$var wire 1 d! \INSTRUCTION_OUT_IFID[9]~output_o\ $end
$var wire 1 e! \INSTRUCTION_OUT_IFID[8]~output_o\ $end
$var wire 1 f! \INSTRUCTION_OUT_IFID[7]~output_o\ $end
$var wire 1 g! \INSTRUCTION_OUT_IFID[6]~output_o\ $end
$var wire 1 h! \INSTRUCTION_OUT_IFID[5]~output_o\ $end
$var wire 1 i! \INSTRUCTION_OUT_IFID[4]~output_o\ $end
$var wire 1 j! \INSTRUCTION_OUT_IFID[3]~output_o\ $end
$var wire 1 k! \INSTRUCTION_OUT_IFID[2]~output_o\ $end
$var wire 1 l! \INSTRUCTION_OUT_IFID[1]~output_o\ $end
$var wire 1 m! \INSTRUCTION_OUT_IFID[0]~output_o\ $end
$var wire 1 n! \DEB_REGS_PC[31]~output_o\ $end
$var wire 1 o! \DEB_REGS_PC[30]~output_o\ $end
$var wire 1 p! \DEB_REGS_PC[29]~output_o\ $end
$var wire 1 q! \DEB_REGS_PC[28]~output_o\ $end
$var wire 1 r! \DEB_REGS_PC[27]~output_o\ $end
$var wire 1 s! \DEB_REGS_PC[26]~output_o\ $end
$var wire 1 t! \DEB_REGS_PC[25]~output_o\ $end
$var wire 1 u! \DEB_REGS_PC[24]~output_o\ $end
$var wire 1 v! \DEB_REGS_PC[23]~output_o\ $end
$var wire 1 w! \DEB_REGS_PC[22]~output_o\ $end
$var wire 1 x! \DEB_REGS_PC[21]~output_o\ $end
$var wire 1 y! \DEB_REGS_PC[20]~output_o\ $end
$var wire 1 z! \DEB_REGS_PC[19]~output_o\ $end
$var wire 1 {! \DEB_REGS_PC[18]~output_o\ $end
$var wire 1 |! \DEB_REGS_PC[17]~output_o\ $end
$var wire 1 }! \DEB_REGS_PC[16]~output_o\ $end
$var wire 1 ~! \DEB_REGS_PC[15]~output_o\ $end
$var wire 1 !" \DEB_REGS_PC[14]~output_o\ $end
$var wire 1 "" \DEB_REGS_PC[13]~output_o\ $end
$var wire 1 #" \DEB_REGS_PC[12]~output_o\ $end
$var wire 1 $" \DEB_REGS_PC[11]~output_o\ $end
$var wire 1 %" \DEB_REGS_PC[10]~output_o\ $end
$var wire 1 &" \DEB_REGS_PC[9]~output_o\ $end
$var wire 1 '" \DEB_REGS_PC[8]~output_o\ $end
$var wire 1 (" \DEB_REGS_PC[7]~output_o\ $end
$var wire 1 )" \DEB_REGS_PC[6]~output_o\ $end
$var wire 1 *" \DEB_REGS_PC[5]~output_o\ $end
$var wire 1 +" \DEB_REGS_PC[4]~output_o\ $end
$var wire 1 ," \DEB_REGS_PC[3]~output_o\ $end
$var wire 1 -" \DEB_REGS_PC[2]~output_o\ $end
$var wire 1 ." \DEB_REGS_PC[1]~output_o\ $end
$var wire 1 /" \DEB_REGS_PC[0]~output_o\ $end
$var wire 1 0" \CLOCK~input_o\ $end
$var wire 1 1" \PC_INC|X[29]~0_combout\ $end
$var wire 1 2" \PC_INC|X[29]~1\ $end
$var wire 1 3" \PC_INC|X[28]~2_combout\ $end
$var wire 1 4" \PC_INC|X[28]~3\ $end
$var wire 1 5" \PC_INC|X[27]~4_combout\ $end
$var wire 1 6" \PC_INC|X[27]~5\ $end
$var wire 1 7" \PC_INC|X[26]~6_combout\ $end
$var wire 1 8" \PC_INC|X[26]~7\ $end
$var wire 1 9" \PC_INC|X[25]~8_combout\ $end
$var wire 1 :" \INST_MEM|Mux31~0_combout\ $end
$var wire 1 ;" \PC_INC|X[25]~9\ $end
$var wire 1 <" \PC_INC|X[24]~10_combout\ $end
$var wire 1 =" \PC_INC|X[24]~11\ $end
$var wire 1 >" \PC_INC|X[23]~12_combout\ $end
$var wire 1 ?" \INST_MEM|Mux31~1_combout\ $end
$var wire 1 @" \INST_MEM|Mux28~0_combout\ $end
$var wire 1 A" \INST_MEM|Mux31~2_combout\ $end
$var wire 1 B" \PC_INC|X[23]~13\ $end
$var wire 1 C" \PC_INC|X[22]~14_combout\ $end
$var wire 1 D" \PC_INC|X[22]~15\ $end
$var wire 1 E" \PC_INC|X[21]~16_combout\ $end
$var wire 1 F" \PC_INC|X[21]~17\ $end
$var wire 1 G" \PC_INC|X[20]~18_combout\ $end
$var wire 1 H" \PC_INC|X[20]~19\ $end
$var wire 1 I" \PC_INC|X[19]~20_combout\ $end
$var wire 1 J" \PC_INC|X[19]~21\ $end
$var wire 1 K" \PC_INC|X[18]~22_combout\ $end
$var wire 1 L" \PC_INC|X[18]~23\ $end
$var wire 1 M" \PC_INC|X[17]~24_combout\ $end
$var wire 1 N" \PC_INC|X[17]~25\ $end
$var wire 1 O" \PC_INC|X[16]~26_combout\ $end
$var wire 1 P" \PC_INC|X[16]~27\ $end
$var wire 1 Q" \PC_INC|X[15]~28_combout\ $end
$var wire 1 R" \PC_INC|X[15]~29\ $end
$var wire 1 S" \PC_INC|X[14]~30_combout\ $end
$var wire 1 T" \PC_INC|X[14]~31\ $end
$var wire 1 U" \PC_INC|X[13]~32_combout\ $end
$var wire 1 V" \PC_INC|X[13]~33\ $end
$var wire 1 W" \PC_INC|X[12]~34_combout\ $end
$var wire 1 X" \PC_INC|X[12]~35\ $end
$var wire 1 Y" \PC_INC|X[11]~36_combout\ $end
$var wire 1 Z" \PC_INC|X[11]~37\ $end
$var wire 1 [" \PC_INC|X[10]~38_combout\ $end
$var wire 1 \" \PC_INC|X[10]~39\ $end
$var wire 1 ]" \PC_INC|X[9]~40_combout\ $end
$var wire 1 ^" \PC_INC|X[9]~41\ $end
$var wire 1 _" \PC_INC|X[8]~42_combout\ $end
$var wire 1 `" \PC_INC|X[8]~43\ $end
$var wire 1 a" \PC_INC|X[7]~44_combout\ $end
$var wire 1 b" \PC_INC|X[7]~45\ $end
$var wire 1 c" \PC_INC|X[6]~46_combout\ $end
$var wire 1 d" \PC_INC|X[6]~47\ $end
$var wire 1 e" \PC_INC|X[5]~48_combout\ $end
$var wire 1 f" \PC_INC|X[5]~49\ $end
$var wire 1 g" \PC_INC|X[4]~50_combout\ $end
$var wire 1 h" \PC_INC|X[4]~51\ $end
$var wire 1 i" \PC_INC|X[3]~52_combout\ $end
$var wire 1 j" \PC_INC|X[3]~53\ $end
$var wire 1 k" \PC_INC|X[2]~54_combout\ $end
$var wire 1 l" \PC_INC|X[2]~55\ $end
$var wire 1 m" \PC_INC|X[1]~56_combout\ $end
$var wire 1 n" \PC_INC|X[1]~57\ $end
$var wire 1 o" \PC_INC|X[0]~58_combout\ $end
$var wire 1 p" \IFID|OUT_INSTR_MEM\ [0] $end
$var wire 1 q" \IFID|OUT_INSTR_MEM\ [1] $end
$var wire 1 r" \IFID|OUT_INSTR_MEM\ [2] $end
$var wire 1 s" \IFID|OUT_INSTR_MEM\ [3] $end
$var wire 1 t" \IFID|OUT_INSTR_MEM\ [4] $end
$var wire 1 u" \IFID|OUT_INSTR_MEM\ [5] $end
$var wire 1 v" \IFID|OUT_INSTR_MEM\ [6] $end
$var wire 1 w" \IFID|OUT_INSTR_MEM\ [7] $end
$var wire 1 x" \IFID|OUT_INSTR_MEM\ [8] $end
$var wire 1 y" \IFID|OUT_INSTR_MEM\ [9] $end
$var wire 1 z" \IFID|OUT_INSTR_MEM\ [10] $end
$var wire 1 {" \IFID|OUT_INSTR_MEM\ [11] $end
$var wire 1 |" \IFID|OUT_INSTR_MEM\ [12] $end
$var wire 1 }" \IFID|OUT_INSTR_MEM\ [13] $end
$var wire 1 ~" \IFID|OUT_INSTR_MEM\ [14] $end
$var wire 1 !# \IFID|OUT_INSTR_MEM\ [15] $end
$var wire 1 "# \IFID|OUT_INSTR_MEM\ [16] $end
$var wire 1 ## \IFID|OUT_INSTR_MEM\ [17] $end
$var wire 1 $# \IFID|OUT_INSTR_MEM\ [18] $end
$var wire 1 %# \IFID|OUT_INSTR_MEM\ [19] $end
$var wire 1 &# \IFID|OUT_INSTR_MEM\ [20] $end
$var wire 1 '# \IFID|OUT_INSTR_MEM\ [21] $end
$var wire 1 (# \IFID|OUT_INSTR_MEM\ [22] $end
$var wire 1 )# \IFID|OUT_INSTR_MEM\ [23] $end
$var wire 1 *# \IFID|OUT_INSTR_MEM\ [24] $end
$var wire 1 +# \IFID|OUT_INSTR_MEM\ [25] $end
$var wire 1 ,# \IFID|OUT_INSTR_MEM\ [26] $end
$var wire 1 -# \IFID|OUT_INSTR_MEM\ [27] $end
$var wire 1 .# \IFID|OUT_INSTR_MEM\ [28] $end
$var wire 1 /# \IFID|OUT_INSTR_MEM\ [29] $end
$var wire 1 0# \IFID|OUT_INSTR_MEM\ [30] $end
$var wire 1 1# \IFID|OUT_INSTR_MEM\ [31] $end
$var wire 1 2# \IFID|OUT_PC_MAIS_4\ [0] $end
$var wire 1 3# \IFID|OUT_PC_MAIS_4\ [1] $end
$var wire 1 4# \IFID|OUT_PC_MAIS_4\ [2] $end
$var wire 1 5# \IFID|OUT_PC_MAIS_4\ [3] $end
$var wire 1 6# \IFID|OUT_PC_MAIS_4\ [4] $end
$var wire 1 7# \IFID|OUT_PC_MAIS_4\ [5] $end
$var wire 1 8# \IFID|OUT_PC_MAIS_4\ [6] $end
$var wire 1 9# \IFID|OUT_PC_MAIS_4\ [7] $end
$var wire 1 :# \IFID|OUT_PC_MAIS_4\ [8] $end
$var wire 1 ;# \IFID|OUT_PC_MAIS_4\ [9] $end
$var wire 1 <# \IFID|OUT_PC_MAIS_4\ [10] $end
$var wire 1 =# \IFID|OUT_PC_MAIS_4\ [11] $end
$var wire 1 ># \IFID|OUT_PC_MAIS_4\ [12] $end
$var wire 1 ?# \IFID|OUT_PC_MAIS_4\ [13] $end
$var wire 1 @# \IFID|OUT_PC_MAIS_4\ [14] $end
$var wire 1 A# \IFID|OUT_PC_MAIS_4\ [15] $end
$var wire 1 B# \IFID|OUT_PC_MAIS_4\ [16] $end
$var wire 1 C# \IFID|OUT_PC_MAIS_4\ [17] $end
$var wire 1 D# \IFID|OUT_PC_MAIS_4\ [18] $end
$var wire 1 E# \IFID|OUT_PC_MAIS_4\ [19] $end
$var wire 1 F# \IFID|OUT_PC_MAIS_4\ [20] $end
$var wire 1 G# \IFID|OUT_PC_MAIS_4\ [21] $end
$var wire 1 H# \IFID|OUT_PC_MAIS_4\ [22] $end
$var wire 1 I# \IFID|OUT_PC_MAIS_4\ [23] $end
$var wire 1 J# \IFID|OUT_PC_MAIS_4\ [24] $end
$var wire 1 K# \IFID|OUT_PC_MAIS_4\ [25] $end
$var wire 1 L# \IFID|OUT_PC_MAIS_4\ [26] $end
$var wire 1 M# \IFID|OUT_PC_MAIS_4\ [27] $end
$var wire 1 N# \IFID|OUT_PC_MAIS_4\ [28] $end
$var wire 1 O# \IFID|OUT_PC_MAIS_4\ [29] $end
$var wire 1 P# \IFID|OUT_PC_MAIS_4\ [30] $end
$var wire 1 Q# \IFID|OUT_PC_MAIS_4\ [31] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0b
1c
xd
1e
1f
1g
1h
1i
1j
0k
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
11"
02"
03"
14"
05"
06"
07"
18"
09"
1:"
0;"
0<"
1="
0>"
0?"
1@"
1A"
0B"
0C"
1D"
0E"
0F"
0G"
1H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
1P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
1X"
0Y"
0Z"
0["
1\"
0]"
0^"
0_"
1`"
0a"
0b"
0c"
1d"
0e"
0f"
0g"
1h"
0i"
0j"
0k"
1l"
0m"
0n"
0o"
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
1K!
0L!
0M!
xp"
xq"
xr"
xs"
xt"
xu"
xv"
xw"
xx"
xy"
xz"
x{"
x|"
x}"
0~"
x!#
x"#
x##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
x,#
x-#
0.#
x/#
x0#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
xP#
xQ#
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
$end
#50000
1!
1k
10"
1O#
1.#
1~"
01"
12"
1?"
0@"
13"
1_!
1c!
1i!
1Q!
1z
1v
1p
1*!
0p!
1^
1P
1L
1F
0K!
1q!
0?
1J!
1>
#100000
0!
0k
00"
#150000
1!
1k
10"
0O#
1N#
11#
0.#
03"
04"
0:"
11"
02"
0?"
1@"
13"
14"
0@"
0A"
15"
0Q!
1N!
1h!
05"
0*!
1-!
1q
1p!
0q!
1a
0^
1G
1K!
0J!
1r!
1q!
1?
0>
1I!
1J!
0r!
1>
1=
0I!
0=
#200000
0!
0k
00"
#250000
1!
1k
10"
1O#
01#
0~"
01"
12"
03"
04"
0_!
0c!
0i!
0N!
0h!
15"
0z
0v
0p
0-!
0q
0p!
0a
0P
0L
0G
0F
0K!
0q!
0?
0J!
1r!
0>
1I!
1=
#300000
0!
0k
00"
#350000
1!
1k
10"
0O#
0N#
1M#
05"
16"
13"
14"
11"
02"
03"
15"
06"
17"
07"
1p!
1q!
0r!
1K!
1J!
0I!
1s!
1r!
0q!
1?
1>
0=
1H!
1I!
0J!
0s!
0>
1=
1<
0H!
0<
#400000
0!
0k
00"
#450000
1!
1k
10"
1O#
01"
12"
13"
0p!
0K!
1q!
0?
1J!
1>
#500000
0!
0k
00"
#550000
1!
1k
10"
0O#
1N#
03"
04"
11"
02"
13"
14"
05"
16"
17"
15"
06"
1p!
0q!
07"
1K!
0J!
0r!
1q!
1?
0>
0I!
1J!
1r!
1s!
1>
0=
1I!
1H!
0s!
1=
1<
0H!
0<
#600000
0!
0k
00"
#650000
1!
1k
10"
1O#
01"
12"
03"
04"
05"
16"
0p!
17"
0K!
0q!
0?
0J!
0r!
0>
0I!
1s!
0=
1H!
1<
#700000
0!
0k
00"
#750000
1!
1k
10"
0O#
0N#
0M#
1L#
07"
08"
15"
06"
13"
14"
11"
02"
03"
05"
17"
18"
19"
09"
1p!
1q!
1r!
0s!
1K!
1J!
1I!
0H!
1t!
1s!
0r!
0q!
1?
1>
1=
0<
1G!
1H!
0I!
0J!
0t!
0>
0=
1<
1;
0G!
0;
#800000
0!
0k
00"
#850000
1!
1k
10"
1O#
01"
12"
13"
0p!
0K!
1q!
0?
1J!
1>
#900000
0!
0k
00"
#950000
1!
1k
10"
0O#
1N#
03"
04"
11"
02"
13"
14"
15"
05"
1p!
0q!
1K!
0J!
1r!
1q!
1?
0>
1I!
1J!
0r!
1>
1=
0I!
0=
#1000000
