$date
	Sat Oct 11 00:20:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_tb $end
$var wire 5 ! rs2_addr [4:0] $end
$var wire 5 " rs1_addr [4:0] $end
$var wire 2 # result_mux [1:0] $end
$var wire 1 $ reg_write $end
$var wire 5 % rd_addr [4:0] $end
$var wire 7 & opcode [6:0] $end
$var wire 1 ' mem_write $end
$var wire 3 ( branch_op [2:0] $end
$var wire 1 ) branch $end
$var wire 1 * alu_src_b $end
$var wire 1 + alu_src_a $end
$var wire 6 , alu_op [5:0] $end
$var reg 1 - clk $end
$var reg 32 . inst [31:0] $end
$scope module dut $end
$var wire 32 / i_inst [31:0] $end
$var wire 7 0 o_opcode [6:0] $end
$var wire 7 1 opcode [6:0] $end
$var wire 5 2 o_rs2_addr [4:0] $end
$var wire 5 3 o_rs1_addr [4:0] $end
$var wire 5 4 o_rd_addr [4:0] $end
$var wire 7 5 funct_7 [6:0] $end
$var wire 3 6 funct_3 [2:0] $end
$var reg 6 7 o_alu_op [5:0] $end
$var reg 1 + o_alu_src_a $end
$var reg 1 * o_alu_src_b $end
$var reg 1 ) o_branch $end
$var reg 3 8 o_branch_op [2:0] $end
$var reg 1 ' o_mem_write $end
$var reg 1 $ o_reg_write $end
$var reg 2 9 o_result_mux [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 9
b0 8
b11001 7
b11 6
b0 5
b101 4
b0 3
b0 2
b110111 1
b110111 0
b1111011001010110111 /
b1111011001010110111 .
0-
b11001 ,
0+
1*
0)
b0 (
0'
b110111 &
b101 %
1$
b0 #
b0 "
b0 !
$end
#5
1-
#10
b1111 "
b1111 3
1+
1$
1*
b10111 &
b10111 0
b10111 1
0-
b1111011001010010111 .
b1111011001010010111 /
#15
1-
#20
b0 "
b0 3
b10 (
b10 8
b1 #
b1 9
1)
1$
1*
1+
b100110 5
b0 6
b1101111 &
b1101111 0
b1101111 1
b10000 !
b10000 2
b10111 %
b10111 4
0-
b1001101000000000000101111101111 .
b1001101000000000000101111101111 /
#25
1-
#30
1$
1*
0+
b10 (
b10 8
b1 #
b1 9
1)
b1100111 &
b1100111 0
b1100111 1
0-
b1001101000000000000101111100111 .
b1001101000000000000101111100111 /
#35
1-
#40
b100 "
b100 3
1+
0$
1*
b100 (
b100 8
b0 #
b0 9
1)
b1 5
b100 6
b1100011 &
b1100011 0
b1100011 1
b11001 !
b11001 2
b1010 %
b1010 4
0-
b11100100100100010101100011 .
b11100100100100010101100011 /
#45
1-
#50
b10 "
b10 3
1$
b10 #
b10 9
1*
0+
b0 (
b0 8
0)
b0 5
b11 6
b11 &
b11 0
b11 1
b10111 !
b10111 2
b1110 %
b1110 4
0-
b1011100010011011100000011 .
b1011100010011011100000011 /
#55
1-
#60
1'
0$
1*
b0 #
b0 9
b10 6
b100011 &
b100011 0
b100011 1
b1110 !
b1110 2
b10111 %
b10111 4
0-
b111000010010101110100011 .
b111000010010101110100011 /
#65
1-
#70
b1 "
b1 3
b100001 ,
b100001 7
1$
0*
0'
b100 6
b110011 &
b110011 0
b110011 1
b1111 !
b1111 2
b11 %
b11 4
0-
b111100001100000110110011 .
b111100001100000110110011 /
#75
1-
#80
b100 "
b100 3
1*
1$
b11001 ,
b11001 7
b1 5
b0 6
b10011 &
b10011 0
b10011 1
b0 !
b0 2
b10 %
b10 4
0-
b10000000100000000100010011 .
b10000000100000000100010011 /
#85
1-
#90
0-
