{
	"partitions" : [
		{
			"name" : "Top",
			"pins" : [
				{
					"name" : "outPc[0]",
					"strict" : false
				},
				{
					"name" : "outPc[1]",
					"strict" : false
				},
				{
					"name" : "outPc[2]",
					"strict" : false
				},
				{
					"name" : "outPc[3]",
					"strict" : false
				},
				{
					"name" : "outPc[4]",
					"strict" : false
				},
				{
					"name" : "outPc[5]",
					"strict" : false
				},
				{
					"name" : "outPc[6]",
					"strict" : false
				},
				{
					"name" : "outPc[7]",
					"strict" : false
				},
				{
					"name" : "outRam[0]",
					"strict" : false
				},
				{
					"name" : "outRam[1]",
					"strict" : false
				},
				{
					"name" : "outRam[2]",
					"strict" : false
				},
				{
					"name" : "outRam[3]",
					"strict" : false
				},
				{
					"name" : "outRam[4]",
					"strict" : false
				},
				{
					"name" : "outRam[5]",
					"strict" : false
				},
				{
					"name" : "outRam[6]",
					"strict" : false
				},
				{
					"name" : "outRam[7]",
					"strict" : false
				},
				{
					"name" : "outRom[0]",
					"strict" : false
				},
				{
					"name" : "outRom[1]",
					"strict" : false
				},
				{
					"name" : "outRom[2]",
					"strict" : false
				},
				{
					"name" : "outRom[3]",
					"strict" : false
				},
				{
					"name" : "outRom[4]",
					"strict" : false
				},
				{
					"name" : "outRom[5]",
					"strict" : false
				},
				{
					"name" : "outRom[6]",
					"strict" : false
				},
				{
					"name" : "outUla[0]",
					"strict" : false
				},
				{
					"name" : "outUla[1]",
					"strict" : false
				},
				{
					"name" : "outUla[2]",
					"strict" : false
				},
				{
					"name" : "outUla[3]",
					"strict" : false
				},
				{
					"name" : "outUla[4]",
					"strict" : false
				},
				{
					"name" : "outUla[5]",
					"strict" : false
				},
				{
					"name" : "outUla[6]",
					"strict" : false
				},
				{
					"name" : "outUla[7]",
					"strict" : false
				},
				{
					"name" : "out_br_regA[0]",
					"strict" : false
				},
				{
					"name" : "out_br_regA[1]",
					"strict" : false
				},
				{
					"name" : "out_br_regA[2]",
					"strict" : false
				},
				{
					"name" : "out_br_regA[3]",
					"strict" : false
				},
				{
					"name" : "out_br_regA[4]",
					"strict" : false
				},
				{
					"name" : "out_br_regA[5]",
					"strict" : false
				},
				{
					"name" : "out_br_regA[6]",
					"strict" : false
				},
				{
					"name" : "out_br_regA[7]",
					"strict" : false
				},
				{
					"name" : "out_br_regB[0]",
					"strict" : false
				},
				{
					"name" : "out_br_regB[1]",
					"strict" : false
				},
				{
					"name" : "out_br_regB[2]",
					"strict" : false
				},
				{
					"name" : "out_br_regB[3]",
					"strict" : false
				},
				{
					"name" : "out_br_regB[4]",
					"strict" : false
				},
				{
					"name" : "out_br_regB[5]",
					"strict" : false
				},
				{
					"name" : "out_br_regB[6]",
					"strict" : false
				},
				{
					"name" : "out_br_regB[7]",
					"strict" : false
				},
				{
					"name" : "out_opcode[0]",
					"strict" : false
				},
				{
					"name" : "out_opcode[1]",
					"strict" : false
				},
				{
					"name" : "out_opcode[2]",
					"strict" : false
				},
				{
					"name" : "out_rs[0]",
					"strict" : false
				},
				{
					"name" : "out_rs[1]",
					"strict" : false
				},
				{
					"name" : "out_rt[0]",
					"strict" : false
				},
				{
					"name" : "out_rt[1]",
					"strict" : false
				},
				{
					"name" : "out_endereco[0]",
					"strict" : false
				},
				{
					"name" : "out_endereco[1]",
					"strict" : false
				},
				{
					"name" : "out_endereco[2]",
					"strict" : false
				},
				{
					"name" : "out_endereco[3]",
					"strict" : false
				},
				{
					"name" : "out_out_mult4_2X1_ram_ula[0]",
					"strict" : false
				},
				{
					"name" : "out_out_mult4_2X1_ram_ula[1]",
					"strict" : false
				},
				{
					"name" : "out_out_mult4_2X1_ram_ula[2]",
					"strict" : false
				},
				{
					"name" : "out_out_mult4_2X1_ram_ula[3]",
					"strict" : false
				},
				{
					"name" : "out_out_mult4_2X1_ram_ula[4]",
					"strict" : false
				},
				{
					"name" : "out_out_mult4_2X1_ram_ula[5]",
					"strict" : false
				},
				{
					"name" : "out_out_mult4_2X1_ram_ula[6]",
					"strict" : false
				},
				{
					"name" : "out_out_mult4_2X1_ram_ula[7]",
					"strict" : false
				},
				{
					"name" : "clock",
					"strict" : false
				}
			]
		}
	]
}