// Seed: 3966734431
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri1 id_4 = (~id_2 == 1);
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    output tri id_5,
    output wor id_6,
    input uwire id_7,
    input wor id_8,
    input wire id_9,
    output wire id_10,
    output tri1 id_11,
    input wand id_12
);
  assign id_1 = id_7;
  assign id_6 = 1;
  wire id_14;
  module_0(
      id_14, id_14, id_14
  );
  assign id_1 = id_4;
endmodule
