================================================================================ 
Commit: ec1bc8fc79b7bef488d23866ba7e726eb327da1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:37 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.04 for RC4

Hsd-es-id: NA
Original commit date: 2019-08-20 22:10:35 -0700
Change-Id: Ic17e2c81a73142c615261f58b9f31e9a26795502
Original commit hash: 1296940c67876b9051cec93129cb2bb85511f489

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1bdae6818706a8160bdf3bd3b36b13209221097e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:36 -0700 
-------------------------------------------------------------------------------- 
Enable Intel Dynamic Tuning by default

This change is required to enable Dynamic Tuning ingredient by default for TGL Program

Hsd-es-id: https
Original commit date: 2019-08-19 22:44:08 -0700
Change-Id: I58f965ec02ff62beb9b725eeb77b9a6c569490ac
Original commit hash: 1515f6e455d19eaa519a79b198f9a2a2bf2c5b23

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: b968f0d7cdd93154b720560de2329e3e52cc2f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:34 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove Workaround RTD3 flow broken in recent BIOS versions.

It might cause side effect of system get into S4 becomes S5.
https://git-amr-7.devtools.intel.com/gerrit/#/c/53662/

Hsd-es-id: 2208130560
Original commit date: 2019-08-20 17:20:16 +0800
Change-Id: I113d14ca60aec001d6e056aaac31f4bc7b333be9
Original commit hash: 5dc9212d96e64250d6dda442f2053b28372563aa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 1fb99fe082ccfd331925651b3f48e75bdad77f78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:33 -0700 
-------------------------------------------------------------------------------- 
[TGL-U-A2] Discrete Wake on Wi-Fi not waking SUT

Add WLAN wake up GPIO Pin.
Merged from : https://git-amr-7.devtools.intel.com/gerrit/#/c/26755/

Hsd-es-id: 2208092268
Original commit date: 2019-08-06 11:19:19 +0800
Change-Id: Icd6115dbb56d7abec842fb434fad699b9ee7ebf8
Original commit hash: 653d6ff694b8259b21a50743efdddf29f4307d68

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: c9ed38c4aea82972551035e1f0f745f8ba15f0c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:31 -0700 
-------------------------------------------------------------------------------- 
[TGL][A2]: SUT hangs at 9CAd while performing Restart with EXT FSPWrapper

Due to bug which is impacting warm reset on TGL PO systems for (A0/A2),
workaround has to be applied - setting ASPM to L1 and L1 Substates to Disabled
more info in https://hsdes.intel.com/appstore/article/#/2207755995
Stepping change from Z0 to A0 and A2 requires appropriate code change.

Hsd-es-id: 1607540050
Original commit date: 2019-08-20 15:21:14 +0200
Change-Id: Ie8c8ec992e3e3aa736e0915756b5a5a01590381c
Original commit hash: a0c23b2610ba8c2d09306d0c379dc07e561e5e91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 99d76d9adab3ccae5024b9b235a106c5dc77256b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:29 -0700 
-------------------------------------------------------------------------------- 
[Security] Potential BIOS Guard bypass via CpuSetup variable

Move BiosGuard setup option from CpuSetup to SetupData scope

Original commit date: 2019-08-05 17:02:59 -0700
Change-Id: I691356f95f6591b12338fe50e819871f2bda024a
Original commit hash: e82a08863780845f6d14c9d2945e73a14e713db0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: fadc6bd8b1e0715b99b951889058a9a974f40f86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:27 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgPcd.dsc: Increase ACPI Reserved Memory

Increased the ACPI reserved memory size to address memory resource issue during S3 cycle.

Original commit date: 2019-08-12 12:04:00 -0700
Change-Id: I7918c1336b7e5ffeceeb92bce9abf3f0f596f306
Original commit hash: 6b443539bc9049cef2e6a81986c4e4325903c43f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: a985b1cda5acdcf54877cca77866b1abddd024da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:26 -0700 
-------------------------------------------------------------------------------- 
[Security] SGX SW Controlled enablement not maintained over S4/S5 shutdown

Update policy only for SGX Enable/Disable and not Software Controlled

Original commit date: 2019-08-14 14:20:50 -0700
Change-Id: I7895238c1773920bb13aa9a68ca116d88ccf9f41
Original commit hash: 6a8a4b48eb878133fd568ae70cbaae5674caaa35

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: a5e8e1f6fac3399ebf48e97952190e6f645e76d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:24 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.03 for RC3

Hsd-es-id: NA
Original commit date: 2019-08-16 14:57:14 -0700
Change-Id: I4e657822927bf965b3b6b13376087678de95bcd0
Original commit hash: 2a6704c29e2f8d3fe7a82c8bdaf44441b3142f91

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bb55815a20ee3ead5471798d30d7803eeb5b28ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:23 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x28

Update TGL Ax with Patch 0x28

Hsd-es-id: 2208204836

Original commit date: 2019-08-16 10:28:05 -0700
Change-Id: Icf0ab2fc738fc3d0ecc632ce8a1ac8a80e046202
Original commit hash: a822600acdecacff1f7b7efebbe4c640f7d6ee5f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6346f04d19e158541869f0a5f63883c5d452f4ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:21 -0700 
-------------------------------------------------------------------------------- 
Increment Bios minor Version to 2321.02 for RC2

Hsd-es-id: NA
Original commit date: 2019-08-13 12:32:10 -0700
Change-Id: Id07192622ca143a6c1cce779131016a419033e56
Original commit hash: 5f7ced8cd6ebe32e26e0332e7013fd36880d9664

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e46f7c2b6aea4641e84ec2b9d4743b4a46e02c48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:19 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB IFWI(TGL_U A0/A2 ) : A2 TBT All Ports IFWIs are not booting with BIOS V2321 + TGL_U_IFWI_31.5.00

Fixed: PEP index reported for RP3 is wrong

Hsd-es-id: 1607595665
Original commit date: 2019-08-13 15:32:32 +0800
Change-Id: Ic5debcaef64aec91527f172bf502edc13645f6a6
Original commit hash: d49f35fdf3b612385143d8466e0c384a96730308

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: ebd049f39b89a3af28a67bbc7e0acb3327ce1eda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:17 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x26

Update TGL Ax with Patch 0x26

Hsd-es-id: 2208171473

Original commit date: 2019-08-08 22:01:16 -0700
Change-Id: Ic7bf0c54b0ffb4b917621646030d5881d16ac6fb
Original commit hash: c85cd6e1fe39e3e88dc8ccf21296a5005697ffd2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 93ae52816691d60c579d9fad4bfb257254ce219c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:15 -0700 
-------------------------------------------------------------------------------- 
SUT hang at PostCode 9Cb3 after enabling Discete NIC (Foxville) in IFWI using FIT [Alpha]

Resolution: 1. Update CSME measurement File ID
            2. BIOS only send "AMT provisioning audit record" command if bits 2 & 3 in AMT Status are set.
            3. Add gEfiTcgProtocolGuid and gEfiTcg2ProtocolGuid dependency to prevent send TPM log fail.
Impacted: All TGL platforms.

Original commit date: 2019-08-06 16:14:14 -0700
Change-Id: I646cadb95ddeb30b027dc9399e23cd7d8a255bc1
Original commit hash: 62bf36cfd48b4b55a8e1ef12a333002249961a0f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf

================================================================================ 
Commit: 1e3a86452e216724af15666393608d37ffc20a79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:13 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Include BiosInfoChecker module

- Include BiosInfoChecker module to FDF.
- Change FV section design and add authorization marks for POST IBB FVs to pass the BiosInfoChecker.
- Change BiosInfo structure attribute for FvSecurity.
- Move SectionExtractionPei.inf to FvPreMemory.
- Increase FvPreMemory size.
- Increase PcdS3AcpiReservedMemorySize to avoid S3 failed by memory resource error.
- Sync PcdFlashFvPreMemoryOffset value in postbuild.bat to avoid build error.

Original commit date: 2019-04-26 17:38:50 -0700
Change-Id: If40a0e6bc1f60c5c187c062db046ef803c6f9de9
Original commit hash: cc7fdad853be8dd2ff00028e1304b8f1a145859f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 589e965c0a7937431528b64a9a30f3b3391ba206 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:11 -0700 
-------------------------------------------------------------------------------- 
HeciInitDxe was commented out from FSP, this should be added back for Dispatch mode

Add HeciInitDxe back to support dispatch mode.

Original commit date: 2019-08-06 14:54:23 +0800
Change-Id: I544fd5128a7368f4c2279aa9fb283dcc5319e564
Original commit hash: 5a2baf157002f9a71d147bbd4778ce1021ae1c0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitDxeFsp.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: b673457cc0bac060e14ce601510e2f863d148322 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:08 -0700 
-------------------------------------------------------------------------------- 
Calculation for mapping PRM Size to corresponding EPC Size

Update formula for EPC size

Hsd-es-id: 1409391273
Original commit date: 2019-07-24 16:59:24 -0700
Change-Id: I78228f3bebe793ae700b352eac363b4dc4373172
Original commit hash: 6a12534ad1db363844486c99ffd4118917082050

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c

================================================================================ 
Commit: 4c419e522f03c5b39d37626777e0512ac8593962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:06 -0700 
-------------------------------------------------------------------------------- 

Description: Warm reset fails when PCIe L1 substate is enabled.
Solution: TPoweron Values was not programmed correctly for the CPU PCIe endpoint.
Now corrected the values

Original commit date: 2019-07-31 10:14:46 +0530
Change-Id: I2ad7c356d4d4143f3c337ff60d826361a750897d
Original commit hash: 1af221eb11ff915ce8bf5abc89034adbf8a999d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 75c9daea54935034b31e9c3fe2eeeed5c0381bda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:03 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

2019-08-08 09:39:44 +0000
Original commit date: 2019-08-08 09:39:44 +0000
Original commit hash: e257ce87d4393c727b848c6c862049b166bb9692

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66944647188e7f51cbf3a7bec28cfbadd3290643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:40:00 -0700 
-------------------------------------------------------------------------------- 
Minor Version Increment to v2321.01

Hsd-es-id: NA
Original commit date: 2019-08-05 13:32:51 -0700
Change-Id: I785ce36793a35f5a4d9fede1d70696ab42183e03
Original commit hash: a8dcfd2f0591ac012c620512815bda141ecf6ed0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b84cb56924b2a0af0e328732bb94c36e6eba0535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-09-04 10:39:40 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] SpineGating settings

McMiscSpineGating.EnableSpineGate must remain disabled in ddrioint but should be enabled for LP4 and LP5 post training before
register save restore.

Original commit date: 2019-07-31 17:31:57 -0700
Change-Id: Ic6f9a53112262d8cd0d559a735f5876115502d83
Original commit hash: 19a6ba1ecd0142d42a8fb6eab43c41dd9e2d67e3

-------------------------------------------------------------------------------- 
[Changed Files]
.gitattributes
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Tools/BpmGen/GNUmakefile
ClientCommonPkg/Tools/BpmGen/Makefile
ClientCommonPkg/Tools/KeyEnroll/GNUmakefile
ClientCommonPkg/Tools/KeyEnroll/Makefile
ClientCommonPkg/Tools/nasm/Win32/LICENSE
ClientCommonPkg/Tools/nasm/Win64/LICENSE
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/Include/Txt.inc
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.i
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.inc
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLibNasm.inc
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/x64/Mmx64.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e1_80000038.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e3_81000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e4_8000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_80_706e5_8000000a.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/CPU/UCODE/m_c0_706e0_80000028.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Icl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/TOOLS/Bin2Obj32/Bin2Obj32.pl
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC16/CpuRc16.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/CpuRc32.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Chipset.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/ChipsetNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Platform.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/PlatformNasm.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.i
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCore.inc
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/SecCoreNasm.inc
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.inc
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLibNasm.inc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/Library/SecSaLib/Ia32/SecSaLib.inc
ClientSiliconPkg/Docs/PackagesRevision.md
ClientSiliconPkg/Tools/GenNvs/ReadMe.md
TGL_SIC_TEMP
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Ecdt/Ecdt.act
TigerLakeBoardPkg/Acpi/AcpiTables/Facs/Facs.act
TigerLakeBoardPkg/Acpi/AcpiTables/Fadt/Fadt6.1.act
TigerLakeBoardPkg/Acpi/AcpiTables/Hpet/Hpet.act
TigerLakeBoardPkg/Acpi/AcpiTables/Madt/Madt.act
TigerLakeBoardPkg/Acpi/AcpiTables/Mcfg/Mcfg.act
TigerLakeBoardPkg/BiosId.env
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/Features/Setup/Include/Dsc/SetupDxe.dsc
TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupDxe.fdf
TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
TigerLakeBoardPkg/Features/Setup/Include/Fdf/SetupPei.fdf
TigerLakeBoardPkg/Include/Fdf/CoreUefiBootInclude.fdf
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/PrepareBaseTools.cmd
TigerLakeBoardPkg/ReadMe.md
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
TigerLakeFspBinPkg/TigerLakeFspPcds.dsc
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/FspBuildSteps.md
TigerLakeFspPkg/FspHeader/FspHeader.aslc
TigerLakeFspPkg/Tools/Catalog/build_rule.template_Catalog
TigerLakeOpenBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeOpenBoardPkg/PrepareBaseTools.cmd
TigerLakeOpenBoardPkg/ReadMe.md
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Lpit/Lpit.act
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Security/Wsmt/Wsmt.act
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/Wdat/Wdat.act
TigerLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
TigerLakePlatSamplePkg/Features/Cmos/Include/CmosMap.equ
TigerLakePlatSamplePkg/Tools/ChangeBiosRegionSize.ps1
TigerLakePlatSamplePkg/Tools/Conf/build_rule.template_Catalog
TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
branch.txt
