# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_12.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../project_12.srcs/sources_1/ip/Inst_ROM/sim/Inst_ROM.v" \
"../../../../project_12.srcs/sources_1/new/ALU.v" \
"../../../../project_12.srcs/sources_1/new/CPU.v" \
"../../../../project_12.srcs/sources_1/new/OP_Func.v" \
"../../../../project_12.srcs/sources_1/new/PC.v" \
"../../../../project_12.srcs/sources_1/new/REGS_ALU.v" \
"../../../../project_12.srcs/sources_1/new/output_val.v" \
"../../../../project_12.srcs/sim_1/new/CPU_TEST.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
