

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    1 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              3072:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      owf # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_reg_sharing_approach                    4 # Approach used register sharing (default=3)
-gpgpu_reg_share_thersh_hold                  0.1 # Thresh hold factor used for sharing (default=0.5)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  114 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat             5000000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 575.0:575.0:575.0:750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    0 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    1 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 575000000.000000:575000000.000000:575000000.000000:750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000173913043478:0.00000000173913043478:0.00000000173913043478:0.00000000133333333333
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25
ab3778937a18a2a07ea2542ed27222a6  /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=laplace3d.cu
self exe links to: /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS
Running md5sum using "md5sum /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/vishwesh/Desktop/Register_Sharing_Pbm/ispass2009-benchmarks/bin/release/LPS > _cuobjdump_complete_output_r0xFkl"
Parsing file _cuobjdump_complete_output_r0xFkl
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: laplace3d.cu
Done parsing!!!
GPGPU-Sim: WARNING: Capability >= 20 are not supported in PTXPlus
	Setting forced_max_capability to 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x403b00, fat_cubin_handle = 1
GPGPU-Sim PTX: converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: DONE converting EMBEDDED .ptx file to ptxplus 
GPGPU-Sim PTX: allocating constant region for "constant1_Z13GPU_laplace3diiiiPfS_" from 0x100 to 0x114 (global memory space) 1
GPGPU-Sim PTX: PTX uses two scalar type intruction with literal operand.
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Warning detected predicated return/exit.
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:63) @$p0.eq bra l0x00000178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (_1.ptx:67) @$p0.ne bra l0x000000a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x098 (_1.ptx:71) bra l0x000000f0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (_1.ptx:82) l0x000000f0: shl.u32 $r5, $r5, 0x00000005;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (_1.ptx:99) bra l0x00000190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (_1.ptx:103) l0x00000190: and.u16 $r2.lo, $r2.hi, constant1_Z13GPU_laplace3diiiiPfS_[0x0000];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:114) @$p0.eq bra l0x00000220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220 (_1.ptx:122) l0x00000220: set.ne.s32.s32 $p1/$r4, $r8, $r124;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a8 (_1.ptx:139) @$p1.ne bra l0x00000318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x318 (_1.ptx:154) l0x00000318: nop;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x328 (_1.ptx:156) @$p0.eq bra l0x000003a0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (_1.ptx:172) l0x000003a0: nop;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3c0 (_1.ptx:176) @$p1.ne bra l0x000004b0;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (_1.ptx:207) l0x000004b0: nop;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d8 (_1.ptx:179) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3e8 (_1.ptx:181) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f8 (_1.ptx:183) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x408 (_1.ptx:185) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x418 (_1.ptx:187) @$p1.ne bra l0x00000430;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x428 (_1.ptx:189) @$p1.ne bra l0x00000448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x440 (_1.ptx:192) bra l0x00000498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:204) l0x00000498: shl.u32 $r4, $r0, 0x00000002;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4d0 (_1.ptx:211) @$p1.ne bra l0x00000298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:212) nop;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_QrQCPQ"
Running: cat _ptx_QrQCPQ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Pz3Akm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Pz3Akm --output-file  /dev/null 2> _ptx_QrQCPQinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=4080, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_QrQCPQ _ptx2_Pz3Akm _ptx_QrQCPQinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.

Grid dimensions: 256 x 256 x 100
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim PTX: cudaMallocPitch (width = 1024)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

Copy u1 to device: 436.631989 (ms) 

 dimGrid  = 8 32 1 
 dimBlock = 32 8 1 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403b00 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13GPU_laplace3diiiiPfS_' to stream 0, gridDim= (8,32,1) blockDim = (32,8,1) 
kernel '_Z13GPU_laplace3diiiiPfS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
GPGPU-Sim uArch: CTA/core = 10, limited by: regs
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13GPU_laplace3diiiiPfS_'
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 8 initialized @(9,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 9 initialized @(10,0)
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 9 initialized @(10,0)
GPGPU-Sim PTX: WARNING (_1.ptx:87) ** reading undefined register '$r124' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: Shader 8 finished CTA #0 (167005,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(167006,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (167182,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(167183,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (168000,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(168001,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (169560,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(169561,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (170235,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(170236,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (170282,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(170283,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (170362,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(170363,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (170526,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(170527,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (173474,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(173475,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (173655,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(173656,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (173752,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(173753,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (174671,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(174672,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (174891,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(174892,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (175542,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(175543,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (175587,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(175588,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (175805,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(175806,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (178416,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(178417,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (178421,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(178422,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (178538,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(178539,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (178657,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(178658,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (178775,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(178776,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (179493,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(179494,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (181155,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(181156,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (182182,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(182183,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (187123,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(187124,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (187540,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(187541,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (187576,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(187577,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (188316,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(188317,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (200296,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(200297,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (200890,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(200891,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (201108,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(201109,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (201926,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(201927,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (205286,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(205287,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (205595,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(205596,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (208152,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(208153,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (208320,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(208321,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (210228,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(210229,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (210448,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(210449,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (212702,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(212703,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (214044,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(214045,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (219292,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(219293,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (219384,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(219385,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (226608,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(226609,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (227411,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(227412,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (227627,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(227628,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (228594,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(228595,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (229202,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(229203,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (232720,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(232721,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (233172,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(233173,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (234656,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(234657,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (235044,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(235045,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (247024,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(247025,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (248082,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(248083,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (250598,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(250599,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (251150,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(251151,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (260813,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(260814,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (264998,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(264999,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (279558,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(279559,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (279619,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(279620,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (284087,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(284088,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (293613,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(293614,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (301932,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(301933,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (303783,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(303784,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (305586,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(305587,0)
GPGPU-Sim uArch: Shader 5 finished CTA #8 (309807,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 8 initialized @(309808,0)
GPGPU-Sim uArch: Shader 13 finished CTA #8 (311635,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 8 initialized @(311636,0)
GPGPU-Sim uArch: Shader 7 finished CTA #8 (312299,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 8 initialized @(312300,0)
GPGPU-Sim uArch: Shader 12 finished CTA #8 (313221,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 8 initialized @(313222,0)
GPGPU-Sim uArch: Shader 6 finished CTA #8 (316173,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 8 initialized @(316174,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (337847,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(337848,0)
GPGPU-Sim uArch: Shader 3 finished CTA #8 (338813,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 8 initialized @(338814,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (339043,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(339044,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (339629,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(339630,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (339835,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(339836,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (341501,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(341502,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (341614,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(341615,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (342859,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(342860,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (343463,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(343464,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (344426,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(344427,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (344724,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(344725,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (345050,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(345051,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (345430,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(345431,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (345505,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(345506,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (345508,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(345509,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (345586,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(345587,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (347548,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(347549,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (356110,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(356111,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (357741,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(357742,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358515,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(358516,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (358885,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(358886,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (359285,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(359286,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359520,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(359521,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (359807,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(359808,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (360043,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(360044,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (360096,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360097,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (361583,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(361584,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (367678,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(367679,0)
GPGPU-Sim uArch: Shader 2 finished CTA #8 (371208,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  2, cta: 8 initialized @(371209,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (380219,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(380220,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (380267,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(380268,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (381130,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(381131,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (381695,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(381696,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (392233,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(392234,0)
GPGPU-Sim uArch: Shader 11 finished CTA #8 (422347,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 11, cta: 8 initialized @(422348,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (437140,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(437141,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (437208,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(437209,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (438366,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(438367,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (441440,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(441441,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (441588,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(441589,0)
GPGPU-Sim uArch: Shader 5 finished CTA #9 (444200,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 9 initialized @(444201,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (452220,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(452221,0)
GPGPU-Sim uArch: Shader 12 finished CTA #9 (452635,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core: 12, cta: 9 initialized @(452636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (455348,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(455349,0)
GPGPU-Sim uArch: Shader 8 finished CTA #9 (455657,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  8, cta: 9 initialized @(455658,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (456878,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(456879,0)
GPGPU-Sim uArch: Shader 6 finished CTA #9 (461963,0), 9 CTAs running
Shared mode is : 1
GPGPU-Sim uArch: core:  6, cta: 9 initialized @(461964,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463556,0), 9 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #9 (463716,0), 9 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (466678,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (466755,0), 9 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #9 (467719,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (468259,0), 9 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (486268,0), 9 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (502461,0), 9 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #9 (502763,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (503054,0), 9 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (503590,0), 9 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (506102,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (509763,0), 9 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (516070,0), 8 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (516392,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (516576,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (517068,0), 8 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (518198,0), 8 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (518722,0), 8 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (519094,0), 8 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (519514,0), 9 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (519873,0), 9 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (520137,0), 9 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (520501,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (522201,0), 8 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (522908,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (523006,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (528321,0), 8 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (528882,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (529081,0), 8 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #9 (529453,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (532690,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (532859,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (533943,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (535181,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #8 (539647,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (540152,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (540321,0), 8 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (540740,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #8 (541111,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541313,0), 8 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (541928,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (541999,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (542211,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (543076,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (544185,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (546306,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (546437,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #8 (548101,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (557544,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #8 (560910,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (563796,0), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (564277,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (569355,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (569621,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (570491,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #8 (574756,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (580263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #9 (585436,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (586190,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #9 (592876,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #8 (597405,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (599447,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (599839,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #9 (600037,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (607252,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (607893,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #9 (609293,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #9 (609662,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (610965,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #9 (619922,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (636374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (647994,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (648375,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (648825,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (655039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (660083,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (660587,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (662643,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (662854,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (663428,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (664738,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (680693,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (681479,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (681978,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (682903,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (688574,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (691861,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (693063,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (693101,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (693289,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (703452,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (704192,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (704443,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (704835,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (705135,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (705248,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (707395,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (707707,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #8 (711956,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (713506,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (715341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #8 (715608,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (717887,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (720185,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (722758,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (723474,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #8 (723787,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #8 (726189,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (732423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (734108,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (735223,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (745927,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (747471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #8 (755669,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (759869,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (759871,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (759960,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (764349,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (764597,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 10 finished CTA #7 (765084,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (765106,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #8 (765487,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (773242,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #8 (774152,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 1 finished CTA #7 (776872,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 0 finished CTA #7 (781402,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 8 finished CTA #9 (785549,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (789454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #6 (789548,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (789721,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 6 finished CTA #9 (793460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #9 (796527,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #9 (796659,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (804467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (809514,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #8 (810020,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (813816,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (815098,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (816411,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13GPU_laplace3diiiiPfS_').
GPGPU-Sim uArch: GPU detected kernel '_Z13GPU_laplace3diiiiPfS_' finished on shader 5.
kernel_name = _Z13GPU_laplace3diiiiPfS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 816412
gpu_sim_insn = 356907776
gpu_ipc =     437.1663
gpu_tot_sim_cycle = 816412
gpu_tot_sim_insn = 356907776
gpu_tot_ipc =     437.1663
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 730990
gpu_stall_icnt2sh    = 4136896
gpu_total_sim_rate=474611

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6993736
	L1I_total_cache_misses = 3034
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5001
L1D_cache:
	L1D_cache_core[0]: Access = 63400, Miss = 63400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 275757
	L1D_cache_core[1]: Access = 64200, Miss = 64200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 270849
	L1D_cache_core[2]: Access = 62100, Miss = 62100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 255360
	L1D_cache_core[3]: Access = 64800, Miss = 64800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284990
	L1D_cache_core[4]: Access = 62300, Miss = 62300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 272194
	L1D_cache_core[5]: Access = 69900, Miss = 69900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 260793
	L1D_cache_core[6]: Access = 68200, Miss = 68200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 228829
	L1D_cache_core[7]: Access = 65100, Miss = 65098, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 243761
	L1D_cache_core[8]: Access = 65700, Miss = 65693, Miss_rate = 1.000, Pending_hits = 1, Reservation_fails = 248204
	L1D_cache_core[9]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 252703
	L1D_cache_core[10]: Access = 63400, Miss = 63400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 249675
	L1D_cache_core[11]: Access = 65400, Miss = 65400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 296242
	L1D_cache_core[12]: Access = 65900, Miss = 65900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 267281
	L1D_cache_core[13]: Access = 59600, Miss = 59600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 238691
	L1D_total_cache_accesses = 904400
	L1D_total_cache_misses = 904391
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 1
	L1D_total_cache_reservation_fails = 3645329
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.064
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 699591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3589395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 55934
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6990702
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3034
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5001
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 
distro:
22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 22068, 22068, 22095, 17499, 17499, 17499, 17499, 17499, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 7556, 7556, 7565, 6033, 6033, 6033, 6033, 6033, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14512, 14512, 14530, 11466, 11466, 11466, 11466, 11466, 14812, 14812, 14830, 11766, 11766, 11766, 11766, 11766, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 7256, 7256, 7265, 5733, 5733, 5733, 5733, 5733, 
gpgpu_n_tot_thrd_icount = 416711680
gpgpu_n_tot_w_icount = 13022240
gpgpu_n_stall_shd_mem = 4064929
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 699591
gpgpu_n_mem_write_global = 204800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8586000
gpgpu_n_store_insn = 6553600
gpgpu_n_shmem_insn = 58069600
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4064929
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6629476	W0_Idle:86290	W0_Scoreboard:2231522	W1:153600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:6000	W10:90000	W11:0	W12:768	W13:0	W14:0	W15:0	W16:0	W17:0	W18:18000	W19:0	W20:278192	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1009656	W32:11466024
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5596728 {8:699591,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27852800 {136:204800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95144376 {136:699591,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1638400 {8:204800,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1064884 n_nop=694420 n_act=43385 n_pre=43369 n_req=141855 n_rd=215442 n_write=68268 bw_util=0.5328
n_activity=1009135 dram_eff=0.5623
bk0: 10778a 835621i bk1: 12484a 807320i bk2: 14110a 793766i bk3: 14384a 776496i bk4: 13166a 792332i bk5: 13538a 788054i bk6: 12136a 795521i bk7: 15142a 747906i bk8: 13902a 792731i bk9: 14420a 777714i bk10: 11754a 817185i bk11: 12006a 815003i bk12: 13932a 786404i bk13: 16186a 746204i bk14: 13904a 770451i bk15: 13600a 774846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.5896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1064884 n_nop=683288 n_act=45636 n_pre=45620 n_req=145170 n_rd=222072 n_write=68268 bw_util=0.5453
n_activity=1026108 dram_eff=0.5659
bk0: 11858a 803149i bk1: 11824a 809943i bk2: 16042a 752429i bk3: 13516a 785996i bk4: 15108a 765506i bk5: 12894a 792306i bk6: 13886a 748776i bk7: 14250a 762446i bk8: 15836a 755615i bk9: 12290a 808832i bk10: 13056a 796318i bk11: 12388a 808555i bk12: 15772a 742419i bk13: 14370a 767145i bk14: 15988a 734733i bk15: 12994a 783355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.78622
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1064884 n_nop=691868 n_act=44695 n_pre=44679 n_req=141821 n_rd=215374 n_write=68268 bw_util=0.5327
n_activity=1010518 dram_eff=0.5614
bk0: 12404a 805462i bk1: 10744a 827764i bk2: 14826a 769992i bk3: 14496a 783536i bk4: 13384a 787569i bk5: 12984a 786626i bk6: 14428a 751358i bk7: 12072a 794848i bk8: 14060a 780006i bk9: 13774a 786826i bk10: 12624a 803362i bk11: 11836a 816624i bk12: 16110a 748123i bk13: 14286a 778728i bk14: 13870a 770956i bk15: 13476a 778472i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.6042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x831ff300, atomic=0 1 entries : 0x7f05a7600010 :  mf: uid=11753265, sid05:w52, part=3, addr=0x831ff300, load , size=128, unknown  status = IN_PARTITION_DRAM (816402), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1064884 n_nop=681226 n_act=46656 n_pre=46640 n_req=145181 n_rd=222094 n_write=68268 bw_util=0.5453
n_activity=1025831 dram_eff=0.5661
bk0: 11794a 815636i bk1: 12184a 795433i bk2: 13402a 788078i bk3: 16094a 741334i bk4: 13010a 790596i bk5: 14368a 767196i bk6: 13646a 766445i bk7: 14366a 736578i bk8: 12220a 805778i bk9: 15764a 751781i bk10: 12780a 803765i bk11: 12982a 796588i bk12: 14658a 769860i bk13: 16234a 734774i bk14: 13076a 781236i bk15: 15516a 745598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.6841
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1064884 n_nop=694898 n_act=43164 n_pre=43148 n_req=141837 n_rd=215410 n_write=68264 bw_util=0.5328
n_activity=1010408 dram_eff=0.5615
bk0: 10852a 833016i bk1: 13144a 791463i bk2: 14386a 794540i bk3: 14734a 766252i bk4: 12986a 790078i bk5: 12940a 790519i bk6: 12036a 799091i bk7: 15166a 739084i bk8: 13998a 796034i bk9: 14146a 779993i bk10: 11744a 822189i bk11: 12084a 809037i bk12: 14018a 789584i bk13: 15738a 746274i bk14: 13666a 777428i bk15: 13772a 772318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.71884
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x831ffb00, atomic=0 1 entries : 0x7f05a7541d00 :  mf: uid=11753266, sid05:w54, part=5, addr=0x831ffb00, load , size=128, unknown  status = IN_PARTITION_DRAM (816408), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1064884 n_nop=684258 n_act=45189 n_pre=45173 n_req=145132 n_rd=222000 n_write=68264 bw_util=0.5452
n_activity=1025073 dram_eff=0.5663
bk0: 12036a 805712i bk1: 12422a 803158i bk2: 16124a 754230i bk3: 13594a 784714i bk4: 14678a 774257i bk5: 12520a 794152i bk6: 14012a 752626i bk7: 13944a 755334i bk8: 15810a 761881i bk9: 12258a 806240i bk10: 12782a 805187i bk11: 12416a 804699i bk12: 16132a 744577i bk13: 14474a 764543i bk14: 15908a 747543i bk15: 12890a 780751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.63024

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70096, Miss = 51841, Miss_rate = 0.740, Pending_hits = 1594, Reservation_fails = 4848
L2_cache_bank[1]: Access = 80664, Miss = 55880, Miss_rate = 0.693, Pending_hits = 2345, Reservation_fails = 10672
L2_cache_bank[2]: Access = 80696, Miss = 58773, Miss_rate = 0.728, Pending_hits = 2288, Reservation_fails = 18284
L2_cache_bank[3]: Access = 70066, Miss = 52263, Miss_rate = 0.746, Pending_hits = 1872, Reservation_fails = 3757
L2_cache_bank[4]: Access = 80691, Miss = 55853, Miss_rate = 0.692, Pending_hits = 2295, Reservation_fails = 8135
L2_cache_bank[5]: Access = 70066, Miss = 51834, Miss_rate = 0.740, Pending_hits = 1654, Reservation_fails = 6002
L2_cache_bank[6]: Access = 70096, Miss = 52293, Miss_rate = 0.746, Pending_hits = 1860, Reservation_fails = 3852
L2_cache_bank[7]: Access = 80666, Miss = 58754, Miss_rate = 0.728, Pending_hits = 2295, Reservation_fails = 22185
L2_cache_bank[8]: Access = 70094, Miss = 51843, Miss_rate = 0.740, Pending_hits = 1681, Reservation_fails = 5045
L2_cache_bank[9]: Access = 80664, Miss = 55862, Miss_rate = 0.693, Pending_hits = 2311, Reservation_fails = 9828
L2_cache_bank[10]: Access = 80666, Miss = 58741, Miss_rate = 0.728, Pending_hits = 2235, Reservation_fails = 19171
L2_cache_bank[11]: Access = 70066, Miss = 52259, Miss_rate = 0.746, Pending_hits = 1844, Reservation_fails = 3751
L2_total_cache_accesses = 904531
L2_total_cache_misses = 656196
L2_total_cache_miss_rate = 0.7255
L2_total_cache_pending_hits = 24274
L2_total_cache_reservation_fails = 115530
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 223961
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24244
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 451386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 85696
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 204800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29230
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 100
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 604
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.268

icnt_total_pkts_mem_to_simt=3703455
icnt_total_pkts_simt_to_mem=1723731
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.5358
	minimum = 6
	maximum = 492
Network latency average = 19.4136
	minimum = 6
	maximum = 464
Slowest packet = 641119
Flit latency average = 15.8301
	minimum = 6
	maximum = 464
Slowest flit = 1922915
Fragmentation average = 0.0644776
	minimum = 0
	maximum = 368
Injected packet rate average = 0.0852257
	minimum = 0.0730146 (at node 13)
	maximum = 0.0988423 (at node 16)
Accepted packet rate average = 0.0852257
	minimum = 0.0730146 (at node 13)
	maximum = 0.0988423 (at node 16)
Injected flit rate average = 0.255677
	minimum = 0.139648 (at node 13)
	maximum = 0.410587 (at node 16)
Accepted flit rate average= 0.255677
	minimum = 0.169437 (at node 17)
	maximum = 0.349762 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.5358 (1 samples)
	minimum = 6 (1 samples)
	maximum = 492 (1 samples)
Network latency average = 19.4136 (1 samples)
	minimum = 6 (1 samples)
	maximum = 464 (1 samples)
Flit latency average = 15.8301 (1 samples)
	minimum = 6 (1 samples)
	maximum = 464 (1 samples)
Fragmentation average = 0.0644776 (1 samples)
	minimum = 0 (1 samples)
	maximum = 368 (1 samples)
Injected packet rate average = 0.0852257 (1 samples)
	minimum = 0.0730146 (1 samples)
	maximum = 0.0988423 (1 samples)
Accepted packet rate average = 0.0852257 (1 samples)
	minimum = 0.0730146 (1 samples)
	maximum = 0.0988423 (1 samples)
Injected flit rate average = 0.255677 (1 samples)
	minimum = 0.139648 (1 samples)
	maximum = 0.410587 (1 samples)
Accepted flit rate average = 0.255677 (1 samples)
	minimum = 0.169437 (1 samples)
	maximum = 0.349762 (1 samples)
Injected packet size average = 3 (1 samples)
Accepted packet size average = 3 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 32 sec (752 sec)
gpgpu_simulation_rate = 474611 (inst/sec)
gpgpu_simulation_rate = 1085 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

1x GPU_laplace3d: 751176.250000 (ms) 

Copy u2 to host: 366.860992 (ms) 

1x Gold_laplace3d: 12.984000 (ms) 
 

 rms error = 0.000000 
CUDA_SAFE_CALL( cudaFree(d_u1) );
CUDA_SAFE_CALL( cudaFree(d_u2) );
free(h_u1);
free(h_u2);
free(h_u3);

Press ENTER to exit...
