
*** Running vivado
    with args -log ArchivodeRegistros.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ArchivodeRegistros.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ArchivodeRegistros.tcl -notrace
Command: synth_design -top ArchivodeRegistros -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6468 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 446.590 ; gain = 151.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ArchivodeRegistros' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:13]
	Parameter n bound to: 3 - type: integer 
	Parameter t bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'BarrelShifter' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/BarrelShifter.vhd:4' bound to instance 'barrel_S' of component 'BarrelShifter' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:59]
INFO: [Synth 8-638] synthesizing module 'BarrelShifter' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/BarrelShifter.vhd:13]
	Parameter n bound to: 3 - type: integer 
	Parameter t bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BarrelShifter' (1#1) [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/BarrelShifter.vhd:13]
INFO: [Synth 8-3491] module 'Demux' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Demux.vhd:4' bound to instance 'dmux' of component 'Demux' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Demux' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Demux.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Demux' (2#1) [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Demux.vhd:10]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Registro' (3#1) [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:10]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Registro.vhd:4' bound to instance 'reg' of component 'Registro' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:73]
INFO: [Synth 8-3491] module 'Multiplexor_16ch' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Multiplexor_16ch.vhd:4' bound to instance 'mux1' of component 'Multiplexor_16ch' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:81]
INFO: [Synth 8-638] synthesizing module 'Multiplexor_16ch' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Multiplexor_16ch.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Multiplexor_16ch' (4#1) [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Multiplexor_16ch.vhd:25]
INFO: [Synth 8-3491] module 'Multiplexor_16ch' declared at 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/Multiplexor_16ch.vhd:4' bound to instance 'mux2' of component 'Multiplexor_16ch' [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'ArchivodeRegistros' (5#1) [C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.srcs/sources_1/new/ArchivodeRegistros.vhd:13]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 510.398 ; gain = 215.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.398 ; gain = 215.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 510.398 ; gain = 215.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 510.398 ; gain = 215.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 114   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ArchivodeRegistros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module BarrelShifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 98    
Module Demux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module Registro 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     2|
|3     |LUT3  |    74|
|4     |LUT4  |     4|
|5     |LUT5  |    32|
|6     |LUT6  |   160|
|7     |MUXF7 |    64|
|8     |FDCE  |   256|
|9     |IBUF  |    37|
|10    |OBUF  |    32|
+------+------+------+

Report Instance Areas: 
+------+-----------------+------------+------+
|      |Instance         |Module      |Cells |
+------+-----------------+------------+------+
|1     |top              |            |   662|
|2     |  dmux           |Demux       |    13|
|3     |  \regs[0].reg   |Registro    |    16|
|4     |  \regs[10].reg  |Registro_0  |    16|
|5     |  \regs[11].reg  |Registro_1  |    80|
|6     |  \regs[12].reg  |Registro_2  |    16|
|7     |  \regs[13].reg  |Registro_3  |    16|
|8     |  \regs[14].reg  |Registro_4  |    16|
|9     |  \regs[15].reg  |Registro_5  |    49|
|10    |  \regs[1].reg   |Registro_6  |    16|
|11    |  \regs[2].reg   |Registro_7  |    16|
|12    |  \regs[3].reg   |Registro_8  |   209|
|13    |  \regs[4].reg   |Registro_9  |    16|
|14    |  \regs[5].reg   |Registro_10 |    17|
|15    |  \regs[6].reg   |Registro_11 |    16|
|16    |  \regs[7].reg   |Registro_12 |    48|
|17    |  \regs[8].reg   |Registro_13 |    16|
|18    |  \regs[9].reg   |Registro_14 |    16|
+------+-----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 724.594 ; gain = 429.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 785.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 785.227 ; gain = 490.156
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 785.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User-Pc/Documents/Arquitectura/Practica_6/Practica_6.runs/synth_1/ArchivodeRegistros.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ArchivodeRegistros_utilization_synth.rpt -pb ArchivodeRegistros_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  1 22:04:44 2020...
