#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec 13 14:36:35 2023
# Process ID: 10560
# Current directory: C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24284 C:\Repos\UG3-HeadWornUnit-V2-Firmware\rhd\rhd.xpr
# Log file: C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/vivado.log
# Journal file: C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd\vivado.jou
# Running On: GramForGram, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16847 MB
#-----------------------------------------------------------
start_gui
open_project C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.xpr
open_bd_design {C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.srcs/sources_1/bd/rhd_axi_tb/rhd_axi_tb.bd}
update_module_reference rhd_axi_tb_rhd_axi_0_0
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target Simulation [get_files C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.srcs/sources_1/bd/xpm_cdc_1bit/xpm_cdc_1bit.bd]
generate_target Simulation [get_files C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.srcs/sources_1/bd/rhd_axi_tb/rhd_axi_tb.bd]
export_ip_user_files -of_objects [get_files C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.srcs/sources_1/bd/rhd_axi_tb/rhd_axi_tb.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.srcs/sources_1/bd/rhd_axi_tb/rhd_axi_tb.bd] -directory C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/sim_scripts -ip_user_files_dir C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files -ipstatic_source_dir C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.cache/compile_simlib/modelsim} {questa=C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.cache/compile_simlib/questa} {riviera=C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.cache/compile_simlib/riviera} {activehdl=C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhd/rhd.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source rhd_axi_tb_wrapper_tb.tcl
open_wave_config {C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhd/rhd_axi_tb_wrapper_tb_behav.wcfg}
run all
open_project C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.xpr
close_project
close_sim
close_project
open_project C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.xpr
open_bd_design {C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.srcs/sources_1/bd/rhs_axi_tb/rhs_axi_tb.bd}
update_compile_order -fileset sources_1
update_module_reference {rhs_axi_tb_rhd_headstage_slave_0_0 rhs_axi_tb_rhd_headstage_slave_1_0}
update_module_reference rhs_axi_tb_rhs_axi_0_0
generate_target Simulation [get_files C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
generate_target Simulation [get_files C:/Repos/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.srcs/sources_1/bd/xpm_cdc_1bit/xpm_cdc_1bit.bd]
