LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
LIBRARY altera ;
USE altera.maxplus2.all ;

ENTITY Q3 IS
	PORT ( A, clk: IN STD_LOGIC ;
		Q3 : OUT STD_LOGIC);
END Q3;

ARCHITECTURE Structure OF Q3 IS
	SIGNAL not_Q,: STD_LOGIC;
BEGIN
	PROCESS(clk, A, B)
		BEGIN
			IF clk = '1' THEN
				Q2 <= aux_Q;
				aux_Q <= B NOR not_Q;
				not_Q <=  A NOR aux_Q;
			END IF;
		END PROCESS;
END Structure;