m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/maker/intelFPGA/20.1/modelsim_ase/bin
vmulti_digit_display
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1754878638
!i10b 1
!s100 cBbW2JV8hTkdgJU@Lfbe:1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IjL1YET[6XM<6KCXcTl5V_2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment
w1754877691
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-Multi-Display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-Multi-Display.sv
!i122 70
L0 1 27
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1754878638.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-Multi-Display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-Multi-Display.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vseven_segment_decoder
R0
R1
!i10b 1
!s100 kS7IM373Hl7Q7:;3l<lFR3
R2
Imej5h70gThUk@TYaK>@^I3
R3
S1
R4
w1754878632
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-7Seg-Decoder.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-7Seg-Decoder.sv
!i122 68
L0 1 40
R5
r1
!s85 0
31
R6
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-7Seg-Decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-7Seg-Decoder.sv|
!i113 1
R7
R8
vtb_multi_digit_display
R0
R1
!i10b 1
!s100 Bcg7PK[^nX78foYEbMHUN1
R2
I?KN:c1^PceEHY8j[d`:Fj3
R3
S1
R4
w1754877327
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TB-Multi-Display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TB-Multi-Display.sv
!i122 71
L0 1 30
R5
r1
!s85 0
31
R6
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TB-Multi-Display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TB-Multi-Display.sv|
!i113 1
R7
R8
vtb_seven_segment_decoder
R0
R1
!i10b 1
!s100 >ZDoBYnYg^c;[dIz6k3720
R2
ImA]4z3e=HK[_00hG0A3Ma1
R3
S1
R4
w1753669971
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TestBench.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TestBench.sv
!i122 69
L0 1 31
R5
r1
!s85 0
31
R6
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TestBench.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TestBench.sv|
!i113 1
R7
R8
