AuthorID,Author,Date,Content,Attachments,Reactions
"169786952432746498","mithro_","2026-02-10T06:10:37.3890000+00:00","What are you working on? LVDS/CML is something that is very interesting to me üôÇ - I would to get us to PCIe eventually.","",""
"190171097910607873","embeddedken","2026-02-10T06:34:07.5310000+00:00","An FPGA with 5V core and 1.8V-3.3V I/O; maybe a test gigabit transceiver for proving out SGMII or PCIe x1 Gen1 physical-layer capability.
I think 2.5 Gbps may be almost within the realm of reach for half-rate architecture; solid PLL and CDR would be the limiting factors.","",""
"169786952432746498","mithro_","2026-02-10T06:34:54.1120000+00:00","Have you seen https://bit.ly/open-pipe-talk ?","",""
"190171097910607873","embeddedken","2026-02-10T06:35:02.0530000+00:00","The associated PIPE interface and Hard IP would be quite a technical challenge; possible greater than PMA development","",""
"169786952432746498","mithro_","2026-02-10T06:35:06.9640000+00:00","Also have you seen @Leo Moser (mole99)'s FPGA?","",""
"169786952432746498","mithro_","2026-02-10T06:35:30.4200000+00:00","@EmbeddedKen - If you get me the SERDES, I can get you the PIPE and reset of the stack","","ü•≥ (1)"
"190171097910607873","embeddedken","2026-02-10T06:36:31.6650000+00:00","I do have a PCIe serial logic analyzer for decoding DLLPs and TLPs; which could help with silicon bring-up and have extensive experience debugging PCIe for FPGAs.","",""
"190171097910607873","embeddedken","2026-02-10T06:37:08.0140000+00:00","I'll see what I can do- I'm not an analog wizard; I think PLL/CDR will be the most challenging","",""
"169786952432746498","mithro_","2026-02-10T06:37:42.8040000+00:00","@EmbeddedKen - @enite and the openfasoc project where working on high quality PLL and CDR structures for SERDES in the past, I have no idea were they ended up getting too. There is some very out of date stuff in https://bit.ly/goog-analog","",""
"169786952432746498","mithro_","2026-02-10T06:38:28.0250000+00:00","Their general approach was to write generators so they could eventually tape out like 50 variants to find the best solution.","",""
"169786952432746498","mithro_","2026-02-10T06:38:48.2850000+00:00","@EmbeddedKen - If we could do the slowest USB3 speed, that would be pretty epic.","",""
"190171097910607873","embeddedken","2026-02-10T06:39:30.0500000+00:00","One of the first PCIe Gen1 devices was on 180nm- which provides some additional hope. 2.5Gbps is definitely pushing the limits of the process node.","",""
"169786952432746498","mithro_","2026-02-10T06:39:52.2460000+00:00","This group is one I know attempting to do some stuff -> https://github.com/chili-chips-ba/openPCIE","",""
"169786952432746498","mithro_","2026-02-10T06:40:19.5790000+00:00","@EmbeddedKen - https://github.com/mithro/open-pcie-status","",""
"190171097910607873","embeddedken","2026-02-10T06:40:49.1760000+00:00","I thought SuperSpeed started at 5Gbps... that is probably well out of reach.","",""
"190171097910607873","embeddedken","2026-02-10T06:41:10.6330000+00:00","Awesome info- I'll dive into these","",""
"190171097910607873","embeddedken","2026-02-10T06:41:54.2850000+00:00","Amazing to think there's others out there working on PIPE üëè","",""
"169786952432746498","mithro_","2026-02-10T06:56:52.7580000+00:00","@EmbeddedKen - But yeah, high performance IO would be a great step, even if initially it starts at like 250MHz and then we slowly improve until we can get the 1.5GHz (or is it just 1 GHz, I've forgotten?) needed.","",""
"190171097910607873","embeddedken","2026-02-10T07:02:11.8900000+00:00","480Mbps for USB2 HS (UTMI)
1.25Gbps for 1000BASE-X/SGMII (GMII)
2.5Gbps for PCIe Gen1 (PIPE)
5.0Gbps for PCIe Gen2 / USB3 SS (PIPE)","",""
"323371864074485771","mole99","2026-02-10T07:14:55.6220000+00:00","Cool! Which tools are you targeting for synthesis and PnR? FABulous uses Yosys and nextpnr.","",""
