The purpose of this first test is to set up the input and output FIFOs and ensure that data can be successfully read from the input FIFOs to RAM modules via the memory controller/loader.
