<!--  <HTML>  -->
    
    <h1 class="c24"><span class="c21">Session 01</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N001</span></p>
    <p class="c1"><span class="c17">Analog and Mixed Signal I</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Pallab Dasgupta, India IIT Kharagpur</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c44" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c15" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Gyrator-C based Bandpass Filter with Improved Dynamic Range for Fully Integrated RF Front-end</span></p>
                    <p class="c0"><span class="c10">Lakshmi N S and Bhaskar M</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c44" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c15" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Replica-Based Low Drop-Out Voltage Regulator with Assistant Power Transistors for Digital VLSI Systems</span></p>
                    <p class="c0"><span class="c10">Yang Nan, Chenchang Zhan, Guanhua Wang, Linjun He and Han Li</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c44" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c15" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A High-Efficient Current-Mode PWM DC-DC Buck Converter Using Dynamic Frequency Scaling </span></p>
                    <p class="c0"><span class="c10">Ankit Rehani, Sujay Deb, Pydi Ganga Bahubalindruni, Bhavin Odedara and Srikanth Bojja</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 02</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N002</span></p>
    <p class="c1"><span class="c17">Digital Circuits and FPGA based Design I</span></p>
    <p class="c16"><span>Chair: </span><span class="c26">        </span><span class="c26 c10">Mingjie Lin, University of Central Florida        </span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c9" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c28" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Achieving Low Power Classification with Classifier Ensemble</span></p>
                    <p class="c0"><span class="c2">Fanglei Hu, Min Zhang and Hailong Jiao</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c9" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c28" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Power-efficient Hybrid Architecture Design for Image Recognition using CNNs</span></p>
                    <p class="c0"><span class="c2">Jinhang Choi, Srivatsa Srinivasa, Yasuki Tanabe, Jack Sampson and Vijaykrishnan Narayanan</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c9" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c28" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Towards Budget-Driven Hardware Optimization for Deep Convolutional Neural Networks using Stochastic Computing</span></p>
                    <p class="c0"><span class="c2">Zhe Li, Ji Li, Ao Ren, Caiwen Ding, Jeffrey Draper, Qinru Qiu, Bo Yuan and Yanzhi Wang</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 03</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N003</span></p>
    <p class="c1"><span class="c17">Testing, Reliability, and Fault-Tolerance I</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Rung-Bin Lin, Yuan Ze University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c9" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c28" colspan="1" rowspan="1">
                    <p class="c0"><span class="c27 c26">*Fast heuristics for near-optimal signal restoration in post-silicon validation</span></p>
                    <p class="c0"><span class="c2">Xiaobang Liu and Ranga Vemuri</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c9" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c28" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">PGIREM: Reliability-Constrained IR Drop Minimization and Electromigration Assessment of VLSI Power Grid Networks using Cooperative Coevolution </span></p>
                    <p class="c0"><span class="c12 c10">Sukanta Dey, Satyabrata Dash, Sukumar Nandi and Gaurav Trivedi</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c9" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c28" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Silicon Debug with Maximally Expanded Internal Observability using Nearest Neighbor Algorithm</span></p>
                    <p class="c0"><span class="c2">Ankit Jindal, Binod Kumar, Nitish Jindal, Masahiro Fujita and Virendra Singh</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 04</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N001</span></p>
    <p class="c1"><span class="c17">Computer Aided Design and Verification I</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">YongFu Li, Global Foundries</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Application Specific Networks-on-Chip Synthesis: An Energy Efficient Approach</span></p>
                    <p class="c0"><span class="c2">Somayeh Kashi, Ahmad Patooghy, Dara Rahmati, Mahdi Fazeli and Michel Kinsy</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c26">Accurate Models for Optimizing Tapered Microchannel Heat Sinks in 3D ICs</span></p>
                    <p class="c0"><span class="c2">Leslie Hwang, Beomjin Kwon and Martin Wong</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Designing and Benchmarking of Double-Row Height Standard Cells</span></p>
                    <p class="c0"><span class="c2">Yu-Xiang Chiang, Cheng-Wei Tai, Shang-Rong Fang, Kai-Chun Peng, Yuan-Dar Chung, Jin-Kai Yang and Rung-Bin Lin</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 05</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N002</span></p>
    <p class="c1"><span class="c17">Emerging and Post-CMOS Technologies I</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Kang Wang, Beihang University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Dual-Threshold Directed Execution Progress Maximization for Nonvolatile Processors</span></p>
                    <p class="c0"><span class="c13 c12 c10">Dongqin Zhou, Keni Qiu and Yongpan Liu</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c27 c26">*A Comprehensive Electro-Optical Model for Silicon Photonic Switches</span></p>
                    <p class="c0"><span class="c13 c12 c10">Xuanqi Chen, Zhifei Wang, Yi-Shing Chang, Jiang Xu, Peng Yang, Zhehui Wang and Luan H.K. Duong</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">CMOS Gates with Second Function</span></p>
                    <p class="c0"><span class="c13 c12 c10">Jan Nevoral, Richard Ruzicka and Vaclav Simek</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 06</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N003</span></p>
    <p class="c1"><span class="c17">System Design and Security I</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Xiaochen Guo, Lehigh University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Tagless DRAM Cache</span></p>
                    <p class="c0"><span class="c2">S R Swamy Saranam Chongala and Madhu Mutyam</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">CT-Cache: Compressed Tag-Driven Cache Architecture</span></p>
                    <p class="c0"><span class="c2">Haeyoon Cho, Joonho Kong, Arslan Munir and Naresh Kumar Giri</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">High Bandwidth Off-Chip Memory Access Through Hybrid Switching and Inter-Chip Wireless Links</span></p>
                    <p class="c0"><span class="c2">Sri Harsha Gade, Hemanta Kumar Mondal and Sujay Deb</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    
    
    <h1 class="c24"><span class="c21">SPECIAL Session 01</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N001</span></p>
    <p class="c1"><span class="c17">Shall We Jointly Address VLSI Reliability and Security?</span></p>
    <p class="c16"><span>Chair: </span><span class="c5">Qiaoyan Yu, University of New Hampshire, USA; Michel A. Kinsy, Boston University, USA </span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">3:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Investigating Reliability and Security of Integrated Circuits and Systems</span></p>
                    <p class="c0"><span class="c2">Qiaoyan Yu, Zhiming Zhang, and Jaya Dofe.</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Reliability and Security in Non-volatile Processors, Two Sides of the Same Coin</span></p>
                    <p class="c0"><span class="c12 c10">Chengmo Yang, Patrick Cronin, and Yongpan Liu</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Short Survey at the Intersection of Reliability and Security in Processor Architecture Designs</span></p>
                    <p class="c0"><span class="c12 c10">Michel A. Kinsy</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Can Soft Errors Be Handled Securely?</span></p>
                    <p class="c0"><span class="c13 c12 c10">Senwen Kan, Jennifer Dworak</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 07</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c10">N002</span></p>
    <p class="c1"><span class="c17">System Design and Security II</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Zhongfeng Wang, Nanjing University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">3:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c27 c26">*BD-NET: A Multiplication-less DNN with Binarized Depthwise Separable Convolution</span></p>
                    <p class="c0"><span class="c13 c12 c10">Zhezhi He, Shaahin Angizi, Adnan Siraj Rakin and Deliang Fan</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">TaiJiNet : Towards Partial Binarized Convolutional Neural Network for Embedded Systems</span></p>
                    <p class="c0"><span class="c13 c12 c10">Yingjian Ling, Kan Zhong, Yunsong Wu, Duo Liu, Jinting Ren, Renping Liu, Moming Duan, Weichen Liu and Liang Liang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">An ECC-Free MLC STT-RAM based Approximate Memory Design for Multimedia Applications</span></p>
                    <p class="c0"><span class="c13 c12 c10">Zihao Liu, Tao Liu, Jie Guo, Nansong Wu and Wujie Wen</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Robust Timing Attack Countermeasure on Virtual Hardware</span></p>
                    <p class="c0"><span class="c13 c12 c10">Kai Yang, Jungmin Park, Mark Tehranipoor and Swarup Bhunia</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">SPECIAL Session 02</span></h1>
    <p class="c1"><span class="c4">Monday July 09, 2018</span></p>
    <p class="c1"><span class="c10">N003</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">Emerging Computing and Memory Technologies at Post-CMOS Era</span></p>
    <p class="c16"><span>Chair: </span><span class="c5">Liang Shi, Chongqing University; Bei Yu, The Chinese University of Hong Kong</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">3:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Towards Theoretical Cost Limit of Stochastic Number Generators for Stochastic Computing</span></p>
                    <p class="c0"><span class="c13 c12 c10">Meng Yang, Bingzhe Li, David J. Lilja, Bo Yuan, Weikang Qian</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">An Energy-Efficient PIM-Accelerator Simulation Framework</span></p>
                    <p class="c0"><span class="c13 c12 c10">Di Gao, Tianhao Shen, Cheng Zhuo</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Efficient Self-balancing Binary Search Tree for Non-Volatile Memory with Write Asymmetry</span></p>
                    <p class="c0"><span class="c13 c12 c10">Ming-Chang Yang </span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c26">Minimizing the Energy Consumption of MLC STT-RAM Main Memory with Asymmetric Write Energy by Re-designing Cache Management<br></span><span class="c13 c12 c10">Tseng-Yi Chen</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Poster Session </span></h1>
    <p class="c1"><span class="c4">5:30pm ~ 7:10pm, Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N103</span></p>
    <table class="c47">
        <tbody>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P1.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Fully-on-Chip Digitally Assisted LDO Regulator with Improved Regulation and Transient Responses</span></p>
                    <p class="c0"><span class="c12 c10">Han Li, Chenchang Zhan and Ning Zhang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P2.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Novel Asynchronous Analog to Digital Converter for Surveillance Camera Applications</span></p>
                    <p class="c0"><span class="c12 c10">Siddharth Kala, Sunil R., Nithin Kumar Y.B., Vasantha M.H. and Edoardo Bonizzoni</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P3.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">An Integrated MaxFit Genetic Algorithm-SPICE Framework for 2-stage Op-amp Design Automation</span></p>
                    <p class="c0"><span class="c12 c10">Harsha M V and B P Harish</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P4.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Mismatch Resilient 3.5-bit MDAC with MCS-CFCS</span></p>
                    <p class="c0"><span class="c12 c10">Satyajit Mohapatra, Nihar Mohapatra and Hari Gupta</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P5.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Design of Low Power SAR ADC using Clock Retiming</span></p>
                    <p class="c0"><span class="c12 c10">Jalaja S and Vijaya Prakash A M</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P6.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A 375 nA Input Off Current Schmitt Triger LDO for Energy Harvesting IoT Sensors</span></p>
                    <p class="c0"><span class="c12 c10">Koichiro Ishibashi and Shiho Takahashi</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P7.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Precise Duty Cycle Variation Detection and Self-Calibration System for High-Speed Data Links</span></p>
                    <p class="c0"><span class="c12 c10">Karen Khachikyan, Abraham Balabanyan and Hrachya Gumroyan</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P8.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Parametric Circuit Optimization with Reinforcement Learning</span></p>
                    <p class="c0"><span class="c12 c10">Changcheng Tang and Zuochang Ye</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P9.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">End-to-End Industrial Study of Retiming</span></p>
                    <p class="c0"><span class="c12 c10">Cunxi Yu, M. Choudhury, Andrew Sullivan, Gi-Joon Nam and Giovannni De Mecheli</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P10.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Communication-aware Module Placement for Lowering Power in Large FPGA Designs</span></p>
                    <p class="c0"><span class="c12 c10">Kalindu Herath, Alok Prakash, Udaree Kanewala and Thambipillai Srikanthan</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P11.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A novel mixed-size fixed-ouline floorplacement algorithm</span></p>
                    <p class="c0"><span class="c12 c10">Qian Chen and Sheqin Dong</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P12.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">ARCHVerifyr: An Embedded Software-Driven Approach for Architecture Verification</span></p>
                    <p class="c0"><span class="c12 c10">Tomas Grimm, Djones Lettnin and Michael Huebner</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P13.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">High-average and Guaranteed Performance for Wireless Networks-on-Chip Architectures</span></p>
                    <p class="c0"><span class="c12 c10">Mohammad Baharloo, Ahmad Khonsari, Pouya Shiri, Iman Namdari and Dara Rahmati</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P14.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Hardware Implementation of Reconfigurable Separable Convolution</span></p>
                    <p class="c0"><span class="c12 c10">Lei Rao, Bin Zhang and Jizhong Zhao</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P15.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Low Overhead Online Checkpoint for Intermittently Powered Non-volatile FPGAs</span></p>
                    <p class="c0"><span class="c12 c10">Xinyi Zhang, Clay Patterson, Yongpan Liu, Chengmo Yang, Chun Jason Xue a</span><span class="c33">nd Jingtong Hu</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P16.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Pixel-Parallel Architecture for Neuromorphic Smart Image Sensor with Visual Attention</span></p>
                    <p class="c0"><span class="c12 c10">Md Jubaer Hossain Pantho, Pankaj Bhowmik and Christophe Bobda</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P17.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Lightweight ASIC Implementation of AEGIS-128</span></p>
                    <p class="c0"><span class="c12 c10">Anubhab Baksi, Vikramkumar Pudi, Swagata Mandal and Anupam Chattopadhyay</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P18.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Architecture Exploration and Delay Minimization Synthesis for SET-Based Programmable Gate Arrays</span></p>
                    <p class="c0"><span class="c12 c10">Chia-Cheng Wu, Kung-Han Ho, Juinn-Dar Huang and Chun-Yao Wang</span></p>
                </td>
            </tr>
            <tr class="c50">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P19.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">MRAM-on-FDSOI Integration: A Bit-cell Perspective</span></p>
                    <p class="c0"><span class="c12 c10">Hao Cai, You Wang, Wang Kang, Lirida Naviner, Jun Yang and Weisheng Zhao</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P20.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">High Performance Ternary Multiplier using CNTFET</span></p>
                    <p class="c0"><span class="c12 c10">Subhendu Kumar Sahoo</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P21.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Robust Dual Reference Computing-in-Memory Implementation and Design Space Exploration Within STT-MRAM</span></p>
                    <p class="c0"><span class="c12 c10">Liuyang Zhang, Wang Kang, Hao Cai, Peng Ouyang, Lionel Torres, Youguang Zhang, Aida Todri-Sanial and Weisheng Zhao</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P22.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Biosensing performance optimization of DMFET for fully filled and partially filled cavity</span></p>
                    <p class="c0"><span class="c12 c10">Chitrakant Sahu and Ankita Porwal</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P23.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Dynamic Resource Allocation Strategy for NoC Based Multicore Systems with Permanent Faults</span></p>
                    <p class="c0"><span class="c12 c10">Suraj Paul, Navonil Chatterjee and Prasun Ghosal</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P24.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Floorplanning in Graphene Nanoribbon (GNR) Based Circuits</span></p>
                    <p class="c0"><span class="c12 c10">Subrata Das and Debesh Das</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P25.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Generating Safety Guidance for Medical Injection with Three-Compartment Pharmacokinetics Model</span></p>
                    <p class="c0"><span class="c12 c10">Cunxi Yu, Heinz Riener, Francesca Stradolini and Giovanni De Micheli</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P26.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Novel Approach for Nearest Neighbor Realization of 2D Quantum Circuits</span></p>
                    <p class="c0"><span class="c12 c10">Anirban Bhattacharjee, Chandan Bandyopadhyay, Robert Wille, Rolf Drechsler and Hafizur Rahaman</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">P27.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Hardware-efficient Implementation of CLOC for On-Chip Authenticated Encryption</span></p>
                    <p class="c0"><span class="c12 c10">Mahmoud A. Elmohr, Sachin Kumar, Mustafa Khairallah and Anupam Chattopadhyay</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P28.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c26">0.9 to 2.5 GHz Sub-sampling Receiver Architecture for Dynamically Reconfigurable SDR</span></p>
                    <p class="c0"><span class="c12 c10">Ajinkya Kale, Johannes Sturm and Vijaya Sankara Rao Pasupureddi</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P29.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Hardware Obfuscation using Strong PUFs</span></p>
                    <p class="c0"><span class="c12 c10">Soroush Khaleghi and Wenjing Rao</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P30.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Multi-Block APUF with 2-level Voltage Supply</span></p>
                    <p class="c0"><span class="c12 c10">Yunxi Guo, Timothy Dee and Akhilesh Tyagi</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P31.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c26">Write energy optimization for STT-MRAM cache with data pattern characterization</span></p>
                    <p class="c0"><span class="c12 c10">Bi Wu, Xiaolong Zhang, Yuanqing Cheng, Zhaohao Wang, Dijun Liu, Youguang Zhang and Weisheng Zhao</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P32.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c26">Time Stamp Based Scheduling for Energy Harvesting Systems with Hybrid Nonvolatile Hardware Support</span></p>
                    <p class="c0"><span class="c12 c10">Xin Shi, Tongda Wu, Keni Qiu, Huazhong Yang and Yongpan Liu</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P33.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">EETD: An Energy Efficient Design for Runtime Hardware Trojan Detection in Untrusted Network-on-Chip</span></p>
                    <p class="c0"><span class="c12 c10">Mubashir Hussain, Amin Malekpour, Hui Guo and Sri Parameswaran</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P34.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Combining Symbolic Computer Algebra and Boolean Satisfiability for Automatic Debugging and Fixing of Complex Multipliers</span></p>
                    <p class="c0"><span class="c12 c10">Alireza Mahzoon, Daniel Grosse and Rolf Drechsler</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c10">P35.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Enhancing lifetime of PCM-based main memory with Efficient Recovery of Stuck-at Faults</span></p>
                    <p class="c0"><span class="c13 c12 c10">Marjan Asadinia and Christophe Bobda</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    
    <h1 class="c24" id="sched_student_forum"><span class="c21">Student Research Forum</span></h1>
    <p class="c1"><span class="c4">5:30pm ~ 7:10pm, Monday July 09, 2018</span></p>
    <p class="c1"><span class="c2">N103</span></p>
    <p class="c1"><span class="c2">Cadence Introduction from 5:30pm to 5:45pm</span></p>
    <table class="c47">
        <tbody>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">F1.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Guessing your PIN right: Unlocking smartphones with publicly available sensor data</span></p>
                    <p class="c0"><span class="c12 c10">David Berend, Bernhard Jungk and Shivam Bhasin</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">F2.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Synthesis, Technology Mapping and  For Emerging Technologies</span></p>
                    <p class="c0"><span class="c12 c10">Debjyoti Bhattacharjee and Anupam Chattopadhyay</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">F3.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Logic Synthesis for In-Memory Computing using Resistive Memories</span></p>
                    <p class="c0"><span class="c12 c10">Saeideh Shirinzadeh and Rolf Drechsler</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">F4.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Minimalistic Perspective to Public Key Implementations on FPGA</span></p>
                    <p class="c0"><span class="c12 c10">Debapriya Basu Roy and Debdeep Mukhopadhyay</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">F5.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Development of high-stability, low-leakage 6Tr-SRAM with single data line and single power supply using SOTB process</span></p>
                    <p class="c0"><span class="c12 c10">Shin Miyamoto and Nobuaki Kobayashi</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c22" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">F6.</span></p>
                </td>
                <td class="c11" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Exploiting Principle of Moving Target Defense to Secure FPGA Systems</span></p>
                    <p class="c0"><span class="c12 c10">Zhiming Zhang and Qiaoyan Yu</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 08</span></h1>
    <p class="c1"><span class="c4">Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c2">N001</span></p>
    <p class="c1"><span class="c17">System Design and Security III</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Theocharis Theocharides, University of Cyprus</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Highly Flexible Lightweight and High Speed True Random Number Generator on FPGA</span></p>
                    <p class="c0"><span class="c13 c12 c10">Faqiang Mei, Lei Zhang, Chongyan Gu, Yuan Cao, Chenghua Wang and Weiqiang Liu</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">LUT-Lock: A Novel LUT-based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection</span></p>
                    <p class="c0"><span class="c13 c12 c10">Hadi Mardani Kamali, Kimia Zamiri Azar, Kris Gaj, Houman Homayoun and Avesta Sasan</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">ArtiFact: Architecture and CAD Flow for Ef&#64257;cient Formal Veri&#64257;cation of SoC Security Policies</span></p>
                    <p class="c0"><span class="c13 c12 c10">Atul Prasad Deb Nath, Swarup Bhunia and Sandip Ray</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 09</span></h1>
    <p class="c1"><span class="c4">Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c2">N002</span></p>
    <p class="c1"><span class="c17">Computer Aided Design and Verification II</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Wei-Kei Mark, National Tsinghua University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c27 c26">*Identifying Lithography Weak-points of Standard Cells with Partial Pattern Matching</span></p>
                    <p class="c0"><span class="c2">Yongfu Li, I-Lun Tseng, Zhao Chuan Lee, Valerio Perez, Vikas Tripathi and Jonathan Yoong Seang Ong</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Feature Based Coverage Analysis of AMS Circuits</span></p>
                    <p class="c0"><span class="c2">Antara Ain, Akshay Mambakam and Pallab Dasgupta</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">SAT Encoding-based Verification of Sneak Path Problem in Via-switch FPGA</span></p>
                    <p class="c0"><span class="c2">Ryutaro Doi and Masanori Hashimoto</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 10</span></h1>
    <p class="c1"><span class="c4">Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c2">N003</span></p>
    <p class="c1"><span class="c17">Emerging and Post-CMOS Technologies II</span></p>
    <p class="c16"><span>Chair: </span><span class="c10 c26">Prasun Ghosal, Indian Institute of Engineering Science and Technology, Shibpur</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">RRAM Based Buffer Design for Energy Efficient CNN Accelerator</span></p>
                    <p class="c0"><span class="c10">Kaiyuan Guo, Jincheng Yu, Xuefei Ning, Yiming Hu, Yu Wang and Huazhong Yang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Mixed-Mode Neuron with On-Chip Tunability for Generic Use in Memristive Neuromorphic Systems</span></p>
                    <p class="c0"><span class="c10">Sagarvarma Sayyaparaju, Ryan Weiss and Garrett S. Rose</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c13 c26 c39 c10">Harnessing Emerging Technology for Compute-In-Memory Support</span></p>
                    <p class="c0"><span class="c13 c12 c10">Nicholas Jao</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 11</span></h1>
    <p class="c1"><span class="c4">Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c2">N001 </span></p>
    <p class="c1"><span class="c17">Analog and Mixed Signal II</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Saraju Mohanty, University of North Texas</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">91 dB Dynamic Range 9.5 nW Low Pass Filter for Bio-Medical Applications</span></p>
                    <p class="c0"><span class="c12 c10">Jayaram Reddy M K, Sreenivasulu Polineni and Laxminidhi Tonse</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c26 c27">*A Low Power, High Gain Semi-Floating Gate Amplifier for Resonating Sensors Front-End</span></p>
                    <p class="c0"><span class="c12 c10">Luca Marchetti, Yngvar Berg and Mehdi Azadmehr</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Area Efficient NMOS based Positive and Negative Voltage Multiplier</span></p>
                    <p class="c0"><span class="c12 c10">Vikas Rana</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Session 12</span></h1>
    <p class="c1"><span class="c4">Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c2">N002 </span></p>
    <p class="c1"><span class="c17">System Design and Security IV</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Deliang Fan, University of Central Florida</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">An Adversarial Example Restoration System for Neuromorphic Computing Security</span></p>
                    <p class="c0"><span class="c13 c12 c10">Chenchen Liu, Qide Dong, Fuqiang Liu, Fuxun Yu and Xiang Chen</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">MAT: A Multi-strength Adversarial Training Method to Mitigate Adversarial Attacks</span></p>
                    <p class="c0"><span class="c13 c12 c10">Chang Song, Hsin-Pai Cheng, Huanrui Yang, Sicheng Li, Chunpeng Wu, Qing Wu, Yiran Chen and Hai Li</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Hu-Fu: Hardware and Software Collaborative Attack Framework against Neural Networks</span></p>
                    <p class="c0"><span class="c13 c12 c10">Wenshuo Li, Jincheng Yu, Xuefei Ning, Pengjun Wang, Qi Wei, Yu Wang and Huazhong Yang</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">Tutorial</span></h1>
    <p class="c1"><span class="c4">10:50am ~ 11:50am, Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c10">N003</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">Memristive devices for computing: circuits, architectures and applications</span></p>
    
    <p class="c20"><span>Speaker: </span><span class="c26 c10">Said Hamdioui, Delft University of Technology</span><span class="c2">    </span></p>
    
    <p class="c36"><span class="c6">Both today&rsquo;s computer architectures and device technologies (used to manufacture them) are facing major challenges making them incapable to deliver the required functionalities and features. Computers are facing the three well-known walls, which are the memory wall, the instruction level parallelism wall, and the power wall. Meanwhile, nanoscale CMOS technology also faces three walls, which are the reliability wall, the leakage wall, and the cost wall. All of these have led to the slowdown of the traditional device scaling. Thus, alternative  computing  architectures  and notions  have  to  be  explored  in  the  light  of  emerging  new  device  technologies.  In this session/tutorial, we will explore the potential of memristor devices (as emerging devices) for enabling a new computing paradigm, called &ldquo;computation-in-memory&rdquo; (as an alternative architecture), covering the topics of the memory, logic design, and computing with memristive devices.</span></p>
    
    <h1 class="c24"><span class="c21">SPECIAL Session 03</span></h1>
    <p class="c1"><span class="c4">Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c10">N001</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">Essential Keys to Manufacturability: Layout Features and Lithography Technologies</span></p>
    <p class="c16"><span>Chair:</span><span class="c5"> Wai-Kei Mak, National Tsing Hua University; Cheng Zhuo, Zhejiang University </span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:20 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Sparse VLSI Layout Feature Extraction: A Dictionary Learning Approach</span></p>
                    <p class="c0"><span class="c12 c10">Hao Geng, Haoyu Yang, Bei Yu, Xingquan Li, Xuan Zeng</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:40 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Pattern Similarity Metrics for Layout Pattern Classification and their Validity Analysis by Lithographic Responses</span></p>
                    <p class="c0"><span class="c13 c12 c10">Atsushi Takahashi, Shimpei Sato, Hiroki Ogura, Yu-Min Sung, Ting-Chi Wang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:00 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Recent research and challenges in multiple patterning layout decomposition</span></p>
                    <p class="c0"><span class="c13 c12 c10">Iris Hui-Ru Jiang, Hua-Yu Chang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:20 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Guiding Template-induced Design Challenges in DSA-MP Lithography</span></p>
                    <p class="c0"><span class="c13 c12 c10">Shao-Yun Fang, Kuo-Hao Wu</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    
    <h1 class="c52"><span class="c21">Session 13</span></h1>
    <p class="c1"><span class="c4">Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c10">N002</span><span class="c17"> </span></p>
    <p class="c3"><span class="c17">Digital Circuits and FPGA based Designs II</span></p>
    <p class="c16"><span>Chair:</span><span class="c5"> Weikang Qian, Shanghai Jiaotong University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:20 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c27 c26">*FPAP: A Folded Architecture for Efficient Computing of Convolutional Neural Networks</span></p>
                    <p class="c0"><span class="c13 c12 c10">Yizhi Wang, Jun Lin and Zhongfeng Wang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:40 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Hyperdrive: A Systolically Scalable Binary-Weight CNN Inference Engine for mW IoT End-Nodes</span></p>
                    <p class="c0"><span class="c13 c12 c10">Renzo Andri, Lukas Cavigelli, Davide Rossi and Luca Benini</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:00 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">An Optimized Architecture For Decomposed Convolutional Neural Networks</span></p>
                    <p class="c0"><span class="c13 c12 c10">Fangxuan Sun, Jun Lin and Zhongfeng Wang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:20 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Interconnect Delay Analysis for RRAM Crossbar based FPGA</span></p>
                    <p class="c0"><span class="c13 c12 c10">Masanori Hashimoto, Yuki Nakazawa, Ryutaro Doi, Jaehoon Yu</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <h1 class="c24"><span class="c21">SPECIAL Session 04</span></h1>
    <p class="c1"><span class="c4">Tuesday July 10, 2018</span></p>
    <p class="c1"><span class="c2">N003 </span></p>
    <p class="c3"><span class="c17">Emerging Trends in Energy Efficient and Secure Neural Network Acceleration</span></p>
    <p class="c20"><span>Chair:</span><span class="c5"> Deliang Fan, University of Central Florida; Yanzhi Wang, Northeastern University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:20 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Security challenges in smart surveillance systems and new design opportunities</span></p>
                    <p class="c0"><span class="c13 c12 c10">Hai Li</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:40 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Enhancing the Robustness of Deep Neural Networks from ``Smart&rdquo; Compression</span></p>
                    <p class="c0"><span class="c13 c12 c10">Tao Liu, Zihao Liu, Qi Liu, Wujie Wen</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:00 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Accelerating Low Bit-Width Deep Convolution Neural Network in MRAM</span></p>
                    <p class="c0"><span class="c13 c12 c10">Zhezhi He, Shaahin Angizi, Deliang Fan</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:20 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Emerging Neuromorphic Computing Paradigms Exploring Magnetic Skyrmions</span></p>
                    <p class="c0"><span class="c13 c12 c10">Sai Li, Xing Chen, Wang Kang, Weisheng Zhao, Jinyu Bai, Biao Pan, Youguang Zhan</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"><span class="c17"></span></p>
    <h1 class="c24"><span class="c21">Session 14</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N001</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">System Design and Security V</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Keni Qiu, Capital Normal University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Security-Driven Task Scheduling for Multiprocessor System-on-Chips with Performance Constraints</span></p>
                    <p class="c0"><span class="c12 c10">Nan Wang, Manting Yao, Dongxu Jiang, Song Chen, Yu Zhu</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Hardware Monitor to Protect Linux System Calls</span></p>
                    <p class="c0"><span class="c12 c10">George Provelengios, Arman Pouraghily, Russell Tessier and Tilman Wolf</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Towards Dynamic Execution Environment for System Security Protection against Hardware Flaws</span></p>
                    <p class="c0"><span class="c12 c10">Kenneth Schmitz, Oliver Keszocze, Jurij Schmidt, Daniel Grosse and Rolf Drechsler</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"><span class="c17"></span></p>
    <h1 class="c24"><span class="c21">Session 15</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N002</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">Digital Circuits and FPGA Based Designs III</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Chenchen Liu, Clarkson University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Fast and Effective Memristor-Based Method for Finding Approximate Eigenvalues and Eigenvectors of Non-Negative Matrices</span></p>
                    <p class="c0"><span class="c10 c12">Chenghong Wang, Zeinab S. Jalali, Caiwen Ding, Yanzhi Wang and Sucheta Soundarajan</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Low-Power and Small-Area Multiplier for Accuracy-Scalable Approximate Computing</span></p>
                    <p class="c0"><span class="c12 c10">Hiroyuki Baba, Tongxin Yang, Masahiro Inoue, Kaori Tajima, Tomoaki Ukezono and Toshinori Sato</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Hardware/Software Co-Design Method for Approximate Semi-supervised K-Means Clustering</span></p>
                    <p class="c0"><span class="c12 c10">Pengfei Huang, Chenghua Wang, Ruizhe Ma, Weiqiang Liu and Fabrizio Lombardi</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"><span class="c17"></span></p>
    <h1 class="c24"><span class="c21">SPECIAL Session 05</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N003</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">Intelligent Methods &amp; Techniques For Reliable and Adaptive Multicore/Manycore System</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Theocharis (Theo) Theocharides, University of Cyprus; Prasun Ghosal, IIEST, Shibpur, India</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">9:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Robustness for Smart Cyber Physical Systems and Internet-of-Things: From Adaptive to Intelligent Methods for Reliability and Security</span></p>
                    <p class="c0"><span class="c12 c10">Florian Kriebel, Semeen Rehman, Muhammad Abdullah Hanif, Faiq Khalid, Muhammad Shafique</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">On how to efficiently implement Deep Learning algorithms on PYNQ platform</span></p>
                    <p class="c0"><span class="c12 c10">Luca Stornaiuolo, Marco D. Santambrogio, Donatella Sciuto</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Enabling Reliable High Throughput On-Chip Wireless Communication for Many Core Architectures </span></p>
                    <p class="c0"><span class="c12 c10">Sri Harsha Gade, Mitali Sinha, Sidhartha Sankar Rout, Sujay Deb</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"><span class="c17"></span></p>
    <h1 class="c24"><span class="c21">Session 16</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N001</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">Testing, Reliability, and Fault-Tolerance II</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Hailong Yao, Tsinghua University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Predicting the tolerance of Extreme Electromagnetic Interference on MOSFETs</span></p>
                    <p class="c0"><span class="c13 c12 c10">Nishchay Sule, Troy Powell, Sameer Hemmady and Payman Zarkesh-Ha</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Enhancing Observability for Post-Silicon Debug with On-Chip Communication Monitors</span></p>
                    <p class="c0"><span class="c10">Yuting Cao, Hernan Palombo, Hao Zheng and Sandip Ray</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Performance Enhancement of Split Length Compensated Operational Amplifiers</span></p>
                    <p class="c0"><span class="c13 c12 c10">Donel Anto, Abhijeet D Taralkar, Nithin Kumar Y B and Vasantha M H</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"><span class="c17"></span></p>
    <h1 class="c24"><span class="c21">Session 17</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N002</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">System Design and Security VI</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Mike Borowczak, University of Wyoming</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Design-Based Fingerprinting Using Side-Channel Power Analysis For Protection Against IC Piracy</span></p>
                    <p class="c0"><span class="c13 c12 c10">James Shey, Naghmeh Karimi, Ryan Robucci and Chintan Patel</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">PPAP and iPPAP: PLL based Protection Against Physical attacks</span></p>
                    <p class="c0"><span class="c12 c10 c13">Prasanna Ravi, Shivam Bhasin, Jakub Breier and Anupam Chattopadhyay</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Mystic: Mystifying IP Cores Using an Always-ON FSM Obfuscation Method</span></p>
                    <p class="c0"><span class="c13 c12 c10">Ehsan Aerabi, Ahmad Patooghy, Hamidreza Rezaei, Miguel Mark, Mahdi Fazeli and Michel Kinsy</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"><span class="c17"></span></p>
    <h1 class="c24"><span class="c21">Session 18</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N003</span><span class="c17"> </span></p>
    <p class="c1"><span class="c17">Digital Circuits and FPGA Based Designs IV</span></p>
    <p class="c16"><span>Chair: </span><span class="c26 c10">Ming-Chang Yang, Chinese University of Hong Kong</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">10:50 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">FPGA-based Controllers for Compact Low Power Refreshable Braille Display</span></p>
                    <p class="c0"><span class="c12 c10">Suman Muralikrishnan, Pulkit Sapra, Saurabh Agrawal, Piyush Chanana, M Balakrishnanand P.V.M. Rao</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:10 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Very Large-Scale and Node-Heavy Graph Analytics with Heterogeneous FPGA+CPU Computing Platform</span></p>
                    <p class="c0"><span class="c12 c10">Yu Zou and Mingjie Lin</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">11:30 AM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">On-chip Data Security against Untrustworthy Software and Hardware IPs in SoC FPGAs</span></p>
                    <p class="c0"><span class="c12 c10">Sreecharan Gundabolu and Xiaofang Wang</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"></p>
    <h1 class="c24"><span class="c21">SPECIAL Session 06</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N001</span><span class="c17"> </span></p>
    <p class="c3"><span class="c17">Microfluidic Large Scale Integration (mVLSI): Recent Developments and Upcoming Challenges</span></p>
    <p class="c20"><span>Chair:</span><span class="c5"> Bing Li, Technical University of Munich; Hao Yu, Southern University of Science and Technology</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">2:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Design Automation and Test for Flow-Based Biochips: Past Successes and Future Challenges</span></p>
                    <p class="c0"><span class="c13 c12 c10">Tsung-Yi Ho</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">2:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Multi-Target Many-Reactant Sample Preparation for Reactant Minimization on Microfluidic Biochips</span></p>
                    <p class="c0"><span class="c13 c12 c10">Yung-Chun Lei, Tien-Kuo Lin, Juinn-Dar Huang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">3:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">More Effective Randomly-Designed Microfluidics</span></p>
                    <p class="c0"><span class="c13 c12 c10">Weiqing Ji, Tsung-Yi Ho, Hailong Yao</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">3:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Accelerating Simulation of Particle Trajectories in Microfluidic Devices by Constructing a Cloud Database</span></p>
                    <p class="c0"><span class="c12 c10">Junchao Wang, Lingxuan Fu, Liyang Yu, Xiwei Huang, Philip Brisk, William H. Grove</span><span class="c31">r</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"></p>
    <h1 class="c24"><span class="c21">SPECIAL Session 07</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N002</span><span class="c17"> </span></p>
    <p class="c3"><span class="c17">Secure Hardware Design for Distributed Agents</span></p>
    <p class="c36"><span>Chair:</span><span class="c26 c10"> Mike Borowczak, University of Wyoming; Saraju Mohanty, University of North Texas</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">2:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">PUF-based Secure Test Wrapper for SoC Testing</span></p>
                    <p class="c0"><span class="c13 c12 c10">Kumar K Sudeendra, Seth Saurabh, Sahoo Sauvagya, Mahapatra Abhishek, Ayas Kanta Swain, K.K.Mahapatra</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">2:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Detection of Sequential Trojans in Embedded System Designs without Scan Chains</span></p>
                    <p class="c0"><span class="c13 c12 c10">Pranav Dharmadhikari, Akhilesh Raju, Ranga Vemuri</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">3:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Designing for Security Within and Between IoT Devices</span></p>
                    <p class="c0"><span class="c13 c12 c10">Mike Borowczak</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">3:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">A Two-Tiered Heterogeneous and Reconfigurable Application Processor for Future Internet of Things</span></p>
                    <p class="c0"><span class="c12 c10">Prasanna Kansakar, Arslan Munir</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"></p>
    <h1 class="c24"><span class="c21">SPECIAL Session 08</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c2">N003 </span></p>
    <p class="c3"><span class="c17">Embedded Multi-Core in Automotive and I4.0 From Industry</span></p>
    <p class="c36"><span>Chair:</span><span class="c26 c10"> Ming-Chang Yang, Chinese University of Hong Kong</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">2:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Glimpse of Domain Control Unit Software Architecture for Intelligent Connected Vehicle</span></p>
                    <p class="c0"><span class="c13 c12 c10">Sun Hua, United Automotive Electronic Systems Co., Ltd</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">2:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">The challenges of E/E architecture design for EV</span></p>
                    <p class="c0"><span class="c13 c12 c10">Sam QIN, Intron / G-Pulse</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">3:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c13 c26 c37">Heterogenous HPC Multi-Core Platforms and Tools </span></p>
                    <p class="c0"><span class="c26 c39">- Functional Intelligence and Digital Integration in Cyber-Physical Systems (CPS)</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0 c30"><span class="c2"></span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">Juergen Becker, Karlsruhe Institute of Technology</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">SPECIAL Session 09</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N001</span><span class="c17"> </span></p>
    <p class="c3"><span class="c17">Energy Efficient and Hardware Secured Architectures for Smart Electronics I</span></p>
    <p class="c36"><span>Chair:</span><span class="c26 c10"> Saraju P. Mohanty, University of North Texas, USA; Hui Zhao, University of North Texas, USA</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Solar Cell Based Physically Unclonable Function for Cybersecurity in IoT Devices</span></p>
                    <p class="c0"><span class="c13 c12 c10">S. Dinesh Kumar, Carson Labrado, Riasad Badhan, Himanshu Thapliyal, Vijay Singh</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Designing Scalable Hybrid Wireless NoC for GPGPUs</span></p>
                    <p class="c0"><span class="c13 c12 c10">Hui Zhao, Xianwei Cheng, Saraju P. Mohanty, Juan Fang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Functional Obfuscation of DSP cores using Robust Logic Locking and Encryption</span></p>
                    <p class="c0"><span class="c13 c12 c10">Anirban Sengupta, Saraju P. Mohanty</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"></p>
    <h1 class="c24"><span class="c21">SPECIAL Session 10</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N002</span><span class="c17"> </span></p>
    <p class="c3"><span> </span><span class="c17">Timing in the Nanometer Era</span></p>
    <p class="c36"><span>Chair:</span><span class="c5"> Masanori Hashimoto, Osaka University; Bing Li, Technical University of Munich</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Distributed Timing Analysis at Scale</span></p>
                    <p class="c0"><span class="c13 c12 c10">Martin D. F. Wong, Tsung-Wei Huang</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Timing Macro Modeling for Efficient Hierarchical Timing Analysis</span></p>
                    <p class="c0"><span class="c13 c12 c10">Iris Hui-Ru Jiang, Pei-Yu Lee</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Timing with Virtual Signal Synchronization for Circuit Performance and Netlist Security</span></p>
                    <p class="c0"><span class="c13 c12 c10">Grace Li Zhang, Bing Li, Ulf Schlichtmann</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"></p>
    <h1 class="c24"><span class="c21">SPECIAL Session 11</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N003</span><span class="c17"> </span></p>
    <p class="c3"><span class="c17">Attacking Dynamic Optimizations in the Era of Complex Heterogeneous Multi-core Computing I</span></p>
    <p class="c36"><span>Chair:</span><span class="c5"> Jason Xue, City University of Hong Kong; Philip Brisk, University of California, Riverside</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Realizing Closed-loop, Online Tuning and Control for Configurable-cache Embedded Systems: Progress and Challenges</span></p>
                    <p class="c0"><span class="c13 c12 c10">Islam S. Badreldin, Ann Gordon-Ross, Tosiron Adegbija, Mohammad. H. Alsafrjalani</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">An FPGA-based Brain Computer Interfacing using Compressive Sensing and Machine Learning</span></p>
                    <p class="c0"><span class="c13 c12 c10">Ritu Ranjan Shrivastwa, Vikramkumar Pudi, Anupam Chattopadhyay</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">4:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Enabling efficient fine-grained DRAM activations with interleaved I/O</span></p>
                    <p class="c0"><span class="c13 c12 c10">Chao Zhang, Xiaochen Guo</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"></p>
    <h1 class="c24"><span class="c21">SPECIAL Session 12</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N001</span><span class="c17"> </span></p>
    <p class="c3"><span class="c17">Energy Efficient and Hardware Secured Architectures for Smart Electronics II</span></p>
    <p class="c36"><span>Chair:</span><span class="c26 c10"> Saraju P. Mohanty, University of North Texas, USA; Hui Zhao, University of North Texas, USA </span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c51" colspan="1" rowspan="1">
                    <p class="c30 c32"></p>
                    <table class="c14">
                        <tbody>
                            <tr class="c8">
                                <td class="c35" colspan="1" rowspan="1">
                                    <p class="c0"><span class="c2">5:10 PM</span></p>
                                </td>
                                <td class="c42" colspan="1" rowspan="1">
                                    <p class="c0"><span class="c4">Obfuscation of Fault Secured DSP Design through Hybrid Transformation</span></p>
                                    <p class="c0"><span class="c13 c12 c10">Anirban Sengupta, Shubha Neema, Pallabi Sarkar, Sri Harsha P, Saraju P Mohanty, Mrinal Kanti Naskar</span></p>
                                </td>
                            </tr>
                            <tr class="c8">
                                <td class="c35" colspan="1" rowspan="1">
                                    <p class="c0"><span class="c2">5:30 PM</span></p>
                                </td>
                                <td class="c42" colspan="1" rowspan="1">
                                    <p class="c0"><span class="c4">Run Time Mitigation of Performance Degradation Hardware Trojan Attacks in Network on Chip</span></p>
                                    <p class="c0"><span class="c12 c10">Manoj Kumar JYV, A K Swain, S Kumar, S R Sahoo, K K Mahapatra</span></p>
                                </td>
                            </tr>
                            <tr class="c8">
                                <td class="c35" colspan="1" rowspan="1">
                                    <p class="c0"><span class="c2">5:50 PM</span></p>
                                </td>
                                <td class="c42" colspan="1" rowspan="1">
                                    <p class="c0"><span class="c4">Exploration on Routing Configuration of HNoC with Reasonable Energy Consumption</span></p>
                                    <p class="c0"><span class="c13 c12 c10">Juan Fang, Zeqing Chang, Yanjin Cheng, Hui Zhao</span></p>
                                </td>
                            </tr>
                        </tbody>
                    </table>
                    <p class="c0 c30"><span class="c2"></span></p>
                </td>
                <td class="c45" colspan="1" rowspan="1">
                    <p class="c0 c30"><span class="c13 c12 c10"></span></p>
                </td>
                <td class="c25" colspan="1" rowspan="1">
                    <p class="c0 c30"><span class="c4"></span></p>
                </td>
            </tr>
        </tbody>
    </table>
    
    <h1 class="c24"><span class="c21">SPECIAL Session 13</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N002</span><span class="c17"> </span></p>
    <p class="c3"><span class="c17">Design using Emerging Devices</span></p>
    <p class="c36"><span>Chair:</span><span class="c26 c10"> Vijaykrishnan Narayanan, Penn State University; Xueqing Li, Tsinghua University</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Ferroelectric Transistors for Neuromorphic Computing</span></p>
                    <p class="c0"><span class="c13 c12 c10">Asif Islam Khan</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Nonvolatile memory and computing using emerging ferroelectric transistors</span></p>
                    <p class="c0"><span class="c13 c12 c10">Xueqing Li, Longqiang Lai</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:50 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Collective computing using phase transition based dynamical systems</span></p>
                    <p class="c0"><span class="c13 c12 c10">Nikhil Shukla, Suman Datta, Arijit Raychowdhury</span></p>
                </td>
            </tr>
        </tbody>
    </table>
    <p class="c29"></p>
    <h1 class="c24"><span class="c21">SPECIAL Session 14</span></h1>
    <p class="c1"><span class="c4">Wednesday July 11, 2018</span></p>
    <p class="c1"><span class="c10">N003</span><span class="c17"> </span></p>
    <p class="c3"><span class="c17">Attacking Dynamic Optimizations in the Era of Complex Heterogeneous Multi-core Computing II</span></p>
    <p class="c36"><span>Chair:</span><span class="c5"> Jason Xue, City University of Hong Kong, Ann Gordon-Ross, University of Florida</span></p>
    <table class="c14">
        <tbody>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:10 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Software Support for Heterogeneous Computing</span></p>
                    <p class="c0"><span class="c13 c12 c10">Siqi Wang, Alok Prakash, Tulika Mitra</span></p>
                </td>
            </tr>
            <tr class="c8">
                <td class="c7" colspan="1" rowspan="1">
                    <p class="c0"><span class="c2">5:30 PM</span></p>
                </td>
                <td class="c23" colspan="1" rowspan="1">
                    <p class="c0"><span class="c4">Predictive Modeling for CPU, GPU, and FPGA Performance and Power Consumption: A Survey</span></p>
                    <p class="c0"><span class="c13 c12 c10">Kenneth O&#39;Neal, Philip Brisk</span></p>
                </td>
            </tr>
        </tbody>
    </table>
