do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:33:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:33:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:33:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:33:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:33:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:33:33 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:33:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:33:36 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:34:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:34:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:34:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:34:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:00 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:35:00 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:00 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:35:00 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:00 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:35:00 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:35:02 on Nov 15,2017, Elapsed time: 0:01:26
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:35:02 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:35:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:35:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:35:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:59 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:35:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:59 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:35:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:35:59 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:35:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:36:00 on Nov 15,2017, Elapsed time: 0:00:58
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:36:00 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:41 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:37:41 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:41 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:37:41 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:41 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:37:41 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:41 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:37:41 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:41 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:37:41 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:41 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:37:41 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:37:43 on Nov 15,2017, Elapsed time: 0:01:43
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:37:43 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:40:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:40:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:40:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:40:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:40:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:59 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:40:59 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:41:01 on Nov 15,2017, Elapsed time: 0:03:18
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:41:01 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:33 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:42:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:33 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:42:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:33 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:42:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:33 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:42:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:33 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:42:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:33 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:42:33 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:42:35 on Nov 15,2017, Elapsed time: 0:01:34
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:42:35 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:28 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:44:28 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:28 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:44:28 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:28 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:44:28 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:28 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:44:28 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:28 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:44:28 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:28 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:44:28 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:44:30 on Nov 15,2017, Elapsed time: 0:01:55
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:44:30 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:44 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:50:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:44 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:50:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:44 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:50:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:44 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:50:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:44 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:50:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:44 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:50:44 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:50:46 on Nov 15,2017, Elapsed time: 0:06:16
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:50:46 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:01 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:52:01 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:01 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:52:01 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:01 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:52:01 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:01 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:52:01 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:01 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:52:01 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:52:01 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:52:01 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:52:03 on Nov 15,2017, Elapsed time: 0:01:17
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:52:03 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:57 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 23:53:57 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:57 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 23:53:57 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:57 on Nov 15,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration io_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity io_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of io_ctrl
# End time: 23:53:57 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:57 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_io_ctrl
# End time: 23:53:57 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:57 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_io_ctrl
# -- Loading entity tb_io_ctrl
# End time: 23:53:57 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:57 on Nov 15,2017
# vcom -reportprogress 300 ../tb/tb_io_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_io_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_io_ctrl
# -- Loading architecture sim of tb_io_ctrl
# -- Loading entity io_ctrl
# -- Loading configuration io_ctrl_rtl_cfg
# End time: 23:53:58 on Nov 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do sim.do
# End time: 23:53:59 on Nov 15,2017, Elapsed time: 0:01:56
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_io_ctrl_cfg 
# Start time: 23:53:59 on Nov 15,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_io_ctrl_cfg
# Loading work.tb_io_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.io_ctrl_rtl_cfg
# Loading work.io_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit
# End time: 00:16:11 on Nov 16,2017, Elapsed time: 0:22:12
# Errors: 0, Warnings: 1
