{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602599743742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602599743742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 10:35:43 2020 " "Processing started: Tue Oct 13 10:35:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602599743742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1602599743742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tse_tutorial -c tse_tutorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off tse_tutorial -c tse_tutorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1602599743742 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1602599744499 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1602599744499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/combined_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/combined_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 combined_filter " "Found entity 1: combined_filter" {  } { { "synthesis/combined_filter.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/combined_filter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/combined_filter_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/combined_filter_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 combined_filter_avalon_st_adapter " "Found entity 1: combined_filter_avalon_st_adapter" {  } { { "synthesis/submodules/combined_filter_avalon_st_adapter.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/combined_filter_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/combined_filter_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combined_filter_avalon_st_adapter_timing_adapter_0 " "Found entity 1: combined_filter_avalon_st_adapter_timing_adapter_0" {  } { { "synthesis/submodules/combined_filter_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599752696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (combined_filter) " "Found design unit 1: dspba_library_package (combined_filter)" {  } { { "synthesis/submodules/dspba_library_package.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "synthesis/submodules/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "synthesis/submodules/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "synthesis/submodules/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "synthesis/submodules/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "synthesis/submodules/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "synthesis/submodules/dspba_library.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (combined_filter) " "Found design unit 1: auk_dspip_math_pkg_hpfir (combined_filter)" {  } { { "synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (combined_filter) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (combined_filter)" {  } { { "synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combined_filter_fir_compiler_ii_0_rtl_core-normal " "Found design unit 1: combined_filter_fir_compiler_ii_0_rtl_core-normal" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""} { "Info" "ISGN_ENTITY_NAME" "1 combined_filter_fir_compiler_ii_0_rtl_core " "Found entity 1: combined_filter_fir_compiler_ii_0_rtl_core" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combined_filter_fir_compiler_ii_0_ast-struct " "Found design unit 1: combined_filter_fir_compiler_ii_0_ast-struct" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""} { "Info" "ISGN_ENTITY_NAME" "1 combined_filter_fir_compiler_ii_0_ast " "Found entity 1: combined_filter_fir_compiler_ii_0_ast" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combined_filter_fir_compiler_ii_0-syn " "Found design unit 1: combined_filter_fir_compiler_ii_0-syn" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""} { "Info" "ISGN_ENTITY_NAME" "1 combined_filter_fir_compiler_ii_0 " "Found entity 1: combined_filter_fir_compiler_ii_0" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (combined_filter) " "Found design unit 1: auk_dspip_math_pkg (combined_filter)" {  } { { "synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753459 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (combined_filter) " "Found design unit 1: auk_dspip_text_pkg (combined_filter)" {  } { { "synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753459 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (combined_filter) " "Found design unit 1: auk_dspip_lib_pkg (combined_filter)" {  } { { "synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753519 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753581 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753644 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "synthesis/submodules/auk_dspip_delay.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "synthesis/submodules/auk_dspip_delay.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (combined_filter) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (combined_filter)" {  } { { "synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (combined_filter) " "Found design unit 1: auk_dspip_cic_lib_pkg (combined_filter)" {  } { { "synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753910 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "synthesis/submodules/auk_dspip_downsample.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599753973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599753973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754035 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754084 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754146 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "synthesis/submodules/hyper_pipeline_interface.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "synthesis/submodules/counter_module.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "synthesis/submodules/alt_cic_int_siso.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "synthesis/submodules/alt_cic_int_simo.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "synthesis/submodules/alt_cic_core.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/combined_filter_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/combined_filter_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 combined_filter_cic_ii_0 " "Found entity 1: combined_filter_cic_ii_0" {  } { { "synthesis/submodules/combined_filter_cic_ii_0.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter " "Found entity 1: nios_system_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: nios_system_avalon_st_adapter_timing_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: nios_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_006 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_006" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_006.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_005 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_005" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_005.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_006 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_006" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_005" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_004" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754762 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_015.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_015.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_015_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_015_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_015 " "Found entity 2: nios_system_mm_interconnect_0_router_015" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_014_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_014 " "Found entity 2: nios_system_mm_interconnect_0_router_014" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_013_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_013_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_013 " "Found entity 2: nios_system_mm_interconnect_0_router_013" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_012_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_012_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_012 " "Found entity 2: nios_system_mm_interconnect_0_router_012" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_008_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_008_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_008 " "Found entity 2: nios_system_mm_interconnect_0_router_008" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_tse.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_tse.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tse " "Found entity 1: nios_system_tse" {  } { { "nios_system/synthesis/submodules/nios_system_tse.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_tse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599754946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599754946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "nios_system/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "nios_system/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "nios_system/synthesis/submodules/altera_tse_hashing.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "nios_system/synthesis/submodules/altera_tse_host_control.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "nios_system/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599755886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599755886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "nios_system/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "nios_system/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "nios_system/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599756887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599756887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "nios_system/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599757946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599757946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599758982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599758982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599759889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599759889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "nios_system/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "nios_system/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "nios_system/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599760938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599760938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "nios_system/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "nios_system/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761608 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761671 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761796 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761859 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761969 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599761969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599761969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762031 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762156 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762203 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762345 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762408 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762532 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762594 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762735 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762797 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sgdma_tx.v 13 13 " "Found 13 design units, including 13 entities, in source file nios_system/synthesis/submodules/nios_system_sgdma_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_nios_system_sgdma_tx " "Found entity 1: control_status_slave_which_resides_within_nios_system_sgdma_tx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_nios_system_sgdma_tx " "Found entity 3: descriptor_read_which_resides_within_nios_system_sgdma_tx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_nios_system_sgdma_tx " "Found entity 4: descriptor_write_which_resides_within_nios_system_sgdma_tx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_sgdma_tx_chain " "Found entity 5: nios_system_sgdma_tx_chain" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_sgdma_tx_command_grabber " "Found entity 6: nios_system_sgdma_tx_command_grabber" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_sgdma_tx_m_read " "Found entity 7: nios_system_sgdma_tx_m_read" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_sgdma_tx_m_readfifo_m_readfifo " "Found entity 8: nios_system_sgdma_tx_m_readfifo_m_readfifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_sgdma_tx_m_readfifo " "Found entity 9: nios_system_sgdma_tx_m_readfifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_sgdma_tx_command_fifo " "Found entity 10: nios_system_sgdma_tx_command_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_sgdma_tx_desc_address_fifo " "Found entity 11: nios_system_sgdma_tx_desc_address_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_sgdma_tx_status_token_fifo " "Found entity 12: nios_system_sgdma_tx_status_token_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_sgdma_tx " "Found entity 13: nios_system_sgdma_tx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 2037 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sgdma_rx.v 14 14 " "Found 14 design units, including 14 entities, in source file nios_system/synthesis/submodules/nios_system_sgdma_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_nios_system_sgdma_rx " "Found entity 1: control_status_slave_which_resides_within_nios_system_sgdma_rx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_nios_system_sgdma_rx " "Found entity 3: descriptor_read_which_resides_within_nios_system_sgdma_rx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_nios_system_sgdma_rx " "Found entity 4: descriptor_write_which_resides_within_nios_system_sgdma_rx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 824 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_sgdma_rx_chain " "Found entity 5: nios_system_sgdma_rx_chain" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_sgdma_rx_command_grabber " "Found entity 6: nios_system_sgdma_rx_command_grabber" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "7 sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx " "Found entity 7: sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "8 thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx " "Found entity 8: thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "9 byteenable_gen_which_resides_within_nios_system_sgdma_rx " "Found entity 9: byteenable_gen_which_resides_within_nios_system_sgdma_rx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_sgdma_rx_m_write " "Found entity 10: nios_system_sgdma_rx_m_write" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_sgdma_rx_command_fifo " "Found entity 11: nios_system_sgdma_rx_command_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_sgdma_rx_desc_address_fifo " "Found entity 12: nios_system_sgdma_rx_desc_address_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_sgdma_rx_status_token_fifo " "Found entity 13: nios_system_sgdma_rx_status_token_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_sgdma_rx " "Found entity 14: nios_system_sgdma_rx" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 2000 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0 " "Found entity 1: nios_system_nios2_gen2_0" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_gen2_0_cpu " "Found entity 21: nios_system_nios2_gen2_0_cpu" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_system_nios2_gen2_0_cpu_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_main_memory " "Found entity 1: nios_system_main_memory" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_main_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_descriptor_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_descriptor_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_descriptor_memory " "Found entity 1: nios_system_descriptor_memory" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_descriptor_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_ram_block.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_ram_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_RAM_block " "Found entity 1: nios_system_RAM_block" {  } { { "nios_system/synthesis/submodules/nios_system_RAM_block.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_RAM_block.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tse_tutorial.v 1 1 " "Found 1 design units, including 1 entities, in source file tse_tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tse_tutorial " "Found entity 1: tse_tutorial" {  } { { "tse_tutorial.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/tse_tutorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll/my_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll/my_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_0002 " "Found entity 1: my_pll_0002" {  } { { "my_pll/my_pll_0002.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_pll/my_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file my_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ddio_out " "Found entity 1: my_ddio_out" {  } { { "my_ddio_out.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_ddio_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599762969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599762969 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sgdma_tx.v(1471) " "Verilog HDL or VHDL warning at nios_system_sgdma_tx.v(1471): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1471 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1602599763006 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tse_tutorial " "Elaborating entity \"tse_tutorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1602599763280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 tse_tutorial.v(124) " "Verilog HDL assignment warning at tse_tutorial.v(124): truncated value with size 32 to match size of target (24)" {  } { { "tse_tutorial.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/tse_tutorial.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1602599763280 "|tse_tutorial"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pdm_mic_clk tse_tutorial.v(23) " "Output port \"pdm_mic_clk\" at tse_tutorial.v(23) has no driver" {  } { { "tse_tutorial.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/tse_tutorial.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1602599763280 "|tse_tutorial"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_pll:my_pll_inst " "Elaborating entity \"my_pll\" for hierarchy \"my_pll:my_pll_inst\"" {  } { { "tse_tutorial.v" "my_pll_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/tse_tutorial.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_0002 my_pll:my_pll_inst\|my_pll_0002:my_pll_inst " "Elaborating entity \"my_pll_0002\" for hierarchy \"my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\"" {  } { { "my_pll.v" "my_pll_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_pll.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "my_pll/my_pll_0002.v" "altera_pll_i" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_pll/my_pll_0002.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763389 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1602599763420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "my_pll/my_pll_0002.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_pll/my_pll_0002.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"my_pll:my_pll_inst\|my_pll_0002:my_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 125.000000 MHz " "Parameter \"output_clock_frequency1\" = \"125.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 2.500000 MHz " "Parameter \"output_clock_frequency3\" = \"2.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 2.000000 MHz " "Parameter \"output_clock_frequency4\" = \"2.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763452 ""}  } { { "my_pll/my_pll_0002.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_pll/my_pll_0002.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599763452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ddio_out my_ddio_out:ddio_out_inst " "Elaborating entity \"my_ddio_out\" for hierarchy \"my_ddio_out:ddio_out_inst\"" {  } { { "tse_tutorial.v" "ddio_out_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/tse_tutorial.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "my_ddio_out.v" "ALTDDIO_OUT_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_ddio_out.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "my_ddio_out.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_ddio_out.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763624 ""}  } { { "my_ddio_out.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/my_ddio_out.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599763624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_dri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_dri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_dri " "Found entity 1: ddio_out_dri" {  } { { "db/ddio_out_dri.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ddio_out_dri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599763686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599763686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_dri my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_dri:auto_generated " "Elaborating entity \"ddio_out_dri\" for hierarchy \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_dri:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_filter combined_filter:mic_filter_reg\[0\].combined_filter_inst " "Elaborating entity \"combined_filter\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\"" {  } { { "tse_tutorial.v" "mic_filter_reg\[0\].combined_filter_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/tse_tutorial.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_filter_cic_ii_0 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0 " "Elaborating entity \"combined_filter_cic_ii_0\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\"" {  } { { "synthesis/combined_filter.v" "cic_ii_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/combined_filter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "synthesis/submodules/combined_filter_cic_ii_0.sv" "core" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599763889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ddd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ddd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ddd1 " "Found entity 1: scfifo_ddd1" {  } { { "db/scfifo_ddd1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_ddd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ddd1 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated " "Elaborating entity \"scfifo_ddd1\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ui51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ui51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ui51 " "Found entity 1: a_dpfifo_ui51" {  } { { "db/a_dpfifo_ui51.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ui51.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ui51 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo " "Elaborating entity \"a_dpfifo_ui51\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\"" {  } { { "db/scfifo_ddd1.tdf" "dpfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_ddd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3n1 " "Found entity 1: altsyncram_t3n1" {  } { { "db/altsyncram_t3n1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_t3n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3n1 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|altsyncram_t3n1:FIFOram " "Elaborating entity \"altsyncram_t3n1\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|altsyncram_t3n1:FIFOram\"" {  } { { "db/a_dpfifo_ui51.tdf" "FIFOram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ui51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4e8 " "Found entity 1: cmpr_4e8" {  } { { "db/cmpr_4e8.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cmpr_4e8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4e8 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cmpr_4e8:almost_full_comparer " "Elaborating entity \"cmpr_4e8\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cmpr_4e8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ui51.tdf" "almost_full_comparer" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ui51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4e8 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cmpr_4e8:two_comparison " "Elaborating entity \"cmpr_4e8\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cmpr_4e8:two_comparison\"" {  } { { "db/a_dpfifo_ui51.tdf" "two_comparison" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ui51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fra " "Found entity 1: cntr_fra" {  } { { "db/cntr_fra.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_fra.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fra combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_fra:rd_ptr_msb " "Elaborating entity \"cntr_fra\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_fra:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ui51.tdf" "rd_ptr_msb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ui51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sr6 " "Found entity 1: cntr_sr6" {  } { { "db/cntr_sr6.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_sr6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sr6 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_sr6:usedw_counter " "Elaborating entity \"cntr_sr6\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_sr6:usedw_counter\"" {  } { { "db/a_dpfifo_ui51.tdf" "usedw_counter" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ui51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gra " "Found entity 1: cntr_gra" {  } { { "db/cntr_gra.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_gra.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gra combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_gra:wr_ptr " "Elaborating entity \"cntr_gra\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_ddd1:auto_generated\|a_dpfifo_ui51:dpfifo\|cntr_gra:wr_ptr\"" {  } { { "db/a_dpfifo_ui51.tdf" "wr_ptr" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ui51.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "synthesis/submodules/alt_cic_core.sv" "output_source_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_core.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\"" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_uhd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_uhd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_uhd1 " "Found entity 1: scfifo_uhd1" {  } { { "db/scfifo_uhd1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_uhd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_uhd1 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated " "Elaborating entity \"scfifo_uhd1\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rp51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rp51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rp51 " "Found entity 1: a_dpfifo_rp51" {  } { { "db/a_dpfifo_rp51.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rp51.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599764999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599764999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rp51 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo " "Elaborating entity \"a_dpfifo_rp51\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\"" {  } { { "db/scfifo_uhd1.tdf" "dpfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_uhd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599764999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3an1 " "Found entity 1: altsyncram_3an1" {  } { { "db/altsyncram_3an1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_3an1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599765045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599765045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3an1 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|altsyncram_3an1:FIFOram " "Elaborating entity \"altsyncram_3an1\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|altsyncram_3an1:FIFOram\"" {  } { { "db/a_dpfifo_rp51.tdf" "FIFOram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rp51.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6e8 " "Found entity 1: cmpr_6e8" {  } { { "db/cmpr_6e8.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cmpr_6e8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599765108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599765108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6e8 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cmpr_6e8:almost_full_comparer " "Elaborating entity \"cmpr_6e8\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cmpr_6e8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rp51.tdf" "almost_full_comparer" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rp51.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6e8 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cmpr_6e8:two_comparison " "Elaborating entity \"cmpr_6e8\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cmpr_6e8:two_comparison\"" {  } { { "db/a_dpfifo_rp51.tdf" "two_comparison" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rp51.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hra " "Found entity 1: cntr_hra" {  } { { "db/cntr_hra.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_hra.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599765170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599765170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hra combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cntr_hra:rd_ptr_msb " "Elaborating entity \"cntr_hra\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cntr_hra:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rp51.tdf" "rd_ptr_msb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rp51.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ur6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ur6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ur6 " "Found entity 1: cntr_ur6" {  } { { "db/cntr_ur6.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_ur6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599765218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599765218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ur6 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cntr_ur6:usedw_counter " "Elaborating entity \"cntr_ur6\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cntr_ur6:usedw_counter\"" {  } { { "db/a_dpfifo_rp51.tdf" "usedw_counter" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rp51.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ira.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ira.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ira " "Found entity 1: cntr_ira" {  } { { "db/cntr_ira.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_ira.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599765264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599765264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ira combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cntr_ira:wr_ptr " "Elaborating entity \"cntr_ira\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\|scfifo:source_FIFO\|scfifo_uhd1:auto_generated\|a_dpfifo_rp51:dpfifo\|cntr_ira:wr_ptr\"" {  } { { "db/a_dpfifo_rp51.tdf" "wr_ptr" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rp51.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_siso combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one " "Elaborating entity \"alt_cic_dec_siso\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\"" {  } { { "synthesis/submodules/alt_cic_core.sv" "dec_one" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_core.sv" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[0\].integration" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[3\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[3\].integration\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[3\].integration" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[3\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[3\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "vrc_en_0.first_dsample" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "fifo_regulator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599765907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "synthesis/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3mb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3mb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3mb1 " "Found entity 1: scfifo_3mb1" {  } { { "db/scfifo_3mb1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_3mb1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599766202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599766202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3mb1 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated " "Elaborating entity \"scfifo_3mb1\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ej41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ej41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ej41 " "Found entity 1: a_dpfifo_ej41" {  } { { "db/a_dpfifo_ej41.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ej41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599766233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599766233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ej41 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo " "Elaborating entity \"a_dpfifo_ej41\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\"" {  } { { "db/scfifo_3mb1.tdf" "dpfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_3mb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6n1 " "Found entity 1: altsyncram_l6n1" {  } { { "db/altsyncram_l6n1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_l6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599766296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599766296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6n1 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|altsyncram_l6n1:FIFOram " "Elaborating entity \"altsyncram_l6n1\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|altsyncram_l6n1:FIFOram\"" {  } { { "db/a_dpfifo_ej41.tdf" "FIFOram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ej41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3e8 " "Found entity 1: cmpr_3e8" {  } { { "db/cmpr_3e8.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cmpr_3e8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599766358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599766358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3e8 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cmpr_3e8:almost_full_comparer " "Elaborating entity \"cmpr_3e8\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cmpr_3e8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ej41.tdf" "almost_full_comparer" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ej41.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3e8 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cmpr_3e8:two_comparison " "Elaborating entity \"cmpr_3e8\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cmpr_3e8:two_comparison\"" {  } { { "db/a_dpfifo_ej41.tdf" "two_comparison" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ej41.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_era.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_era.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_era " "Found entity 1: cntr_era" {  } { { "db/cntr_era.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_era.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599766405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599766405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_era combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cntr_era:rd_ptr_msb " "Elaborating entity \"cntr_era\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cntr_era:rd_ptr_msb\"" {  } { { "db/a_dpfifo_ej41.tdf" "rd_ptr_msb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ej41.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rr6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rr6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rr6 " "Found entity 1: cntr_rr6" {  } { { "db/cntr_rr6.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_rr6.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599766452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599766452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rr6 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cntr_rr6:usedw_counter " "Elaborating entity \"cntr_rr6\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|scfifo:buffer_FIFO\|scfifo_3mb1:auto_generated\|a_dpfifo_ej41:dpfifo\|cntr_rr6:usedw_counter\"" {  } { { "db/a_dpfifo_ej41.tdf" "usedw_counter" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_ej41.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:latency_cnt_inst\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst " "Elaborating entity \"counter_module\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|counter_module:channel_out_int_inst\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[0\].auk_dsp_diff" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[1\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[1\].auk_dsp_diff\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[1\].auk_dsp_diff" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[1\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[1\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[2\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[2\].auk_dsp_diff\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[2\].auk_dsp_diff" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[2\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[2\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[3\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[3\].auk_dsp_diff\"" {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[3\].auk_dsp_diff" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[3\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[3\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_filter_fir_compiler_ii_0 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0 " "Elaborating entity \"combined_filter_fir_compiler_ii_0\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\"" {  } { { "synthesis/combined_filter.v" "fir_compiler_ii_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/combined_filter.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766845 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig combined_filter_fir_compiler_ii_0.vhd(54) " "Verilog HDL or VHDL warning at combined_filter_fir_compiler_ii_0.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1602599766845 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_filter_fir_compiler_ii_0_ast combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst " "Elaborating entity \"combined_filter_fir_compiler_ii_0_ast\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" "combined_filter_fir_compiler_ii_0_ast_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766861 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core combined_filter_fir_compiler_ii_0_ast.vhd(208) " "VHDL Signal Declaration warning at combined_filter_fir_compiler_ii_0_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1602599766861 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" "sink" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" "source" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" "intf_ctrl" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_filter_fir_compiler_ii_0_rtl_core combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"combined_filter_fir_compiler_ii_0_rtl_core\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_memread" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599766986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_compute" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "d_xIn_0_13_mem_dmem" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Elaborated megafunction instantiation \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 498 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem " "Instantiated megafunction \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2 " "Parameter \"numwords_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2 " "Parameter \"numwords_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767080 ""}  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 498 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599767080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_l214.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_l214.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_l214 " "Found entity 1: altera_syncram_l214" {  } { { "db/altera_syncram_l214.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altera_syncram_l214.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599767127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599767127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_l214 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_l214:auto_generated " "Elaborating entity \"altera_syncram_l214\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_l214:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mfb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mfb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mfb4 " "Found entity 1: altsyncram_mfb4" {  } { { "db/altsyncram_mfb4.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_mfb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599767173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599767173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mfb4 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_l214:auto_generated\|altsyncram_mfb4:altsyncram1 " "Elaborating entity \"altsyncram_mfb4\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:d_xIn_0_13_mem_dmem\|altera_syncram_l214:auto_generated\|altsyncram_mfb4:altsyncram1\"" {  } { { "db/altera_syncram_l214.tdf" "altsyncram1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altera_syncram_l214.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 " "Elaborating entity \"dspba_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "d_in0_m0_wi0_wo0_assign_id1_q_13" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_wi0_r0_memr0_dmem" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Elaborated megafunction instantiation \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 560 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem " "Instantiated megafunction \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_force_to_zero FALSE " "Parameter \"enable_force_to_zero\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Arria V " "Parameter \"intended_device_family\" = \"Arria V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767267 ""}  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 560 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599767267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_58v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_58v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_58v3 " "Found entity 1: altera_syncram_58v3" {  } { { "db/altera_syncram_58v3.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altera_syncram_58v3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599767298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599767298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_58v3 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_58v3:auto_generated " "Elaborating entity \"altera_syncram_58v3\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_58v3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf" 125 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6l94.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6l94.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6l94 " "Found entity 1: altsyncram_6l94" {  } { { "db/altsyncram_6l94.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_6l94.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599767361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599767361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6l94 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_58v3:auto_generated\|altsyncram_6l94:altsyncram1 " "Elaborating entity \"altsyncram_6l94\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem\|altera_syncram_58v3:auto_generated\|altsyncram_6l94:altsyncram1\"" {  } { { "db/altera_syncram_58v3.tdf" "altsyncram1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altera_syncram_58v3.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|combined_filter_fir_compiler_ii_0_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" "u0_m0_wo0_mtree_mult1_0_cma_delay" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_rtl_core.vhd" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_fir_compiler_ii_0:fir_compiler_ii_0\|combined_filter_fir_compiler_ii_0_ast:combined_filter_fir_compiler_ii_0_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_fir_compiler_ii_0_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_filter_avalon_st_adapter combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"combined_filter_avalon_st_adapter\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_avalon_st_adapter:avalon_st_adapter\"" {  } { { "synthesis/combined_filter.v" "avalon_st_adapter" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/combined_filter.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combined_filter_avalon_st_adapter_timing_adapter_0 combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_avalon_st_adapter:avalon_st_adapter\|combined_filter_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"combined_filter_avalon_st_adapter_timing_adapter_0\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|combined_filter_avalon_st_adapter:avalon_st_adapter\|combined_filter_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "synthesis/submodules/combined_filter_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/combined_filter_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller combined_filter:mic_filter_reg\[0\].combined_filter_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|altera_reset_controller:rst_controller\"" {  } { { "synthesis/combined_filter.v" "rst_controller" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/combined_filter.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer combined_filter:mic_filter_reg\[0\].combined_filter_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer combined_filter:mic_filter_reg\[0\].combined_filter_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"combined_filter:mic_filter_reg\[0\].combined_filter_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599767455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:system_inst " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:system_inst\"" {  } { { "tse_tutorial.v" "system_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/tse_tutorial.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_RAM_block nios_system:system_inst\|nios_system_RAM_block:ram_block " "Elaborating entity \"nios_system_RAM_block\" for hierarchy \"nios_system:system_inst\|nios_system_RAM_block:ram_block\"" {  } { { "nios_system/synthesis/nios_system.v" "ram_block" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_RAM_block:ram_block\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_RAM_block:ram_block\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_RAM_block.v" "the_altsyncram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_RAM_block.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_RAM_block:ram_block\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_RAM_block:ram_block\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_RAM_block.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_RAM_block.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_RAM_block:ram_block\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_RAM_block:ram_block\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/julia/Documents/MicArrayProject/Ethernet/UsingTripleSpeedEthernet/tse_tutorial_restored/sine2.hex " "Parameter \"init_file\" = \"C:/Users/julia/Documents/MicArrayProject/Ethernet/UsingTripleSpeedEthernet/tse_tutorial_restored/sine2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768691 ""}  } { { "nios_system/synthesis/submodules/nios_system_RAM_block.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_RAM_block.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599768691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpi2 " "Found entity 1: altsyncram_vpi2" {  } { { "db/altsyncram_vpi2.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_vpi2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599768722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599768722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpi2 nios_system:system_inst\|nios_system_RAM_block:ram_block\|altsyncram:the_altsyncram\|altsyncram_vpi2:auto_generated " "Elaborating entity \"altsyncram_vpi2\" for hierarchy \"nios_system:system_inst\|nios_system_RAM_block:ram_block\|altsyncram:the_altsyncram\|altsyncram_vpi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768738 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/julia/Documents/MicArrayProject/Ethernet/UsingTripleSpeedEthernet/tse_tutorial_restored/sine2.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/julia/Documents/MicArrayProject/Ethernet/UsingTripleSpeedEthernet/tse_tutorial_restored/sine2.hex -- setting all initial values to 0" {  } { { "nios_system/synthesis/submodules/nios_system_RAM_block.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_RAM_block.v" 97 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Design Software" 0 -1 1602599768738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_descriptor_memory nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory " "Elaborating entity \"nios_system_descriptor_memory\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\"" {  } { { "nios_system/synthesis/nios_system.v" "descriptor_memory" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory.v" "the_altsyncram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_descriptor_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_descriptor_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_descriptor_memory.hex " "Parameter \"init_file\" = \"nios_system_descriptor_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768847 ""}  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_descriptor_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599768847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iqn1 " "Found entity 1: altsyncram_iqn1" {  } { { "db/altsyncram_iqn1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_iqn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599768894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599768894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iqn1 nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_iqn1:auto_generated " "Elaborating entity \"altsyncram_iqn1\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory:descriptor_memory\|altsyncram:the_altsyncram\|altsyncram_iqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599768894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart nios_system:system_inst\|nios_system_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_jtag_uart\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_w nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_scfifo_w\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_w" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "wfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769276 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599769276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5r81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5r81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5r81 " "Found entity 1: scfifo_5r81" {  } { { "db/scfifo_5r81.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_5r81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599769323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599769323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5r81 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated " "Elaborating entity \"scfifo_5r81\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7071.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7071.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7071 " "Found entity 1: a_dpfifo_7071" {  } { { "db/a_dpfifo_7071.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_7071.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599769339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599769339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7071 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo " "Elaborating entity \"a_dpfifo_7071\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\"" {  } { { "db/scfifo_5r81.tdf" "dpfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_5r81.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599769370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599769370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_7071.tdf" "fifo_state" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_7071.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1a7 " "Found entity 1: cntr_1a7" {  } { { "db/cntr_1a7.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_1a7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599769417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599769417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1a7 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_1a7:count_usedw " "Elaborating entity \"cntr_1a7\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_1a7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9iu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9iu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9iu1 " "Found entity 1: altsyncram_9iu1" {  } { { "db/altsyncram_9iu1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_9iu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599769480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599769480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9iu1 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\|altsyncram_9iu1:FIFOram " "Elaborating entity \"altsyncram_9iu1\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\|altsyncram_9iu1:FIFOram\"" {  } { { "db/a_dpfifo_7071.tdf" "FIFOram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_7071.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l9b " "Found entity 1: cntr_l9b" {  } { { "db/cntr_l9b.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_l9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599769526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599769526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l9b nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\|cntr_l9b:rd_ptr_count " "Elaborating entity \"cntr_l9b\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_5r81:auto_generated\|a_dpfifo_7071:dpfifo\|cntr_l9b:rd_ptr_count\"" {  } { { "db/a_dpfifo_7071.tdf" "rd_ptr_count" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_7071.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_r nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_scfifo_r\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_r" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "nios_system_jtag_uart_alt_jtag_atlantic" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599769833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769833 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599769833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599769942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_main_memory nios_system:system_inst\|nios_system_main_memory:main_memory " "Elaborating entity \"nios_system_main_memory\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\"" {  } { { "nios_system/synthesis/nios_system.v" "main_memory" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "the_altsyncram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_main_memory.hex " "Parameter \"init_file\" = \"nios_system_main_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 76800 " "Parameter \"maximum_depth\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770458 ""}  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599770458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9n1 " "Found entity 1: altsyncram_r9n1" {  } { { "db/altsyncram_r9n1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_r9n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599770556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599770556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9n1 nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_r9n1:auto_generated " "Elaborating entity \"altsyncram_r9n1\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_r9n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599770558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_pfa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_pfa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_pfa " "Found entity 1: decode_pfa" {  } { { "db/decode_pfa.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/decode_pfa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599772219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599772219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_pfa nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_r9n1:auto_generated\|decode_pfa:decode3 " "Elaborating entity \"decode_pfa\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_r9n1:auto_generated\|decode_pfa:decode3\"" {  } { { "db/altsyncram_r9n1.tdf" "decode3" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_r9n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mbb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mbb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mbb " "Found entity 1: mux_mbb" {  } { { "db/mux_mbb.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/mux_mbb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599772282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599772282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mbb nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_r9n1:auto_generated\|mux_mbb:mux2 " "Elaborating entity \"mux_mbb\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_r9n1:auto_generated\|mux_mbb:mux2\"" {  } { { "db/altsyncram_r9n1.tdf" "mux2" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_r9n1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0 nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_system_nios2_gen2_0\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2_gen2_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_system_nios2_gen2_0_cpu\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" "cpu" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_test_bench nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_test_bench:the_nios_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_test_bench" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_a_module nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772922 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599772922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oli1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oli1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oli1 " "Found entity 1: altsyncram_oli1" {  } { { "db/altsyncram_oli1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_oli1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599772969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599772969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oli1 nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_oli1:auto_generated " "Elaborating entity \"altsyncram_oli1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_oli1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599772969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_register_bank_b_module nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_debug nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599773110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773110 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599773110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_break nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_itrace nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_system_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_pib nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_oci_im nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_oci_im:the_nios_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_avalon_reg nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_nios2_ocimem nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "nios_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773516 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599773516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sbd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sbd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sbd1 " "Found entity 1: altsyncram_sbd1" {  } { { "db/altsyncram_sbd1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_sbd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599773547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599773547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sbd1 nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated " "Elaborating entity \"altsyncram_sbd1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem\|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_sbd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_wrapper nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_tck nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_gen2_0_cpu_debug_slave_sysclk nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599773727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773727 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2_gen2_0:nios2_gen2_0\|nios_system_nios2_gen2_0_cpu:cpu\|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci\|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx " "Elaborating entity \"nios_system_sgdma_rx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\"" {  } { { "nios_system/synthesis/nios_system.v" "sgdma_rx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx_chain nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain " "Elaborating entity \"nios_system_sgdma_rx_chain\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_nios_system_sgdma_rx_chain" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_nios_system_sgdma_rx nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|control_status_slave_which_resides_within_nios_system_sgdma_rx:the_control_status_slave_which_resides_within_nios_system_sgdma_rx " "Elaborating entity \"control_status_slave_which_resides_within_nios_system_sgdma_rx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|control_status_slave_which_resides_within_nios_system_sgdma_rx:the_control_status_slave_which_resides_within_nios_system_sgdma_rx\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_control_status_slave_which_resides_within_nios_system_sgdma_rx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_rx nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_rx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_rx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599773915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ARRIAV " "Parameter \"intended_device_family\" = \"ARRIAV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774086 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599774086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1dc " "Found entity 1: mux_1dc" {  } { { "db/mux_1dc.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/mux_1dc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599774290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599774290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1dc nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_1dc:auto_generated " "Elaborating entity \"mux_1dc\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_1dc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774383 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kse " "Found entity 1: cntr_kse" {  } { { "db/cntr_kse.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_kse.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599774430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599774430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kse nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_kse:auto_generated " "Elaborating entity \"cntr_kse\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_kse:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774477 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774540 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q0g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q0g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q0g " "Found entity 1: cmpr_q0g" {  } { { "db/cmpr_q0g.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cmpr_q0g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599774586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599774586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q0g nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_q0g:auto_generated " "Elaborating entity \"cmpr_q0g\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_q0g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774634 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx:the_descriptor_read_which_resides_within_nios_system_sgdma_rx\|descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_nios_system_sgdma_rx nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_write_which_resides_within_nios_system_sgdma_rx:the_descriptor_write_which_resides_within_nios_system_sgdma_rx " "Elaborating entity \"descriptor_write_which_resides_within_nios_system_sgdma_rx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_chain:the_nios_system_sgdma_rx_chain\|descriptor_write_which_resides_within_nios_system_sgdma_rx:the_descriptor_write_which_resides_within_nios_system_sgdma_rx\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_descriptor_write_which_resides_within_nios_system_sgdma_rx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx_command_grabber nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_grabber:the_nios_system_sgdma_rx_command_grabber " "Elaborating entity \"nios_system_sgdma_rx_command_grabber\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_grabber:the_nios_system_sgdma_rx_command_grabber\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_nios_system_sgdma_rx_command_grabber" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx_m_write nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_m_write:the_nios_system_sgdma_rx_m_write " "Elaborating entity \"nios_system_sgdma_rx_m_write\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_m_write:the_nios_system_sgdma_rx_m_write\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_nios_system_sgdma_rx_m_write" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_nios_system_sgdma_rx nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_m_write:the_nios_system_sgdma_rx_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx " "Elaborating entity \"byteenable_gen_which_resides_within_nios_system_sgdma_rx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_m_write:the_nios_system_sgdma_rx_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_byteenable_gen_which_resides_within_nios_system_sgdma_rx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_m_write:the_nios_system_sgdma_rx_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_m_write:the_nios_system_sgdma_rx_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx:the_thirty_two_bit_byteenable_FSM\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_thirty_two_bit_byteenable_FSM" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_m_write:the_nios_system_sgdma_rx_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_m_write:the_nios_system_sgdma_rx_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx:lower_sixteen_bit_byteenable_FSM\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx_command_fifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo " "Elaborating entity \"nios_system_sgdma_rx_command_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_nios_system_sgdma_rx_command_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599774775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "nios_system_sgdma_rx_command_fifo_command_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1849 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ARRIAV " "Parameter \"intended_device_family\" = \"ARRIAV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775057 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1849 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599775057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qu81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qu81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qu81 " "Found entity 1: scfifo_qu81" {  } { { "db/scfifo_qu81.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_qu81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599775088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599775088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qu81 nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated " "Elaborating entity \"scfifo_qu81\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_1591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_1591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_1591 " "Found entity 1: a_dpfifo_1591" {  } { { "db/a_dpfifo_1591.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_1591.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599775119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599775119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_1591 nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo " "Elaborating entity \"a_dpfifo_1591\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\"" {  } { { "db/scfifo_qu81.tdf" "dpfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_qu81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f9n1 " "Found entity 1: altsyncram_f9n1" {  } { { "db/altsyncram_f9n1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_f9n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599775197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599775197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f9n1 nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\|altsyncram_f9n1:FIFOram " "Elaborating entity \"altsyncram_f9n1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\|altsyncram_f9n1:FIFOram\"" {  } { { "db/a_dpfifo_1591.tdf" "FIFOram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_1591.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2e8 " "Found entity 1: cmpr_2e8" {  } { { "db/cmpr_2e8.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cmpr_2e8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599775275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599775275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2e8 nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\|cmpr_2e8:almost_full_comparer " "Elaborating entity \"cmpr_2e8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\|cmpr_2e8:almost_full_comparer\"" {  } { { "db/a_dpfifo_1591.tdf" "almost_full_comparer" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_1591.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s97.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s97.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s97 " "Found entity 1: cntr_s97" {  } { { "db/cntr_s97.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_s97.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599775338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599775338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s97 nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\|cntr_s97:usedw_counter " "Elaborating entity \"cntr_s97\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\|cntr_s97:usedw_counter\"" {  } { { "db/a_dpfifo_1591.tdf" "usedw_counter" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_1591.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9b " "Found entity 1: cntr_g9b" {  } { { "db/cntr_g9b.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_g9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599775400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599775400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g9b nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\|cntr_g9b:wr_ptr " "Elaborating entity \"cntr_g9b\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_command_fifo:the_nios_system_sgdma_rx_command_fifo\|scfifo:nios_system_sgdma_rx_command_fifo_command_fifo\|scfifo_qu81:auto_generated\|a_dpfifo_1591:dpfifo\|cntr_g9b:wr_ptr\"" {  } { { "db/a_dpfifo_1591.tdf" "wr_ptr" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_1591.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx_desc_address_fifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo " "Elaborating entity \"nios_system_sgdma_rx_desc_address_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_nios_system_sgdma_rx_desc_address_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1912 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ARRIAV " "Parameter \"intended_device_family\" = \"ARRIAV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775588 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1912 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599775588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fec " "Found entity 1: mux_fec" {  } { { "db/mux_fec.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/mux_fec.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599775714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599775714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fec nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_fec:auto_generated " "Elaborating entity \"mux_fec\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_desc_address_fifo:the_nios_system_sgdma_rx_desc_address_fifo\|scfifo:nios_system_sgdma_rx_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_fec:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx_status_token_fifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo " "Elaborating entity \"nios_system_sgdma_rx_status_token_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "the_nios_system_sgdma_rx_status_token_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599775792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "nios_system_sgdma_rx_status_token_fifo_status_token_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1975 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ARRIAV " "Parameter \"intended_device_family\" = \"ARRIAV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776026 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_rx.v" 1975 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599776026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bt81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bt81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bt81 " "Found entity 1: scfifo_bt81" {  } { { "db/scfifo_bt81.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_bt81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599776073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599776073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bt81 nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_bt81:auto_generated " "Elaborating entity \"scfifo_bt81\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_bt81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i391 " "Found entity 1: a_dpfifo_i391" {  } { { "db/a_dpfifo_i391.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_i391.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599776089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599776089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i391 nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_bt81:auto_generated\|a_dpfifo_i391:dpfifo " "Elaborating entity \"a_dpfifo_i391\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_bt81:auto_generated\|a_dpfifo_i391:dpfifo\"" {  } { { "db/scfifo_bt81.tdf" "dpfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_bt81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h6n1 " "Found entity 1: altsyncram_h6n1" {  } { { "db/altsyncram_h6n1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_h6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599776151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599776151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h6n1 nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_bt81:auto_generated\|a_dpfifo_i391:dpfifo\|altsyncram_h6n1:FIFOram " "Elaborating entity \"altsyncram_h6n1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx:sgdma_rx\|nios_system_sgdma_rx_status_token_fifo:the_nios_system_sgdma_rx_status_token_fifo\|scfifo:nios_system_sgdma_rx_status_token_fifo_status_token_fifo\|scfifo_bt81:auto_generated\|a_dpfifo_i391:dpfifo\|altsyncram_h6n1:FIFOram\"" {  } { { "db/a_dpfifo_i391.tdf" "FIFOram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_i391.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx " "Elaborating entity \"nios_system_sgdma_tx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\"" {  } { { "nios_system/synthesis/nios_system.v" "sgdma_tx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx_chain nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain " "Elaborating entity \"nios_system_sgdma_tx_chain\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_nios_system_sgdma_tx_chain" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_nios_system_sgdma_tx nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\|control_status_slave_which_resides_within_nios_system_sgdma_tx:the_control_status_slave_which_resides_within_nios_system_sgdma_tx " "Elaborating entity \"control_status_slave_which_resides_within_nios_system_sgdma_tx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\|control_status_slave_which_resides_within_nios_system_sgdma_tx:the_control_status_slave_which_resides_within_nios_system_sgdma_tx\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_control_status_slave_which_resides_within_nios_system_sgdma_tx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_tx nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx:the_descriptor_read_which_resides_within_nios_system_sgdma_tx " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_tx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx:the_descriptor_read_which_resides_within_nios_system_sgdma_tx\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_tx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx:the_descriptor_read_which_resides_within_nios_system_sgdma_tx\|descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx:the_descriptor_read_which_resides_within_nios_system_sgdma_tx\|descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_tx_control_bits_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_nios_system_sgdma_tx nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\|descriptor_write_which_resides_within_nios_system_sgdma_tx:the_descriptor_write_which_resides_within_nios_system_sgdma_tx " "Elaborating entity \"descriptor_write_which_resides_within_nios_system_sgdma_tx\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_chain:the_nios_system_sgdma_tx_chain\|descriptor_write_which_resides_within_nios_system_sgdma_tx:the_descriptor_write_which_resides_within_nios_system_sgdma_tx\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_descriptor_write_which_resides_within_nios_system_sgdma_tx" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx_command_grabber nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_command_grabber:the_nios_system_sgdma_tx_command_grabber " "Elaborating entity \"nios_system_sgdma_tx_command_grabber\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_command_grabber:the_nios_system_sgdma_tx_command_grabber\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_nios_system_sgdma_tx_command_grabber" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx_m_read nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_read:the_nios_system_sgdma_tx_m_read " "Elaborating entity \"nios_system_sgdma_tx_m_read\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_read:the_nios_system_sgdma_tx_m_read\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_nios_system_sgdma_tx_m_read" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776544 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "nios_system_sgdma_tx.v(1472) " "Verilog HDL Case Statement information at nios_system_sgdma_tx.v(1472): all case item expressions in this case statement are onehot" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1472 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1602599776560 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx:sgdma_tx|nios_system_sgdma_tx_m_read:the_nios_system_sgdma_tx_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx_m_readfifo nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo " "Elaborating entity \"nios_system_sgdma_tx_m_readfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_nios_system_sgdma_tx_m_readfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx_m_readfifo_m_readfifo nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo " "Elaborating entity \"nios_system_sgdma_tx_m_readfifo_m_readfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_nios_system_sgdma_tx_m_readfifo_m_readfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ARRIAV " "Parameter \"intended_device_family\" = \"ARRIAV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776844 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 1632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599776844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kh91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kh91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kh91 " "Found entity 1: scfifo_kh91" {  } { { "db/scfifo_kh91.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_kh91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599776891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599776891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kh91 nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated " "Elaborating entity \"scfifo_kh91\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_rn91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_rn91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_rn91 " "Found entity 1: a_dpfifo_rn91" {  } { { "db/a_dpfifo_rn91.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rn91.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599776906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599776906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_rn91 nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo " "Elaborating entity \"a_dpfifo_rn91\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\"" {  } { { "db/scfifo_kh91.tdf" "dpfifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/scfifo_kh91.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jan1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jan1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jan1 " "Found entity 1: altsyncram_jan1" {  } { { "db/altsyncram_jan1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_jan1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599776969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599776969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jan1 nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\|altsyncram_jan1:FIFOram " "Elaborating entity \"altsyncram_jan1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\|altsyncram_jan1:FIFOram\"" {  } { { "db/a_dpfifo_rn91.tdf" "FIFOram" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rn91.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599776969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7e8 " "Found entity 1: cmpr_7e8" {  } { { "db/cmpr_7e8.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cmpr_7e8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599777031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599777031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7e8 nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\|cmpr_7e8:almost_full_comparer " "Elaborating entity \"cmpr_7e8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\|cmpr_7e8:almost_full_comparer\"" {  } { { "db/a_dpfifo_rn91.tdf" "almost_full_comparer" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rn91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7e8 nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\|cmpr_7e8:two_comparison " "Elaborating entity \"cmpr_7e8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\|cmpr_7e8:two_comparison\"" {  } { { "db/a_dpfifo_rn91.tdf" "two_comparison" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rn91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k9b " "Found entity 1: cntr_k9b" {  } { { "db/cntr_k9b.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/cntr_k9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599777094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599777094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k9b nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\|cntr_k9b:rd_ptr_msb " "Elaborating entity \"cntr_k9b\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_m_readfifo:the_nios_system_sgdma_tx_m_readfifo\|nios_system_sgdma_tx_m_readfifo_m_readfifo:the_nios_system_sgdma_tx_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx_m_readfifo_m_readfifo_m_readfifo\|scfifo_kh91:auto_generated\|a_dpfifo_rn91:dpfifo\|cntr_k9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_rn91.tdf" "rd_ptr_msb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/a_dpfifo_rn91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx_command_fifo nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_command_fifo:the_nios_system_sgdma_tx_command_fifo " "Elaborating entity \"nios_system_sgdma_tx_command_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_command_fifo:the_nios_system_sgdma_tx_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_nios_system_sgdma_tx_command_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx_desc_address_fifo nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_desc_address_fifo:the_nios_system_sgdma_tx_desc_address_fifo " "Elaborating entity \"nios_system_sgdma_tx_desc_address_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_desc_address_fifo:the_nios_system_sgdma_tx_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_nios_system_sgdma_tx_desc_address_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx_status_token_fifo nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_status_token_fifo:the_nios_system_sgdma_tx_status_token_fifo " "Elaborating entity \"nios_system_sgdma_tx_status_token_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx:sgdma_tx\|nios_system_sgdma_tx_status_token_fifo:the_nios_system_sgdma_tx_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx.v" "the_nios_system_sgdma_tx_status_token_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_sgdma_tx.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tse nios_system:system_inst\|nios_system_tse:tse " "Elaborating entity \"nios_system_tse\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\"" {  } { { "nios_system/synthesis/nios_system.v" "tse" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "nios_system/synthesis/submodules/nios_system_tse.v" "i_tse_mac" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_tse.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "U_REG" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_control.v" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599777856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_register_map.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_EXCESS_COL" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_register_map.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_register_map.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_register_map.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_clock_crosser:host_convert_addr_clock_cross " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_clock_crosser:host_convert_addr_clock_cross\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "host_convert_addr_clock_cross" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778794 ""}  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599778794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_liv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_liv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_liv1 " "Found entity 1: altsyncram_liv1" {  } { { "db/altsyncram_liv1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_liv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599778826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599778826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_liv1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_liv1:auto_generated " "Elaborating entity \"altsyncram_liv1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_liv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_register_map.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_clock_crosser:host_convert_addr_tx_clock_crosser " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_clock_crosser:host_convert_addr_tx_clock_crosser\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" "host_convert_addr_tx_clock_crosser" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599778998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779169 ""}  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599779169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lfv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lfv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lfv1 " "Found entity 1: altsyncram_lfv1" {  } { { "db/altsyncram_lfv1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_lfv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599779216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599779216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lfv1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_lfv1:auto_generated " "Elaborating entity \"altsyncram_lfv1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_lfv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_register_map.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_control.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "altddio_in_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599779812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779812 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599779812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_lld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_lld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_lld " "Found entity 1: ddio_in_lld" {  } { { "db/ddio_in_lld.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ddio_in_lld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599779859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599779859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_lld nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_lld:auto_generated " "Elaborating entity \"ddio_in_lld\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_lld:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "altddio_in_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599779937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779937 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599779937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_ild.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_ild.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_ild " "Found entity 1: ddio_in_ild" {  } { { "db/ddio_in_ild.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ddio_in_ild.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599779968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599779968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_ild nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_ild:auto_generated " "Elaborating entity \"ddio_in_ild\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_ild:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599779968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "altddio_out_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599780046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780046 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599780046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_lab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_lab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_lab " "Found entity 1: ddio_out_lab" {  } { { "db/ddio_out_lab.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ddio_out_lab.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599780078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599780078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_lab nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_lab:auto_generated " "Elaborating entity \"ddio_out_lab\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_lab:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "altddio_out_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1602599780140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780140 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1602599780140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_iab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_iab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_iab " "Found entity 1: ddio_out_iab" {  } { { "db/ddio_out_iab.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ddio_out_iab.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599780187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599780187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_iab nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_iab:auto_generated " "Elaborating entity \"ddio_out_iab\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_iab:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_RX" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599780890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_TX" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599781969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2o1 " "Found entity 1: altsyncram_r2o1" {  } { { "db/altsyncram_r2o1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_r2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599782188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599782188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2o1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_r2o1:auto_generated " "Elaborating entity \"altsyncram_r2o1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_r2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsn1 " "Found entity 1: altsyncram_vsn1" {  } { { "db/altsyncram_vsn1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_vsn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599782719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599782719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsn1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_vsn1:auto_generated " "Elaborating entity \"altsyncram_vsn1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_vsn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599782971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_psn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_psn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_psn1 " "Found entity 1: altsyncram_psn1" {  } { { "db/altsyncram_psn1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_psn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599783237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599783237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_psn1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated " "Elaborating entity \"altsyncram_psn1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_psn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RETR" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53o1 " "Found entity 1: altsyncram_53o1" {  } { { "db/altsyncram_53o1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_53o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599783596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599783596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53o1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_53o1:auto_generated " "Elaborating entity \"altsyncram_53o1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_53o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599783971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppn1 " "Found entity 1: altsyncram_ppn1" {  } { { "db/altsyncram_ppn1.tdf" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/altsyncram_ppn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599784065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599784065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppn1 nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ppn1:auto_generated " "Elaborating entity \"altsyncram_ppn1\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_ppn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse:tse\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_tx_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_tx_m_read_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx_m_read_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx_m_write_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx_m_write_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tse_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tse_control_port_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tse_control_port_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_rx_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_rx_csr_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx_csr_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:main_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:main_memory_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "main_memory_s1_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:descriptor_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:descriptor_memory_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "descriptor_memory_s1_translator" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_m_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx_m_read_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_m_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx_m_write_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx_descriptor_read_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx_descriptor_read_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx_descriptor_write_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx_descriptor_write_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599784972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_0_router_003\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_003" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_system_mm_interconnect_0_router_004\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_004" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_008 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nios_system_mm_interconnect_0_router_008\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_008:router_008\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_008" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_008_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_008:router_008\|nios_system_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_008:router_008\|nios_system_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_012 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"nios_system_mm_interconnect_0_router_012\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_012:router_012\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_012" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_012_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_012:router_012\|nios_system_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_012_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_012:router_012\|nios_system_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_012.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_013 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"nios_system_mm_interconnect_0_router_013\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_013:router_013\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_013" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_013_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_013:router_013\|nios_system_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_013_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_013:router_013\|nios_system_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_013.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_014 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"nios_system_mm_interconnect_0_router_014\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_014" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_014_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\|nios_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\|nios_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_015 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_015:router_015 " "Elaborating entity \"nios_system_mm_interconnect_0_router_015\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_015:router_015\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_015" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_015_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_015:router_015\|nios_system_mm_interconnect_0_router_015_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_015_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_015:router_015\|nios_system_mm_interconnect_0_router_015_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" "the_default_decode" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_015.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_tx_m_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_tx_m_read_limiter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx_m_read_limiter" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_002 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_003 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_004 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_004" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_005 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_005" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_005.sv" "arb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_005.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_006 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_006\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_006" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_006.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_005 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_005\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_005:rsp_demux_005\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_005" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_006 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_006\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_006" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_003 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:system_inst\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:system_inst\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_avalon_st_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "avalon_st_adapter" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter_timing_adapter_0 nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"nios_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599785989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter_timing_adapter_0_fifo nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"nios_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" "nios_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599786004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599786036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599786036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599786051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:system_inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_001" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/nios_system/synthesis/nios_system.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1602599786067 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788139 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788139 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788139 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788139 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788139 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max rate_cnt_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"rate_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "rate_cnt_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 486 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788154 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:rate_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max channel_out_int_inst 32 2 " "Port \"counter_max\" on the entity instantiation of \"channel_out_int_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "channel_out_int_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 432 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788154 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:channel_out_int_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max latency_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"latency_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "synthesis/submodules/alt_cic_dec_siso.sv" "latency_cnt_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/alt_cic_dec_siso.sv" 419 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788154 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788154 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 6 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1602599788154 "|tse_tutorial|combined_filter:mic_filter_reg[0].combined_filter_inst|combined_filter_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_downsample:vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1602599789335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.13.10:36:33 Progress: Loading sld99e16912/alt_sld_fab_wrapper_hw.tcl " "2020.10.13.10:36:33 Progress: Loading sld99e16912/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599793121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599796030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599796187 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599799662 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599799740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599799833 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599799943 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599799960 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1602599799960 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1602599800668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld99e16912/alt_sld_fab.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ip/sld99e16912/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599800871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599800871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599800966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599800966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599800982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599800982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599801028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599801028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599801113 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599801113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599801113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602599801160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1602599801160 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1602599804434 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1602599804434 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "TSE_MAC " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature TSE_MAC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached " "The Triple Speed Ethernet MegaCore MAC function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1602599804434 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1602599804434 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1602599804434 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Design Software" 0 -1 1602599804434 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Design Software" 0 -1 1602599804434 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1602599804450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/output_files/tse_tutorial.map.smsg " "Generated suppressed messages file D:/Documents/shared_documents/git_projects/MicArrayProject/tse_tutorial_restored/output_files/tse_tutorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1602599806909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5139 " "Peak virtual memory: 5139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602599807002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 10:36:47 2020 " "Processing ended: Tue Oct 13 10:36:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602599807002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602599807002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602599807002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1602599807002 ""}
