{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430988834208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430988834214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 13:53:54 2015 " "Processing started: Thu May 07 13:53:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430988834214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430988834214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off test_hardware -c test_hardware " "Command: quartus_eda --read_settings_files=off --write_settings_files=off test_hardware -c test_hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430988834215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_hardware_7_1200mv_100c_slow.vho H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/ simulation " "Generated file test_hardware_7_1200mv_100c_slow.vho in folder \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430988835076 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_hardware_7_1200mv_-40c_slow.vho H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/ simulation " "Generated file test_hardware_7_1200mv_-40c_slow.vho in folder \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430988835177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_hardware_min_1200mv_-40c_fast.vho H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/ simulation " "Generated file test_hardware_min_1200mv_-40c_fast.vho in folder \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430988835262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_hardware.vho H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/ simulation " "Generated file test_hardware.vho in folder \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430988835353 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_hardware_7_1200mv_100c_vhd_slow.sdo H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/ simulation " "Generated file test_hardware_7_1200mv_100c_vhd_slow.sdo in folder \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430988835437 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_hardware_7_1200mv_-40c_vhd_slow.sdo H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/ simulation " "Generated file test_hardware_7_1200mv_-40c_vhd_slow.sdo in folder \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430988835509 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_hardware_min_1200mv_-40c_vhd_fast.sdo H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/ simulation " "Generated file test_hardware_min_1200mv_-40c_vhd_fast.sdo in folder \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430988835581 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "test_hardware_vhd.sdo H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/ simulation " "Generated file test_hardware_vhd.sdo in folder \"H:/projects/prj_fpga_altera/prj_VE-EP4CE10E/EP4CE10E/sourse/test_hardware/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1430988835656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "581 " "Peak virtual memory: 581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430988835719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 13:53:55 2015 " "Processing ended: Thu May 07 13:53:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430988835719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430988835719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430988835719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430988835719 ""}
