INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/assembly/lab04/files/final_project/mips_updated/mips_updated.srcs/sources_1/new/all_modules.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module all_modules
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/assembly/lab04/files/final_project/mips_updated/mips_updated.srcs/sim_1/new/simulation1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation1
