Minimizing leakage power of sequential circuits through mixed-Vtflip-flops and multi-Vtcombinational gates