--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ATAPATH/ALU/result_shift0001<31>  SLICE_X12Y49.Y    SLICE_X12Y49.G4  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 6.786ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.214ns (311.139MHz) (Tdcmpco)
  Physical resource: CLK_GEN/DCM_SYS/CLK2X
  Logical resource: CLK_GEN/DCM_SYS/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_GEN/clk_100m_unbuf
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLK_GEN/DCM_SYS/CLKIN
  Logical resource: CLK_GEN/DCM_SYS/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLK_GEN/DCM_SYS/CLKIN
  Logical resource: CLK_GEN/DCM_SYS/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_GEN/clk_50m_unbuf" derived from 
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 
10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9536960 paths analyzed, 2076 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.774ns.
--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M0/lcdstate_4 (SLICE_X49Y7.SR), 334402 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_0 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.769ns (Levels of Logic = 19)
  Clock Path Skew:      -0.005ns (0.080 - 0.085)
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_0 to DISPLAY/DISPLCD/M0/lcdstate_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.YQ       Tcko                  0.587   DISPLAY/DISPLCD/M0/lcdcount<1>
                                                       DISPLAY/DISPLCD/M0/lcdcount_0
    SLICE_X51Y9.F2       net (fanout=1)        0.461   DISPLAY/DISPLCD/M0/lcdcount<0>
    SLICE_X51Y9.COUT     Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_lut<0>_INV_0
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<1>
    SLICE_X51Y10.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<1>
    SLICE_X51Y10.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<17>
    SLICE_X50Y17.G1      net (fanout=9)        0.166   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<17>
    SLICE_X50Y17.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N438
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.BX      net (fanout=17)       1.109   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/N396
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW2
    SLICE_X47Y17.G3      net (fanout=1)        0.657   DISPLAY/DISPLCD/M0/N396
    SLICE_X47Y17.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12_SW0_SW0
    SLICE_X47Y17.F2      net (fanout=5)        0.514   DISPLAY/DISPLCD/M0/N292
    SLICE_X47Y17.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12
    SLICE_X47Y14.G3      net (fanout=6)        0.403   DISPLAY/DISPLCD/M0/N96
    SLICE_X47Y14.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N374
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3_SW0
    SLICE_X43Y12.G2      net (fanout=6)        0.978   DISPLAY/DISPLCD/M0/N124
    SLICE_X43Y12.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N99
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3
    SLICE_X42Y12.G1      net (fanout=9)        0.609   DISPLAY/DISPLCD/M0/N54
    SLICE_X42Y12.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N751
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.G1      net (fanout=7)        0.485   DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N316
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>71
    SLICE_X44Y9.F1       net (fanout=3)        0.772   DISPLAY/DISPLCD/M0/N118
    SLICE_X44Y9.X        Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>34
    SLICE_X46Y10.F1      net (fanout=17)       1.042   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
    SLICE_X46Y10.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
    SLICE_X49Y7.SR       net (fanout=1)        0.857   DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
    SLICE_X49Y7.CLK      Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<4>
                                                       DISPLAY/DISPLCD/M0/lcdstate_4
    -------------------------------------------------  ---------------------------
    Total                                     19.769ns (11.716ns logic, 8.053ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.771ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y9.XQ       Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X51Y11.F2      net (fanout=1)        0.695   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X51Y11.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<17>
    SLICE_X50Y17.G1      net (fanout=9)        0.166   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<17>
    SLICE_X50Y17.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N438
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.BX      net (fanout=17)       1.109   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/N396
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW2
    SLICE_X47Y17.G3      net (fanout=1)        0.657   DISPLAY/DISPLCD/M0/N396
    SLICE_X47Y17.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12_SW0_SW0
    SLICE_X47Y17.F2      net (fanout=5)        0.514   DISPLAY/DISPLCD/M0/N292
    SLICE_X47Y17.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12
    SLICE_X47Y14.G3      net (fanout=6)        0.403   DISPLAY/DISPLCD/M0/N96
    SLICE_X47Y14.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N374
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3_SW0
    SLICE_X43Y12.G2      net (fanout=6)        0.978   DISPLAY/DISPLCD/M0/N124
    SLICE_X43Y12.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N99
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3
    SLICE_X42Y12.G1      net (fanout=9)        0.609   DISPLAY/DISPLCD/M0/N54
    SLICE_X42Y12.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N751
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.G1      net (fanout=7)        0.485   DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N316
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>71
    SLICE_X44Y9.F1       net (fanout=3)        0.772   DISPLAY/DISPLCD/M0/N118
    SLICE_X44Y9.X        Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>34
    SLICE_X46Y10.F1      net (fanout=17)       1.042   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
    SLICE_X46Y10.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
    SLICE_X49Y7.SR       net (fanout=1)        0.857   DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
    SLICE_X49Y7.CLK      Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<4>
                                                       DISPLAY/DISPLCD/M0/lcdstate_4
    -------------------------------------------------  ---------------------------
    Total                                     19.771ns (11.484ns logic, 8.287ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_2 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.752ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_2 to DISPLAY/DISPLCD/M0/lcdstate_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.YQ      Tcko                  0.652   DISPLAY/DISPLCD/M0/lcdcount<3>
                                                       DISPLAY/DISPLCD/M0/lcdcount_2
    SLICE_X51Y10.F1      net (fanout=1)        0.497   DISPLAY/DISPLCD/M0/lcdcount<2>
    SLICE_X51Y10.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<2>
                                                       DISPLAY/DISPLCD/M0/lcdcount<2>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<17>
    SLICE_X50Y17.G1      net (fanout=9)        0.166   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<17>
    SLICE_X50Y17.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N438
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.BX      net (fanout=17)       1.109   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/N396
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW2
    SLICE_X47Y17.G3      net (fanout=1)        0.657   DISPLAY/DISPLCD/M0/N396
    SLICE_X47Y17.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12_SW0_SW0
    SLICE_X47Y17.F2      net (fanout=5)        0.514   DISPLAY/DISPLCD/M0/N292
    SLICE_X47Y17.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12
    SLICE_X47Y14.G3      net (fanout=6)        0.403   DISPLAY/DISPLCD/M0/N96
    SLICE_X47Y14.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N374
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3_SW0
    SLICE_X43Y12.G2      net (fanout=6)        0.978   DISPLAY/DISPLCD/M0/N124
    SLICE_X43Y12.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N99
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3
    SLICE_X42Y12.G1      net (fanout=9)        0.609   DISPLAY/DISPLCD/M0/N54
    SLICE_X42Y12.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N751
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.G1      net (fanout=7)        0.485   DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N316
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>71
    SLICE_X44Y9.F1       net (fanout=3)        0.772   DISPLAY/DISPLCD/M0/N118
    SLICE_X44Y9.X        Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>34
    SLICE_X46Y10.F1      net (fanout=17)       1.042   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
    SLICE_X46Y10.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
    SLICE_X49Y7.SR       net (fanout=1)        0.857   DISPLAY/DISPLCD/M0/lcdstate_mux0000<36>18
    SLICE_X49Y7.CLK      Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<4>
                                                       DISPLAY/DISPLCD/M0/lcdstate_4
    -------------------------------------------------  ---------------------------
    Total                                     19.752ns (11.663ns logic, 8.089ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M0/lcdstate_8 (SLICE_X44Y6.F1), 400792 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_0 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.770ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_0 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.YQ       Tcko                  0.587   DISPLAY/DISPLCD/M0/lcdcount<1>
                                                       DISPLAY/DISPLCD/M0/lcdcount_0
    SLICE_X51Y9.F2       net (fanout=1)        0.461   DISPLAY/DISPLCD/M0/lcdcount<0>
    SLICE_X51Y9.X        Topx                  1.060   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_lut<0>_INV_0
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<0>
    SLICE_X52Y14.G2      net (fanout=4)        0.774   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<0>
    SLICE_X52Y14.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000122
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000013
    SLICE_X54Y14.F2      net (fanout=3)        0.434   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000013
    SLICE_X54Y14.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/N434
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000122_SW1
    SLICE_X55Y15.F1      net (fanout=1)        0.772   DISPLAY/DISPLCD/M0/N434
    SLICE_X55Y15.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N418
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW0
    SLICE_X53Y14.F1      net (fanout=2)        0.490   DISPLAY/DISPLCD/M0/N418
    SLICE_X53Y14.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>21
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>21_1
    SLICE_X52Y15.F1      net (fanout=2)        0.440   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>21
    SLICE_X52Y15.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
    SLICE_X49Y10.G3      net (fanout=15)       0.628   DISPLAY/DISPLCD/M0/_old_lcdstate_13<4>
    SLICE_X49Y10.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N239
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_22<4>111_SW1
    SLICE_X49Y10.F4      net (fanout=1)        0.343   DISPLAY/DISPLCD/M0/_old_lcdcount_22<4>111_SW1/O
    SLICE_X49Y10.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N239
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>_SW0_SW0
    SLICE_X46Y12.F1      net (fanout=1)        1.015   DISPLAY/DISPLCD/M0/N239
    SLICE_X46Y12.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
    SLICE_X43Y10.G4      net (fanout=14)       0.713   DISPLAY/DISPLCD/M0/_old_lcdcount_18<6>
    SLICE_X43Y10.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N546
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000011
    SLICE_X42Y14.F2      net (fanout=8)        0.984   DISPLAY/DISPLCD/M0/N671
    SLICE_X42Y14.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/N150
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8_SW1
    SLICE_X45Y7.G4       net (fanout=1)        0.947   DISPLAY/DISPLCD/M0/N150
    SLICE_X45Y7.Y        Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8
    SLICE_X45Y7.F4       net (fanout=3)        0.068   DISPLAY/DISPLCD/M0/N119
    SLICE_X45Y7.X        Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X44Y6.F1       net (fanout=1)        0.439   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X44Y6.CLK      Tfck                  0.892   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.770ns (11.262ns logic, 8.508ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.694ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y9.XQ       Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X51Y11.F2      net (fanout=1)        0.695   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X51Y11.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.X       Tcinx                 0.462   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<16>
    SLICE_X51Y5.F1       net (fanout=6)        1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
    SLICE_X51Y5.X        Tilo                  0.704   DISPLAY/DISPLCD/M0/N481
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<0>2_SW2_SW0
    SLICE_X50Y6.F1       net (fanout=1)        0.409   DISPLAY/DISPLCD/M0/N481
    SLICE_X50Y6.X        Tilo                  0.759   DISPLAY/DISPLCD/M0/N404
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq0000164_SW0
    SLICE_X50Y13.G4      net (fanout=4)        1.172   DISPLAY/DISPLCD/M0/N404
    SLICE_X50Y13.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N456
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq0000164
    SLICE_X49Y8.G1       net (fanout=31)       1.158   DISPLAY/DISPLCD/M0/N104
    SLICE_X49Y8.Y        Tilo                  0.704   DISPLAY/DISPLCD/M0/N428
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq0003_SW2_SW0_SW1
    SLICE_X47Y11.G1      net (fanout=1)        0.519   DISPLAY/DISPLCD/M0/N452
    SLICE_X47Y11.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq0003_SW2
    SLICE_X47Y11.F1      net (fanout=4)        0.797   DISPLAY/DISPLCD/M0/N337
    SLICE_X47Y11.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X43Y10.G3      net (fanout=17)       0.442   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X43Y10.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N546
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000011
    SLICE_X42Y14.F2      net (fanout=8)        0.984   DISPLAY/DISPLCD/M0/N671
    SLICE_X42Y14.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/N150
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8_SW1
    SLICE_X45Y7.G4       net (fanout=1)        0.947   DISPLAY/DISPLCD/M0/N150
    SLICE_X45Y7.Y        Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8
    SLICE_X45Y7.F4       net (fanout=3)        0.068   DISPLAY/DISPLCD/M0/N119
    SLICE_X45Y7.X        Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X44Y6.F1       net (fanout=1)        0.439   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X44Y6.CLK      Tfck                  0.892   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.694ns (10.902ns logic, 8.792ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_0 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.692ns (Levels of Logic = 20)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_0 to DISPLAY/DISPLCD/M0/lcdstate_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.YQ       Tcko                  0.587   DISPLAY/DISPLCD/M0/lcdcount<1>
                                                       DISPLAY/DISPLCD/M0/lcdcount_0
    SLICE_X51Y9.F2       net (fanout=1)        0.461   DISPLAY/DISPLCD/M0/lcdcount<0>
    SLICE_X51Y9.COUT     Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_lut<0>_INV_0
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<1>
    SLICE_X51Y10.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<1>
    SLICE_X51Y10.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.X       Tcinx                 0.462   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<16>
    SLICE_X51Y5.F1       net (fanout=6)        1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
    SLICE_X51Y5.X        Tilo                  0.704   DISPLAY/DISPLCD/M0/N481
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<0>2_SW2_SW0
    SLICE_X50Y6.F1       net (fanout=1)        0.409   DISPLAY/DISPLCD/M0/N481
    SLICE_X50Y6.X        Tilo                  0.759   DISPLAY/DISPLCD/M0/N404
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq0000164_SW0
    SLICE_X50Y13.G4      net (fanout=4)        1.172   DISPLAY/DISPLCD/M0/N404
    SLICE_X50Y13.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N456
                                                       DISPLAY/DISPLCD/M0/lcdstate_cmp_eq0000164
    SLICE_X49Y8.G1       net (fanout=31)       1.158   DISPLAY/DISPLCD/M0/N104
    SLICE_X49Y8.Y        Tilo                  0.704   DISPLAY/DISPLCD/M0/N428
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq0003_SW2_SW0_SW1
    SLICE_X47Y11.G1      net (fanout=1)        0.519   DISPLAY/DISPLCD/M0/N452
    SLICE_X47Y11.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq0003_SW2
    SLICE_X47Y11.F1      net (fanout=4)        0.797   DISPLAY/DISPLCD/M0/N337
    SLICE_X47Y11.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X43Y10.G3      net (fanout=17)       0.442   DISPLAY/DISPLCD/M0/_old_lcdcount_18<11>
    SLICE_X43Y10.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N546
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000011
    SLICE_X42Y14.F2      net (fanout=8)        0.984   DISPLAY/DISPLCD/M0/N671
    SLICE_X42Y14.X       Tilo                  0.759   DISPLAY/DISPLCD/M0/N150
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8_SW1
    SLICE_X45Y7.G4       net (fanout=1)        0.947   DISPLAY/DISPLCD/M0/N150
    SLICE_X45Y7.Y        Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>8
    SLICE_X45Y7.F4       net (fanout=3)        0.068   DISPLAY/DISPLCD/M0/N119
    SLICE_X45Y7.X        Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X44Y6.F1       net (fanout=1)        0.439   DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>154
    SLICE_X44Y6.CLK      Tfck                  0.892   DISPLAY/DISPLCD/M0/lcdstate<8>
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>166
                                                       DISPLAY/DISPLCD/M0/lcdstate_8
    -------------------------------------------------  ---------------------------
    Total                                     19.692ns (11.134ns logic, 8.558ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M0/lcdstate_2 (SLICE_X46Y2.SR), 319009 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_4 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.763ns (Levels of Logic = 17)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_4 to DISPLAY/DISPLCD/M0/lcdstate_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y9.XQ       Tcko                  0.591   DISPLAY/DISPLCD/M0/lcdcount<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount_4
    SLICE_X51Y11.F2      net (fanout=1)        0.695   DISPLAY/DISPLCD/M0/lcdcount<4>
    SLICE_X51Y11.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/lcdcount<4>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<17>
    SLICE_X50Y17.G1      net (fanout=9)        0.166   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<17>
    SLICE_X50Y17.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N438
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.BX      net (fanout=17)       1.109   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/N396
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW2
    SLICE_X47Y17.G3      net (fanout=1)        0.657   DISPLAY/DISPLCD/M0/N396
    SLICE_X47Y17.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12_SW0_SW0
    SLICE_X47Y17.F2      net (fanout=5)        0.514   DISPLAY/DISPLCD/M0/N292
    SLICE_X47Y17.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12
    SLICE_X47Y14.G3      net (fanout=6)        0.403   DISPLAY/DISPLCD/M0/N96
    SLICE_X47Y14.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N374
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3_SW0
    SLICE_X43Y12.G2      net (fanout=6)        0.978   DISPLAY/DISPLCD/M0/N124
    SLICE_X43Y12.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N99
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3
    SLICE_X42Y12.G1      net (fanout=9)        0.609   DISPLAY/DISPLCD/M0/N54
    SLICE_X42Y12.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N751
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.G1      net (fanout=7)        0.485   DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N316
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>71
    SLICE_X44Y9.F1       net (fanout=3)        0.772   DISPLAY/DISPLCD/M0/N118
    SLICE_X44Y9.X        Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>34
    SLICE_X47Y10.F2      net (fanout=17)       1.317   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
    SLICE_X47Y10.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X46Y2.SR       net (fanout=1)        0.629   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X46Y2.CLK      Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<2>
                                                       DISPLAY/DISPLCD/M0/lcdstate_2
    -------------------------------------------------  ---------------------------
    Total                                     19.763ns (11.429ns logic, 8.334ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_0 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.761ns (Levels of Logic = 19)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_0 to DISPLAY/DISPLCD/M0/lcdstate_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y8.YQ       Tcko                  0.587   DISPLAY/DISPLCD/M0/lcdcount<1>
                                                       DISPLAY/DISPLCD/M0/lcdcount_0
    SLICE_X51Y9.F2       net (fanout=1)        0.461   DISPLAY/DISPLCD/M0/lcdcount<0>
    SLICE_X51Y9.COUT     Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_lut<0>_INV_0
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<0>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<1>
    SLICE_X51Y10.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<1>
    SLICE_X51Y10.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<17>
    SLICE_X50Y17.G1      net (fanout=9)        0.166   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<17>
    SLICE_X50Y17.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N438
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.BX      net (fanout=17)       1.109   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/N396
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW2
    SLICE_X47Y17.G3      net (fanout=1)        0.657   DISPLAY/DISPLCD/M0/N396
    SLICE_X47Y17.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12_SW0_SW0
    SLICE_X47Y17.F2      net (fanout=5)        0.514   DISPLAY/DISPLCD/M0/N292
    SLICE_X47Y17.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12
    SLICE_X47Y14.G3      net (fanout=6)        0.403   DISPLAY/DISPLCD/M0/N96
    SLICE_X47Y14.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N374
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3_SW0
    SLICE_X43Y12.G2      net (fanout=6)        0.978   DISPLAY/DISPLCD/M0/N124
    SLICE_X43Y12.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N99
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3
    SLICE_X42Y12.G1      net (fanout=9)        0.609   DISPLAY/DISPLCD/M0/N54
    SLICE_X42Y12.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N751
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.G1      net (fanout=7)        0.485   DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N316
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>71
    SLICE_X44Y9.F1       net (fanout=3)        0.772   DISPLAY/DISPLCD/M0/N118
    SLICE_X44Y9.X        Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>34
    SLICE_X47Y10.F2      net (fanout=17)       1.317   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
    SLICE_X47Y10.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X46Y2.SR       net (fanout=1)        0.629   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X46Y2.CLK      Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<2>
                                                       DISPLAY/DISPLCD/M0/lcdstate_2
    -------------------------------------------------  ---------------------------
    Total                                     19.761ns (11.661ns logic, 8.100ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DISPLAY/DISPLCD/M0/lcdcount_2 (FF)
  Destination:          DISPLAY/DISPLCD/M0/lcdstate_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.744ns (Levels of Logic = 18)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 0.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DISPLAY/DISPLCD/M0/lcdcount_2 to DISPLAY/DISPLCD/M0/lcdstate_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y11.YQ      Tcko                  0.652   DISPLAY/DISPLCD/M0/lcdcount<3>
                                                       DISPLAY/DISPLCD/M0/lcdcount_2
    SLICE_X51Y10.F1      net (fanout=1)        0.497   DISPLAY/DISPLCD/M0/lcdcount<2>
    SLICE_X51Y10.COUT    Topcyf                1.162   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<2>
                                                       DISPLAY/DISPLCD/M0/lcdcount<2>_rt
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<2>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<3>
    SLICE_X51Y11.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<4>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<5>
    SLICE_X51Y12.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<6>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<7>
    SLICE_X51Y13.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<8>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<9>
    SLICE_X51Y14.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<10>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<11>
    SLICE_X51Y15.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<12>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<13>
    SLICE_X51Y16.COUT    Tbyp                  0.118   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<14>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.CIN     net (fanout=1)        0.000   DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<15>
    SLICE_X51Y17.Y       Tciny                 0.869   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy<16>
                                                       DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor<17>
    SLICE_X50Y17.G1      net (fanout=9)        0.166   DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000<17>
    SLICE_X50Y17.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N438
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.BX      net (fanout=17)       1.109   DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140
    SLICE_X48Y17.X       Tbxx                  0.806   DISPLAY/DISPLCD/M0/N396
                                                       DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq00021_SW2
    SLICE_X47Y17.G3      net (fanout=1)        0.657   DISPLAY/DISPLCD/M0/N396
    SLICE_X47Y17.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12_SW0_SW0
    SLICE_X47Y17.F2      net (fanout=5)        0.514   DISPLAY/DISPLCD/M0/N292
    SLICE_X47Y17.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/N96
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_14<4>12
    SLICE_X47Y14.G3      net (fanout=6)        0.403   DISPLAY/DISPLCD/M0/N96
    SLICE_X47Y14.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N374
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3_SW0
    SLICE_X43Y12.G2      net (fanout=6)        0.978   DISPLAY/DISPLCD/M0/N124
    SLICE_X43Y12.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N99
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>3
    SLICE_X42Y12.G1      net (fanout=9)        0.609   DISPLAY/DISPLCD/M0/N54
    SLICE_X42Y12.Y       Tilo                  0.759   DISPLAY/DISPLCD/M0/N751
                                                       DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.G1      net (fanout=7)        0.485   DISPLAY/DISPLCD/M0/_old_lcdstate_17<4>
    SLICE_X43Y11.Y       Tilo                  0.704   DISPLAY/DISPLCD/M0/N316
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<32>71
    SLICE_X44Y9.F1       net (fanout=3)        0.772   DISPLAY/DISPLCD/M0/N118
    SLICE_X44Y9.X        Tilo                  0.759   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
                                                       DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>34
    SLICE_X47Y10.F2      net (fanout=17)       1.317   DISPLAY/DISPLCD/M0/_old_lcdcount_26<4>
    SLICE_X47Y10.X       Tilo                  0.704   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
                                                       DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X46Y2.SR       net (fanout=1)        0.629   DISPLAY/DISPLCD/M0/lcdstate_mux0000<38>20
    SLICE_X46Y2.CLK      Tsrck                 0.910   DISPLAY/DISPLCD/M0/lcdstate<2>
                                                       DISPLAY/DISPLCD/M0/lcdstate_2
    -------------------------------------------------  ---------------------------
    Total                                     19.744ns (11.608ns logic, 8.136ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_GEN/clk_50m_unbuf" derived from
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M1/gstate_FSM_FFd2 (SLICE_X51Y32.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/DISPLCD/M1/gstate_FSM_FFd3 (FF)
  Destination:          DISPLAY/DISPLCD/M1/gstate_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 20.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DISPLAY/DISPLCD/M1/gstate_FSM_FFd3 to DISPLAY/DISPLCD/M1/gstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y32.XQ      Tcko                  0.473   DISPLAY/DISPLCD/M1/gstate_FSM_FFd3
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd3
    SLICE_X51Y32.BY      net (fanout=2)        0.428   DISPLAY/DISPLCD/M1/gstate_FSM_FFd3
    SLICE_X51Y32.CLK     Tckdi       (-Th)    -0.135   DISPLAY/DISPLCD/M1/gstate_FSM_FFd3
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.608ns logic, 0.428ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M1/clearlcd (SLICE_X44Y22.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/DISPLCD/M1/gstate_FSM_FFd11 (FF)
  Destination:          DISPLAY/DISPLCD/M1/clearlcd (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.022 - 0.016)
  Source Clock:         clk_disp rising at 20.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DISPLAY/DISPLCD/M1/gstate_FSM_FFd11 to DISPLAY/DISPLCD/M1/clearlcd
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y23.XQ      Tcko                  0.474   DISPLAY/DISPLCD/M1/gstate_FSM_FFd11
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd11
    SLICE_X44Y22.CE      net (fanout=2)        0.533   DISPLAY/DISPLCD/M1/gstate_FSM_FFd11
    SLICE_X44Y22.CLK     Tckce       (-Th)    -0.069   DISPLAY/DISPLCD/clearlcd
                                                       DISPLAY/DISPLCD/M1/clearlcd
    -------------------------------------------------  ---------------------------
    Total                                      1.076ns (0.543ns logic, 0.533ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/DISPLCD/M1/gstate_FSM_FFd12 (SLICE_X50Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/DISPLCD/M1/gstate_FSM_FFd13 (FF)
  Destination:          DISPLAY/DISPLCD/M1/gstate_FSM_FFd12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 20.000ns
  Destination Clock:    clk_disp rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DISPLAY/DISPLCD/M1/gstate_FSM_FFd13 to DISPLAY/DISPLCD/M1/gstate_FSM_FFd12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y23.YQ      Tcko                  0.522   DISPLAY/DISPLCD/M1/gstate_FSM_FFd12
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd13
    SLICE_X50Y23.BX      net (fanout=2)        0.415   DISPLAY/DISPLCD/M1/gstate_FSM_FFd13
    SLICE_X50Y23.CLK     Tckdi       (-Th)    -0.134   DISPLAY/DISPLCD/M1/gstate_FSM_FFd12
                                                       DISPLAY/DISPLCD/M1/gstate_FSM_FFd12
    -------------------------------------------------  ---------------------------
    Total                                      1.071ns (0.656ns logic, 0.415ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_GEN/clk_50m_unbuf" derived from
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 15.834ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpco)
  Physical resource: CLK_GEN/DCM_SYS/CLK0
  Logical resource: CLK_GEN/DCM_SYS/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: CLK_GEN/clk_50m_unbuf
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: DISPLAY/DISPLCD/M1/gstate_FSM_FFd8/CLK
  Logical resource: DISPLAY/DISPLCD/M1/gstate_FSM_FFd8/CK
  Location pin: SLICE_X50Y54.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: DISPLAY/DISPLCD/M1/gstate_FSM_FFd8/CLK
  Logical resource: DISPLAY/DISPLCD/M1/gstate_FSM_FFd8/CK
  Location pin: SLICE_X50Y54.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_GEN/clk_10m_unbuf" derived from 
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;  multiplied by 5.00 to 100 nS and 
duty cycle corrected to HIGH 50 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 27158204 paths analyzed, 5101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  85.680ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27 (SLICE_X37Y62.F3), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.136ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.YQ      Tcko                  0.652   LED_0_OBUF
                                                       AJ_SW0/buff
    SLICE_X46Y73.F2      net (fanout=104)      2.644   LED_0_OBUF
    SLICE_X46Y73.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_34
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X37Y62.F3      net (fanout=32)       3.390   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X37Y62.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<27>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27
    -------------------------------------------------  ---------------------------
    Total                                     17.136ns (4.986ns logic, 12.150ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW1/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.808ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW1/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.YQ      Tcko                  0.652   LED_1_OBUF
                                                       AJ_SW1/buff
    SLICE_X46Y73.BX      net (fanout=63)       2.662   LED_1_OBUF
    SLICE_X46Y73.X       Tbxx                  0.806   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X37Y62.F3      net (fanout=32)       3.390   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X37Y62.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<27>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27
    -------------------------------------------------  ---------------------------
    Total                                     16.808ns (4.640ns logic, 12.168ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.710ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.YQ      Tcko                  0.652   LED_0_OBUF
                                                       AJ_SW0/buff
    SLICE_X46Y73.G1      net (fanout=104)      2.218   LED_0_OBUF
    SLICE_X46Y73.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_44
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X37Y62.F3      net (fanout=32)       3.390   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X37Y62.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<27>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<27>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_27
    -------------------------------------------------  ---------------------------
    Total                                     16.710ns (4.986ns logic, 11.724ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28 (SLICE_X33Y66.F4), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.084ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.YQ      Tcko                  0.652   LED_0_OBUF
                                                       AJ_SW0/buff
    SLICE_X46Y73.F2      net (fanout=104)      2.644   LED_0_OBUF
    SLICE_X46Y73.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_34
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X33Y66.F4      net (fanout=32)       3.338   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X33Y66.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<28>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    -------------------------------------------------  ---------------------------
    Total                                     17.084ns (4.986ns logic, 12.098ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW1/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.756ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW1/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.YQ      Tcko                  0.652   LED_1_OBUF
                                                       AJ_SW1/buff
    SLICE_X46Y73.BX      net (fanout=63)       2.662   LED_1_OBUF
    SLICE_X46Y73.X       Tbxx                  0.806   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X33Y66.F4      net (fanout=32)       3.338   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X33Y66.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<28>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    -------------------------------------------------  ---------------------------
    Total                                     16.756ns (4.640ns logic, 12.116ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.658ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.YQ      Tcko                  0.652   LED_0_OBUF
                                                       AJ_SW0/buff
    SLICE_X46Y73.G1      net (fanout=104)      2.218   LED_0_OBUF
    SLICE_X46Y73.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_44
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X33Y66.F4      net (fanout=32)       3.338   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X33Y66.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<28>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<28>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_28
    -------------------------------------------------  ---------------------------
    Total                                     16.658ns (4.986ns logic, 11.672ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (SLICE_X35Y58.F4), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.884ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.YQ      Tcko                  0.652   LED_0_OBUF
                                                       AJ_SW0/buff
    SLICE_X46Y73.F2      net (fanout=104)      2.644   LED_0_OBUF
    SLICE_X46Y73.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_34
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X35Y58.F4      net (fanout=32)       3.138   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X35Y58.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    -------------------------------------------------  ---------------------------
    Total                                     16.884ns (4.986ns logic, 11.898ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW1/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.556ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW1/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.YQ      Tcko                  0.652   LED_1_OBUF
                                                       AJ_SW1/buff
    SLICE_X46Y73.BX      net (fanout=63)       2.662   LED_1_OBUF
    SLICE_X46Y73.X       Tbxx                  0.806   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X35Y58.F4      net (fanout=32)       3.138   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X35Y58.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    -------------------------------------------------  ---------------------------
    Total                                     16.556ns (4.640ns logic, 11.916ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               AJ_SW0/buff (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.458ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AJ_SW0/buff to MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.YQ      Tcko                  0.652   LED_0_OBUF
                                                       AJ_SW0/buff
    SLICE_X46Y73.G1      net (fanout=104)      2.218   LED_0_OBUF
    SLICE_X46Y73.X       Tif5x                 1.152   DISPLAY/addr_buf<4>
                                                       Mmux_disp_addr_44
                                                       Mmux_disp_addr_2_f5_3
    SLICE_X33Y18.G2      net (fanout=126)      6.078   disp_addr<4>
    SLICE_X33Y18.Y       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq001811
    SLICE_X33Y18.F3      net (fanout=2)        0.038   MIPS/MIPS_CORE/DATAPATH/N23
    SLICE_X33Y18.X       Tilo                  0.704   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00191
    SLICE_X35Y58.F4      net (fanout=32)       3.138   MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0019
    SLICE_X35Y58.CLK     Tfck                  1.774   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_wg_lut<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_wg_cy<8>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000<30>_rt
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_30
    -------------------------------------------------  ---------------------------
    Total                                     16.458ns (4.986ns logic, 11.472ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_GEN/clk_10m_unbuf" derived from
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
 multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_data_mem_19 (SLICE_X33Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.959ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_data_exe_19 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_data_mem_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MIPS/MIPS_CORE/DATAPATH/inst_data_exe_19 to MIPS/MIPS_CORE/DATAPATH/inst_data_mem_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y46.XQ      Tcko                  0.474   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_exe_19
    SLICE_X33Y47.BX      net (fanout=2)        0.392   MIPS/MIPS_CORE/DATAPATH/inst_data_exe<19>
    SLICE_X33Y47.CLK     Tckdi       (-Th)    -0.093   MIPS/MIPS_CORE/DATAPATH/inst_data_mem<19>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_data_mem_19
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.567ns logic, 0.392ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_21 (SLICE_X39Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.962ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_21 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_21 to MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.XQ      Tcko                  0.474   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_21
    SLICE_X39Y40.BX      net (fanout=2)        0.397   MIPS/MIPS_CORE/DATAPATH/inst_addr_exe<21>
    SLICE_X39Y40.CLK     Tckdi       (-Th)    -0.093   MIPS/MIPS_CORE/DATAPATH/inst_addr_mem<21>
                                                       MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_21
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.567ns logic, 0.397ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_1 (SLICE_X23Y21.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.964ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_1 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_1 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y18.XQ      Tcko                  0.474   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<1>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_1
    SLICE_X23Y21.BX      net (fanout=2)        0.397   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<1>
    SLICE_X23Y21.CLK     Tckdi       (-Th)    -0.093   MIPS/MIPS_CORE/DATAPATH/data_rt_mem<1>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_1
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.567ns logic, 0.397ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_GEN/clk_10m_unbuf" derived from
 NET "CCLK_IBUFG" PERIOD = 20 ns HIGH 40%;
 multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

--------------------------------------------------------------------------------
Slack: 96.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKA
  Logical resource: MIPS/DATA_RAM/Mram_data.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 96.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKA
  Logical resource: MIPS/DATA_RAM/Mram_data.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 96.824ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: MIPS/DATA_RAM/Mram_data/CLKA
  Logical resource: MIPS/DATA_RAM/Mram_data.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: clk_cpu
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CCLK_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CCLK_IBUFG                     |     20.000ns|      7.500ns|     19.774ns|            0|            0|            0|     36695164|
| CLK_GEN/clk_50m_unbuf         |     20.000ns|     19.774ns|          N/A|            0|            0|      9536960|            0|
| CLK_GEN/clk_10m_unbuf         |    100.000ns|     85.680ns|          N/A|            0|            0|     27158204|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |   38.387|   23.402|   11.421|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 36695164 paths, 0 nets, and 15783 connections

Design statistics:
   Minimum period:  85.680ns{1}   (Maximum frequency:  11.671MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 19 18:31:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 227 MB



