{"position": "Design", "company": "Intel Corporation", "profiles": ["Summary I have been designing high performance I/O interfaces on Intel microprocessors since 1994, including P6 (Pentium Pro), Willamette and Northwood (Pentium 4), and Nehalem. Specialties:Analog I/O circuits \nDesign for test and high volume manufacturing \nDebug and issue resolution Summary I have been designing high performance I/O interfaces on Intel microprocessors since 1994, including P6 (Pentium Pro), Willamette and Northwood (Pentium 4), and Nehalem. Specialties:Analog I/O circuits \nDesign for test and high volume manufacturing \nDebug and issue resolution I have been designing high performance I/O interfaces on Intel microprocessors since 1994, including P6 (Pentium Pro), Willamette and Northwood (Pentium 4), and Nehalem. Specialties:Analog I/O circuits \nDesign for test and high volume manufacturing \nDebug and issue resolution I have been designing high performance I/O interfaces on Intel microprocessors since 1994, including P6 (Pentium Pro), Willamette and Northwood (Pentium 4), and Nehalem. Specialties:Analog I/O circuits \nDesign for test and high volume manufacturing \nDebug and issue resolution Experience Principal Engineer, CPU Analog design, Intel Corporation Intel January 1994  \u2013 Present (21 years 8 months) Design of high speed I/O on Intel microprocessors Principal Engineer, CPU Analog design, Intel Corporation Intel January 1994  \u2013 Present (21 years 8 months) Design of high speed I/O on Intel microprocessors Principal Engineer, CPU Analog design, Intel Corporation Intel January 1994  \u2013 Present (21 years 8 months) Design of high speed I/O on Intel microprocessors Education Brigham Young University BSEE,  Electrical and computer engineering 1989  \u2013 1994 Brigham Young University BSEE,  Electrical and computer engineering 1989  \u2013 1994 Brigham Young University BSEE,  Electrical and computer engineering 1989  \u2013 1994 Brigham Young University BSEE,  Electrical and computer engineering 1989  \u2013 1994 ", "Experience Owner/Artist Yellow House Designs 2004  \u2013 Present (11 years) Intergrated Circuit Physical Design Intel Corporation 1991  \u2013 Present (24 years) Folsom, CA Owner/Artist Yellow House Designs 2004  \u2013 Present (11 years) Owner/Artist Yellow House Designs 2004  \u2013 Present (11 years) Intergrated Circuit Physical Design Intel Corporation 1991  \u2013 Present (24 years) Folsom, CA Intergrated Circuit Physical Design Intel Corporation 1991  \u2013 Present (24 years) Folsom, CA ", "Summary 35 years delivering systems while building performing teams; from electrical distribution and control for Westinghouse to internal and customer facing Software, PC Hardware and Operations systems for Intel.  \n Summary 35 years delivering systems while building performing teams; from electrical distribution and control for Westinghouse to internal and customer facing Software, PC Hardware and Operations systems for Intel.  \n 35 years delivering systems while building performing teams; from electrical distribution and control for Westinghouse to internal and customer facing Software, PC Hardware and Operations systems for Intel.  \n 35 years delivering systems while building performing teams; from electrical distribution and control for Westinghouse to internal and customer facing Software, PC Hardware and Operations systems for Intel.  \n Experience Director, Iconic Solutions and Experiences Intel Corporation April 2015  \u2013 Present (5 months) Oregon Director, Program Management Office, PC System Design Intel Corporation May 2013  \u2013  April 2015  (2 years) Oregon Director Program Management Office Reference Systems Design Intel Corporation May 2013  \u2013  April 2015  (2 years) Technical Assistant to Developer Relations VP Intel Corporation September 2010  \u2013  April 2013  (2 years 8 months) Technical Assistant Intel Corporation 2011  \u2013  2011  (less than a year) Operations Manager Intel Corp April 2008  \u2013  September 2010  (2 years 6 months) Solution Acceleration Mgr Intel Corp September 2004  \u2013  April 2008  (3 years 8 months) Director IT Systems Intel May 2002  \u2013  September 2004  (2 years 5 months) Director IT Business Operations Intel January 2000  \u2013  May 2002  (2 years 5 months) Year 2000 Program Mgr Intel November 1998  \u2013  January 2000  (1 year 3 months) IT Manager - DBAs Intel January 1996  \u2013  November 1998  (2 years 11 months) IT Supervisor - Server Admins Intel December 1994  \u2013  December 1996  (2 years 1 month) Intel Project Mgr Intel June 1991  \u2013  December 1994  (3 years 7 months) Power Engineer Westinghouse September 1979  \u2013  August 1988  (9 years) Director, Iconic Solutions and Experiences Intel Corporation April 2015  \u2013 Present (5 months) Oregon Director, Iconic Solutions and Experiences Intel Corporation April 2015  \u2013 Present (5 months) Oregon Director, Program Management Office, PC System Design Intel Corporation May 2013  \u2013  April 2015  (2 years) Oregon Director, Program Management Office, PC System Design Intel Corporation May 2013  \u2013  April 2015  (2 years) Oregon Director Program Management Office Reference Systems Design Intel Corporation May 2013  \u2013  April 2015  (2 years) Director Program Management Office Reference Systems Design Intel Corporation May 2013  \u2013  April 2015  (2 years) Technical Assistant to Developer Relations VP Intel Corporation September 2010  \u2013  April 2013  (2 years 8 months) Technical Assistant to Developer Relations VP Intel Corporation September 2010  \u2013  April 2013  (2 years 8 months) Technical Assistant Intel Corporation 2011  \u2013  2011  (less than a year) Technical Assistant Intel Corporation 2011  \u2013  2011  (less than a year) Operations Manager Intel Corp April 2008  \u2013  September 2010  (2 years 6 months) Operations Manager Intel Corp April 2008  \u2013  September 2010  (2 years 6 months) Solution Acceleration Mgr Intel Corp September 2004  \u2013  April 2008  (3 years 8 months) Solution Acceleration Mgr Intel Corp September 2004  \u2013  April 2008  (3 years 8 months) Director IT Systems Intel May 2002  \u2013  September 2004  (2 years 5 months) Director IT Systems Intel May 2002  \u2013  September 2004  (2 years 5 months) Director IT Business Operations Intel January 2000  \u2013  May 2002  (2 years 5 months) Director IT Business Operations Intel January 2000  \u2013  May 2002  (2 years 5 months) Year 2000 Program Mgr Intel November 1998  \u2013  January 2000  (1 year 3 months) Year 2000 Program Mgr Intel November 1998  \u2013  January 2000  (1 year 3 months) IT Manager - DBAs Intel January 1996  \u2013  November 1998  (2 years 11 months) IT Manager - DBAs Intel January 1996  \u2013  November 1998  (2 years 11 months) IT Supervisor - Server Admins Intel December 1994  \u2013  December 1996  (2 years 1 month) IT Supervisor - Server Admins Intel December 1994  \u2013  December 1996  (2 years 1 month) Intel Project Mgr Intel June 1991  \u2013  December 1994  (3 years 7 months) Intel Project Mgr Intel June 1991  \u2013  December 1994  (3 years 7 months) Power Engineer Westinghouse September 1979  \u2013  August 1988  (9 years) Power Engineer Westinghouse September 1979  \u2013  August 1988  (9 years) Skills Intel Business Process Strategic Planning Sales Support Processors executive communications Management Start-ups Enterprise Software Cross-functional Team... Go-to-market Strategy Product Marketing Strategic Partnerships Sales Operations Cloud Computing Program Management See 1+ \u00a0 \u00a0 See less Skills  Intel Business Process Strategic Planning Sales Support Processors executive communications Management Start-ups Enterprise Software Cross-functional Team... Go-to-market Strategy Product Marketing Strategic Partnerships Sales Operations Cloud Computing Program Management See 1+ \u00a0 \u00a0 See less Intel Business Process Strategic Planning Sales Support Processors executive communications Management Start-ups Enterprise Software Cross-functional Team... Go-to-market Strategy Product Marketing Strategic Partnerships Sales Operations Cloud Computing Program Management See 1+ \u00a0 \u00a0 See less Intel Business Process Strategic Planning Sales Support Processors executive communications Management Start-ups Enterprise Software Cross-functional Team... Go-to-market Strategy Product Marketing Strategic Partnerships Sales Operations Cloud Computing Program Management See 1+ \u00a0 \u00a0 See less Education Portland State University MS Engineering Mgmt 1986  \u2013 1993 University of Michigan BSEE 1975  \u2013 1979 Portland State University MS Engineering Mgmt 1986  \u2013 1993 Portland State University MS Engineering Mgmt 1986  \u2013 1993 Portland State University MS Engineering Mgmt 1986  \u2013 1993 University of Michigan BSEE 1975  \u2013 1979 University of Michigan BSEE 1975  \u2013 1979 University of Michigan BSEE 1975  \u2013 1979 ", "Experience VP of Industrial Design Intel Corporation February 2012  \u2013 Present (3 years 7 months) Santa Clara Senior Director of Industrial Design Palm March 2009  \u2013  September 2011  (2 years 7 months) In one year I built and directed a fully resourced team of designers, cad specialist, product designers and project managers to deliver high quality mobile products for HP and Palm. Drove a strategic shift in designing, developing, specifying and producing product. Industrial Design Creative Lead Apple 1996  \u2013  2008  (12 years) Managed and directed all creative aspect of color materials and finishes for product from the first iMac to the latest iPhone, iPods, iPad and MacBooks. Industrial Design Manager Apple 1996  \u2013  2008  (12 years) Industrial Design Studio Lead IDEO May 1987  \u2013  August 1996  (9 years 4 months) Senior Designer Thomson Consumer Electronics 1993  \u2013  1995  (2 years) VP of Industrial Design Intel Corporation February 2012  \u2013 Present (3 years 7 months) Santa Clara VP of Industrial Design Intel Corporation February 2012  \u2013 Present (3 years 7 months) Santa Clara Senior Director of Industrial Design Palm March 2009  \u2013  September 2011  (2 years 7 months) In one year I built and directed a fully resourced team of designers, cad specialist, product designers and project managers to deliver high quality mobile products for HP and Palm. Drove a strategic shift in designing, developing, specifying and producing product. Senior Director of Industrial Design Palm March 2009  \u2013  September 2011  (2 years 7 months) In one year I built and directed a fully resourced team of designers, cad specialist, product designers and project managers to deliver high quality mobile products for HP and Palm. Drove a strategic shift in designing, developing, specifying and producing product. Industrial Design Creative Lead Apple 1996  \u2013  2008  (12 years) Managed and directed all creative aspect of color materials and finishes for product from the first iMac to the latest iPhone, iPods, iPad and MacBooks. Industrial Design Creative Lead Apple 1996  \u2013  2008  (12 years) Managed and directed all creative aspect of color materials and finishes for product from the first iMac to the latest iPhone, iPods, iPad and MacBooks. Industrial Design Manager Apple 1996  \u2013  2008  (12 years) Industrial Design Manager Apple 1996  \u2013  2008  (12 years) Industrial Design Studio Lead IDEO May 1987  \u2013  August 1996  (9 years 4 months) Industrial Design Studio Lead IDEO May 1987  \u2013  August 1996  (9 years 4 months) Senior Designer Thomson Consumer Electronics 1993  \u2013  1995  (2 years) Senior Designer Thomson Consumer Electronics 1993  \u2013  1995  (2 years) Skills Product Design Industrial Design Graphic Design Consumer Electronics Design Thinking Experience Design iPhone Design Strategy Design Management Design for Manufacturing CAD Consumer Products Interaction Design Product Marketing Rapid Prototyping User Experience User Experience Design User Interface Design User-centered Design See 4+ \u00a0 \u00a0 See less Skills  Product Design Industrial Design Graphic Design Consumer Electronics Design Thinking Experience Design iPhone Design Strategy Design Management Design for Manufacturing CAD Consumer Products Interaction Design Product Marketing Rapid Prototyping User Experience User Experience Design User Interface Design User-centered Design See 4+ \u00a0 \u00a0 See less Product Design Industrial Design Graphic Design Consumer Electronics Design Thinking Experience Design iPhone Design Strategy Design Management Design for Manufacturing CAD Consumer Products Interaction Design Product Marketing Rapid Prototyping User Experience User Experience Design User Interface Design User-centered Design See 4+ \u00a0 \u00a0 See less Product Design Industrial Design Graphic Design Consumer Electronics Design Thinking Experience Design iPhone Design Strategy Design Management Design for Manufacturing CAD Consumer Products Interaction Design Product Marketing Rapid Prototyping User Experience User Experience Design User Interface Design User-centered Design See 4+ \u00a0 \u00a0 See less Education University of Cincinnati 1979  \u2013 1985 University of Cincinnati 1979  \u2013 1985 University of Cincinnati 1979  \u2013 1985 University of Cincinnati 1979  \u2013 1985 ", "Summary I am currently working as Component Design Engineer - Logic Design for NVM (Non Volatile Memories) Solutions Group (NSG) at Intel Corporation. I did internship for 4 months with the same team/group in spring 2012.  \n \nI pursued Masters Degree (M.S) in Electrical Engineering (VLSI Design) at University of Southern California (USC), Los Angeles, California, USA. \n \nSpecialties: My Work Experience, areas of interest and Masters course work comprises of : \n1. VLSI/ASIC Design. \n2. Logic Design & Verification. \n3. UVM Expertise. \n4. Analog Mixed Signal Verification. \n5. Design Automation. \n \nGrowing my expertise in: \n1. Synthesis/GLS/APR \n2. Static timing Analysis. \n3. RTL/GLS Power optimization Summary I am currently working as Component Design Engineer - Logic Design for NVM (Non Volatile Memories) Solutions Group (NSG) at Intel Corporation. I did internship for 4 months with the same team/group in spring 2012.  \n \nI pursued Masters Degree (M.S) in Electrical Engineering (VLSI Design) at University of Southern California (USC), Los Angeles, California, USA. \n \nSpecialties: My Work Experience, areas of interest and Masters course work comprises of : \n1. VLSI/ASIC Design. \n2. Logic Design & Verification. \n3. UVM Expertise. \n4. Analog Mixed Signal Verification. \n5. Design Automation. \n \nGrowing my expertise in: \n1. Synthesis/GLS/APR \n2. Static timing Analysis. \n3. RTL/GLS Power optimization I am currently working as Component Design Engineer - Logic Design for NVM (Non Volatile Memories) Solutions Group (NSG) at Intel Corporation. I did internship for 4 months with the same team/group in spring 2012.  \n \nI pursued Masters Degree (M.S) in Electrical Engineering (VLSI Design) at University of Southern California (USC), Los Angeles, California, USA. \n \nSpecialties: My Work Experience, areas of interest and Masters course work comprises of : \n1. VLSI/ASIC Design. \n2. Logic Design & Verification. \n3. UVM Expertise. \n4. Analog Mixed Signal Verification. \n5. Design Automation. \n \nGrowing my expertise in: \n1. Synthesis/GLS/APR \n2. Static timing Analysis. \n3. RTL/GLS Power optimization I am currently working as Component Design Engineer - Logic Design for NVM (Non Volatile Memories) Solutions Group (NSG) at Intel Corporation. I did internship for 4 months with the same team/group in spring 2012.  \n \nI pursued Masters Degree (M.S) in Electrical Engineering (VLSI Design) at University of Southern California (USC), Los Angeles, California, USA. \n \nSpecialties: My Work Experience, areas of interest and Masters course work comprises of : \n1. VLSI/ASIC Design. \n2. Logic Design & Verification. \n3. UVM Expertise. \n4. Analog Mixed Signal Verification. \n5. Design Automation. \n \nGrowing my expertise in: \n1. Synthesis/GLS/APR \n2. Static timing Analysis. \n3. RTL/GLS Power optimization Experience Component Design Engineer (Logic Design) Intel Corporation August 2012  \u2013 Present (3 years 1 month) Folsom, California Design Engineer for Intel's NVM (Non Volatile Memory) Solutions Group (NSG) Graduate Technical Intern - Design Automation Engineer Intel Corporation February 2012  \u2013  May 2012  (4 months) Folsom California Nand Flash Memory Group - Library Circuit Design Flow Development, Develop Spice simulation decks for all families of Library, Perl, Unix shell, Skill Scripting, Cadence Virtuoso for Schematics, Correlation flow using primetime and Hspice, Extraction Netlisting (StarRC), standard cells Characterization with Z-Circuit, Milkyway library generation flow, behavioral vs schematic simulation and automation. Graduate Student University of Southern California August 2010  \u2013  May 2012  (1 year 10 months) Greater Los Angeles Area Asst. Systems Engineer Tata Consultancy Services September 2008  \u2013  August 2010  (2 years) Bengaluru Area, India Component Design Engineer (Logic Design) Intel Corporation August 2012  \u2013 Present (3 years 1 month) Folsom, California Design Engineer for Intel's NVM (Non Volatile Memory) Solutions Group (NSG) Component Design Engineer (Logic Design) Intel Corporation August 2012  \u2013 Present (3 years 1 month) Folsom, California Design Engineer for Intel's NVM (Non Volatile Memory) Solutions Group (NSG) Graduate Technical Intern - Design Automation Engineer Intel Corporation February 2012  \u2013  May 2012  (4 months) Folsom California Nand Flash Memory Group - Library Circuit Design Flow Development, Develop Spice simulation decks for all families of Library, Perl, Unix shell, Skill Scripting, Cadence Virtuoso for Schematics, Correlation flow using primetime and Hspice, Extraction Netlisting (StarRC), standard cells Characterization with Z-Circuit, Milkyway library generation flow, behavioral vs schematic simulation and automation. Graduate Technical Intern - Design Automation Engineer Intel Corporation February 2012  \u2013  May 2012  (4 months) Folsom California Nand Flash Memory Group - Library Circuit Design Flow Development, Develop Spice simulation decks for all families of Library, Perl, Unix shell, Skill Scripting, Cadence Virtuoso for Schematics, Correlation flow using primetime and Hspice, Extraction Netlisting (StarRC), standard cells Characterization with Z-Circuit, Milkyway library generation flow, behavioral vs schematic simulation and automation. Graduate Student University of Southern California August 2010  \u2013  May 2012  (1 year 10 months) Greater Los Angeles Area Graduate Student University of Southern California August 2010  \u2013  May 2012  (1 year 10 months) Greater Los Angeles Area Asst. Systems Engineer Tata Consultancy Services September 2008  \u2013  August 2010  (2 years) Bengaluru Area, India Asst. Systems Engineer Tata Consultancy Services September 2008  \u2013  August 2010  (2 years) Bengaluru Area, India Languages English Hindi Marathi English Hindi Marathi English Hindi Marathi Skills Logic Design RTL design UVM Functional Verification Mixed Signal VLSI Verilog SystemVerilog Low-power Design Formal Verification RTL Verification ASIC RTL Coding CDC Simulations Debugging Cadence Virtuoso Perl Computer Architecture Integrated Circuit... Circuit Design Physical Design CAD SPICE VHDL TCL Cadence EDA Synopsys tools See 14+ \u00a0 \u00a0 See less Skills  Logic Design RTL design UVM Functional Verification Mixed Signal VLSI Verilog SystemVerilog Low-power Design Formal Verification RTL Verification ASIC RTL Coding CDC Simulations Debugging Cadence Virtuoso Perl Computer Architecture Integrated Circuit... Circuit Design Physical Design CAD SPICE VHDL TCL Cadence EDA Synopsys tools See 14+ \u00a0 \u00a0 See less Logic Design RTL design UVM Functional Verification Mixed Signal VLSI Verilog SystemVerilog Low-power Design Formal Verification RTL Verification ASIC RTL Coding CDC Simulations Debugging Cadence Virtuoso Perl Computer Architecture Integrated Circuit... Circuit Design Physical Design CAD SPICE VHDL TCL Cadence EDA Synopsys tools See 14+ \u00a0 \u00a0 See less Logic Design RTL design UVM Functional Verification Mixed Signal VLSI Verilog SystemVerilog Low-power Design Formal Verification RTL Verification ASIC RTL Coding CDC Simulations Debugging Cadence Virtuoso Perl Computer Architecture Integrated Circuit... Circuit Design Physical Design CAD SPICE VHDL TCL Cadence EDA Synopsys tools See 14+ \u00a0 \u00a0 See less Education University of Southern California M.S,  Electrical Engineering 2010  \u2013 2012 Walchand College of Engineering B.E,  Electronics Engineering 2004  \u2013 2008 University of Southern California M.S,  Electrical Engineering 2010  \u2013 2012 University of Southern California M.S,  Electrical Engineering 2010  \u2013 2012 University of Southern California M.S,  Electrical Engineering 2010  \u2013 2012 Walchand College of Engineering B.E,  Electronics Engineering 2004  \u2013 2008 Walchand College of Engineering B.E,  Electronics Engineering 2004  \u2013 2008 Walchand College of Engineering B.E,  Electronics Engineering 2004  \u2013 2008 ", "Summary Seasoned leadership of global R&D teams covering silicon development, platform hardware and software development. Domains spanning CPUs and platform designs for PCs, Servers, Smartphones, Tablets, Wireless and Optical networking. Command of entire value chain from product concept to design to high volume production and market launch. Summary Seasoned leadership of global R&D teams covering silicon development, platform hardware and software development. Domains spanning CPUs and platform designs for PCs, Servers, Smartphones, Tablets, Wireless and Optical networking. Command of entire value chain from product concept to design to high volume production and market launch. Seasoned leadership of global R&D teams covering silicon development, platform hardware and software development. Domains spanning CPUs and platform designs for PCs, Servers, Smartphones, Tablets, Wireless and Optical networking. Command of entire value chain from product concept to design to high volume production and market launch. Seasoned leadership of global R&D teams covering silicon development, platform hardware and software development. Domains spanning CPUs and platform designs for PCs, Servers, Smartphones, Tablets, Wireless and Optical networking. Command of entire value chain from product concept to design to high volume production and market launch. Experience COO, Intel Mobile Communications India Intel Mobile Communications November 2013  \u2013 Present (1 year 10 months) Bangalore Director of Engineering, Mobile Communications Group Intel October 2011  \u2013 Present (3 years 11 months) Bengaluru Area, India Engineering Program Director, Ultra Mobility Group Intel Corporation January 2008  \u2013  September 2011  (3 years 9 months) San Francisco, CA Led development of Intel's flagship smartphone platform from definition to product readiness. Complete oversight of all aspects of development. Engineering Program Director, Server CPU Division Intel Corporation May 2003  \u2013  December 2007  (4 years 8 months) Bengaluru Area, India Part of core team setting up Intel's greenfield Server CPU development facility in India. Grew team and capability to successfuly deliver world's first 6-core CPU from the site. Full program oversight from definition to execution through production readiness. Engineering Manager, Wireless & Optical Networking Silicon Level One Communications June 2000  \u2013  April 2003  (2 years 11 months) San Francisco Bay Area Managed three successful engineering programs spanning Wireless Networking and Optical Networking. Sr. Staff Engineer, CPU Silicon Design Intel Corporation September 1996  \u2013  June 2000  (3 years 10 months) San Francisco Bay Area Key part of Pentium(R) III design team at Intel. Managed and directed an engineering team + hands on design of a portion of the chip. Also drove Synthesis, P&R convergence of the design. Staff Engineer, CPU Silicon Design Intel Corporation July 1991  \u2013  September 1996  (5 years 3 months) San Francisco Bay Area Key contributor and designer of logic on the Pentium(R) II microprocessor. Key contributor & designer of a unit on the Intel 486-DX4(R) processor. Rotations in Technical Marketing, Q&R, Flash Memory Design. COO, Intel Mobile Communications India Intel Mobile Communications November 2013  \u2013 Present (1 year 10 months) Bangalore COO, Intel Mobile Communications India Intel Mobile Communications November 2013  \u2013 Present (1 year 10 months) Bangalore Director of Engineering, Mobile Communications Group Intel October 2011  \u2013 Present (3 years 11 months) Bengaluru Area, India Director of Engineering, Mobile Communications Group Intel October 2011  \u2013 Present (3 years 11 months) Bengaluru Area, India Engineering Program Director, Ultra Mobility Group Intel Corporation January 2008  \u2013  September 2011  (3 years 9 months) San Francisco, CA Led development of Intel's flagship smartphone platform from definition to product readiness. Complete oversight of all aspects of development. Engineering Program Director, Ultra Mobility Group Intel Corporation January 2008  \u2013  September 2011  (3 years 9 months) San Francisco, CA Led development of Intel's flagship smartphone platform from definition to product readiness. Complete oversight of all aspects of development. Engineering Program Director, Server CPU Division Intel Corporation May 2003  \u2013  December 2007  (4 years 8 months) Bengaluru Area, India Part of core team setting up Intel's greenfield Server CPU development facility in India. Grew team and capability to successfuly deliver world's first 6-core CPU from the site. Full program oversight from definition to execution through production readiness. Engineering Program Director, Server CPU Division Intel Corporation May 2003  \u2013  December 2007  (4 years 8 months) Bengaluru Area, India Part of core team setting up Intel's greenfield Server CPU development facility in India. Grew team and capability to successfuly deliver world's first 6-core CPU from the site. Full program oversight from definition to execution through production readiness. Engineering Manager, Wireless & Optical Networking Silicon Level One Communications June 2000  \u2013  April 2003  (2 years 11 months) San Francisco Bay Area Managed three successful engineering programs spanning Wireless Networking and Optical Networking. Engineering Manager, Wireless & Optical Networking Silicon Level One Communications June 2000  \u2013  April 2003  (2 years 11 months) San Francisco Bay Area Managed three successful engineering programs spanning Wireless Networking and Optical Networking. Sr. Staff Engineer, CPU Silicon Design Intel Corporation September 1996  \u2013  June 2000  (3 years 10 months) San Francisco Bay Area Key part of Pentium(R) III design team at Intel. Managed and directed an engineering team + hands on design of a portion of the chip. Also drove Synthesis, P&R convergence of the design. Sr. Staff Engineer, CPU Silicon Design Intel Corporation September 1996  \u2013  June 2000  (3 years 10 months) San Francisco Bay Area Key part of Pentium(R) III design team at Intel. Managed and directed an engineering team + hands on design of a portion of the chip. Also drove Synthesis, P&R convergence of the design. Staff Engineer, CPU Silicon Design Intel Corporation July 1991  \u2013  September 1996  (5 years 3 months) San Francisco Bay Area Key contributor and designer of logic on the Pentium(R) II microprocessor. Key contributor & designer of a unit on the Intel 486-DX4(R) processor. Rotations in Technical Marketing, Q&R, Flash Memory Design. Staff Engineer, CPU Silicon Design Intel Corporation July 1991  \u2013  September 1996  (5 years 3 months) San Francisco Bay Area Key contributor and designer of logic on the Pentium(R) II microprocessor. Key contributor & designer of a unit on the Intel 486-DX4(R) processor. Rotations in Technical Marketing, Q&R, Flash Memory Design. Skills Processors Embedded Software Microprocessors Engineering Software Development Silicon Intel Hardware Mobile Communications Wireless Cross-functional Team... Semiconductors Wireless Networking ASIC SoC Engineering Management Product Management Organizational... See 3+ \u00a0 \u00a0 See less Skills  Processors Embedded Software Microprocessors Engineering Software Development Silicon Intel Hardware Mobile Communications Wireless Cross-functional Team... Semiconductors Wireless Networking ASIC SoC Engineering Management Product Management Organizational... See 3+ \u00a0 \u00a0 See less Processors Embedded Software Microprocessors Engineering Software Development Silicon Intel Hardware Mobile Communications Wireless Cross-functional Team... Semiconductors Wireless Networking ASIC SoC Engineering Management Product Management Organizational... See 3+ \u00a0 \u00a0 See less Processors Embedded Software Microprocessors Engineering Software Development Silicon Intel Hardware Mobile Communications Wireless Cross-functional Team... Semiconductors Wireless Networking ASIC SoC Engineering Management Product Management Organizational... See 3+ \u00a0 \u00a0 See less Education University of California, Berkeley - Walter A. Haas School of Business MBA 1999  \u2013 2002 Virginia Polytechnic Institute and State University MSEE,  Electrical Engineering 1989  \u2013 1991 University of Mumbai BSEE,  Electronics Engineering 1985  \u2013 1989 Stanford Graduate School of Business University of California, Berkeley - Walter A. Haas School of Business MBA 1999  \u2013 2002 University of California, Berkeley - Walter A. Haas School of Business MBA 1999  \u2013 2002 University of California, Berkeley - Walter A. Haas School of Business MBA 1999  \u2013 2002 Virginia Polytechnic Institute and State University MSEE,  Electrical Engineering 1989  \u2013 1991 Virginia Polytechnic Institute and State University MSEE,  Electrical Engineering 1989  \u2013 1991 Virginia Polytechnic Institute and State University MSEE,  Electrical Engineering 1989  \u2013 1991 University of Mumbai BSEE,  Electronics Engineering 1985  \u2013 1989 University of Mumbai BSEE,  Electronics Engineering 1985  \u2013 1989 University of Mumbai BSEE,  Electronics Engineering 1985  \u2013 1989 Stanford Graduate School of Business Stanford Graduate School of Business Stanford Graduate School of Business ", "Summary 10+ years professional experience in back-end layout design automation solutions and directly responsible for 3 generations+ micro-processor product development at Intel (Fortune 500 - INTC), the world leader in silicon innovation, developer of leading processor technologies and global initiatives for computing excellence. \n \nMSEE from California State University, USA. \n \nHands on experience on leading EDA Industry Tools such as IC Compiler, PrimeTime, Star RC-XT, Virtuoso, Silicon Ensemble, PDP, Calibre from Synopsys, Cadence, Mentor Graphics etc. \n \nLed Design,Co-development, Product release, presentations in Seminars/Conferences and in-house projects customer support for Layout Assembly, Integration, Verification and Sign-off Platforms (Parade, Galaxy) and responsible for ramping of several Junior automation engineers within current organization for several years. Also actively worked on Parasitic Extraction and Timing analysis engines used for design verification. \n \nHands on expertise for engineering applications applicable in EDA solutions - C/C++, PERL, TCL/TK8.5, LISP, SED/AWK on Unix, Linux and Windows Platforms. \n \nActively engaged in database design and web development solutions using MySQL, VB+, ASP.NET, HTML, Adobe-Photoshop and Microsoft Project Tools. Specialties:Specialises in Design and Development of Automated CAD Tools & Solutions for Custom Layout Place and Route, Assembly, Integration, Timing Analysis/Verification on highly complex and industry leading design technologies. Summary 10+ years professional experience in back-end layout design automation solutions and directly responsible for 3 generations+ micro-processor product development at Intel (Fortune 500 - INTC), the world leader in silicon innovation, developer of leading processor technologies and global initiatives for computing excellence. \n \nMSEE from California State University, USA. \n \nHands on experience on leading EDA Industry Tools such as IC Compiler, PrimeTime, Star RC-XT, Virtuoso, Silicon Ensemble, PDP, Calibre from Synopsys, Cadence, Mentor Graphics etc. \n \nLed Design,Co-development, Product release, presentations in Seminars/Conferences and in-house projects customer support for Layout Assembly, Integration, Verification and Sign-off Platforms (Parade, Galaxy) and responsible for ramping of several Junior automation engineers within current organization for several years. Also actively worked on Parasitic Extraction and Timing analysis engines used for design verification. \n \nHands on expertise for engineering applications applicable in EDA solutions - C/C++, PERL, TCL/TK8.5, LISP, SED/AWK on Unix, Linux and Windows Platforms. \n \nActively engaged in database design and web development solutions using MySQL, VB+, ASP.NET, HTML, Adobe-Photoshop and Microsoft Project Tools. Specialties:Specialises in Design and Development of Automated CAD Tools & Solutions for Custom Layout Place and Route, Assembly, Integration, Timing Analysis/Verification on highly complex and industry leading design technologies. 10+ years professional experience in back-end layout design automation solutions and directly responsible for 3 generations+ micro-processor product development at Intel (Fortune 500 - INTC), the world leader in silicon innovation, developer of leading processor technologies and global initiatives for computing excellence. \n \nMSEE from California State University, USA. \n \nHands on experience on leading EDA Industry Tools such as IC Compiler, PrimeTime, Star RC-XT, Virtuoso, Silicon Ensemble, PDP, Calibre from Synopsys, Cadence, Mentor Graphics etc. \n \nLed Design,Co-development, Product release, presentations in Seminars/Conferences and in-house projects customer support for Layout Assembly, Integration, Verification and Sign-off Platforms (Parade, Galaxy) and responsible for ramping of several Junior automation engineers within current organization for several years. Also actively worked on Parasitic Extraction and Timing analysis engines used for design verification. \n \nHands on expertise for engineering applications applicable in EDA solutions - C/C++, PERL, TCL/TK8.5, LISP, SED/AWK on Unix, Linux and Windows Platforms. \n \nActively engaged in database design and web development solutions using MySQL, VB+, ASP.NET, HTML, Adobe-Photoshop and Microsoft Project Tools. Specialties:Specialises in Design and Development of Automated CAD Tools & Solutions for Custom Layout Place and Route, Assembly, Integration, Timing Analysis/Verification on highly complex and industry leading design technologies. 10+ years professional experience in back-end layout design automation solutions and directly responsible for 3 generations+ micro-processor product development at Intel (Fortune 500 - INTC), the world leader in silicon innovation, developer of leading processor technologies and global initiatives for computing excellence. \n \nMSEE from California State University, USA. \n \nHands on experience on leading EDA Industry Tools such as IC Compiler, PrimeTime, Star RC-XT, Virtuoso, Silicon Ensemble, PDP, Calibre from Synopsys, Cadence, Mentor Graphics etc. \n \nLed Design,Co-development, Product release, presentations in Seminars/Conferences and in-house projects customer support for Layout Assembly, Integration, Verification and Sign-off Platforms (Parade, Galaxy) and responsible for ramping of several Junior automation engineers within current organization for several years. Also actively worked on Parasitic Extraction and Timing analysis engines used for design verification. \n \nHands on expertise for engineering applications applicable in EDA solutions - C/C++, PERL, TCL/TK8.5, LISP, SED/AWK on Unix, Linux and Windows Platforms. \n \nActively engaged in database design and web development solutions using MySQL, VB+, ASP.NET, HTML, Adobe-Photoshop and Microsoft Project Tools. Specialties:Specialises in Design and Development of Automated CAD Tools & Solutions for Custom Layout Place and Route, Assembly, Integration, Timing Analysis/Verification on highly complex and industry leading design technologies. Experience Engineering Manager and Sr.Component Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Component Design Engineer Intel Corporation November 2010  \u2013  May 2014  (3 years 7 months) Responsible for enabling Multi-Core SOC modular integration and also peforming timing, performance & reliability analysis for highly advanced and complex micro-processor designs on sub-micron technologies. Sr. Design Automation Engineer, Physical Design. Intel Corporation March 2007  \u2013  October 2010  (3 years 8 months) Responsible for design and development of automated CAD tools, design flows+systems that focus on highly advanced and complex chip layout planning-routing-assembly-intergration-verification flows and delivering integrated solutions for industry leading micro-processor product development and successful release on sub-micron design technologies. Design Automation Engineer, Physical Design. Intel Corporation January 2001  \u2013  February 2007  (6 years 2 months) Responsible for design and development of automated CAD tools, design flows+systems that focus on highly advanced and complex chip layout planning-routing-assembly-intergration-verification flows and delivering integrated solutions for industry leading micro-processor product development and successful release on sub-micron design technologies. Engineering Manager and Sr.Component Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Engineering Manager and Sr.Component Design Engineer Intel Corporation June 2014  \u2013 Present (1 year 3 months) Component Design Engineer Intel Corporation November 2010  \u2013  May 2014  (3 years 7 months) Responsible for enabling Multi-Core SOC modular integration and also peforming timing, performance & reliability analysis for highly advanced and complex micro-processor designs on sub-micron technologies. Component Design Engineer Intel Corporation November 2010  \u2013  May 2014  (3 years 7 months) Responsible for enabling Multi-Core SOC modular integration and also peforming timing, performance & reliability analysis for highly advanced and complex micro-processor designs on sub-micron technologies. Sr. Design Automation Engineer, Physical Design. Intel Corporation March 2007  \u2013  October 2010  (3 years 8 months) Responsible for design and development of automated CAD tools, design flows+systems that focus on highly advanced and complex chip layout planning-routing-assembly-intergration-verification flows and delivering integrated solutions for industry leading micro-processor product development and successful release on sub-micron design technologies. Sr. Design Automation Engineer, Physical Design. Intel Corporation March 2007  \u2013  October 2010  (3 years 8 months) Responsible for design and development of automated CAD tools, design flows+systems that focus on highly advanced and complex chip layout planning-routing-assembly-intergration-verification flows and delivering integrated solutions for industry leading micro-processor product development and successful release on sub-micron design technologies. Design Automation Engineer, Physical Design. Intel Corporation January 2001  \u2013  February 2007  (6 years 2 months) Responsible for design and development of automated CAD tools, design flows+systems that focus on highly advanced and complex chip layout planning-routing-assembly-intergration-verification flows and delivering integrated solutions for industry leading micro-processor product development and successful release on sub-micron design technologies. Design Automation Engineer, Physical Design. Intel Corporation January 2001  \u2013  February 2007  (6 years 2 months) Responsible for design and development of automated CAD tools, design flows+systems that focus on highly advanced and complex chip layout planning-routing-assembly-intergration-verification flows and delivering integrated solutions for industry leading micro-processor product development and successful release on sub-micron design technologies. Languages Marathi Hindi Marathi Hindi Marathi Hindi Skills EDA Static Timing Analysis Physical Design Place & Route Floorplanning Integration Layout Tools Design Modularity... SoC Timing Performance Verification Parasitic Extraction Primetime Perl Automation Tcl-Tk Cadence Simulations See 2+ \u00a0 \u00a0 See less Skills  EDA Static Timing Analysis Physical Design Place & Route Floorplanning Integration Layout Tools Design Modularity... SoC Timing Performance Verification Parasitic Extraction Primetime Perl Automation Tcl-Tk Cadence Simulations See 2+ \u00a0 \u00a0 See less EDA Static Timing Analysis Physical Design Place & Route Floorplanning Integration Layout Tools Design Modularity... SoC Timing Performance Verification Parasitic Extraction Primetime Perl Automation Tcl-Tk Cadence Simulations See 2+ \u00a0 \u00a0 See less EDA Static Timing Analysis Physical Design Place & Route Floorplanning Integration Layout Tools Design Modularity... SoC Timing Performance Verification Parasitic Extraction Primetime Perl Automation Tcl-Tk Cadence Simulations See 2+ \u00a0 \u00a0 See less Education California State University-Sacramento MSEE,  VLSI , Adv Logic Design (HDL) Standard Cell library design, Synthesis,  Place/Route Optimization. 2000  \u2013 2002 Also won award at the 2012 IET Microwaves, Antennas & Propagation Premium Achievement Awards Conference, London U.K. for a published paper on \"Design, simulation and experimental study of near-field beam forming techniques using conformal waveguide arrays, N.S. Karnik R. Tulpule M. Shah et.al., IET Microwaves, Antennas & Propagation , February 2010, 4(2), 162\u2013174.\" Activities and Societies:\u00a0 IEEE Sacramento Chapter for VLSI ,  3 papers published on 2001-2003 IEEE APS/URSI symposiums related to \"Near-field beamforming in conformal linear arrays\" and Near-field beamforming in conformal planar arrays\". University of Mumbai BE,  Electronics and Telecom Engg 1996  \u2013 1999 Terana Polytechnic - Mumbai Univ. Diploma,  Industrial Electronics 1993  \u2013 1996 Parle Tilak Vidyalaya M.M 1981  \u2013 1991 California State University-Sacramento MSEE,  VLSI , Adv Logic Design (HDL) Standard Cell library design, Synthesis,  Place/Route Optimization. 2000  \u2013 2002 Also won award at the 2012 IET Microwaves, Antennas & Propagation Premium Achievement Awards Conference, London U.K. for a published paper on \"Design, simulation and experimental study of near-field beam forming techniques using conformal waveguide arrays, N.S. Karnik R. Tulpule M. Shah et.al., IET Microwaves, Antennas & Propagation , February 2010, 4(2), 162\u2013174.\" Activities and Societies:\u00a0 IEEE Sacramento Chapter for VLSI ,  3 papers published on 2001-2003 IEEE APS/URSI symposiums related to \"Near-field beamforming in conformal linear arrays\" and Near-field beamforming in conformal planar arrays\". California State University-Sacramento MSEE,  VLSI , Adv Logic Design (HDL) Standard Cell library design, Synthesis,  Place/Route Optimization. 2000  \u2013 2002 Also won award at the 2012 IET Microwaves, Antennas & Propagation Premium Achievement Awards Conference, London U.K. for a published paper on \"Design, simulation and experimental study of near-field beam forming techniques using conformal waveguide arrays, N.S. Karnik R. Tulpule M. Shah et.al., IET Microwaves, Antennas & Propagation , February 2010, 4(2), 162\u2013174.\" Activities and Societies:\u00a0 IEEE Sacramento Chapter for VLSI ,  3 papers published on 2001-2003 IEEE APS/URSI symposiums related to \"Near-field beamforming in conformal linear arrays\" and Near-field beamforming in conformal planar arrays\". California State University-Sacramento MSEE,  VLSI , Adv Logic Design (HDL) Standard Cell library design, Synthesis,  Place/Route Optimization. 2000  \u2013 2002 Also won award at the 2012 IET Microwaves, Antennas & Propagation Premium Achievement Awards Conference, London U.K. for a published paper on \"Design, simulation and experimental study of near-field beam forming techniques using conformal waveguide arrays, N.S. Karnik R. Tulpule M. Shah et.al., IET Microwaves, Antennas & Propagation , February 2010, 4(2), 162\u2013174.\" Activities and Societies:\u00a0 IEEE Sacramento Chapter for VLSI ,  3 papers published on 2001-2003 IEEE APS/URSI symposiums related to \"Near-field beamforming in conformal linear arrays\" and Near-field beamforming in conformal planar arrays\". University of Mumbai BE,  Electronics and Telecom Engg 1996  \u2013 1999 University of Mumbai BE,  Electronics and Telecom Engg 1996  \u2013 1999 University of Mumbai BE,  Electronics and Telecom Engg 1996  \u2013 1999 Terana Polytechnic - Mumbai Univ. Diploma,  Industrial Electronics 1993  \u2013 1996 Terana Polytechnic - Mumbai Univ. Diploma,  Industrial Electronics 1993  \u2013 1996 Terana Polytechnic - Mumbai Univ. Diploma,  Industrial Electronics 1993  \u2013 1996 Parle Tilak Vidyalaya M.M 1981  \u2013 1991 Parle Tilak Vidyalaya M.M 1981  \u2013 1991 Parle Tilak Vidyalaya M.M 1981  \u2013 1991 ", "Experience Senior Design Engineer Qualcomm May 2013  \u2013 Present (2 years 4 months) Senior Design Engineer, Microprocessor & SoC Design Intel Corporation May 2011  \u2013  April 2013  (2 years) Folsom, CA Designed and implemented front-end logic blocks of an SoC product. Planned and co-ordinated the integration of two large design units into the SystemVerilog full-chip verification environment.  \n\u2022\tOwned and built the unit which serves as a connection between the primary on-chip system fabric and side band fabric from ground up. Conceptualized Finite State Machines, register definition and design of sub-blocks. \n\u2022\tDesigned the micro-architecture and coded RTL for a complex split logic block that handles splitting and dispatch of packets in accordance with the PCIE protocol across an on-chip fabric.  \n\u2022\tFiled a patent on new design of a bus master block which contructs command and data packets for communication across an on-chip fabric. The re-modeled design improves area and performance by 50% by parallellising request and command packets on the bus. \n\u2022\tOversaw the debug of full-chip failures and co-ordinated with appropriate validation members and designers to resolve regression failures and connectivity issues faced while integrating design units into the full-chip SoC. Design Engineer, Microprocessor Design Intel Corporation April 2008  \u2013  April 2011  (3 years 1 month) Folsom, CA Lead a team that improved the post-silicon functional coverage numbers of the memory controller unit of the IvyBridge processor  \n \nMade a significant contribution to post-silicon functional coverage numbers by writing and debugging assembly language tests which improved coverage for the memory controller by 18% \n \nMember of the back-end design team with hands-on experience in synthesis and place-and-route tools from Synopsys; formal verification and other performance validation tools Senior Design Engineer Qualcomm May 2013  \u2013 Present (2 years 4 months) Senior Design Engineer Qualcomm May 2013  \u2013 Present (2 years 4 months) Senior Design Engineer, Microprocessor & SoC Design Intel Corporation May 2011  \u2013  April 2013  (2 years) Folsom, CA Designed and implemented front-end logic blocks of an SoC product. Planned and co-ordinated the integration of two large design units into the SystemVerilog full-chip verification environment.  \n\u2022\tOwned and built the unit which serves as a connection between the primary on-chip system fabric and side band fabric from ground up. Conceptualized Finite State Machines, register definition and design of sub-blocks. \n\u2022\tDesigned the micro-architecture and coded RTL for a complex split logic block that handles splitting and dispatch of packets in accordance with the PCIE protocol across an on-chip fabric.  \n\u2022\tFiled a patent on new design of a bus master block which contructs command and data packets for communication across an on-chip fabric. The re-modeled design improves area and performance by 50% by parallellising request and command packets on the bus. \n\u2022\tOversaw the debug of full-chip failures and co-ordinated with appropriate validation members and designers to resolve regression failures and connectivity issues faced while integrating design units into the full-chip SoC. Senior Design Engineer, Microprocessor & SoC Design Intel Corporation May 2011  \u2013  April 2013  (2 years) Folsom, CA Designed and implemented front-end logic blocks of an SoC product. Planned and co-ordinated the integration of two large design units into the SystemVerilog full-chip verification environment.  \n\u2022\tOwned and built the unit which serves as a connection between the primary on-chip system fabric and side band fabric from ground up. Conceptualized Finite State Machines, register definition and design of sub-blocks. \n\u2022\tDesigned the micro-architecture and coded RTL for a complex split logic block that handles splitting and dispatch of packets in accordance with the PCIE protocol across an on-chip fabric.  \n\u2022\tFiled a patent on new design of a bus master block which contructs command and data packets for communication across an on-chip fabric. The re-modeled design improves area and performance by 50% by parallellising request and command packets on the bus. \n\u2022\tOversaw the debug of full-chip failures and co-ordinated with appropriate validation members and designers to resolve regression failures and connectivity issues faced while integrating design units into the full-chip SoC. Design Engineer, Microprocessor Design Intel Corporation April 2008  \u2013  April 2011  (3 years 1 month) Folsom, CA Lead a team that improved the post-silicon functional coverage numbers of the memory controller unit of the IvyBridge processor  \n \nMade a significant contribution to post-silicon functional coverage numbers by writing and debugging assembly language tests which improved coverage for the memory controller by 18% \n \nMember of the back-end design team with hands-on experience in synthesis and place-and-route tools from Synopsys; formal verification and other performance validation tools Design Engineer, Microprocessor Design Intel Corporation April 2008  \u2013  April 2011  (3 years 1 month) Folsom, CA Lead a team that improved the post-silicon functional coverage numbers of the memory controller unit of the IvyBridge processor  \n \nMade a significant contribution to post-silicon functional coverage numbers by writing and debugging assembly language tests which improved coverage for the memory controller by 18% \n \nMember of the back-end design team with hands-on experience in synthesis and place-and-route tools from Synopsys; formal verification and other performance validation tools Skills digital logic design Electronics Hardware... RTL Perl C programming ASIC Design Functional Verification SoC SystemVerilog Skills  digital logic design Electronics Hardware... RTL Perl C programming ASIC Design Functional Verification SoC SystemVerilog digital logic design Electronics Hardware... RTL Perl C programming ASIC Design Functional Verification SoC SystemVerilog digital logic design Electronics Hardware... RTL Perl C programming ASIC Design Functional Verification SoC SystemVerilog Education North Carolina State University Masters of Science,  ECE 2006  \u2013 2007 Dhirubhai Ambani Institute of Information and Communication technology Bachelor of Science,  ICT 2002  \u2013 2006 North Carolina State University Masters of Science,  ECE 2006  \u2013 2007 North Carolina State University Masters of Science,  ECE 2006  \u2013 2007 North Carolina State University Masters of Science,  ECE 2006  \u2013 2007 Dhirubhai Ambani Institute of Information and Communication technology Bachelor of Science,  ICT 2002  \u2013 2006 Dhirubhai Ambani Institute of Information and Communication technology Bachelor of Science,  ICT 2002  \u2013 2006 Dhirubhai Ambani Institute of Information and Communication technology Bachelor of Science,  ICT 2002  \u2013 2006 ", "Skills Requirements Analysis User-centered Design Architecture Semiconductors Microprocessors EDA Embedded Systems Engineering Analytics Architectures Product Management Management Processors Software Engineering Software Development Product Development Unix Perl Simulations Programming Cross-functional Team... High Performance... Bioinformatics DNA Sequencing Computational Biology Wearable Computing Synthetic Biology Early-stage Startups See 13+ \u00a0 \u00a0 See less Skills  Requirements Analysis User-centered Design Architecture Semiconductors Microprocessors EDA Embedded Systems Engineering Analytics Architectures Product Management Management Processors Software Engineering Software Development Product Development Unix Perl Simulations Programming Cross-functional Team... High Performance... Bioinformatics DNA Sequencing Computational Biology Wearable Computing Synthetic Biology Early-stage Startups See 13+ \u00a0 \u00a0 See less Requirements Analysis User-centered Design Architecture Semiconductors Microprocessors EDA Embedded Systems Engineering Analytics Architectures Product Management Management Processors Software Engineering Software Development Product Development Unix Perl Simulations Programming Cross-functional Team... High Performance... Bioinformatics DNA Sequencing Computational Biology Wearable Computing Synthetic Biology Early-stage Startups See 13+ \u00a0 \u00a0 See less Requirements Analysis User-centered Design Architecture Semiconductors Microprocessors EDA Embedded Systems Engineering Analytics Architectures Product Management Management Processors Software Engineering Software Development Product Development Unix Perl Simulations Programming Cross-functional Team... High Performance... Bioinformatics DNA Sequencing Computational Biology Wearable Computing Synthetic Biology Early-stage Startups See 13+ \u00a0 \u00a0 See less ", "Summary OBJECTIVE: \nIdeally, I am looking for permanent employment as an ASIC and / or FPGA digital designer, but will do contract work if offered. \n \nSKILLS & EXPERIENCE: \nGeneral: \n* I have over 20 years of ASIC and FPGA design within the wireless, telecomm, networking and defense industry sectors. \n* I have designed and verified digital circuits at the system, block, RTL and gate levels of the chip hierarchy. \n* As a team leader I mentored and supervised the design and verification efforts of others from concept to silicon. \n \nStatus:\t \nI am a U.S. Citizen. I am willing to relocate to Southern CA, Silicon Valley, San Francisco Bay area or Phoenix, AZ. \n \nASIC Tools: \nSynopsis Design Compiler, VCS, Compass, VHDL, Verilog, C Shell, PERL & Makefile under Unix & Linux. \n \nFPGA Tools: \nXilinx / ISE, Altera / Quartus, ModelSim, Synplicity, Aldec, VHDL & Verilog under Unix, Windows & DOS. \n \nLanguages: \nVHDL (19 yrs), Verilog (18 yrs), System Verilog, MATLAB, C, C Shell, PERL under Unix, Windows & DOS. \n \nProtocols:  \nDDR, WCDMA, MPEG2, ASI, SPI, IP SAN, DVB, Ethernet, ATM, DS3, SONET, UTOPIA, PCI, UART, HDLC, I2C. \n \nAwards: \nCo-inventor on two patents at Oki Semiconductor that enabled an Ethernet switch ASIC to achieve wire speed. \n \nDESIGN EXPOSURE \nRTL Algorithms \u2026 Pattern Detection \u2026 State Machines \u2026 Data Paths \u2026 Buffer / Queue Management \u2026 SDRAM, SRAM, SSRAM Controllers \u2026 CPU, ARM and IP I/Fs \u2026 Async & Sync FIFOs \u2026 Serial / Parallel Conversion \u2026 Bus Protocols & Arbitration \u2026 Message Encapsulation \u2026 Packet Processing \u2026 Multi - Domain Clock Synchronization \u2026 High Speed Circuits (up to 400 Mhz) \u2026 Pixels To Video Frames Conversion \u2026 Encryption / Decryption \u2026 C to Verilog Translation \u2026 CRC \u2026 Interrupt Handling \u2026 Counters & Clock Dividers \u2026 Logic Synthesis Optimization \u2026 Timing Closure \u2026 Floor Planning \u2026 DFT \u2026 Scan Insertion \u2026 BIST \u2026 Embedded C. Summary OBJECTIVE: \nIdeally, I am looking for permanent employment as an ASIC and / or FPGA digital designer, but will do contract work if offered. \n \nSKILLS & EXPERIENCE: \nGeneral: \n* I have over 20 years of ASIC and FPGA design within the wireless, telecomm, networking and defense industry sectors. \n* I have designed and verified digital circuits at the system, block, RTL and gate levels of the chip hierarchy. \n* As a team leader I mentored and supervised the design and verification efforts of others from concept to silicon. \n \nStatus:\t \nI am a U.S. Citizen. I am willing to relocate to Southern CA, Silicon Valley, San Francisco Bay area or Phoenix, AZ. \n \nASIC Tools: \nSynopsis Design Compiler, VCS, Compass, VHDL, Verilog, C Shell, PERL & Makefile under Unix & Linux. \n \nFPGA Tools: \nXilinx / ISE, Altera / Quartus, ModelSim, Synplicity, Aldec, VHDL & Verilog under Unix, Windows & DOS. \n \nLanguages: \nVHDL (19 yrs), Verilog (18 yrs), System Verilog, MATLAB, C, C Shell, PERL under Unix, Windows & DOS. \n \nProtocols:  \nDDR, WCDMA, MPEG2, ASI, SPI, IP SAN, DVB, Ethernet, ATM, DS3, SONET, UTOPIA, PCI, UART, HDLC, I2C. \n \nAwards: \nCo-inventor on two patents at Oki Semiconductor that enabled an Ethernet switch ASIC to achieve wire speed. \n \nDESIGN EXPOSURE \nRTL Algorithms \u2026 Pattern Detection \u2026 State Machines \u2026 Data Paths \u2026 Buffer / Queue Management \u2026 SDRAM, SRAM, SSRAM Controllers \u2026 CPU, ARM and IP I/Fs \u2026 Async & Sync FIFOs \u2026 Serial / Parallel Conversion \u2026 Bus Protocols & Arbitration \u2026 Message Encapsulation \u2026 Packet Processing \u2026 Multi - Domain Clock Synchronization \u2026 High Speed Circuits (up to 400 Mhz) \u2026 Pixels To Video Frames Conversion \u2026 Encryption / Decryption \u2026 C to Verilog Translation \u2026 CRC \u2026 Interrupt Handling \u2026 Counters & Clock Dividers \u2026 Logic Synthesis Optimization \u2026 Timing Closure \u2026 Floor Planning \u2026 DFT \u2026 Scan Insertion \u2026 BIST \u2026 Embedded C. OBJECTIVE: \nIdeally, I am looking for permanent employment as an ASIC and / or FPGA digital designer, but will do contract work if offered. \n \nSKILLS & EXPERIENCE: \nGeneral: \n* I have over 20 years of ASIC and FPGA design within the wireless, telecomm, networking and defense industry sectors. \n* I have designed and verified digital circuits at the system, block, RTL and gate levels of the chip hierarchy. \n* As a team leader I mentored and supervised the design and verification efforts of others from concept to silicon. \n \nStatus:\t \nI am a U.S. Citizen. I am willing to relocate to Southern CA, Silicon Valley, San Francisco Bay area or Phoenix, AZ. \n \nASIC Tools: \nSynopsis Design Compiler, VCS, Compass, VHDL, Verilog, C Shell, PERL & Makefile under Unix & Linux. \n \nFPGA Tools: \nXilinx / ISE, Altera / Quartus, ModelSim, Synplicity, Aldec, VHDL & Verilog under Unix, Windows & DOS. \n \nLanguages: \nVHDL (19 yrs), Verilog (18 yrs), System Verilog, MATLAB, C, C Shell, PERL under Unix, Windows & DOS. \n \nProtocols:  \nDDR, WCDMA, MPEG2, ASI, SPI, IP SAN, DVB, Ethernet, ATM, DS3, SONET, UTOPIA, PCI, UART, HDLC, I2C. \n \nAwards: \nCo-inventor on two patents at Oki Semiconductor that enabled an Ethernet switch ASIC to achieve wire speed. \n \nDESIGN EXPOSURE \nRTL Algorithms \u2026 Pattern Detection \u2026 State Machines \u2026 Data Paths \u2026 Buffer / Queue Management \u2026 SDRAM, SRAM, SSRAM Controllers \u2026 CPU, ARM and IP I/Fs \u2026 Async & Sync FIFOs \u2026 Serial / Parallel Conversion \u2026 Bus Protocols & Arbitration \u2026 Message Encapsulation \u2026 Packet Processing \u2026 Multi - Domain Clock Synchronization \u2026 High Speed Circuits (up to 400 Mhz) \u2026 Pixels To Video Frames Conversion \u2026 Encryption / Decryption \u2026 C to Verilog Translation \u2026 CRC \u2026 Interrupt Handling \u2026 Counters & Clock Dividers \u2026 Logic Synthesis Optimization \u2026 Timing Closure \u2026 Floor Planning \u2026 DFT \u2026 Scan Insertion \u2026 BIST \u2026 Embedded C. OBJECTIVE: \nIdeally, I am looking for permanent employment as an ASIC and / or FPGA digital designer, but will do contract work if offered. \n \nSKILLS & EXPERIENCE: \nGeneral: \n* I have over 20 years of ASIC and FPGA design within the wireless, telecomm, networking and defense industry sectors. \n* I have designed and verified digital circuits at the system, block, RTL and gate levels of the chip hierarchy. \n* As a team leader I mentored and supervised the design and verification efforts of others from concept to silicon. \n \nStatus:\t \nI am a U.S. Citizen. I am willing to relocate to Southern CA, Silicon Valley, San Francisco Bay area or Phoenix, AZ. \n \nASIC Tools: \nSynopsis Design Compiler, VCS, Compass, VHDL, Verilog, C Shell, PERL & Makefile under Unix & Linux. \n \nFPGA Tools: \nXilinx / ISE, Altera / Quartus, ModelSim, Synplicity, Aldec, VHDL & Verilog under Unix, Windows & DOS. \n \nLanguages: \nVHDL (19 yrs), Verilog (18 yrs), System Verilog, MATLAB, C, C Shell, PERL under Unix, Windows & DOS. \n \nProtocols:  \nDDR, WCDMA, MPEG2, ASI, SPI, IP SAN, DVB, Ethernet, ATM, DS3, SONET, UTOPIA, PCI, UART, HDLC, I2C. \n \nAwards: \nCo-inventor on two patents at Oki Semiconductor that enabled an Ethernet switch ASIC to achieve wire speed. \n \nDESIGN EXPOSURE \nRTL Algorithms \u2026 Pattern Detection \u2026 State Machines \u2026 Data Paths \u2026 Buffer / Queue Management \u2026 SDRAM, SRAM, SSRAM Controllers \u2026 CPU, ARM and IP I/Fs \u2026 Async & Sync FIFOs \u2026 Serial / Parallel Conversion \u2026 Bus Protocols & Arbitration \u2026 Message Encapsulation \u2026 Packet Processing \u2026 Multi - Domain Clock Synchronization \u2026 High Speed Circuits (up to 400 Mhz) \u2026 Pixels To Video Frames Conversion \u2026 Encryption / Decryption \u2026 C to Verilog Translation \u2026 CRC \u2026 Interrupt Handling \u2026 Counters & Clock Dividers \u2026 Logic Synthesis Optimization \u2026 Timing Closure \u2026 Floor Planning \u2026 DFT \u2026 Scan Insertion \u2026 BIST \u2026 Embedded C. Experience Consultant / FPGA Design Intel Corporation February 2015  \u2013 Present (7 months) irvine, ca * Migrating a large PCIE to DDR like flash memory controller from an Altera Stratix V to an Arria 10. \n* Doing the RTL redesign of the DDR like I/F part of the logic so it will work in the Arria 10 FPGA. \n* Tools: System Verilog, Verilog, Synopsys VCS & DVE, Synplify, Quartus 14.1, TCL Clocks: 33 Mhz to 500 Mhz. Consultant / FPGA Design Vectronix, Inc March 2014  \u2013  August 2014  (6 months) Irvine, CA * Working on the upgraded redesign of text size and positioning controls for a small 640 x 480 VGA screen display. \n* The functionality of this design is to take text input from a microprocessor and overlay it on top of camera video output. \n* Tools: VHDL, Modelsim, ISE and Spartan 6; Techniques: ASCII to VGA rasterization, low power design; Clocks: 50 Mhz. Advanced System Verilog Course University of California, San Diego April 2012  \u2013  June 2012  (3 months) San Diego, Ca * Learned verification techniques, logic synthesis optimization, DSP applications, ATE vector generation, and SM design. \n* Designed a System Verilog test bench that verified an I2C Master Core with a Wishbone Interface. \n* Highlights: ModelSim \u2026 Object Oriented Programming, Assertions, Randomization, Functional Coverage, OVM. Consultant / FPGA Design Qualcomm October 2011  \u2013  December 2011  (3 months) Greater San Diego Area * Redesigned an FPGA used for controlling board reset synchronization and two programmable PLL clock synthesis devices. \n* Techniques: VHDL, Modelsim, ISE, Virtex 5/6, UNIX; Clocks: 400Mhz, 20Mhz, 32Khz ; High speed circuit design. Certificate In DSP Engineering University of California, San Diego April 2011  \u2013  September 2011  (6 months) San Diego, CA * Gained a practical introduction to techniques required for specifying & designing DSP systems using embedded C & MATLAB. \n* FIR & IIR filters for Frequency & DC removal, AGC, Power Estimation; Correlators; also a chirping SONAR device. Consultant / FPGA Design Nextivity Inc July 2007  \u2013  October 2007  (4 months) * Built an AGC circuit that adjusts Tx & Rx RF gains to maintain a specified dB Path Loss between 2 WCDMA transceivers. \n* Techniques: Signed Division & Averaging, V.34 Scrambling, Avalon Bus I/F, SPI Arbitration, Dynamic Gain Calculation \n* Technologies: Verilog, Modelsim, Quartus II 7.2, Stratix\u00ae II EP2S60, WinCVS; Clocks: 153.6 Mhz, 76.8 Mhz , 19.2 Mhz. Consultant / FPGA Design General Atomics December 2006  \u2013  May 2007  (6 months) * Designed a circuit that converts serial pixels from a video camera into DPRAM frames for reading by an ARM 920T I/F. \n* Techniques: 319.2 Mhz UART & Serial To Parallel, Frame Synchronization, Pixel Parsing, Buffer Control & Status. \n* Technologies: VHDL, Modelsim, ISE, Virtex IV, Cygwin, WinCVS; Clocks: 319.2 Mhz, 26.6 Mhz , 60 Mhz. Consultant / FPGA Design Qualcomm September 2006  \u2013  November 2006  (3 months) * Developed code that captures W2 symbols from 16 WCDMA channels and stores them in BRAM for uP access. \n* Added 3 broadcast paging indicator channels to the downstream path of a WCDMA modulator ASIC. \n* Technologies: WCDMA, VHDL, Modelsim, Synopsys Design Compiler, Virtex II Pro, UNIX; Clocks: 66.44Mhz Consultant / FPGA Design Northrop Grumman Corporation November 2005  \u2013  March 2006  (5 months) * Implemented a message encapsulation & bus protocol conversion adapter for an F22 avionics test station. \n* Technologies: VHDL, Modelsim, ISE, Virtex II Pro, DesignSync, Proprietary Message & Bus I/F Protocols Consultant / ASIC Verification Astute Networks Inc. March 2005  \u2013  June 2005  (4 months) * Designed test scripts for ASIC memories BIST scenarios using the Virage Logic Star Memory System. \n* Technologies: Red Hat Linux, C-shell scripting, Verilog, VCS, Virsim, Virage Logic Star Memory System Consultant / FPGA Design Broadcast Microwave Services May 2004  \u2013  January 2005  (9 months) * Fixed a Verilog coded, MPEG2 video cryptor CPLD that was holding up a multimillion dollar system deal. \n* Designed a duplex 3 port module that muxed two 9600 bps UARTs and a 4 Mhz SPI thru a 95 Mhz core. \n* Technologies: VHDL, Verilog, ModelSim, Synplicity, ISE, Virtex II Pro, MPEG2, ASI, SPI, UART, Encryption. Employee / FPGA Design Lead StoneFly Networks May 2001  \u2013  March 2002  (11 months) * Lead three others in implementing an 99 Mhz IP SAN Router in a 1.6 million gates Virtex E 1600 FPGA. \n* Highlights: C to Verilog translation, 66 Mhz MPC8260 I/F, Verilog / Synplicity / Xilinx tool flow. Consultant / ASIC Verification C-Cube Microsystems January 2000  \u2013  March 2000  (3 months) * Verified using Verilog & PERL under UNIX a PCI / SDRAM based 88 Mhz DVB ES Frame to AAL5 SAR circuit. Employee / ASIC Design Oki Semiconductor America December 1997  \u2013  July 1999  (1 year 8 months) * Designed the Address Resolver Packet Filtering & Forwarding block for a Fast / Gigabit Ethernet switch ASIC. \n* Listed as co-inventor on two patents for circuits which allowed the ASIC to achieve wire speed. \n* Address Resolver highlights: 66 Mhz, 100K gates, .25 u. Tools: Verilog / Synopsys DC & VCS / UNIX Consultant / FPGA Design NEC May 1997  \u2013  September 1997  (5 months) * Led effort to redesign and port large Verilog coded ATM TC Processor from ASIC to Orca 2c40a FPGA. \n* Highlights: ATM Utopia 2 (25Mhz) I/F, onboard DP-SRAM based FIFOs, ADSL PMD I/F (6 Mhz). Consultant / FPGA Design Ericsson June 1996  \u2013  March 1997  (10 months) * Designed a MC68360 Bus Arbitration / SAR Chip Controller running at 25 Mhz in a XILINX 4010 FPGA. \n* The chip plus the test bench models were described in Verilog HDL and synthesized using Synopsys DC. Consultant / FPGA Design Terayon October 1995  \u2013  March 1996  (6 months) * Designed using VHDL a TDM to ATM Cell Converter running at 12.5 Mhz in an ALTERA 8820 FPGA. \n* Highlights: Utopia 1, buffer management for 4096 Virtual Channels using dynamic mem alloc in SRAM. Consultant / FPGA Design Raynet May 1994  \u2013  October 1995  (1 year 6 months) * Built an ATM to AAL5 Reassembler running at 25 Mhz in a XILINX 4010 FPGA using Viewlogic & ABEL. \n* Highlights: status & cell pointer handling in DP-SRAMs for 128 Virtual Channels, CRC-32, MC68360 I/F. Consultant / ASIC Design Broadband Technology January 1993  \u2013  September 1993  (9 months) * Rewrote test vectors that greatly improved fault coverage for a DS3 (45Mhz) Video Decoder ASIC. \n* Redesigned the Video Decoder ASIC in order to implement SCAN and BIST-for-RAM testability in it. Employee / ASIC Design Alcatel Network Systems February 1990  \u2013  July 1991  (1 year 6 months) * Designed a 68302 Host I/F and an Overhead Data Link for a STS-1 Framer ASIC running at 39 \u2013 51 Mhz. \n* Redesigned portions of a large (> 90% utilization at 16Mhz) XILINX 3090 FPGA Alarm and Control chip. Employee / Power Supply Test Station Design General Electric Ocean Systems Division October 1987  \u2013  April 1989  (1 year 7 months) Syracuse, NY * Designed power supply test station hardware & wrote test software for U.S. Navy SONAR applications. Employee / Production Line & Lab Technician Eagle Comtronics June 1983  \u2013  August 1984  (1 year 3 months) Liverpool, NY * Responsible for keeping main set top & notch filter production lines running. \n* Also performed product tests, troubleshooting and failure evaluations. Consultant / FPGA Design Intel Corporation February 2015  \u2013 Present (7 months) irvine, ca * Migrating a large PCIE to DDR like flash memory controller from an Altera Stratix V to an Arria 10. \n* Doing the RTL redesign of the DDR like I/F part of the logic so it will work in the Arria 10 FPGA. \n* Tools: System Verilog, Verilog, Synopsys VCS & DVE, Synplify, Quartus 14.1, TCL Clocks: 33 Mhz to 500 Mhz. Consultant / FPGA Design Intel Corporation February 2015  \u2013 Present (7 months) irvine, ca * Migrating a large PCIE to DDR like flash memory controller from an Altera Stratix V to an Arria 10. \n* Doing the RTL redesign of the DDR like I/F part of the logic so it will work in the Arria 10 FPGA. \n* Tools: System Verilog, Verilog, Synopsys VCS & DVE, Synplify, Quartus 14.1, TCL Clocks: 33 Mhz to 500 Mhz. Consultant / FPGA Design Vectronix, Inc March 2014  \u2013  August 2014  (6 months) Irvine, CA * Working on the upgraded redesign of text size and positioning controls for a small 640 x 480 VGA screen display. \n* The functionality of this design is to take text input from a microprocessor and overlay it on top of camera video output. \n* Tools: VHDL, Modelsim, ISE and Spartan 6; Techniques: ASCII to VGA rasterization, low power design; Clocks: 50 Mhz. Consultant / FPGA Design Vectronix, Inc March 2014  \u2013  August 2014  (6 months) Irvine, CA * Working on the upgraded redesign of text size and positioning controls for a small 640 x 480 VGA screen display. \n* The functionality of this design is to take text input from a microprocessor and overlay it on top of camera video output. \n* Tools: VHDL, Modelsim, ISE and Spartan 6; Techniques: ASCII to VGA rasterization, low power design; Clocks: 50 Mhz. Advanced System Verilog Course University of California, San Diego April 2012  \u2013  June 2012  (3 months) San Diego, Ca * Learned verification techniques, logic synthesis optimization, DSP applications, ATE vector generation, and SM design. \n* Designed a System Verilog test bench that verified an I2C Master Core with a Wishbone Interface. \n* Highlights: ModelSim \u2026 Object Oriented Programming, Assertions, Randomization, Functional Coverage, OVM. Advanced System Verilog Course University of California, San Diego April 2012  \u2013  June 2012  (3 months) San Diego, Ca * Learned verification techniques, logic synthesis optimization, DSP applications, ATE vector generation, and SM design. \n* Designed a System Verilog test bench that verified an I2C Master Core with a Wishbone Interface. \n* Highlights: ModelSim \u2026 Object Oriented Programming, Assertions, Randomization, Functional Coverage, OVM. Consultant / FPGA Design Qualcomm October 2011  \u2013  December 2011  (3 months) Greater San Diego Area * Redesigned an FPGA used for controlling board reset synchronization and two programmable PLL clock synthesis devices. \n* Techniques: VHDL, Modelsim, ISE, Virtex 5/6, UNIX; Clocks: 400Mhz, 20Mhz, 32Khz ; High speed circuit design. Consultant / FPGA Design Qualcomm October 2011  \u2013  December 2011  (3 months) Greater San Diego Area * Redesigned an FPGA used for controlling board reset synchronization and two programmable PLL clock synthesis devices. \n* Techniques: VHDL, Modelsim, ISE, Virtex 5/6, UNIX; Clocks: 400Mhz, 20Mhz, 32Khz ; High speed circuit design. Certificate In DSP Engineering University of California, San Diego April 2011  \u2013  September 2011  (6 months) San Diego, CA * Gained a practical introduction to techniques required for specifying & designing DSP systems using embedded C & MATLAB. \n* FIR & IIR filters for Frequency & DC removal, AGC, Power Estimation; Correlators; also a chirping SONAR device. Certificate In DSP Engineering University of California, San Diego April 2011  \u2013  September 2011  (6 months) San Diego, CA * Gained a practical introduction to techniques required for specifying & designing DSP systems using embedded C & MATLAB. \n* FIR & IIR filters for Frequency & DC removal, AGC, Power Estimation; Correlators; also a chirping SONAR device. Consultant / FPGA Design Nextivity Inc July 2007  \u2013  October 2007  (4 months) * Built an AGC circuit that adjusts Tx & Rx RF gains to maintain a specified dB Path Loss between 2 WCDMA transceivers. \n* Techniques: Signed Division & Averaging, V.34 Scrambling, Avalon Bus I/F, SPI Arbitration, Dynamic Gain Calculation \n* Technologies: Verilog, Modelsim, Quartus II 7.2, Stratix\u00ae II EP2S60, WinCVS; Clocks: 153.6 Mhz, 76.8 Mhz , 19.2 Mhz. Consultant / FPGA Design Nextivity Inc July 2007  \u2013  October 2007  (4 months) * Built an AGC circuit that adjusts Tx & Rx RF gains to maintain a specified dB Path Loss between 2 WCDMA transceivers. \n* Techniques: Signed Division & Averaging, V.34 Scrambling, Avalon Bus I/F, SPI Arbitration, Dynamic Gain Calculation \n* Technologies: Verilog, Modelsim, Quartus II 7.2, Stratix\u00ae II EP2S60, WinCVS; Clocks: 153.6 Mhz, 76.8 Mhz , 19.2 Mhz. Consultant / FPGA Design General Atomics December 2006  \u2013  May 2007  (6 months) * Designed a circuit that converts serial pixels from a video camera into DPRAM frames for reading by an ARM 920T I/F. \n* Techniques: 319.2 Mhz UART & Serial To Parallel, Frame Synchronization, Pixel Parsing, Buffer Control & Status. \n* Technologies: VHDL, Modelsim, ISE, Virtex IV, Cygwin, WinCVS; Clocks: 319.2 Mhz, 26.6 Mhz , 60 Mhz. Consultant / FPGA Design General Atomics December 2006  \u2013  May 2007  (6 months) * Designed a circuit that converts serial pixels from a video camera into DPRAM frames for reading by an ARM 920T I/F. \n* Techniques: 319.2 Mhz UART & Serial To Parallel, Frame Synchronization, Pixel Parsing, Buffer Control & Status. \n* Technologies: VHDL, Modelsim, ISE, Virtex IV, Cygwin, WinCVS; Clocks: 319.2 Mhz, 26.6 Mhz , 60 Mhz. Consultant / FPGA Design Qualcomm September 2006  \u2013  November 2006  (3 months) * Developed code that captures W2 symbols from 16 WCDMA channels and stores them in BRAM for uP access. \n* Added 3 broadcast paging indicator channels to the downstream path of a WCDMA modulator ASIC. \n* Technologies: WCDMA, VHDL, Modelsim, Synopsys Design Compiler, Virtex II Pro, UNIX; Clocks: 66.44Mhz Consultant / FPGA Design Qualcomm September 2006  \u2013  November 2006  (3 months) * Developed code that captures W2 symbols from 16 WCDMA channels and stores them in BRAM for uP access. \n* Added 3 broadcast paging indicator channels to the downstream path of a WCDMA modulator ASIC. \n* Technologies: WCDMA, VHDL, Modelsim, Synopsys Design Compiler, Virtex II Pro, UNIX; Clocks: 66.44Mhz Consultant / FPGA Design Northrop Grumman Corporation November 2005  \u2013  March 2006  (5 months) * Implemented a message encapsulation & bus protocol conversion adapter for an F22 avionics test station. \n* Technologies: VHDL, Modelsim, ISE, Virtex II Pro, DesignSync, Proprietary Message & Bus I/F Protocols Consultant / FPGA Design Northrop Grumman Corporation November 2005  \u2013  March 2006  (5 months) * Implemented a message encapsulation & bus protocol conversion adapter for an F22 avionics test station. \n* Technologies: VHDL, Modelsim, ISE, Virtex II Pro, DesignSync, Proprietary Message & Bus I/F Protocols Consultant / ASIC Verification Astute Networks Inc. March 2005  \u2013  June 2005  (4 months) * Designed test scripts for ASIC memories BIST scenarios using the Virage Logic Star Memory System. \n* Technologies: Red Hat Linux, C-shell scripting, Verilog, VCS, Virsim, Virage Logic Star Memory System Consultant / ASIC Verification Astute Networks Inc. March 2005  \u2013  June 2005  (4 months) * Designed test scripts for ASIC memories BIST scenarios using the Virage Logic Star Memory System. \n* Technologies: Red Hat Linux, C-shell scripting, Verilog, VCS, Virsim, Virage Logic Star Memory System Consultant / FPGA Design Broadcast Microwave Services May 2004  \u2013  January 2005  (9 months) * Fixed a Verilog coded, MPEG2 video cryptor CPLD that was holding up a multimillion dollar system deal. \n* Designed a duplex 3 port module that muxed two 9600 bps UARTs and a 4 Mhz SPI thru a 95 Mhz core. \n* Technologies: VHDL, Verilog, ModelSim, Synplicity, ISE, Virtex II Pro, MPEG2, ASI, SPI, UART, Encryption. Consultant / FPGA Design Broadcast Microwave Services May 2004  \u2013  January 2005  (9 months) * Fixed a Verilog coded, MPEG2 video cryptor CPLD that was holding up a multimillion dollar system deal. \n* Designed a duplex 3 port module that muxed two 9600 bps UARTs and a 4 Mhz SPI thru a 95 Mhz core. \n* Technologies: VHDL, Verilog, ModelSim, Synplicity, ISE, Virtex II Pro, MPEG2, ASI, SPI, UART, Encryption. Employee / FPGA Design Lead StoneFly Networks May 2001  \u2013  March 2002  (11 months) * Lead three others in implementing an 99 Mhz IP SAN Router in a 1.6 million gates Virtex E 1600 FPGA. \n* Highlights: C to Verilog translation, 66 Mhz MPC8260 I/F, Verilog / Synplicity / Xilinx tool flow. Employee / FPGA Design Lead StoneFly Networks May 2001  \u2013  March 2002  (11 months) * Lead three others in implementing an 99 Mhz IP SAN Router in a 1.6 million gates Virtex E 1600 FPGA. \n* Highlights: C to Verilog translation, 66 Mhz MPC8260 I/F, Verilog / Synplicity / Xilinx tool flow. Consultant / ASIC Verification C-Cube Microsystems January 2000  \u2013  March 2000  (3 months) * Verified using Verilog & PERL under UNIX a PCI / SDRAM based 88 Mhz DVB ES Frame to AAL5 SAR circuit. Consultant / ASIC Verification C-Cube Microsystems January 2000  \u2013  March 2000  (3 months) * Verified using Verilog & PERL under UNIX a PCI / SDRAM based 88 Mhz DVB ES Frame to AAL5 SAR circuit. Employee / ASIC Design Oki Semiconductor America December 1997  \u2013  July 1999  (1 year 8 months) * Designed the Address Resolver Packet Filtering & Forwarding block for a Fast / Gigabit Ethernet switch ASIC. \n* Listed as co-inventor on two patents for circuits which allowed the ASIC to achieve wire speed. \n* Address Resolver highlights: 66 Mhz, 100K gates, .25 u. Tools: Verilog / Synopsys DC & VCS / UNIX Employee / ASIC Design Oki Semiconductor America December 1997  \u2013  July 1999  (1 year 8 months) * Designed the Address Resolver Packet Filtering & Forwarding block for a Fast / Gigabit Ethernet switch ASIC. \n* Listed as co-inventor on two patents for circuits which allowed the ASIC to achieve wire speed. \n* Address Resolver highlights: 66 Mhz, 100K gates, .25 u. Tools: Verilog / Synopsys DC & VCS / UNIX Consultant / FPGA Design NEC May 1997  \u2013  September 1997  (5 months) * Led effort to redesign and port large Verilog coded ATM TC Processor from ASIC to Orca 2c40a FPGA. \n* Highlights: ATM Utopia 2 (25Mhz) I/F, onboard DP-SRAM based FIFOs, ADSL PMD I/F (6 Mhz). Consultant / FPGA Design NEC May 1997  \u2013  September 1997  (5 months) * Led effort to redesign and port large Verilog coded ATM TC Processor from ASIC to Orca 2c40a FPGA. \n* Highlights: ATM Utopia 2 (25Mhz) I/F, onboard DP-SRAM based FIFOs, ADSL PMD I/F (6 Mhz). Consultant / FPGA Design Ericsson June 1996  \u2013  March 1997  (10 months) * Designed a MC68360 Bus Arbitration / SAR Chip Controller running at 25 Mhz in a XILINX 4010 FPGA. \n* The chip plus the test bench models were described in Verilog HDL and synthesized using Synopsys DC. Consultant / FPGA Design Ericsson June 1996  \u2013  March 1997  (10 months) * Designed a MC68360 Bus Arbitration / SAR Chip Controller running at 25 Mhz in a XILINX 4010 FPGA. \n* The chip plus the test bench models were described in Verilog HDL and synthesized using Synopsys DC. Consultant / FPGA Design Terayon October 1995  \u2013  March 1996  (6 months) * Designed using VHDL a TDM to ATM Cell Converter running at 12.5 Mhz in an ALTERA 8820 FPGA. \n* Highlights: Utopia 1, buffer management for 4096 Virtual Channels using dynamic mem alloc in SRAM. Consultant / FPGA Design Terayon October 1995  \u2013  March 1996  (6 months) * Designed using VHDL a TDM to ATM Cell Converter running at 12.5 Mhz in an ALTERA 8820 FPGA. \n* Highlights: Utopia 1, buffer management for 4096 Virtual Channels using dynamic mem alloc in SRAM. Consultant / FPGA Design Raynet May 1994  \u2013  October 1995  (1 year 6 months) * Built an ATM to AAL5 Reassembler running at 25 Mhz in a XILINX 4010 FPGA using Viewlogic & ABEL. \n* Highlights: status & cell pointer handling in DP-SRAMs for 128 Virtual Channels, CRC-32, MC68360 I/F. Consultant / FPGA Design Raynet May 1994  \u2013  October 1995  (1 year 6 months) * Built an ATM to AAL5 Reassembler running at 25 Mhz in a XILINX 4010 FPGA using Viewlogic & ABEL. \n* Highlights: status & cell pointer handling in DP-SRAMs for 128 Virtual Channels, CRC-32, MC68360 I/F. Consultant / ASIC Design Broadband Technology January 1993  \u2013  September 1993  (9 months) * Rewrote test vectors that greatly improved fault coverage for a DS3 (45Mhz) Video Decoder ASIC. \n* Redesigned the Video Decoder ASIC in order to implement SCAN and BIST-for-RAM testability in it. Consultant / ASIC Design Broadband Technology January 1993  \u2013  September 1993  (9 months) * Rewrote test vectors that greatly improved fault coverage for a DS3 (45Mhz) Video Decoder ASIC. \n* Redesigned the Video Decoder ASIC in order to implement SCAN and BIST-for-RAM testability in it. Employee / ASIC Design Alcatel Network Systems February 1990  \u2013  July 1991  (1 year 6 months) * Designed a 68302 Host I/F and an Overhead Data Link for a STS-1 Framer ASIC running at 39 \u2013 51 Mhz. \n* Redesigned portions of a large (> 90% utilization at 16Mhz) XILINX 3090 FPGA Alarm and Control chip. Employee / ASIC Design Alcatel Network Systems February 1990  \u2013  July 1991  (1 year 6 months) * Designed a 68302 Host I/F and an Overhead Data Link for a STS-1 Framer ASIC running at 39 \u2013 51 Mhz. \n* Redesigned portions of a large (> 90% utilization at 16Mhz) XILINX 3090 FPGA Alarm and Control chip. Employee / Power Supply Test Station Design General Electric Ocean Systems Division October 1987  \u2013  April 1989  (1 year 7 months) Syracuse, NY * Designed power supply test station hardware & wrote test software for U.S. Navy SONAR applications. Employee / Power Supply Test Station Design General Electric Ocean Systems Division October 1987  \u2013  April 1989  (1 year 7 months) Syracuse, NY * Designed power supply test station hardware & wrote test software for U.S. Navy SONAR applications. Employee / Production Line & Lab Technician Eagle Comtronics June 1983  \u2013  August 1984  (1 year 3 months) Liverpool, NY * Responsible for keeping main set top & notch filter production lines running. \n* Also performed product tests, troubleshooting and failure evaluations. Employee / Production Line & Lab Technician Eagle Comtronics June 1983  \u2013  August 1984  (1 year 3 months) Liverpool, NY * Responsible for keeping main set top & notch filter production lines running. \n* Also performed product tests, troubleshooting and failure evaluations. Skills Verilog FPGA ASIC ModelSim VHDL SystemVerilog Digital Signal... Functional Verification Altera Xilinx Quartus Embedded Systems Digital Electronics Integrated Circuit... Logic Synthesis Processors Testing See 2+ \u00a0 \u00a0 See less Skills  Verilog FPGA ASIC ModelSim VHDL SystemVerilog Digital Signal... Functional Verification Altera Xilinx Quartus Embedded Systems Digital Electronics Integrated Circuit... Logic Synthesis Processors Testing See 2+ \u00a0 \u00a0 See less Verilog FPGA ASIC ModelSim VHDL SystemVerilog Digital Signal... Functional Verification Altera Xilinx Quartus Embedded Systems Digital Electronics Integrated Circuit... Logic Synthesis Processors Testing See 2+ \u00a0 \u00a0 See less Verilog FPGA ASIC ModelSim VHDL SystemVerilog Digital Signal... Functional Verification Altera Xilinx Quartus Embedded Systems Digital Electronics Integrated Circuit... Logic Synthesis Processors Testing See 2+ \u00a0 \u00a0 See less Education University of California San Diego Ext., San Diego, CA Advanced System Verilog 2012  \u2013 2012 University of California San Diego Ext., San Diego, CA Certificate In DSP Engineering,  DSP Engineering , GPA 4.00 / 4.00 2011  \u2013 2011 University of California Santa Cruz Ext., San Jose, CA Logic Synthesis (using Synopsis Design Compiler) 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Advanced Modeling Techniques With VHDL 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Digital Design Using VHDL 1995  \u2013 1995 Mohawk Valley Community College, Utica, NY Programming In C 1989  \u2013 1989 Rochester Institute of Technology, Rochester, NY BSEE,  Electrical Engineering , GPA 3.73 / 4.00 1984  \u2013 1987 Mohawk Valley Community College, Utica, NY AASEET,  Electronics Technology , GPA 3.78 / 4.00 1981  \u2013 1983 University of California San Diego Ext., San Diego, CA Advanced System Verilog 2012  \u2013 2012 University of California San Diego Ext., San Diego, CA Advanced System Verilog 2012  \u2013 2012 University of California San Diego Ext., San Diego, CA Advanced System Verilog 2012  \u2013 2012 University of California San Diego Ext., San Diego, CA Certificate In DSP Engineering,  DSP Engineering , GPA 4.00 / 4.00 2011  \u2013 2011 University of California San Diego Ext., San Diego, CA Certificate In DSP Engineering,  DSP Engineering , GPA 4.00 / 4.00 2011  \u2013 2011 University of California San Diego Ext., San Diego, CA Certificate In DSP Engineering,  DSP Engineering , GPA 4.00 / 4.00 2011  \u2013 2011 University of California Santa Cruz Ext., San Jose, CA Logic Synthesis (using Synopsis Design Compiler) 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Logic Synthesis (using Synopsis Design Compiler) 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Logic Synthesis (using Synopsis Design Compiler) 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Advanced Modeling Techniques With VHDL 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Advanced Modeling Techniques With VHDL 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Advanced Modeling Techniques With VHDL 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Digital Design Using VHDL 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Digital Design Using VHDL 1995  \u2013 1995 University of California Santa Cruz Ext., San Jose, CA Digital Design Using VHDL 1995  \u2013 1995 Mohawk Valley Community College, Utica, NY Programming In C 1989  \u2013 1989 Mohawk Valley Community College, Utica, NY Programming In C 1989  \u2013 1989 Mohawk Valley Community College, Utica, NY Programming In C 1989  \u2013 1989 Rochester Institute of Technology, Rochester, NY BSEE,  Electrical Engineering , GPA 3.73 / 4.00 1984  \u2013 1987 Rochester Institute of Technology, Rochester, NY BSEE,  Electrical Engineering , GPA 3.73 / 4.00 1984  \u2013 1987 Rochester Institute of Technology, Rochester, NY BSEE,  Electrical Engineering , GPA 3.73 / 4.00 1984  \u2013 1987 Mohawk Valley Community College, Utica, NY AASEET,  Electronics Technology , GPA 3.78 / 4.00 1981  \u2013 1983 Mohawk Valley Community College, Utica, NY AASEET,  Electronics Technology , GPA 3.78 / 4.00 1981  \u2013 1983 Mohawk Valley Community College, Utica, NY AASEET,  Electronics Technology , GPA 3.78 / 4.00 1981  \u2013 1983 ", "Skills College Recruiting Workforce Planning Talent Acquisition Onboarding Talent Management Employee Engagement Applicant Tracking... Performance Management Employee Relations Succession Planning Skills  College Recruiting Workforce Planning Talent Acquisition Onboarding Talent Management Employee Engagement Applicant Tracking... Performance Management Employee Relations Succession Planning College Recruiting Workforce Planning Talent Acquisition Onboarding Talent Management Employee Engagement Applicant Tracking... Performance Management Employee Relations Succession Planning College Recruiting Workforce Planning Talent Acquisition Onboarding Talent Management Employee Engagement Applicant Tracking... Performance Management Employee Relations Succession Planning ", "Experience Substrate & Board Layout Design Intel Corporation August 2007  \u2013 Present (8 years 1 month) Silicon RF & Analog Layout Design Intel Corporation August 2007  \u2013  February 2009  (1 year 7 months) Israel Substrate & Board Layout Design Intel Corporation August 2007  \u2013 Present (8 years 1 month) Substrate & Board Layout Design Intel Corporation August 2007  \u2013 Present (8 years 1 month) Silicon RF & Analog Layout Design Intel Corporation August 2007  \u2013  February 2009  (1 year 7 months) Israel Silicon RF & Analog Layout Design Intel Corporation August 2007  \u2013  February 2009  (1 year 7 months) Israel Languages Hebrew Native or bilingual proficiency English Professional working proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Hebrew Native or bilingual proficiency English Professional working proficiency Native or bilingual proficiency Professional working proficiency Skills Substrates & SiP Layout... Board Layout Design Silicon Layout Desing Silicon RF Skills  Substrates & SiP Layout... Board Layout Design Silicon Layout Desing Silicon RF Substrates & SiP Layout... Board Layout Design Silicon Layout Desing Silicon RF Substrates & SiP Layout... Board Layout Design Silicon Layout Desing Silicon RF ", "Experience Principal Product Engineer, Digital & Silicon Signoff Cadence Design Systems July 2014  \u2013 Present (1 year 2 months) Sr Physical Design Engineer (14nm Server design) Intel Corporation July 2011  \u2013  June 2014  (3 years) Physical Design / Tapein Engineer (32nm Server design) Intel Corporation September 2008  \u2013  July 2011  (2 years 11 months) Design Verification Engineer Intel Corporation January 2005  \u2013  August 2008  (3 years 8 months) ECE Graduate Assistant University of Massachusetts Amherst September 2002  \u2013  August 2004  (2 years) Principal Product Engineer, Digital & Silicon Signoff Cadence Design Systems July 2014  \u2013 Present (1 year 2 months) Principal Product Engineer, Digital & Silicon Signoff Cadence Design Systems July 2014  \u2013 Present (1 year 2 months) Sr Physical Design Engineer (14nm Server design) Intel Corporation July 2011  \u2013  June 2014  (3 years) Sr Physical Design Engineer (14nm Server design) Intel Corporation July 2011  \u2013  June 2014  (3 years) Physical Design / Tapein Engineer (32nm Server design) Intel Corporation September 2008  \u2013  July 2011  (2 years 11 months) Physical Design / Tapein Engineer (32nm Server design) Intel Corporation September 2008  \u2013  July 2011  (2 years 11 months) Design Verification Engineer Intel Corporation January 2005  \u2013  August 2008  (3 years 8 months) Design Verification Engineer Intel Corporation January 2005  \u2013  August 2008  (3 years 8 months) ECE Graduate Assistant University of Massachusetts Amherst September 2002  \u2013  August 2004  (2 years) ECE Graduate Assistant University of Massachusetts Amherst September 2002  \u2013  August 2004  (2 years) Languages   Skills Physical Design Functional Verification ASIC SoC VLSI Verilog TCL Static Timing Analysis EDA RTL design Debugging Semiconductors Perl C++ Skills  Physical Design Functional Verification ASIC SoC VLSI Verilog TCL Static Timing Analysis EDA RTL design Debugging Semiconductors Perl C++ Physical Design Functional Verification ASIC SoC VLSI Verilog TCL Static Timing Analysis EDA RTL design Debugging Semiconductors Perl C++ Physical Design Functional Verification ASIC SoC VLSI Verilog TCL Static Timing Analysis EDA RTL design Debugging Semiconductors Perl C++ Education University of Massachusetts, Amherst MS 2002  \u2013 2004 Osmania University BE 1998  \u2013 2002 BVBPS Hyderabad Ca\u00f1ada College Associate's Degree University of Massachusetts, Amherst MS 2002  \u2013 2004 University of Massachusetts, Amherst MS 2002  \u2013 2004 University of Massachusetts, Amherst MS 2002  \u2013 2004 Osmania University BE 1998  \u2013 2002 Osmania University BE 1998  \u2013 2002 Osmania University BE 1998  \u2013 2002 BVBPS Hyderabad BVBPS Hyderabad BVBPS Hyderabad Ca\u00f1ada College Associate's Degree Ca\u00f1ada College Associate's Degree Ca\u00f1ada College Associate's Degree ", "Summary Over twenty six years of design experience. Expertise in advanced ASIC and FPGA design, verification, and synthesis. Significant experience utilizing major EDA tools and flow development. Former secret security clearance. \n \nSpecialties: Electrical Engineer with expertise in design, verification, synthesis and validation of ASICs & FPGAs \nPartner in consulting firm since 1996 Summary Over twenty six years of design experience. Expertise in advanced ASIC and FPGA design, verification, and synthesis. Significant experience utilizing major EDA tools and flow development. Former secret security clearance. \n \nSpecialties: Electrical Engineer with expertise in design, verification, synthesis and validation of ASICs & FPGAs \nPartner in consulting firm since 1996 Over twenty six years of design experience. Expertise in advanced ASIC and FPGA design, verification, and synthesis. Significant experience utilizing major EDA tools and flow development. Former secret security clearance. \n \nSpecialties: Electrical Engineer with expertise in design, verification, synthesis and validation of ASICs & FPGAs \nPartner in consulting firm since 1996 Over twenty six years of design experience. Expertise in advanced ASIC and FPGA design, verification, and synthesis. Significant experience utilizing major EDA tools and flow development. Former secret security clearance. \n \nSpecialties: Electrical Engineer with expertise in design, verification, synthesis and validation of ASICs & FPGAs \nPartner in consulting firm since 1996 Experience Senior FPGA Design Intel Corporation August 2011  \u2013 Present (4 years 1 month) Chandler, AZ FPGA Designer General Dynamics AIS 2009  \u2013 Present (6 years) Partner CxDesign January 1996  \u2013 Present (19 years 8 months) Company which provides consulting services for hardware and software design positions FPGA Verification Engineer Freescale Semiconductor 2007  \u2013  2009  (2 years) ASIC Design Consultant Intel 1996  \u2013  2008  (12 years) ASIC Designer General Instruments 1996  \u2013  1997  (1 year) ASIC Designer Motorola June 1988  \u2013  August 1996  (8 years 3 months) Supported hardware design for satellites and space based products Senior FPGA Design Intel Corporation August 2011  \u2013 Present (4 years 1 month) Chandler, AZ Senior FPGA Design Intel Corporation August 2011  \u2013 Present (4 years 1 month) Chandler, AZ FPGA Designer General Dynamics AIS 2009  \u2013 Present (6 years) FPGA Designer General Dynamics AIS 2009  \u2013 Present (6 years) Partner CxDesign January 1996  \u2013 Present (19 years 8 months) Company which provides consulting services for hardware and software design positions Partner CxDesign January 1996  \u2013 Present (19 years 8 months) Company which provides consulting services for hardware and software design positions FPGA Verification Engineer Freescale Semiconductor 2007  \u2013  2009  (2 years) FPGA Verification Engineer Freescale Semiconductor 2007  \u2013  2009  (2 years) ASIC Design Consultant Intel 1996  \u2013  2008  (12 years) ASIC Design Consultant Intel 1996  \u2013  2008  (12 years) ASIC Designer General Instruments 1996  \u2013  1997  (1 year) ASIC Designer General Instruments 1996  \u2013  1997  (1 year) ASIC Designer Motorola June 1988  \u2013  August 1996  (8 years 3 months) Supported hardware design for satellites and space based products ASIC Designer Motorola June 1988  \u2013  August 1996  (8 years 3 months) Supported hardware design for satellites and space based products Education The Ohio State University Master of Science,  Electrical Engineering 1982  \u2013 1988 The Ohio State University Master of Science,  Electrical Engineering 1982  \u2013 1988 The Ohio State University Master of Science,  Electrical Engineering 1982  \u2013 1988 The Ohio State University Master of Science,  Electrical Engineering 1982  \u2013 1988 ", "Summary - Silicon Architecture Engineer, Server Microprocessor Development, Intel Corporation  \nAnalog mixed signal logic design for Ddr / legacy interface \n \n- Sr Component Engineer & Lead, Memory Buffer Design, Intel Corporation \nSerial High Speed Scalable Memory Interconnect (SMI) Architecture and design \n \n- Component Design, Server South-bridge, Intel Corporation \nDesigned various BIST engines, debug components and tools for performance tracking \n \n- Hardware Engineer, Memory controller, Intel Corporation \nBus functional modeling, System, fullchip and gate level verification \n \nSpecialties \nServer CPU, Northbridge architecture, Chipset server architecture Summary - Silicon Architecture Engineer, Server Microprocessor Development, Intel Corporation  \nAnalog mixed signal logic design for Ddr / legacy interface \n \n- Sr Component Engineer & Lead, Memory Buffer Design, Intel Corporation \nSerial High Speed Scalable Memory Interconnect (SMI) Architecture and design \n \n- Component Design, Server South-bridge, Intel Corporation \nDesigned various BIST engines, debug components and tools for performance tracking \n \n- Hardware Engineer, Memory controller, Intel Corporation \nBus functional modeling, System, fullchip and gate level verification \n \nSpecialties \nServer CPU, Northbridge architecture, Chipset server architecture - Silicon Architecture Engineer, Server Microprocessor Development, Intel Corporation  \nAnalog mixed signal logic design for Ddr / legacy interface \n \n- Sr Component Engineer & Lead, Memory Buffer Design, Intel Corporation \nSerial High Speed Scalable Memory Interconnect (SMI) Architecture and design \n \n- Component Design, Server South-bridge, Intel Corporation \nDesigned various BIST engines, debug components and tools for performance tracking \n \n- Hardware Engineer, Memory controller, Intel Corporation \nBus functional modeling, System, fullchip and gate level verification \n \nSpecialties \nServer CPU, Northbridge architecture, Chipset server architecture - Silicon Architecture Engineer, Server Microprocessor Development, Intel Corporation  \nAnalog mixed signal logic design for Ddr / legacy interface \n \n- Sr Component Engineer & Lead, Memory Buffer Design, Intel Corporation \nSerial High Speed Scalable Memory Interconnect (SMI) Architecture and design \n \n- Component Design, Server South-bridge, Intel Corporation \nDesigned various BIST engines, debug components and tools for performance tracking \n \n- Hardware Engineer, Memory controller, Intel Corporation \nBus functional modeling, System, fullchip and gate level verification \n \nSpecialties \nServer CPU, Northbridge architecture, Chipset server architecture Experience Silicon Architecture Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Santa Clara, CA Server Microprocessor Development \n- Architected and implemented mixed signal logic design for Ddr / legacy IO interface \n- Managed legacy IO pin design specifications across various chops and SKU\u2019s Sr. Component Engineer & Lead Intel Corporation March 2007  \u2013  November 2009  (2 years 9 months) Santa Clara, CA Memory Buffer Design \n- Architected and implemented several key functional blocks for Serial High Speed (6.4Gbps) Scalable Memory Interconnect (SMI) interface. \n- Chartered with post Silicon debug activities to enable Richford/Stoutland platform bring-up. \n- Enabled Partner customer pre-silicon debug and platform bring-up activities. Component Design Intel Corporation March 2004  \u2013  February 2007  (3 years) Irvine, CA Server South-bridge Design \n- Awarded Intel Efficiency award for leadership in standardization and reuse of methodologies between products. Recipient of Intel Quality Award (IQA). \n- Designed multiple testability FUB\u2019s, Architected functional test TBIST scheme for CSI link characterization. \n- Built novel tools for performance, bandwidth tracking and debug of system simulation hangs. Hardware Engineer Intel Corporation January 2001  \u2013  February 2004  (3 years 2 months) Irvine, CA Memory Controller Design \n- Owned delivery of Bus functional models and tests at System, Full-Chip and Gate-level. \n- Led ECC and RAS pre-silicon validation efforts for multiple UP platform development. Silicon Architecture Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Santa Clara, CA Server Microprocessor Development \n- Architected and implemented mixed signal logic design for Ddr / legacy IO interface \n- Managed legacy IO pin design specifications across various chops and SKU\u2019s Silicon Architecture Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Santa Clara, CA Server Microprocessor Development \n- Architected and implemented mixed signal logic design for Ddr / legacy IO interface \n- Managed legacy IO pin design specifications across various chops and SKU\u2019s Sr. Component Engineer & Lead Intel Corporation March 2007  \u2013  November 2009  (2 years 9 months) Santa Clara, CA Memory Buffer Design \n- Architected and implemented several key functional blocks for Serial High Speed (6.4Gbps) Scalable Memory Interconnect (SMI) interface. \n- Chartered with post Silicon debug activities to enable Richford/Stoutland platform bring-up. \n- Enabled Partner customer pre-silicon debug and platform bring-up activities. Sr. Component Engineer & Lead Intel Corporation March 2007  \u2013  November 2009  (2 years 9 months) Santa Clara, CA Memory Buffer Design \n- Architected and implemented several key functional blocks for Serial High Speed (6.4Gbps) Scalable Memory Interconnect (SMI) interface. \n- Chartered with post Silicon debug activities to enable Richford/Stoutland platform bring-up. \n- Enabled Partner customer pre-silicon debug and platform bring-up activities. Component Design Intel Corporation March 2004  \u2013  February 2007  (3 years) Irvine, CA Server South-bridge Design \n- Awarded Intel Efficiency award for leadership in standardization and reuse of methodologies between products. Recipient of Intel Quality Award (IQA). \n- Designed multiple testability FUB\u2019s, Architected functional test TBIST scheme for CSI link characterization. \n- Built novel tools for performance, bandwidth tracking and debug of system simulation hangs. Component Design Intel Corporation March 2004  \u2013  February 2007  (3 years) Irvine, CA Server South-bridge Design \n- Awarded Intel Efficiency award for leadership in standardization and reuse of methodologies between products. Recipient of Intel Quality Award (IQA). \n- Designed multiple testability FUB\u2019s, Architected functional test TBIST scheme for CSI link characterization. \n- Built novel tools for performance, bandwidth tracking and debug of system simulation hangs. Hardware Engineer Intel Corporation January 2001  \u2013  February 2004  (3 years 2 months) Irvine, CA Memory Controller Design \n- Owned delivery of Bus functional models and tests at System, Full-Chip and Gate-level. \n- Led ECC and RAS pre-silicon validation efforts for multiple UP platform development. Hardware Engineer Intel Corporation January 2001  \u2013  February 2004  (3 years 2 months) Irvine, CA Memory Controller Design \n- Owned delivery of Bus functional models and tests at System, Full-Chip and Gate-level. \n- Led ECC and RAS pre-silicon validation efforts for multiple UP platform development. Skills Debugging Verilog Architecture Characterization Microprocessors Hardware Algorithms Processors Analog ASIC Skills  Debugging Verilog Architecture Characterization Microprocessors Hardware Algorithms Processors Analog ASIC Debugging Verilog Architecture Characterization Microprocessors Hardware Algorithms Processors Analog ASIC Debugging Verilog Architecture Characterization Microprocessors Hardware Algorithms Processors Analog ASIC Education University of Florida Master of Science (M.S.),  Electrical and Electronics Engineering 1998  \u2013 2000 Bhilai Institute of Technology Bachelor of Engineering (B.E.),  Electronics & Telecommunication Engineering 1994  \u2013 1998 South Indian Cultural Association (SICA) University of Florida Master of Science (M.S.),  Electrical and Electronics Engineering 1998  \u2013 2000 University of Florida Master of Science (M.S.),  Electrical and Electronics Engineering 1998  \u2013 2000 University of Florida Master of Science (M.S.),  Electrical and Electronics Engineering 1998  \u2013 2000 Bhilai Institute of Technology Bachelor of Engineering (B.E.),  Electronics & Telecommunication Engineering 1994  \u2013 1998 Bhilai Institute of Technology Bachelor of Engineering (B.E.),  Electronics & Telecommunication Engineering 1994  \u2013 1998 Bhilai Institute of Technology Bachelor of Engineering (B.E.),  Electronics & Telecommunication Engineering 1994  \u2013 1998 South Indian Cultural Association (SICA) South Indian Cultural Association (SICA) South Indian Cultural Association (SICA) ", "Summary Innovative Executive Leader and Industrial Design Expert with an award-winning design management career in the computer industry. Recognized industry-wide in the conceptualization and development of complex product design strategies, creative design solutions, and new product categories to include HP\u2019s All-in-One touch and non-touch enabled PCs; Compaq\u2019s Tablet PC, Micro-projector, Pocket PC, Printer Line, Workstations & Flat Panel Displays; and IBM\u2019s Portable PC, Automotive Diagnostic Terminal, Industrial PCs & Assembly Robots. Expert in the management of offshore manufacturers and domestic partnerships. Broad global industry experience. Specialties:Strategic & Tactical Planning \u25cf Multidisciplinary Group Management \u25cf P&L and Budgeting \nOffshoring & Third Party Manufacturing \u25cf Strategic Partnering Alliances \u25cf Design Consulting \nVirtual & Onsite Team Leadership \u25cf Design & Engineering Leadership \u25cf Customer Management \nQuality & Performance Improvement \u25cf Cost Reduction & Profit Growth \u25cf Staff Development \u25cf Contract Negotiations \u25cf Media & Public Relations \u25cf Multisite Project Management Summary Innovative Executive Leader and Industrial Design Expert with an award-winning design management career in the computer industry. Recognized industry-wide in the conceptualization and development of complex product design strategies, creative design solutions, and new product categories to include HP\u2019s All-in-One touch and non-touch enabled PCs; Compaq\u2019s Tablet PC, Micro-projector, Pocket PC, Printer Line, Workstations & Flat Panel Displays; and IBM\u2019s Portable PC, Automotive Diagnostic Terminal, Industrial PCs & Assembly Robots. Expert in the management of offshore manufacturers and domestic partnerships. Broad global industry experience. Specialties:Strategic & Tactical Planning \u25cf Multidisciplinary Group Management \u25cf P&L and Budgeting \nOffshoring & Third Party Manufacturing \u25cf Strategic Partnering Alliances \u25cf Design Consulting \nVirtual & Onsite Team Leadership \u25cf Design & Engineering Leadership \u25cf Customer Management \nQuality & Performance Improvement \u25cf Cost Reduction & Profit Growth \u25cf Staff Development \u25cf Contract Negotiations \u25cf Media & Public Relations \u25cf Multisite Project Management Innovative Executive Leader and Industrial Design Expert with an award-winning design management career in the computer industry. Recognized industry-wide in the conceptualization and development of complex product design strategies, creative design solutions, and new product categories to include HP\u2019s All-in-One touch and non-touch enabled PCs; Compaq\u2019s Tablet PC, Micro-projector, Pocket PC, Printer Line, Workstations & Flat Panel Displays; and IBM\u2019s Portable PC, Automotive Diagnostic Terminal, Industrial PCs & Assembly Robots. Expert in the management of offshore manufacturers and domestic partnerships. Broad global industry experience. Specialties:Strategic & Tactical Planning \u25cf Multidisciplinary Group Management \u25cf P&L and Budgeting \nOffshoring & Third Party Manufacturing \u25cf Strategic Partnering Alliances \u25cf Design Consulting \nVirtual & Onsite Team Leadership \u25cf Design & Engineering Leadership \u25cf Customer Management \nQuality & Performance Improvement \u25cf Cost Reduction & Profit Growth \u25cf Staff Development \u25cf Contract Negotiations \u25cf Media & Public Relations \u25cf Multisite Project Management Innovative Executive Leader and Industrial Design Expert with an award-winning design management career in the computer industry. Recognized industry-wide in the conceptualization and development of complex product design strategies, creative design solutions, and new product categories to include HP\u2019s All-in-One touch and non-touch enabled PCs; Compaq\u2019s Tablet PC, Micro-projector, Pocket PC, Printer Line, Workstations & Flat Panel Displays; and IBM\u2019s Portable PC, Automotive Diagnostic Terminal, Industrial PCs & Assembly Robots. Expert in the management of offshore manufacturers and domestic partnerships. Broad global industry experience. Specialties:Strategic & Tactical Planning \u25cf Multidisciplinary Group Management \u25cf P&L and Budgeting \nOffshoring & Third Party Manufacturing \u25cf Strategic Partnering Alliances \u25cf Design Consulting \nVirtual & Onsite Team Leadership \u25cf Design & Engineering Leadership \u25cf Customer Management \nQuality & Performance Improvement \u25cf Cost Reduction & Profit Growth \u25cf Staff Development \u25cf Contract Negotiations \u25cf Media & Public Relations \u25cf Multisite Project Management Experience Director, PC Client Group Industrial Design Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR After a great 25 year career at Compaq/HP I have relocated to the Portland Oregon area to join Intel. My role here will be to lead a talented team of designers in the creation of reference design platforms and next generation PC design explorations that showcase Intel's industry leading Silicon solutions. Chief Design Strategist - Personal Computing Group Hewlett-Packard May 2012  \u2013  October 2014  (2 years 6 months) Houston Expanded the scope of my role to cover the broader HP world wide Personal Computing organization. In this position I led long range strategy and innovation initiatives that spanned, PC's, Notebooks, and Accessories in both the Consumer and Business market sectors. Chief Design Strategist - Premium PC Organization Hewlett-Packard December 2010  \u2013  May 2012  (1 year 6 months) Held the role of Chief Design Strategist for HP's Premium PC organization. Guided the formulation and implementation of the Strategic Design direction for HP's Premium Desktop and Notebook PC's and Accessories.  \n \nA design strategist has the ability to combine the innovative, perceptive and holistic insights of a designer with the pragmatic and systemic skills of a planner to guide strategic direction in context of business needs, brand intent, design quality and customer values - Wikipedia Instructor University of Houston January 2011  \u2013  June 2011  (6 months) Taught a weekly Professional Design Management Practices class to Seniors in the UH Industrial Design Program. Spring Semester 2011 Director, PSG Desktop Design Center HP November 2006  \u2013  January 2011  (4 years 3 months) Responsible for the Industrial Design of HP's World-Wide Desktop PC business including Commercial and Consumer Desktops and Displays as well as Professional Workstations, Peripherals, and Thin Clients Director, Design Center Compaq Computer Corporation 1988  \u2013  2002  (14 years) Held multiple Senior Design and Design Management positions in the company. Responsible for the design of numerous Compaq Desktops, Displays, Printers, Peripherals, and the iPAQ Pocket PC and iPAQ desktop lines. Along with ID, managed the Creative Services group responsible for Graphics, Web Design, and Illustration. Sr. Industrial Designer IBM January 1981  \u2013  November 1988  (7 years 11 months) Recruited out of College to become a member of the orginal IBM PC Design team in Boca Raton Florida. Designed some of IBM's early PC platforms along with Automotive Systems products, Printers, Point of Sale, and Industrial Robotic products and systems. Director, PC Client Group Industrial Design Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR After a great 25 year career at Compaq/HP I have relocated to the Portland Oregon area to join Intel. My role here will be to lead a talented team of designers in the creation of reference design platforms and next generation PC design explorations that showcase Intel's industry leading Silicon solutions. Director, PC Client Group Industrial Design Intel Corporation October 2014  \u2013 Present (11 months) Hillsboro, OR After a great 25 year career at Compaq/HP I have relocated to the Portland Oregon area to join Intel. My role here will be to lead a talented team of designers in the creation of reference design platforms and next generation PC design explorations that showcase Intel's industry leading Silicon solutions. Chief Design Strategist - Personal Computing Group Hewlett-Packard May 2012  \u2013  October 2014  (2 years 6 months) Houston Expanded the scope of my role to cover the broader HP world wide Personal Computing organization. In this position I led long range strategy and innovation initiatives that spanned, PC's, Notebooks, and Accessories in both the Consumer and Business market sectors. Chief Design Strategist - Personal Computing Group Hewlett-Packard May 2012  \u2013  October 2014  (2 years 6 months) Houston Expanded the scope of my role to cover the broader HP world wide Personal Computing organization. In this position I led long range strategy and innovation initiatives that spanned, PC's, Notebooks, and Accessories in both the Consumer and Business market sectors. Chief Design Strategist - Premium PC Organization Hewlett-Packard December 2010  \u2013  May 2012  (1 year 6 months) Held the role of Chief Design Strategist for HP's Premium PC organization. Guided the formulation and implementation of the Strategic Design direction for HP's Premium Desktop and Notebook PC's and Accessories.  \n \nA design strategist has the ability to combine the innovative, perceptive and holistic insights of a designer with the pragmatic and systemic skills of a planner to guide strategic direction in context of business needs, brand intent, design quality and customer values - Wikipedia Chief Design Strategist - Premium PC Organization Hewlett-Packard December 2010  \u2013  May 2012  (1 year 6 months) Held the role of Chief Design Strategist for HP's Premium PC organization. Guided the formulation and implementation of the Strategic Design direction for HP's Premium Desktop and Notebook PC's and Accessories.  \n \nA design strategist has the ability to combine the innovative, perceptive and holistic insights of a designer with the pragmatic and systemic skills of a planner to guide strategic direction in context of business needs, brand intent, design quality and customer values - Wikipedia Instructor University of Houston January 2011  \u2013  June 2011  (6 months) Taught a weekly Professional Design Management Practices class to Seniors in the UH Industrial Design Program. Spring Semester 2011 Instructor University of Houston January 2011  \u2013  June 2011  (6 months) Taught a weekly Professional Design Management Practices class to Seniors in the UH Industrial Design Program. Spring Semester 2011 Director, PSG Desktop Design Center HP November 2006  \u2013  January 2011  (4 years 3 months) Responsible for the Industrial Design of HP's World-Wide Desktop PC business including Commercial and Consumer Desktops and Displays as well as Professional Workstations, Peripherals, and Thin Clients Director, PSG Desktop Design Center HP November 2006  \u2013  January 2011  (4 years 3 months) Responsible for the Industrial Design of HP's World-Wide Desktop PC business including Commercial and Consumer Desktops and Displays as well as Professional Workstations, Peripherals, and Thin Clients Director, Design Center Compaq Computer Corporation 1988  \u2013  2002  (14 years) Held multiple Senior Design and Design Management positions in the company. Responsible for the design of numerous Compaq Desktops, Displays, Printers, Peripherals, and the iPAQ Pocket PC and iPAQ desktop lines. Along with ID, managed the Creative Services group responsible for Graphics, Web Design, and Illustration. Director, Design Center Compaq Computer Corporation 1988  \u2013  2002  (14 years) Held multiple Senior Design and Design Management positions in the company. Responsible for the design of numerous Compaq Desktops, Displays, Printers, Peripherals, and the iPAQ Pocket PC and iPAQ desktop lines. Along with ID, managed the Creative Services group responsible for Graphics, Web Design, and Illustration. Sr. Industrial Designer IBM January 1981  \u2013  November 1988  (7 years 11 months) Recruited out of College to become a member of the orginal IBM PC Design team in Boca Raton Florida. Designed some of IBM's early PC platforms along with Automotive Systems products, Printers, Point of Sale, and Industrial Robotic products and systems. Sr. Industrial Designer IBM January 1981  \u2013  November 1988  (7 years 11 months) Recruited out of College to become a member of the orginal IBM PC Design team in Boca Raton Florida. Designed some of IBM's early PC platforms along with Automotive Systems products, Printers, Point of Sale, and Industrial Robotic products and systems. Skills Product Development Product Management Industrial Design User Experience Design Intellectual Property User Experience User Interface Design Product Design Design Strategy HP Design Education International Product... Project Management Personnel Management Strategy Cross-functional Team... Management Program Management Concept Development Leadership See 5+ \u00a0 \u00a0 See less Skills  Product Development Product Management Industrial Design User Experience Design Intellectual Property User Experience User Interface Design Product Design Design Strategy HP Design Education International Product... Project Management Personnel Management Strategy Cross-functional Team... Management Program Management Concept Development Leadership See 5+ \u00a0 \u00a0 See less Product Development Product Management Industrial Design User Experience Design Intellectual Property User Experience User Interface Design Product Design Design Strategy HP Design Education International Product... Project Management Personnel Management Strategy Cross-functional Team... Management Program Management Concept Development Leadership See 5+ \u00a0 \u00a0 See less Product Development Product Management Industrial Design User Experience Design Intellectual Property User Experience User Interface Design Product Design Design Strategy HP Design Education International Product... Project Management Personnel Management Strategy Cross-functional Team... Management Program Management Concept Development Leadership See 5+ \u00a0 \u00a0 See less Education Auburn University BIND 1977  \u2013 1981 Auburn University BIND 1977  \u2013 1981 Auburn University BIND 1977  \u2013 1981 Auburn University BIND 1977  \u2013 1981 Honors & Awards ", "Summary Senior Analog Mask Design Engineer with specialties in Analog and Mixed Signal Layout.  \nNot a design Engineer \n \nGOALS \nMy current goals are to continue in the layout realm through at least the next decade and have a good time doing it. \n \nCARREER SUMMARY \n> Profession experience includes over twenty (20+) years of Integrated Circuit Mask Design Experience, over fifteen (15+) years of experience utilizing twelve (12) different CAD systems, and over eighteen (18+) years of project lead experience \n> I/O Building Experience: ESD structures , interior and exterior substrate and well-shielding, including I/O pads \n> RB-Pads , Data I/O Pads, VCC, GND, V5, V10, V20 pads, output pads, bump pads and Scribe \n> Grid area test circuits along with chip tape-out considerations through to final Tape Out \n> Analog Experience: Built many structures related to analog and mixed signal areas including but not limited to \n> Voltage regulators, power amps, opamps, Mixed Signal, phase-detectors, phase-hysteresis, one-shots, delay- line blocks, clock-blocks, fuse groups, bipolar, diode symmetry, capacitor-blocks, resistor-matching charge-pumps, LDO, DAC, RX/TX, line shielding, PLL, LV/HV supply generators, power grids, differential signaling, common centroid devices, device matching, filters, receivers, internal CLK Gens, Select 2 to 1/16to 1, comparators, capdividers, charge couplers, learning SKILL \n> Utilized Chartered 45nm , TSMC 28nm , Fujitsu 28nm , G.F. 28nm , IBM 28nm, Intel 22nm and TSMC 16nm \n> Layout Programs: Cadence VXL, Laker Custom Layout System, Diva, Hercules, Calibre, Assura, PVC \n \nSpecialties: Analog Blocks, PLL's, Mixed Signal, Flash Memories, SRAM Memories, Digital Standard Cell Libraries (High Performance and Low Power) Summary Senior Analog Mask Design Engineer with specialties in Analog and Mixed Signal Layout.  \nNot a design Engineer \n \nGOALS \nMy current goals are to continue in the layout realm through at least the next decade and have a good time doing it. \n \nCARREER SUMMARY \n> Profession experience includes over twenty (20+) years of Integrated Circuit Mask Design Experience, over fifteen (15+) years of experience utilizing twelve (12) different CAD systems, and over eighteen (18+) years of project lead experience \n> I/O Building Experience: ESD structures , interior and exterior substrate and well-shielding, including I/O pads \n> RB-Pads , Data I/O Pads, VCC, GND, V5, V10, V20 pads, output pads, bump pads and Scribe \n> Grid area test circuits along with chip tape-out considerations through to final Tape Out \n> Analog Experience: Built many structures related to analog and mixed signal areas including but not limited to \n> Voltage regulators, power amps, opamps, Mixed Signal, phase-detectors, phase-hysteresis, one-shots, delay- line blocks, clock-blocks, fuse groups, bipolar, diode symmetry, capacitor-blocks, resistor-matching charge-pumps, LDO, DAC, RX/TX, line shielding, PLL, LV/HV supply generators, power grids, differential signaling, common centroid devices, device matching, filters, receivers, internal CLK Gens, Select 2 to 1/16to 1, comparators, capdividers, charge couplers, learning SKILL \n> Utilized Chartered 45nm , TSMC 28nm , Fujitsu 28nm , G.F. 28nm , IBM 28nm, Intel 22nm and TSMC 16nm \n> Layout Programs: Cadence VXL, Laker Custom Layout System, Diva, Hercules, Calibre, Assura, PVC \n \nSpecialties: Analog Blocks, PLL's, Mixed Signal, Flash Memories, SRAM Memories, Digital Standard Cell Libraries (High Performance and Low Power) Senior Analog Mask Design Engineer with specialties in Analog and Mixed Signal Layout.  \nNot a design Engineer \n \nGOALS \nMy current goals are to continue in the layout realm through at least the next decade and have a good time doing it. \n \nCARREER SUMMARY \n> Profession experience includes over twenty (20+) years of Integrated Circuit Mask Design Experience, over fifteen (15+) years of experience utilizing twelve (12) different CAD systems, and over eighteen (18+) years of project lead experience \n> I/O Building Experience: ESD structures , interior and exterior substrate and well-shielding, including I/O pads \n> RB-Pads , Data I/O Pads, VCC, GND, V5, V10, V20 pads, output pads, bump pads and Scribe \n> Grid area test circuits along with chip tape-out considerations through to final Tape Out \n> Analog Experience: Built many structures related to analog and mixed signal areas including but not limited to \n> Voltage regulators, power amps, opamps, Mixed Signal, phase-detectors, phase-hysteresis, one-shots, delay- line blocks, clock-blocks, fuse groups, bipolar, diode symmetry, capacitor-blocks, resistor-matching charge-pumps, LDO, DAC, RX/TX, line shielding, PLL, LV/HV supply generators, power grids, differential signaling, common centroid devices, device matching, filters, receivers, internal CLK Gens, Select 2 to 1/16to 1, comparators, capdividers, charge couplers, learning SKILL \n> Utilized Chartered 45nm , TSMC 28nm , Fujitsu 28nm , G.F. 28nm , IBM 28nm, Intel 22nm and TSMC 16nm \n> Layout Programs: Cadence VXL, Laker Custom Layout System, Diva, Hercules, Calibre, Assura, PVC \n \nSpecialties: Analog Blocks, PLL's, Mixed Signal, Flash Memories, SRAM Memories, Digital Standard Cell Libraries (High Performance and Low Power) Senior Analog Mask Design Engineer with specialties in Analog and Mixed Signal Layout.  \nNot a design Engineer \n \nGOALS \nMy current goals are to continue in the layout realm through at least the next decade and have a good time doing it. \n \nCARREER SUMMARY \n> Profession experience includes over twenty (20+) years of Integrated Circuit Mask Design Experience, over fifteen (15+) years of experience utilizing twelve (12) different CAD systems, and over eighteen (18+) years of project lead experience \n> I/O Building Experience: ESD structures , interior and exterior substrate and well-shielding, including I/O pads \n> RB-Pads , Data I/O Pads, VCC, GND, V5, V10, V20 pads, output pads, bump pads and Scribe \n> Grid area test circuits along with chip tape-out considerations through to final Tape Out \n> Analog Experience: Built many structures related to analog and mixed signal areas including but not limited to \n> Voltage regulators, power amps, opamps, Mixed Signal, phase-detectors, phase-hysteresis, one-shots, delay- line blocks, clock-blocks, fuse groups, bipolar, diode symmetry, capacitor-blocks, resistor-matching charge-pumps, LDO, DAC, RX/TX, line shielding, PLL, LV/HV supply generators, power grids, differential signaling, common centroid devices, device matching, filters, receivers, internal CLK Gens, Select 2 to 1/16to 1, comparators, capdividers, charge couplers, learning SKILL \n> Utilized Chartered 45nm , TSMC 28nm , Fujitsu 28nm , G.F. 28nm , IBM 28nm, Intel 22nm and TSMC 16nm \n> Layout Programs: Cadence VXL, Laker Custom Layout System, Diva, Hercules, Calibre, Assura, PVC \n \nSpecialties: Analog Blocks, PLL's, Mixed Signal, Flash Memories, SRAM Memories, Digital Standard Cell Libraries (High Performance and Low Power) Experience Senior Consultant EncoreSemi April 2015  \u2013 Present (5 months) At Home Now, Previously in Vermont with IBM/Global Foundries on same project Have been putting together another Memory part, this one for IBM/GF with an Encoresemi Contract. \nWorking in 14nm Technology on a Cadence Platform version 12.1 with Calibre checking tools. \nEncoreSemi has been a great group to work with and very supportive throughout this project. \n \n Senior Analog Mask Designer Foveonics Imaging Technologies April 2014  \u2013  December 2014  (9 months) Santa Clara Have just finished this job week of Dec 31, 2014 \nWe put together An Image Sensor. \nWas involved with all of the Analog portions and for  \nputting together the Pixel Core Array. Senior Analog Mask Design Designer Synapse February 2014  \u2013  March 2014  (2 months) Santa Clara This was another small SerDes Project that needed redo and update. \nWe touched only the Metal Layers and added some small SRAM sections. \nThis was done for ST Micro/ST Ericson/MegaChip. they switched names  \nthree times whilst interviewing for the job and working for them. Senior Analog Mask Design Engineer NVIDIA March 2013  \u2013  September 2013  (7 months) Santa Clara, Calif. Started and completed an SRAM Test Vehicle for R&D Group. Built I/O Write block and started the Read Decoder. All interface and through to Tape Out Stage. 16nm TSMC Process do with Cadence/ Calibre Senior Analog Layout Design Engineer at Tabula Tabula August 2011  \u2013  February 2013  (1 year 7 months) Santa Clara Another SerDes Project. Section of chip completed. Built High Performance Digital Library, Complex Mixed Signal and Analog Blocks. Used Cadence 6.1.5 VXL with Hercules DRC/LVS, 22nm Process at sub 25GHz . Senior Analog Mask Design Engineer LSI Corporation August 2010  \u2013  July 2011  (1 year) Milpitas, Calif. \u2022\tBuilt SerDes layouts using Cadence 6.1.4.500 \n\u2022\tUsed TSMCs 28nm VXL and Calibre DRC, LVS, ERC, ANT, ERC, GDR rules through to tape out Senior Analog Mask Design Engineer Global Foundries August 2009  \u2013  August 2010  (1 year 1 month) Sunnyvale, Calif. Contract IC Layout designer on the Chartered 28 nm process. A lot of headaches with this process. If it flies then GF might have something. If it doesn't then it's quagmire soup. For instance they already had done two rounds of std. cells and our group updated two more rounds. the analog still has many bugs to work out from scaling to finding the most reasonable resistor sizes to use. Senior Analog Layout Designer Fujitsu Labs America November 2008  \u2013  July 2009  (9 months) Putting together a part in 45nm technology on Cadence VXL with Calibre software checking tools Senior Analog Mask Design Engineer Qualcomm September 2007  \u2013  October 2008  (1 year 2 months) San Diego and Santa Clara Short term Contract, building RF Analog Blocks, Level-shifter, VCO-Reg. with Cadence 6.1 and VXL, and Calibre Checking. 65nm TSMC process, 5 GHz process Sr. Layout Design Engineer Micron Technology October 1996  \u2013  July 2007  (10 years 10 months) San Jose, Calif \u2022\tCompleted extensive work on all flash memory products passing through Micron during the last ten (10) years  \n\u2022\tLed the design of ten (10) products during this period, from 64Mg parts to 8Gb products \n\u2022\tWorked with all sections of each part including: pads, analog, mixed signal interfaces, digital, some core building, mask shop submittals, reviewed layer databases, archival while frequently managing multiple requests. \n\u2022\tUsed Cadence Opus/Virtuoso through VXL utilizing DRC and LVS comprehensively through to tape out. last process worked on 18um Senior Analog Mask Designer Monolithic Devices October 1994  \u2013  September 1996  (2 years) San Jose Managed three HV Analog and RF Circuits. \nCells Built, VREFgen, Stablog, HVComps. Completed on Cadence OPUS tools Senior Analog/Memory Mask Designer Catalyst Semiconductor February 1990  \u2013  February 1995  (5 years 1 month) Santa Clara Built 1M PEROM and 64K, 16K, 4K, 2K, and 1K EEPROMS with onboard Analog Blocks, and a family of 1K to 256-Bit family of NVRAMS By self with occasional Junior People under my tutelage. Daisy and Calma system usage. Sr. Analog Layout Designer Crystal Semiconductor 1988  \u2013  1990  (2 years) Austin, Texas This was an interesting job. I was working for Intel in Oregon when Mike Callahan called me up and asked if I wanted to get involved with another start up. I was itching to get back to Texas before my now ex wife left for Michigan for good and I didn't get there soon enough. Woe is me. life turned out much better in the longrun. When I got there these guys were all over the place in Analog. Putting together a Delta-Sigma part a Two_Step Flash part, A/DConverters and I started on a T1 transceiver for AT&T. The people there were all exceptional and very bright. We had a baseball team and Mike pointed out two of the teams best athletes and said, 'Those two guys were both straight A students through their masters programs at Stanford.', Gerry and Nav. The rest of the crew had the likes of Eric Swanson and a couple of others from Bell Labs, Reading, Penn. Great trip, short lived. Hyper and full of fun. Sold to Cirrus Logic right after I left. Mask Design Intel Corporation 1984  \u2013  1985  (1 year) Mask Design Intel Corporation 1984  \u2013  1985  (1 year) Layout designer The IC Shop 1983  \u2013  1984  (1 year) Senior Consultant EncoreSemi April 2015  \u2013 Present (5 months) At Home Now, Previously in Vermont with IBM/Global Foundries on same project Have been putting together another Memory part, this one for IBM/GF with an Encoresemi Contract. \nWorking in 14nm Technology on a Cadence Platform version 12.1 with Calibre checking tools. \nEncoreSemi has been a great group to work with and very supportive throughout this project. \n \n Senior Consultant EncoreSemi April 2015  \u2013 Present (5 months) At Home Now, Previously in Vermont with IBM/Global Foundries on same project Have been putting together another Memory part, this one for IBM/GF with an Encoresemi Contract. \nWorking in 14nm Technology on a Cadence Platform version 12.1 with Calibre checking tools. \nEncoreSemi has been a great group to work with and very supportive throughout this project. \n \n Senior Analog Mask Designer Foveonics Imaging Technologies April 2014  \u2013  December 2014  (9 months) Santa Clara Have just finished this job week of Dec 31, 2014 \nWe put together An Image Sensor. \nWas involved with all of the Analog portions and for  \nputting together the Pixel Core Array. Senior Analog Mask Designer Foveonics Imaging Technologies April 2014  \u2013  December 2014  (9 months) Santa Clara Have just finished this job week of Dec 31, 2014 \nWe put together An Image Sensor. \nWas involved with all of the Analog portions and for  \nputting together the Pixel Core Array. Senior Analog Mask Design Designer Synapse February 2014  \u2013  March 2014  (2 months) Santa Clara This was another small SerDes Project that needed redo and update. \nWe touched only the Metal Layers and added some small SRAM sections. \nThis was done for ST Micro/ST Ericson/MegaChip. they switched names  \nthree times whilst interviewing for the job and working for them. Senior Analog Mask Design Designer Synapse February 2014  \u2013  March 2014  (2 months) Santa Clara This was another small SerDes Project that needed redo and update. \nWe touched only the Metal Layers and added some small SRAM sections. \nThis was done for ST Micro/ST Ericson/MegaChip. they switched names  \nthree times whilst interviewing for the job and working for them. Senior Analog Mask Design Engineer NVIDIA March 2013  \u2013  September 2013  (7 months) Santa Clara, Calif. Started and completed an SRAM Test Vehicle for R&D Group. Built I/O Write block and started the Read Decoder. All interface and through to Tape Out Stage. 16nm TSMC Process do with Cadence/ Calibre Senior Analog Mask Design Engineer NVIDIA March 2013  \u2013  September 2013  (7 months) Santa Clara, Calif. Started and completed an SRAM Test Vehicle for R&D Group. Built I/O Write block and started the Read Decoder. All interface and through to Tape Out Stage. 16nm TSMC Process do with Cadence/ Calibre Senior Analog Layout Design Engineer at Tabula Tabula August 2011  \u2013  February 2013  (1 year 7 months) Santa Clara Another SerDes Project. Section of chip completed. Built High Performance Digital Library, Complex Mixed Signal and Analog Blocks. Used Cadence 6.1.5 VXL with Hercules DRC/LVS, 22nm Process at sub 25GHz . Senior Analog Layout Design Engineer at Tabula Tabula August 2011  \u2013  February 2013  (1 year 7 months) Santa Clara Another SerDes Project. Section of chip completed. Built High Performance Digital Library, Complex Mixed Signal and Analog Blocks. Used Cadence 6.1.5 VXL with Hercules DRC/LVS, 22nm Process at sub 25GHz . Senior Analog Mask Design Engineer LSI Corporation August 2010  \u2013  July 2011  (1 year) Milpitas, Calif. \u2022\tBuilt SerDes layouts using Cadence 6.1.4.500 \n\u2022\tUsed TSMCs 28nm VXL and Calibre DRC, LVS, ERC, ANT, ERC, GDR rules through to tape out Senior Analog Mask Design Engineer LSI Corporation August 2010  \u2013  July 2011  (1 year) Milpitas, Calif. \u2022\tBuilt SerDes layouts using Cadence 6.1.4.500 \n\u2022\tUsed TSMCs 28nm VXL and Calibre DRC, LVS, ERC, ANT, ERC, GDR rules through to tape out Senior Analog Mask Design Engineer Global Foundries August 2009  \u2013  August 2010  (1 year 1 month) Sunnyvale, Calif. Contract IC Layout designer on the Chartered 28 nm process. A lot of headaches with this process. If it flies then GF might have something. If it doesn't then it's quagmire soup. For instance they already had done two rounds of std. cells and our group updated two more rounds. the analog still has many bugs to work out from scaling to finding the most reasonable resistor sizes to use. Senior Analog Mask Design Engineer Global Foundries August 2009  \u2013  August 2010  (1 year 1 month) Sunnyvale, Calif. Contract IC Layout designer on the Chartered 28 nm process. A lot of headaches with this process. If it flies then GF might have something. If it doesn't then it's quagmire soup. For instance they already had done two rounds of std. cells and our group updated two more rounds. the analog still has many bugs to work out from scaling to finding the most reasonable resistor sizes to use. Senior Analog Layout Designer Fujitsu Labs America November 2008  \u2013  July 2009  (9 months) Putting together a part in 45nm technology on Cadence VXL with Calibre software checking tools Senior Analog Layout Designer Fujitsu Labs America November 2008  \u2013  July 2009  (9 months) Putting together a part in 45nm technology on Cadence VXL with Calibre software checking tools Senior Analog Mask Design Engineer Qualcomm September 2007  \u2013  October 2008  (1 year 2 months) San Diego and Santa Clara Short term Contract, building RF Analog Blocks, Level-shifter, VCO-Reg. with Cadence 6.1 and VXL, and Calibre Checking. 65nm TSMC process, 5 GHz process Senior Analog Mask Design Engineer Qualcomm September 2007  \u2013  October 2008  (1 year 2 months) San Diego and Santa Clara Short term Contract, building RF Analog Blocks, Level-shifter, VCO-Reg. with Cadence 6.1 and VXL, and Calibre Checking. 65nm TSMC process, 5 GHz process Sr. Layout Design Engineer Micron Technology October 1996  \u2013  July 2007  (10 years 10 months) San Jose, Calif \u2022\tCompleted extensive work on all flash memory products passing through Micron during the last ten (10) years  \n\u2022\tLed the design of ten (10) products during this period, from 64Mg parts to 8Gb products \n\u2022\tWorked with all sections of each part including: pads, analog, mixed signal interfaces, digital, some core building, mask shop submittals, reviewed layer databases, archival while frequently managing multiple requests. \n\u2022\tUsed Cadence Opus/Virtuoso through VXL utilizing DRC and LVS comprehensively through to tape out. last process worked on 18um Sr. Layout Design Engineer Micron Technology October 1996  \u2013  July 2007  (10 years 10 months) San Jose, Calif \u2022\tCompleted extensive work on all flash memory products passing through Micron during the last ten (10) years  \n\u2022\tLed the design of ten (10) products during this period, from 64Mg parts to 8Gb products \n\u2022\tWorked with all sections of each part including: pads, analog, mixed signal interfaces, digital, some core building, mask shop submittals, reviewed layer databases, archival while frequently managing multiple requests. \n\u2022\tUsed Cadence Opus/Virtuoso through VXL utilizing DRC and LVS comprehensively through to tape out. last process worked on 18um Senior Analog Mask Designer Monolithic Devices October 1994  \u2013  September 1996  (2 years) San Jose Managed three HV Analog and RF Circuits. \nCells Built, VREFgen, Stablog, HVComps. Completed on Cadence OPUS tools Senior Analog Mask Designer Monolithic Devices October 1994  \u2013  September 1996  (2 years) San Jose Managed three HV Analog and RF Circuits. \nCells Built, VREFgen, Stablog, HVComps. Completed on Cadence OPUS tools Senior Analog/Memory Mask Designer Catalyst Semiconductor February 1990  \u2013  February 1995  (5 years 1 month) Santa Clara Built 1M PEROM and 64K, 16K, 4K, 2K, and 1K EEPROMS with onboard Analog Blocks, and a family of 1K to 256-Bit family of NVRAMS By self with occasional Junior People under my tutelage. Daisy and Calma system usage. Senior Analog/Memory Mask Designer Catalyst Semiconductor February 1990  \u2013  February 1995  (5 years 1 month) Santa Clara Built 1M PEROM and 64K, 16K, 4K, 2K, and 1K EEPROMS with onboard Analog Blocks, and a family of 1K to 256-Bit family of NVRAMS By self with occasional Junior People under my tutelage. Daisy and Calma system usage. Sr. Analog Layout Designer Crystal Semiconductor 1988  \u2013  1990  (2 years) Austin, Texas This was an interesting job. I was working for Intel in Oregon when Mike Callahan called me up and asked if I wanted to get involved with another start up. I was itching to get back to Texas before my now ex wife left for Michigan for good and I didn't get there soon enough. Woe is me. life turned out much better in the longrun. When I got there these guys were all over the place in Analog. Putting together a Delta-Sigma part a Two_Step Flash part, A/DConverters and I started on a T1 transceiver for AT&T. The people there were all exceptional and very bright. We had a baseball team and Mike pointed out two of the teams best athletes and said, 'Those two guys were both straight A students through their masters programs at Stanford.', Gerry and Nav. The rest of the crew had the likes of Eric Swanson and a couple of others from Bell Labs, Reading, Penn. Great trip, short lived. Hyper and full of fun. Sold to Cirrus Logic right after I left. Sr. Analog Layout Designer Crystal Semiconductor 1988  \u2013  1990  (2 years) Austin, Texas This was an interesting job. I was working for Intel in Oregon when Mike Callahan called me up and asked if I wanted to get involved with another start up. I was itching to get back to Texas before my now ex wife left for Michigan for good and I didn't get there soon enough. Woe is me. life turned out much better in the longrun. When I got there these guys were all over the place in Analog. Putting together a Delta-Sigma part a Two_Step Flash part, A/DConverters and I started on a T1 transceiver for AT&T. The people there were all exceptional and very bright. We had a baseball team and Mike pointed out two of the teams best athletes and said, 'Those two guys were both straight A students through their masters programs at Stanford.', Gerry and Nav. The rest of the crew had the likes of Eric Swanson and a couple of others from Bell Labs, Reading, Penn. Great trip, short lived. Hyper and full of fun. Sold to Cirrus Logic right after I left. Mask Design Intel Corporation 1984  \u2013  1985  (1 year) Mask Design Intel Corporation 1984  \u2013  1985  (1 year) Mask Design Intel Corporation 1984  \u2013  1985  (1 year) Mask Design Intel Corporation 1984  \u2013  1985  (1 year) Layout designer The IC Shop 1983  \u2013  1984  (1 year) Layout designer The IC Shop 1983  \u2013  1984  (1 year) Skills Cadence Virtuoso 4.5.1 Cadence Virtuoso Mixed Signal DRC ASIC Semiconductors LVS PLL Analog IC CMOS Raising our Family House building and... Rock Climbing Coin Collecting Hercules SERDES Low-power Design SRAM Cadence RF DAC IC layout Physical Verification See 9+ \u00a0 \u00a0 See less Skills  Cadence Virtuoso 4.5.1 Cadence Virtuoso Mixed Signal DRC ASIC Semiconductors LVS PLL Analog IC CMOS Raising our Family House building and... Rock Climbing Coin Collecting Hercules SERDES Low-power Design SRAM Cadence RF DAC IC layout Physical Verification See 9+ \u00a0 \u00a0 See less Cadence Virtuoso 4.5.1 Cadence Virtuoso Mixed Signal DRC ASIC Semiconductors LVS PLL Analog IC CMOS Raising our Family House building and... Rock Climbing Coin Collecting Hercules SERDES Low-power Design SRAM Cadence RF DAC IC layout Physical Verification See 9+ \u00a0 \u00a0 See less Cadence Virtuoso 4.5.1 Cadence Virtuoso Mixed Signal DRC ASIC Semiconductors LVS PLL Analog IC CMOS Raising our Family House building and... Rock Climbing Coin Collecting Hercules SERDES Low-power Design SRAM Cadence RF DAC IC layout Physical Verification See 9+ \u00a0 \u00a0 See less Education San Jose State University N/A,  Sociology 1972  \u2013 1973 Foothill College AA,  Social- Psychology 1968  \u2013 1970 Activities and Societies:\u00a0 Most stayed on Campus when not working or climbing Chester F. Awalt of course High School Diploma,  General Education 1964  \u2013 1967 Benjamin Bubb San Jose State University N/A,  Sociology 1972  \u2013 1973 San Jose State University N/A,  Sociology 1972  \u2013 1973 San Jose State University N/A,  Sociology 1972  \u2013 1973 Foothill College AA,  Social- Psychology 1968  \u2013 1970 Activities and Societies:\u00a0 Most stayed on Campus when not working or climbing Foothill College AA,  Social- Psychology 1968  \u2013 1970 Activities and Societies:\u00a0 Most stayed on Campus when not working or climbing Foothill College AA,  Social- Psychology 1968  \u2013 1970 Activities and Societies:\u00a0 Most stayed on Campus when not working or climbing Chester F. Awalt of course High School Diploma,  General Education 1964  \u2013 1967 Chester F. Awalt of course High School Diploma,  General Education 1964  \u2013 1967 Chester F. Awalt of course High School Diploma,  General Education 1964  \u2013 1967 Benjamin Bubb Benjamin Bubb Benjamin Bubb ", "Experience Global Benefits Design Intel Corporation June 2008  \u2013 Present (7 years 3 months) C&B Intel Coporation 2008  \u2013 Present (7 years) Benefits Analyst Intel June 2008  \u2013  September 2010  (2 years 4 months) HR Specialist Intel Corporation June 2007  \u2013  June 2008  (1 year 1 month) eCenter agent Intel Corporation March 2005  \u2013  June 2007  (2 years 4 months) Global Benefits Design Intel Corporation June 2008  \u2013 Present (7 years 3 months) Global Benefits Design Intel Corporation June 2008  \u2013 Present (7 years 3 months) C&B Intel Coporation 2008  \u2013 Present (7 years) C&B Intel Coporation 2008  \u2013 Present (7 years) Benefits Analyst Intel June 2008  \u2013  September 2010  (2 years 4 months) Benefits Analyst Intel June 2008  \u2013  September 2010  (2 years 4 months) HR Specialist Intel Corporation June 2007  \u2013  June 2008  (1 year 1 month) HR Specialist Intel Corporation June 2007  \u2013  June 2008  (1 year 1 month) eCenter agent Intel Corporation March 2005  \u2013  June 2007  (2 years 4 months) eCenter agent Intel Corporation March 2005  \u2013  June 2007  (2 years 4 months) Languages Hebrew English Hebrew English Hebrew English Skills Employee Benefits Human Resources Employee Relations Performance Management HR Consulting Workforce Planning Organizational... HR Policies Process Improvement Benchmarking Data Analysis Program Management Interviews Employee Engagement Compensation & Benefits Skills  Employee Benefits Human Resources Employee Relations Performance Management HR Consulting Workforce Planning Organizational... HR Policies Process Improvement Benchmarking Data Analysis Program Management Interviews Employee Engagement Compensation & Benefits Employee Benefits Human Resources Employee Relations Performance Management HR Consulting Workforce Planning Organizational... HR Policies Process Improvement Benchmarking Data Analysis Program Management Interviews Employee Engagement Compensation & Benefits Employee Benefits Human Resources Employee Relations Performance Management HR Consulting Workforce Planning Organizational... HR Policies Process Improvement Benchmarking Data Analysis Program Management Interviews Employee Engagement Compensation & Benefits Education College of managment Master of Business Administration (MBA),  Human Resources Management and Services 2007  \u2013 2009 University of Haifa Bachelor's degree,  Human Resources Management and Services and Communication 2003  \u2013 2006 College of managment Master of Business Administration (MBA),  Human Resources Management and Services 2007  \u2013 2009 College of managment Master of Business Administration (MBA),  Human Resources Management and Services 2007  \u2013 2009 College of managment Master of Business Administration (MBA),  Human Resources Management and Services 2007  \u2013 2009 University of Haifa Bachelor's degree,  Human Resources Management and Services and Communication 2003  \u2013 2006 University of Haifa Bachelor's degree,  Human Resources Management and Services and Communication 2003  \u2013 2006 University of Haifa Bachelor's degree,  Human Resources Management and Services and Communication 2003  \u2013 2006 ", "Experience Staff Research Scientist Intel Labs July 2014  \u2013 Present (1 year 2 months) Staff RF/Analog IC Design Intel Corporation April 2012  \u2013  July 2014  (2 years 4 months) Sr. RF/Analog IC Design Intel Corporation 2008  \u2013  2012  (4 years) Portland, Oregon Area Graduate Student Researcher Berkeley Wireless Research Center December 2006  \u2013  April 2008  (1 year 5 months) Berkeley Wireless Research Center, PhD research on CMOS IR-UWB Transceiver design, Wideband VGA design for 60GHz receiver and transceiver. RFIC Designer/Technical Consultant Scanimetrics September 2005  \u2013  December 2006  (1 year 4 months) Part-time design engineer and technical consultant. ASIC Designer AMCC 2001  \u2013  2002  (1 year) Digital ASIC design engineer for OC768 Optical Communications. ASIC Design Engineer Nortel Networks 1999  \u2013  2001  (2 years) Digital ASIC design engineer for Multi-standard wireless communications. Staff Research Scientist Intel Labs July 2014  \u2013 Present (1 year 2 months) Staff Research Scientist Intel Labs July 2014  \u2013 Present (1 year 2 months) Staff RF/Analog IC Design Intel Corporation April 2012  \u2013  July 2014  (2 years 4 months) Staff RF/Analog IC Design Intel Corporation April 2012  \u2013  July 2014  (2 years 4 months) Sr. RF/Analog IC Design Intel Corporation 2008  \u2013  2012  (4 years) Portland, Oregon Area Sr. RF/Analog IC Design Intel Corporation 2008  \u2013  2012  (4 years) Portland, Oregon Area Graduate Student Researcher Berkeley Wireless Research Center December 2006  \u2013  April 2008  (1 year 5 months) Berkeley Wireless Research Center, PhD research on CMOS IR-UWB Transceiver design, Wideband VGA design for 60GHz receiver and transceiver. Graduate Student Researcher Berkeley Wireless Research Center December 2006  \u2013  April 2008  (1 year 5 months) Berkeley Wireless Research Center, PhD research on CMOS IR-UWB Transceiver design, Wideband VGA design for 60GHz receiver and transceiver. RFIC Designer/Technical Consultant Scanimetrics September 2005  \u2013  December 2006  (1 year 4 months) Part-time design engineer and technical consultant. RFIC Designer/Technical Consultant Scanimetrics September 2005  \u2013  December 2006  (1 year 4 months) Part-time design engineer and technical consultant. ASIC Designer AMCC 2001  \u2013  2002  (1 year) Digital ASIC design engineer for OC768 Optical Communications. ASIC Designer AMCC 2001  \u2013  2002  (1 year) Digital ASIC design engineer for OC768 Optical Communications. ASIC Design Engineer Nortel Networks 1999  \u2013  2001  (2 years) Digital ASIC design engineer for Multi-standard wireless communications. ASIC Design Engineer Nortel Networks 1999  \u2013  2001  (2 years) Digital ASIC design engineer for Multi-standard wireless communications. Skills Analog Circuit Design IC Mixed Signal Integrated Circuit... ASIC Analog SoC Wireless CMOS Verilog Matlab Skills  Analog Circuit Design IC Mixed Signal Integrated Circuit... ASIC Analog SoC Wireless CMOS Verilog Matlab Analog Circuit Design IC Mixed Signal Integrated Circuit... ASIC Analog SoC Wireless CMOS Verilog Matlab Analog Circuit Design IC Mixed Signal Integrated Circuit... ASIC Analog SoC Wireless CMOS Verilog Matlab Education University of California, Berkeley Ph.D.,  Electrical 2006  \u2013 2008 Activities and Societies:\u00a0 BWRC University of Alberta Ph.D.,  Electrical 2005  \u2013 2006 Carleton University M. A. Sc.,  RFIC 1997  \u2013 2002 Sichuan University Bachelor of Engineering (B.Eng.) University of California, Berkeley Ph.D.,  Electrical 2006  \u2013 2008 Activities and Societies:\u00a0 BWRC University of California, Berkeley Ph.D.,  Electrical 2006  \u2013 2008 Activities and Societies:\u00a0 BWRC University of California, Berkeley Ph.D.,  Electrical 2006  \u2013 2008 Activities and Societies:\u00a0 BWRC University of Alberta Ph.D.,  Electrical 2005  \u2013 2006 University of Alberta Ph.D.,  Electrical 2005  \u2013 2006 University of Alberta Ph.D.,  Electrical 2005  \u2013 2006 Carleton University M. A. Sc.,  RFIC 1997  \u2013 2002 Carleton University M. A. Sc.,  RFIC 1997  \u2013 2002 Carleton University M. A. Sc.,  RFIC 1997  \u2013 2002 Sichuan University Bachelor of Engineering (B.Eng.) Sichuan University Bachelor of Engineering (B.Eng.) Sichuan University Bachelor of Engineering (B.Eng.) ", "Experience Contractor RLS/Physical Design at Intel Corporation August 2015  \u2013 Present (1 month) Hillsboro, Oregon DataCenterGroup Phy Design Implementation. Physical Design Contractor at Qualcomm Technical-Link North America April 2015  \u2013 Present (5 months) Greater San Diego Area Physical Design PPA Initiatives and Working Group Execution Digital Physical Designer/Contractor at Northrop Grumman Triple Crown November 2014  \u2013  April 2015  (6 months) Baltimore, Maryland Area Assisting with feasibility studies regarding converting custom flows in a new technology to an ASIC-like digital physical design flow. Design Implementation Engineer/ Contractor at AMD Volt November 2013  \u2013  August 2014  (10 months) boxborough, ma Frontend ASIC Design Implementation \nTSMC 22nm Tapeout Finished. \nRTL2RTL Formal Verification to meet customer requirement that all old RTL matched new RTL. \nSynthesis and Formal Verification Closure. \nFormal Closure of GPU from RTL to Route. Physical Design Engineer/ Contractor at Intel Wipro August 2013  \u2013  October 2013  (3 months) Portland, Oregon Area Physical Design Consultant. \nPhysical Design GDS Delivered. Engineer III/ Contractor at Qualcomm Collabera November 2012  \u2013  July 2013  (9 months) Austin, Texas Area Physical Design-28nm Design Implementation Engineer/ Contractor at LSI ICONMA June 2012  \u2013  November 2012  (6 months) Longmont, Colorado Synthesis Engineer, delivering synthesized RTL to backend. Component Design Engineer Intel May 2010  \u2013  June 2012  (2 years 2 months) RTL 2 GDS Integration. Sr. Physical Design Engineer Marvell February 2007  \u2013  May 2010  (3 years 4 months) I provided design automation and implementation of cell phone application processors. I have worked on all activities around turn-key implementation, taking in RTL, and producing gdsii masks for delivery to fabrication.  \nI am one of several site experts on formal verification with LEC. \nI maintain perl and tcl scripts for fix_rtl to fix_wire flows in Magma. \nI implement floorplanning, placement, and routing on design blocks as resources are needed. I wrote an prototyping flow to get a quick placement for RTL designers. Application consultant/Application Engineer Synopsys December 2004  \u2013  June 2006  (1 year 7 months) I was an application consultant supporting front-end Synopsys tools. \nMy customer was Texas Instruments. My main focus was low power techniques to be added to Design Compiler, PrimeTime, and Power Compiler. Sr. Physical Design Engineer NEC Electronics America December 1999  \u2013  December 2004  (5 years 1 month) I implemented ASICs per customer demand. Customers would send gate level netlist written in verilog or vhdl, and we would implement the design, and produce gdsii masks. Design Engineer Texas Instruments January 1997  \u2013  August 1999  (2 years 8 months) I implemented ASICs, and supported design flows for implementing ASICs. This was a RCG job, and so my tasks were well defined by mentors. They ranged from perl scripts for creating large package designs to running synthesis on well established design flows. Contractor RLS/Physical Design at Intel Corporation August 2015  \u2013 Present (1 month) Hillsboro, Oregon DataCenterGroup Phy Design Implementation. Contractor RLS/Physical Design at Intel Corporation August 2015  \u2013 Present (1 month) Hillsboro, Oregon DataCenterGroup Phy Design Implementation. Physical Design Contractor at Qualcomm Technical-Link North America April 2015  \u2013 Present (5 months) Greater San Diego Area Physical Design PPA Initiatives and Working Group Execution Physical Design Contractor at Qualcomm Technical-Link North America April 2015  \u2013 Present (5 months) Greater San Diego Area Physical Design PPA Initiatives and Working Group Execution Digital Physical Designer/Contractor at Northrop Grumman Triple Crown November 2014  \u2013  April 2015  (6 months) Baltimore, Maryland Area Assisting with feasibility studies regarding converting custom flows in a new technology to an ASIC-like digital physical design flow. Digital Physical Designer/Contractor at Northrop Grumman Triple Crown November 2014  \u2013  April 2015  (6 months) Baltimore, Maryland Area Assisting with feasibility studies regarding converting custom flows in a new technology to an ASIC-like digital physical design flow. Design Implementation Engineer/ Contractor at AMD Volt November 2013  \u2013  August 2014  (10 months) boxborough, ma Frontend ASIC Design Implementation \nTSMC 22nm Tapeout Finished. \nRTL2RTL Formal Verification to meet customer requirement that all old RTL matched new RTL. \nSynthesis and Formal Verification Closure. \nFormal Closure of GPU from RTL to Route. Design Implementation Engineer/ Contractor at AMD Volt November 2013  \u2013  August 2014  (10 months) boxborough, ma Frontend ASIC Design Implementation \nTSMC 22nm Tapeout Finished. \nRTL2RTL Formal Verification to meet customer requirement that all old RTL matched new RTL. \nSynthesis and Formal Verification Closure. \nFormal Closure of GPU from RTL to Route. Physical Design Engineer/ Contractor at Intel Wipro August 2013  \u2013  October 2013  (3 months) Portland, Oregon Area Physical Design Consultant. \nPhysical Design GDS Delivered. Physical Design Engineer/ Contractor at Intel Wipro August 2013  \u2013  October 2013  (3 months) Portland, Oregon Area Physical Design Consultant. \nPhysical Design GDS Delivered. Engineer III/ Contractor at Qualcomm Collabera November 2012  \u2013  July 2013  (9 months) Austin, Texas Area Physical Design-28nm Engineer III/ Contractor at Qualcomm Collabera November 2012  \u2013  July 2013  (9 months) Austin, Texas Area Physical Design-28nm Design Implementation Engineer/ Contractor at LSI ICONMA June 2012  \u2013  November 2012  (6 months) Longmont, Colorado Synthesis Engineer, delivering synthesized RTL to backend. Design Implementation Engineer/ Contractor at LSI ICONMA June 2012  \u2013  November 2012  (6 months) Longmont, Colorado Synthesis Engineer, delivering synthesized RTL to backend. Component Design Engineer Intel May 2010  \u2013  June 2012  (2 years 2 months) RTL 2 GDS Integration. Component Design Engineer Intel May 2010  \u2013  June 2012  (2 years 2 months) RTL 2 GDS Integration. Sr. Physical Design Engineer Marvell February 2007  \u2013  May 2010  (3 years 4 months) I provided design automation and implementation of cell phone application processors. I have worked on all activities around turn-key implementation, taking in RTL, and producing gdsii masks for delivery to fabrication.  \nI am one of several site experts on formal verification with LEC. \nI maintain perl and tcl scripts for fix_rtl to fix_wire flows in Magma. \nI implement floorplanning, placement, and routing on design blocks as resources are needed. I wrote an prototyping flow to get a quick placement for RTL designers. Sr. Physical Design Engineer Marvell February 2007  \u2013  May 2010  (3 years 4 months) I provided design automation and implementation of cell phone application processors. I have worked on all activities around turn-key implementation, taking in RTL, and producing gdsii masks for delivery to fabrication.  \nI am one of several site experts on formal verification with LEC. \nI maintain perl and tcl scripts for fix_rtl to fix_wire flows in Magma. \nI implement floorplanning, placement, and routing on design blocks as resources are needed. I wrote an prototyping flow to get a quick placement for RTL designers. Application consultant/Application Engineer Synopsys December 2004  \u2013  June 2006  (1 year 7 months) I was an application consultant supporting front-end Synopsys tools. \nMy customer was Texas Instruments. My main focus was low power techniques to be added to Design Compiler, PrimeTime, and Power Compiler. Application consultant/Application Engineer Synopsys December 2004  \u2013  June 2006  (1 year 7 months) I was an application consultant supporting front-end Synopsys tools. \nMy customer was Texas Instruments. My main focus was low power techniques to be added to Design Compiler, PrimeTime, and Power Compiler. Sr. Physical Design Engineer NEC Electronics America December 1999  \u2013  December 2004  (5 years 1 month) I implemented ASICs per customer demand. Customers would send gate level netlist written in verilog or vhdl, and we would implement the design, and produce gdsii masks. Sr. Physical Design Engineer NEC Electronics America December 1999  \u2013  December 2004  (5 years 1 month) I implemented ASICs per customer demand. Customers would send gate level netlist written in verilog or vhdl, and we would implement the design, and produce gdsii masks. Design Engineer Texas Instruments January 1997  \u2013  August 1999  (2 years 8 months) I implemented ASICs, and supported design flows for implementing ASICs. This was a RCG job, and so my tasks were well defined by mentors. They ranged from perl scripts for creating large package designs to running synthesis on well established design flows. Design Engineer Texas Instruments January 1997  \u2013  August 1999  (2 years 8 months) I implemented ASICs, and supported design flows for implementing ASICs. This was a RCG job, and so my tasks were well defined by mentors. They ranged from perl scripts for creating large package designs to running synthesis on well established design flows. Skills Physical Design SoC Static Timing Analysis EDA Low-power Design Floorplanning ASIC Timing Closure Primetime DRC LVS Verilog DFT Formal Verification IC Logic Synthesis TCL Perl See 3+ \u00a0 \u00a0 See less Skills  Physical Design SoC Static Timing Analysis EDA Low-power Design Floorplanning ASIC Timing Closure Primetime DRC LVS Verilog DFT Formal Verification IC Logic Synthesis TCL Perl See 3+ \u00a0 \u00a0 See less Physical Design SoC Static Timing Analysis EDA Low-power Design Floorplanning ASIC Timing Closure Primetime DRC LVS Verilog DFT Formal Verification IC Logic Synthesis TCL Perl See 3+ \u00a0 \u00a0 See less Physical Design SoC Static Timing Analysis EDA Low-power Design Floorplanning ASIC Timing Closure Primetime DRC LVS Verilog DFT Formal Verification IC Logic Synthesis TCL Perl See 3+ \u00a0 \u00a0 See less Education Southern Methodist University MSEE,  VLSI Implementation and Automation 1997  \u2013 2006 Texas A&M University BSEE,  Electrical Engineering 1991  \u2013 1996 Southern Methodist University MSEE,  VLSI Implementation and Automation 1997  \u2013 2006 Southern Methodist University MSEE,  VLSI Implementation and Automation 1997  \u2013 2006 Southern Methodist University MSEE,  VLSI Implementation and Automation 1997  \u2013 2006 Texas A&M University BSEE,  Electrical Engineering 1991  \u2013 1996 Texas A&M University BSEE,  Electrical Engineering 1991  \u2013 1996 Texas A&M University BSEE,  Electrical Engineering 1991  \u2013 1996 ", "Summary A User Experience Designer and Creative Director for mobile applications with a specific focus on computational photography and integrating social behaviors with media apps.  \n \nRecent highlights include the launch of the first depth photography tablets \u2014 Intel RealSense Snapshot tablets. \n \nSpecialties: Interaction Design \nProduct Design \nExperience Design \nInformation Architecture \nMobile Design \nAndroid Summary A User Experience Designer and Creative Director for mobile applications with a specific focus on computational photography and integrating social behaviors with media apps.  \n \nRecent highlights include the launch of the first depth photography tablets \u2014 Intel RealSense Snapshot tablets. \n \nSpecialties: Interaction Design \nProduct Design \nExperience Design \nInformation Architecture \nMobile Design \nAndroid A User Experience Designer and Creative Director for mobile applications with a specific focus on computational photography and integrating social behaviors with media apps.  \n \nRecent highlights include the launch of the first depth photography tablets \u2014 Intel RealSense Snapshot tablets. \n \nSpecialties: Interaction Design \nProduct Design \nExperience Design \nInformation Architecture \nMobile Design \nAndroid A User Experience Designer and Creative Director for mobile applications with a specific focus on computational photography and integrating social behaviors with media apps.  \n \nRecent highlights include the launch of the first depth photography tablets \u2014 Intel RealSense Snapshot tablets. \n \nSpecialties: Interaction Design \nProduct Design \nExperience Design \nInformation Architecture \nMobile Design \nAndroid Experience Creative Director, Mobile Ux and Design Intel Corporation 2012  \u2013 Present (3 years) San Francisco Bay Area Creative Director, Mobile Ux and Design Intel Corporation 2012  \u2013 Present (3 years) San Francisco Bay Area Creative Director, Mobile Ux and Design Intel Corporation 2012  \u2013 Present (3 years) San Francisco Bay Area Skills User Experience User Experience Design Interaction Design Mobile Applications User Interface Design Mobile Devices Information Architecture Android Experience Design User Interface Usability Testing Mobile Design Ux Design User-centered Design Interactive Advertising Design Strategy Digital Strategy Wireframes Content Strategy Video InDesign Product Design Graphics Hand Modeling User Research Persona Heuristic Evaluation See 12+ \u00a0 \u00a0 See less Skills  User Experience User Experience Design Interaction Design Mobile Applications User Interface Design Mobile Devices Information Architecture Android Experience Design User Interface Usability Testing Mobile Design Ux Design User-centered Design Interactive Advertising Design Strategy Digital Strategy Wireframes Content Strategy Video InDesign Product Design Graphics Hand Modeling User Research Persona Heuristic Evaluation See 12+ \u00a0 \u00a0 See less User Experience User Experience Design Interaction Design Mobile Applications User Interface Design Mobile Devices Information Architecture Android Experience Design User Interface Usability Testing Mobile Design Ux Design User-centered Design Interactive Advertising Design Strategy Digital Strategy Wireframes Content Strategy Video InDesign Product Design Graphics Hand Modeling User Research Persona Heuristic Evaluation See 12+ \u00a0 \u00a0 See less User Experience User Experience Design Interaction Design Mobile Applications User Interface Design Mobile Devices Information Architecture Android Experience Design User Interface Usability Testing Mobile Design Ux Design User-centered Design Interactive Advertising Design Strategy Digital Strategy Wireframes Content Strategy Video InDesign Product Design Graphics Hand Modeling User Research Persona Heuristic Evaluation See 12+ \u00a0 \u00a0 See less Honors & Awards ", "Experience Sr. Staff Design Engineer (Serial IO PHY Circuit Design) Intel Corporation June 2008  \u2013  September 2012  (4 years 4 months) Santa Clara, California Sr. Staff Design Engineer (DDR Memory IO PHY Circuit Design) Intel Corporation May 2004  \u2013  June 2008  (4 years 2 months) Santa Clara, California Staff Design Engineer (IO Design Integration) Intel Corporation December 2002  \u2013  May 2004  (1 year 6 months) San Jose, California Staff Design Engineer (Global Clock ASIC Design) Vxtel (acquired by Intel Corp) October 2000  \u2013  December 2002  (2 years 3 months) Fremont, California Senior Circuit Design Engineer (SRAM Circuit Design) Philips April 1998  \u2013  October 2000  (2 years 7 months) Sunnyvale, CA Member of Technical Staff (SRAM Circuit Design) Sun Microsystems August 1995  \u2013  April 1998  (2 years 9 months) Sunnyvale, CA Sr. Staff Design Engineer (Serial IO PHY Circuit Design) Intel Corporation June 2008  \u2013  September 2012  (4 years 4 months) Santa Clara, California Sr. Staff Design Engineer (Serial IO PHY Circuit Design) Intel Corporation June 2008  \u2013  September 2012  (4 years 4 months) Santa Clara, California Sr. Staff Design Engineer (DDR Memory IO PHY Circuit Design) Intel Corporation May 2004  \u2013  June 2008  (4 years 2 months) Santa Clara, California Sr. Staff Design Engineer (DDR Memory IO PHY Circuit Design) Intel Corporation May 2004  \u2013  June 2008  (4 years 2 months) Santa Clara, California Staff Design Engineer (IO Design Integration) Intel Corporation December 2002  \u2013  May 2004  (1 year 6 months) San Jose, California Staff Design Engineer (IO Design Integration) Intel Corporation December 2002  \u2013  May 2004  (1 year 6 months) San Jose, California Staff Design Engineer (Global Clock ASIC Design) Vxtel (acquired by Intel Corp) October 2000  \u2013  December 2002  (2 years 3 months) Fremont, California Staff Design Engineer (Global Clock ASIC Design) Vxtel (acquired by Intel Corp) October 2000  \u2013  December 2002  (2 years 3 months) Fremont, California Senior Circuit Design Engineer (SRAM Circuit Design) Philips April 1998  \u2013  October 2000  (2 years 7 months) Sunnyvale, CA Senior Circuit Design Engineer (SRAM Circuit Design) Philips April 1998  \u2013  October 2000  (2 years 7 months) Sunnyvale, CA Member of Technical Staff (SRAM Circuit Design) Sun Microsystems August 1995  \u2013  April 1998  (2 years 9 months) Sunnyvale, CA Member of Technical Staff (SRAM Circuit Design) Sun Microsystems August 1995  \u2013  April 1998  (2 years 9 months) Sunnyvale, CA Skills Skills     Education University of California, Berkeley BA University of Michigan MS University of California, Berkeley BA University of California, Berkeley BA University of California, Berkeley BA University of Michigan MS University of Michigan MS University of Michigan MS ", "Languages Hebrew Full professional proficiency English Professional working proficiency Russian Native or bilingual proficiency Hebrew Full professional proficiency English Professional working proficiency Russian Native or bilingual proficiency Hebrew Full professional proficiency English Professional working proficiency Russian Native or bilingual proficiency Full professional proficiency Professional working proficiency Native or bilingual proficiency Skills Technical Leadership VLSI Analog Circuit Design PCIe Mixed Signal Verilog SoC IC Intel Hardware Architecture Analog Circuit Design ASIC Semiconductors CMOS Skills  Technical Leadership VLSI Analog Circuit Design PCIe Mixed Signal Verilog SoC IC Intel Hardware Architecture Analog Circuit Design ASIC Semiconductors CMOS Technical Leadership VLSI Analog Circuit Design PCIe Mixed Signal Verilog SoC IC Intel Hardware Architecture Analog Circuit Design ASIC Semiconductors CMOS Technical Leadership VLSI Analog Circuit Design PCIe Mixed Signal Verilog SoC IC Intel Hardware Architecture Analog Circuit Design ASIC Semiconductors CMOS ", "Skills Circuit Design Static Timing Analysis ASIC Microprocessors VLSI Physical Design Logic Design Hardware Architecture SystemVerilog Build and Lead large... Semiconductor R & D People and Organization... Low-power Design PCIe Signal Integrity Build and Lead Large... People and... See 2+ \u00a0 \u00a0 See less Skills  Circuit Design Static Timing Analysis ASIC Microprocessors VLSI Physical Design Logic Design Hardware Architecture SystemVerilog Build and Lead large... Semiconductor R & D People and Organization... Low-power Design PCIe Signal Integrity Build and Lead Large... People and... See 2+ \u00a0 \u00a0 See less Circuit Design Static Timing Analysis ASIC Microprocessors VLSI Physical Design Logic Design Hardware Architecture SystemVerilog Build and Lead large... Semiconductor R & D People and Organization... Low-power Design PCIe Signal Integrity Build and Lead Large... People and... See 2+ \u00a0 \u00a0 See less Circuit Design Static Timing Analysis ASIC Microprocessors VLSI Physical Design Logic Design Hardware Architecture SystemVerilog Build and Lead large... Semiconductor R & D People and Organization... Low-power Design PCIe Signal Integrity Build and Lead Large... People and... See 2+ \u00a0 \u00a0 See less "]}