Loading plugins phase: Elapsed time ==> 0s.194ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Design01.cyprj -d CY8C4245AXI-483 -s C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.179ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Mar 25 18:13:15 2024


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Mar 25 18:13:15 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Mar 25 18:13:15 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Mar 25 18:13:15 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_390
	Net_40
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:lt\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:gt\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:gte\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:lte\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:neq\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\


Deleted 24 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__ReferenceIn_net_0
Aliasing \PulseLengthTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \PulseLengthTimer:TimerUDB:ctrl_cmode_0\ to tmpOE__ReferenceIn_net_0
Aliasing \PulseLengthTimer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \PulseLengthTimer:TimerUDB:ctrl_tmode_0\ to tmpOE__ReferenceIn_net_0
Aliasing \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__ReferenceIn_net_0
Aliasing \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN3_1\ to \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN1_1\
Aliasing \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN3_0\ to \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN1_0\
Aliasing \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__ReferenceIn_net_0
Aliasing \PulseLengthTimer:TimerUDB:status_6\ to zero
Aliasing \PulseLengthTimer:TimerUDB:status_5\ to zero
Aliasing \PulseLengthTimer:TimerUDB:status_4\ to zero
Aliasing \PulseLengthTimer:TimerUDB:status_0\ to \PulseLengthTimer:TimerUDB:tc_i\
Aliasing tmpOE__MeasureIn_net_0 to tmpOE__ReferenceIn_net_0
Aliasing tmpOE__ChargeOut_net_0 to tmpOE__ReferenceIn_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__ReferenceIn_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__ReferenceIn_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__ReferenceIn_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__ReferenceIn_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__ReferenceIn_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__ReferenceIn_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__ReferenceIn_net_0
Aliasing \PulseLengthTimer:TimerUDB:trig_last\\D\ to \PulseLengthTimer:TimerUDB:capture_last\\D\
Removing Rhs of wire Net_397[10] = \Comp_1:Net_1\[11]
Removing Lhs of wire one[27] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:ctrl_enable\[44] = \PulseLengthTimer:TimerUDB:control_7\[36]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:ctrl_ten\[45] = \PulseLengthTimer:TimerUDB:control_4\[39]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:ctrl_cmode_1\[46] = zero[23]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:ctrl_cmode_0\[47] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:ctrl_tmode_1\[48] = zero[23]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:ctrl_tmode_0\[49] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:ctrl_ic_1\[50] = \PulseLengthTimer:TimerUDB:control_1\[42]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:ctrl_ic_0\[51] = \PulseLengthTimer:TimerUDB:control_0\[43]
Removing Rhs of wire \PulseLengthTimer:TimerUDB:timer_enable\[55] = \PulseLengthTimer:TimerUDB:runmode_enable\[130]
Removing Rhs of wire \PulseLengthTimer:TimerUDB:run_mode\[56] = \PulseLengthTimer:TimerUDB:hwEnable_reg\[57]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:tc_i\[61] = \PulseLengthTimer:TimerUDB:status_tc\[58]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:hwEnable\[63] = \PulseLengthTimer:TimerUDB:control_7\[36]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\[69] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[108]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\[70] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[125]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\[72] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[126]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:capt_fifo_load_int\[74] = \PulseLengthTimer:TimerUDB:capt_int_temp\[73]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[75] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN1_1\[76]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN1_1\[76] = \PulseLengthTimer:TimerUDB:int_capt_count_1\[67]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[77] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN1_0\[78]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN1_0\[78] = \PulseLengthTimer:TimerUDB:int_capt_count_0\[71]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[79] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN2_1\[80]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN2_1\[80] = \PulseLengthTimer:TimerUDB:control_1\[42]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[81] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN2_0\[82]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN2_0\[82] = \PulseLengthTimer:TimerUDB:control_0\[43]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[83] = \PulseLengthTimer:TimerUDB:int_capt_count_1\[67]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[84] = \PulseLengthTimer:TimerUDB:int_capt_count_0\[71]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[85] = \PulseLengthTimer:TimerUDB:control_1\[42]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[86] = \PulseLengthTimer:TimerUDB:control_0\[43]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[87] = \PulseLengthTimer:TimerUDB:int_capt_count_1\[67]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[88] = \PulseLengthTimer:TimerUDB:int_capt_count_0\[71]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[89] = \PulseLengthTimer:TimerUDB:control_1\[42]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[90] = \PulseLengthTimer:TimerUDB:control_0\[43]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[93] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[94] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[92]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[96] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[95]
Removing Rhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[108] = \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[97]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[119] = \PulseLengthTimer:TimerUDB:int_capt_count_1\[67]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN3_1\[120] = \PulseLengthTimer:TimerUDB:int_capt_count_1\[67]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[121] = \PulseLengthTimer:TimerUDB:int_capt_count_0\[71]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODIN3_0\[122] = \PulseLengthTimer:TimerUDB:int_capt_count_0\[71]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[128] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[129] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:status_6\[137] = zero[23]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:status_5\[138] = zero[23]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:status_4\[139] = zero[23]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:status_0\[140] = \PulseLengthTimer:TimerUDB:status_tc\[58]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:status_1\[141] = \PulseLengthTimer:TimerUDB:capt_int_temp\[73]
Removing Rhs of wire \PulseLengthTimer:TimerUDB:status_2\[142] = \PulseLengthTimer:TimerUDB:fifo_full\[143]
Removing Rhs of wire \PulseLengthTimer:TimerUDB:status_3\[144] = \PulseLengthTimer:TimerUDB:fifo_nempty\[145]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:cs_addr_2\[148] = Net_233[68]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:cs_addr_1\[149] = \PulseLengthTimer:TimerUDB:trig_reg\[136]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:cs_addr_0\[150] = \PulseLengthTimer:TimerUDB:per_zero\[60]
Removing Lhs of wire tmpOE__MeasureIn_net_0[327] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire tmpOE__ChargeOut_net_0[333] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[344] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[345] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[346] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[347] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[348] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[349] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[350] = tmpOE__ReferenceIn_net_0[22]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:capture_last\\D\[367] = Net_397[10]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:hwEnable_reg\\D\[368] = \PulseLengthTimer:TimerUDB:control_7\[36]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:tc_reg_i\\D\[369] = \PulseLengthTimer:TimerUDB:status_tc\[58]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:capture_out_reg_i\\D\[370] = \PulseLengthTimer:TimerUDB:capt_fifo_load\[54]
Removing Lhs of wire \PulseLengthTimer:TimerUDB:trig_last\\D\[376] = Net_397[10]

------------------------------------------------------
Aliased 0 equations, 68 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__ReferenceIn_net_0' (cost = 0):
tmpOE__ReferenceIn_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:fifo_load_polarized\' (cost = 1):
\PulseLengthTimer:TimerUDB:fifo_load_polarized\ <= ((not \PulseLengthTimer:TimerUDB:capture_last\ and Net_397));

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:capt_fifo_load\' (cost = 9):
\PulseLengthTimer:TimerUDB:capt_fifo_load\ <= ((not \PulseLengthTimer:TimerUDB:capture_last\ and Net_397 and \PulseLengthTimer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:trigger_polarized\' (cost = 0):
\PulseLengthTimer:TimerUDB:trigger_polarized\ <= (\PulseLengthTimer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \PulseLengthTimer:TimerUDB:control_1\ and not \PulseLengthTimer:TimerUDB:int_capt_count_1\)
	OR (\PulseLengthTimer:TimerUDB:control_1\ and \PulseLengthTimer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \PulseLengthTimer:TimerUDB:control_0\ and not \PulseLengthTimer:TimerUDB:int_capt_count_0\)
	OR (\PulseLengthTimer:TimerUDB:control_0\ and \PulseLengthTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \PulseLengthTimer:TimerUDB:control_1\ and not \PulseLengthTimer:TimerUDB:control_0\ and not \PulseLengthTimer:TimerUDB:int_capt_count_1\ and not \PulseLengthTimer:TimerUDB:int_capt_count_0\)
	OR (not \PulseLengthTimer:TimerUDB:control_1\ and not \PulseLengthTimer:TimerUDB:int_capt_count_1\ and \PulseLengthTimer:TimerUDB:control_0\ and \PulseLengthTimer:TimerUDB:int_capt_count_0\)
	OR (not \PulseLengthTimer:TimerUDB:control_0\ and not \PulseLengthTimer:TimerUDB:int_capt_count_0\ and \PulseLengthTimer:TimerUDB:control_1\ and \PulseLengthTimer:TimerUDB:int_capt_count_1\)
	OR (\PulseLengthTimer:TimerUDB:control_1\ and \PulseLengthTimer:TimerUDB:control_0\ and \PulseLengthTimer:TimerUDB:int_capt_count_1\ and \PulseLengthTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \PulseLengthTimer:TimerUDB:control_1\ and not \PulseLengthTimer:TimerUDB:control_0\ and not \PulseLengthTimer:TimerUDB:int_capt_count_1\ and not \PulseLengthTimer:TimerUDB:int_capt_count_0\)
	OR (not \PulseLengthTimer:TimerUDB:control_1\ and not \PulseLengthTimer:TimerUDB:int_capt_count_1\ and \PulseLengthTimer:TimerUDB:control_0\ and \PulseLengthTimer:TimerUDB:int_capt_count_0\)
	OR (not \PulseLengthTimer:TimerUDB:control_0\ and not \PulseLengthTimer:TimerUDB:int_capt_count_0\ and \PulseLengthTimer:TimerUDB:control_1\ and \PulseLengthTimer:TimerUDB:int_capt_count_1\)
	OR (\PulseLengthTimer:TimerUDB:control_1\ and \PulseLengthTimer:TimerUDB:control_0\ and \PulseLengthTimer:TimerUDB:int_capt_count_1\ and \PulseLengthTimer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PulseLengthTimer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\' (cost = 0):
\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ <= (not \PulseLengthTimer:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:trigger_enable\' (cost = 5):
\PulseLengthTimer:TimerUDB:trigger_enable\ <= ((\PulseLengthTimer:TimerUDB:control_4\ and \PulseLengthTimer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\' (cost = 8):
\PulseLengthTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ <= ((not \PulseLengthTimer:TimerUDB:int_capt_count_0\ and \PulseLengthTimer:TimerUDB:int_capt_count_1\)
	OR (not \PulseLengthTimer:TimerUDB:int_capt_count_1\ and \PulseLengthTimer:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PulseLengthTimer:TimerUDB:status_tc\' (cost = 5):
\PulseLengthTimer:TimerUDB:status_tc\ <= ((\PulseLengthTimer:TimerUDB:control_4\ and \PulseLengthTimer:TimerUDB:run_mode\ and \PulseLengthTimer:TimerUDB:per_zero\ and \PulseLengthTimer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 14 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.674ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Monday, 25 March 2024 18:13:16
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mo\Documents\PSoC Creator\InductanceMeter\Design01.cydsn\Design01.cyprj -d CY8C4245AXI-483 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock timer_clock to clock HFClk because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PulseLengthTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HFClk was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: Constant 1
    UDB Clk/Enable \PulseLengthTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: HFClk was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HFClk, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: MeasureIn(0), ReferenceIn(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PulseLengthTimer:TimerUDB:trig_last\, Duplicate of \PulseLengthTimer:TimerUDB:capture_last\ 
    MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397
        );
        Output = \PulseLengthTimer:TimerUDB:trig_last\ (fanout=2)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ReferenceIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ReferenceIn(0)__PA ,
            analog_term => Net_11 ,
            annotation => Net_7 ,
            pad => ReferenceIn(0)_PAD );

    Pin : Name = MeasureIn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MeasureIn(0)__PA ,
            analog_term => Net_9 ,
            annotation => Net_6 ,
            pad => MeasureIn(0)_PAD );

    Pin : Name = ChargeOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ChargeOut(0)__PA ,
            fb => Net_233 ,
            annotation => Net_1 ,
            pad => ChargeOut(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PulseLengthTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397 * !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\
        );
        Output = \PulseLengthTimer:TimerUDB:capt_fifo_load\ (fanout=4)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseLengthTimer:TimerUDB:control_4\ * 
              \PulseLengthTimer:TimerUDB:run_mode\ * 
              \PulseLengthTimer:TimerUDB:per_zero\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseLengthTimer:TimerUDB:control_4\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:trig_reg\ (fanout=4)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397
        );
        Output = \PulseLengthTimer:TimerUDB:capture_last\ (fanout=6)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseLengthTimer:TimerUDB:control_7\
        );
        Output = \PulseLengthTimer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\
            + Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * !\PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + \PulseLengthTimer:TimerUDB:int_capt_count_1\ * Net_233
        );
        Output = \PulseLengthTimer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_397 * !\PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233
            + Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233
            + Net_397 * \PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * !Net_233
            + Net_397 * !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_233 * \PulseLengthTimer:TimerUDB:int_capt_count_0\
        );
        Output = \PulseLengthTimer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_397 * !\PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * !\PulseLengthTimer:TimerUDB:control_1\ * 
              \PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              \PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
        );
        Output = \PulseLengthTimer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              !\PulseLengthTimer:TimerUDB:timer_enable\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:trig_disable\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
            + \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              !\PulseLengthTimer:TimerUDB:run_mode\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:trig_disable\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
            + \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              !\PulseLengthTimer:TimerUDB:per_zero\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:trig_disable\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:timer_enable\ (fanout=7)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PulseLengthTimer:TimerUDB:control_4\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:run_mode\ * 
              \PulseLengthTimer:TimerUDB:per_zero\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
            + !Net_233 * \PulseLengthTimer:TimerUDB:trig_disable\
        );
        Output = \PulseLengthTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_397 * \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * !Net_233
            + \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:trig_rise_detected\ (fanout=5)

    MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_397 * \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              \PulseLengthTimer:TimerUDB:capture_last\ * !Net_233
            + \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:trig_fall_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:trig_fall_detected\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PulseLengthTimer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_2 => Net_233 ,
            cs_addr_1 => \PulseLengthTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \PulseLengthTimer:TimerUDB:per_zero\ ,
            f0_load => \PulseLengthTimer:TimerUDB:capt_fifo_load\ ,
            chain_out => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\PulseLengthTimer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_2 => Net_233 ,
            cs_addr_1 => \PulseLengthTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \PulseLengthTimer:TimerUDB:per_zero\ ,
            f0_load => \PulseLengthTimer:TimerUDB:capt_fifo_load\ ,
            chain_in => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\PulseLengthTimer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_2 => Net_233 ,
            cs_addr_1 => \PulseLengthTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \PulseLengthTimer:TimerUDB:per_zero\ ,
            f0_load => \PulseLengthTimer:TimerUDB:capt_fifo_load\ ,
            chain_in => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\PulseLengthTimer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            cs_addr_2 => Net_233 ,
            cs_addr_1 => \PulseLengthTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \PulseLengthTimer:TimerUDB:per_zero\ ,
            f0_load => \PulseLengthTimer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \PulseLengthTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PulseLengthTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PulseLengthTimer:TimerUDB:status_2\ ,
            chain_in => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PulseLengthTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_233 ,
            clock => ClockBlock_HFClk ,
            status_3 => \PulseLengthTimer:TimerUDB:status_3\ ,
            status_2 => \PulseLengthTimer:TimerUDB:status_2\ ,
            status_1 => \PulseLengthTimer:TimerUDB:capt_int_temp\ ,
            status_0 => \PulseLengthTimer:TimerUDB:status_tc\ ,
            interrupt => Net_367 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PulseLengthTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_HFClk ,
            control_7 => \PulseLengthTimer:TimerUDB:control_7\ ,
            control_6 => \PulseLengthTimer:TimerUDB:control_6\ ,
            control_5 => \PulseLengthTimer:TimerUDB:control_5\ ,
            control_4 => \PulseLengthTimer:TimerUDB:control_4\ ,
            control_3 => \PulseLengthTimer:TimerUDB:control_3\ ,
            control_2 => \PulseLengthTimer:TimerUDB:control_2\ ,
            control_1 => \PulseLengthTimer:TimerUDB:control_1\ ,
            control_0 => \PulseLengthTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =PulseInterrupt
        PORT MAP (
            interrupt => Net_367 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   12 :   24 :   36 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :   20 :   32 : 37.50 %
  Unique P-terms              :   28 :   36 :   64 : 43.75 %
  Total P-terms               :   28 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    1 :    1 :    2 : 50.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.092ms
Tech Mapping phase: Elapsed time ==> 0s.111ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
ChargeOut(0)                        : [IOP=(0)][IoId=(0)]                
\LCD:LCDPort(0)\                    : [IOP=(2)][IoId=(1)]                
\LCD:LCDPort(1)\                    : [IOP=(2)][IoId=(2)]                
\LCD:LCDPort(2)\                    : [IOP=(2)][IoId=(3)]                
\LCD:LCDPort(3)\                    : [IOP=(2)][IoId=(4)]                
\LCD:LCDPort(4)\                    : [IOP=(2)][IoId=(5)]                
\LCD:LCDPort(5)\                    : [IOP=(2)][IoId=(6)]                
\LCD:LCDPort(6)\                    : [IOP=(2)][IoId=(7)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\Comp_1:cy_psoc4_abuf\              : OA_CTB0.OA0                        
ReferenceIn(0)                      : [IOP=(1)][IoId=(1)]                
MeasureIn(0)                        : [IOP=(1)][IoId=(0)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1366000s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.351ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0021951 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_11 {
    CTB0_oa0_vminus
    CTB0_A11
    p1_1
  }
  Net: Net_9 {
    CTB0_oa0_vplus
    CTB0_A20
    p1_0
  }
  Net: \Comp_1:Net_32\ {
  }
  Net: \Comp_1:Net_33\ {
  }
}
Map of item to net {
  CTB0_oa0_vminus                                  -> Net_11
  CTB0_A11                                         -> Net_11
  p1_1                                             -> Net_11
  CTB0_oa0_vplus                                   -> Net_9
  CTB0_A20                                         -> Net_9
  p1_0                                             -> Net_9
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.63
                   Pterms :            3.50
               Macrocells :            1.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.00 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_397 * \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              \PulseLengthTimer:TimerUDB:capture_last\ * !Net_233
            + \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:trig_fall_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_397 * !\PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * !\PulseLengthTimer:TimerUDB:control_1\ * 
              \PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              \PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
        );
        Output = \PulseLengthTimer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseLengthTimer:TimerUDB:control_7\
        );
        Output = \PulseLengthTimer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PulseLengthTimer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_2 => Net_233 ,
        cs_addr_1 => \PulseLengthTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \PulseLengthTimer:TimerUDB:per_zero\ ,
        f0_load => \PulseLengthTimer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \PulseLengthTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PulseLengthTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PulseLengthTimer:TimerUDB:status_2\ ,
        chain_in => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_397 * \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * !Net_233
            + \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:trig_rise_detected\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PulseLengthTimer:TimerUDB:control_4\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:run_mode\ * 
              \PulseLengthTimer:TimerUDB:per_zero\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
            + !Net_233 * \PulseLengthTimer:TimerUDB:trig_disable\
        );
        Output = \PulseLengthTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseLengthTimer:TimerUDB:control_4\ * 
              \PulseLengthTimer:TimerUDB:run_mode\ * 
              \PulseLengthTimer:TimerUDB:per_zero\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              !\PulseLengthTimer:TimerUDB:timer_enable\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:trig_disable\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
            + \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              !\PulseLengthTimer:TimerUDB:run_mode\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:trig_disable\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
            + \PulseLengthTimer:TimerUDB:control_7\ * 
              \PulseLengthTimer:TimerUDB:control_4\ * 
              !\PulseLengthTimer:TimerUDB:per_zero\ * !Net_233 * 
              !\PulseLengthTimer:TimerUDB:trig_disable\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:timer_enable\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PulseLengthTimer:TimerUDB:control_4\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:trig_rise_detected\
        );
        Output = \PulseLengthTimer:TimerUDB:trig_reg\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PulseLengthTimer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_2 => Net_233 ,
        cs_addr_1 => \PulseLengthTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \PulseLengthTimer:TimerUDB:per_zero\ ,
        f0_load => \PulseLengthTimer:TimerUDB:capt_fifo_load\ ,
        chain_out => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\PulseLengthTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_233 ,
        clock => ClockBlock_HFClk ,
        status_3 => \PulseLengthTimer:TimerUDB:status_3\ ,
        status_2 => \PulseLengthTimer:TimerUDB:status_2\ ,
        status_1 => \PulseLengthTimer:TimerUDB:capt_int_temp\ ,
        status_0 => \PulseLengthTimer:TimerUDB:status_tc\ ,
        interrupt => Net_367 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PulseLengthTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        control_7 => \PulseLengthTimer:TimerUDB:control_7\ ,
        control_6 => \PulseLengthTimer:TimerUDB:control_6\ ,
        control_5 => \PulseLengthTimer:TimerUDB:control_5\ ,
        control_4 => \PulseLengthTimer:TimerUDB:control_4\ ,
        control_3 => \PulseLengthTimer:TimerUDB:control_3\ ,
        control_2 => \PulseLengthTimer:TimerUDB:control_2\ ,
        control_1 => \PulseLengthTimer:TimerUDB:control_1\ ,
        control_0 => \PulseLengthTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_397 * !\PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233
            + Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              !\PulseLengthTimer:TimerUDB:int_capt_count_1\ * !Net_233
            + Net_397 * \PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * !Net_233
            + Net_397 * !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_233 * \PulseLengthTimer:TimerUDB:int_capt_count_0\
        );
        Output = \PulseLengthTimer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\
            + Net_397 * \PulseLengthTimer:TimerUDB:control_1\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * !\PulseLengthTimer:TimerUDB:control_0\ * 
              !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * !Net_233 * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + Net_397 * !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_1\ * 
              \PulseLengthTimer:TimerUDB:int_capt_count_0\
            + \PulseLengthTimer:TimerUDB:int_capt_count_1\ * Net_233
        );
        Output = \PulseLengthTimer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PulseLengthTimer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_2 => Net_233 ,
        cs_addr_1 => \PulseLengthTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \PulseLengthTimer:TimerUDB:per_zero\ ,
        f0_load => \PulseLengthTimer:TimerUDB:capt_fifo_load\ ,
        chain_in => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFClk) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397
        );
        Output = \PulseLengthTimer:TimerUDB:capture_last\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PulseLengthTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_397 * !\PulseLengthTimer:TimerUDB:capture_last\ * 
              \PulseLengthTimer:TimerUDB:timer_enable\
        );
        Output = \PulseLengthTimer:TimerUDB:capt_fifo_load\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PulseLengthTimer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_HFClk ,
        cs_addr_2 => Net_233 ,
        cs_addr_1 => \PulseLengthTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \PulseLengthTimer:TimerUDB:per_zero\ ,
        f0_load => \PulseLengthTimer:TimerUDB:capt_fifo_load\ ,
        chain_in => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \PulseLengthTimer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \PulseLengthTimer:TimerUDB:sT32:timerdp:u2\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =PulseInterrupt
        PORT MAP (
            interrupt => Net_367 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ChargeOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ChargeOut(0)__PA ,
        fb => Net_233 ,
        annotation => Net_1 ,
        pad => ChargeOut(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = MeasureIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MeasureIn(0)__PA ,
        analog_term => Net_9 ,
        annotation => Net_6 ,
        pad => MeasureIn(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ReferenceIn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ReferenceIn(0)__PA ,
        analog_term => Net_11 ,
        annotation => Net_7 ,
        pad => ReferenceIn(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Comp_1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_9 ,
            vminus => Net_11 ,
            vout1 => \Comp_1:Net_32\ ,
            vout10 => \Comp_1:Net_33\ ,
            ctb_dsi_comp => Net_397 );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+---------------
   0 |   0 |     * |      NONE |         CMOS_OUT |     ChargeOut(0) | FB(Net_233)
-----+-----+-------+-----------+------------------+------------------+---------------
   1 |   0 |       |      NONE |      HI_Z_ANALOG |     MeasureIn(0) | Analog(Net_9)
     |   1 |       |      NONE |      HI_Z_ANALOG |   ReferenceIn(0) | Analog(Net_11)
-----+-----+-------+-----------+------------------+------------------+---------------
   2 |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   7 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.038ms
Digital Placement phase: Elapsed time ==> 0s.632ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.691ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.139ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.201ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.239ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.492ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.493ms
API generation phase: Elapsed time ==> 0s.798ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.000ms
