#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Oct 12 16:15:33 2017
# Process ID: 17939
# Current directory: /afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1
# Command line: vivado -log base_mb_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source base_mb_wrapper.tcl -notrace
# Log file: /afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1/base_mb_wrapper.vdi
# Journal file: /afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source base_mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado-2017.2/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.dcp' for cell 'base_mb_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_1_0/base_mb_axi_iic_1_0.dcp' for cell 'base_mb_i/axi_iic_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.dcp' for cell 'base_mb_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.dcp' for cell 'base_mb_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.dcp' for cell 'base_mb_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.dcp' for cell 'base_mb_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.dcp' for cell 'base_mb_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_xbar_0/base_mb_xbar_0.dcp' for cell 'base_mb_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_bram_if_cntlr_0/base_mb_dlmb_bram_if_cntlr_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_bram_if_cntlr_0/base_mb_ilmb_bram_if_cntlr_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_lmb_bram_0/base_mb_lmb_bram_0.dcp' for cell 'base_mb_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2427.613 ; gain = 631.773 ; free physical = 8326 ; free virtual = 20035
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/axi_gpio_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/axi_gpio_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/axi_gpio_0/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/axi_gpio_0/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_1_0/base_mb_axi_iic_1_0_board.xdc] for cell 'base_mb_i/axi_iic_1/U0'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_axi_iic_1_0/base_mb_axi_iic_1_0_board.xdc] for cell 'base_mb_i/axi_iic_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'base_mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_test/microblaze_test.srcs/sources_1/bd/base_mb/ip/base_mb_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 150 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 84 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 2428.625 ; gain = 1176.527 ; free physical = 8417 ; free virtual = 20095
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2500.648 ; gain = 64.031 ; free physical = 8406 ; free virtual = 20084
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fe214e5f

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2500.648 ; gain = 0.000 ; free physical = 8410 ; free virtual = 20088
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: f351bbfe

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2500.648 ; gain = 0.000 ; free physical = 8409 ; free virtual = 20087
INFO: [Opt 31-389] Phase Constant propagation created 169 cells and removed 409 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1530046c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2500.648 ; gain = 0.000 ; free physical = 8408 ; free virtual = 20087
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 619 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1530046c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2500.648 ; gain = 0.000 ; free physical = 8408 ; free virtual = 20087
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1530046c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2500.648 ; gain = 0.000 ; free physical = 8408 ; free virtual = 20087
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2500.648 ; gain = 0.000 ; free physical = 8408 ; free virtual = 20087
Ending Logic Optimization Task | Checksum: 1530046c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2500.648 ; gain = 0.000 ; free physical = 8408 ; free virtual = 20087

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 148c4fdaa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8395 ; free virtual = 20080
Ending Power Optimization Task | Checksum: 148c4fdaa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2754.742 ; gain = 254.094 ; free physical = 8399 ; free virtual = 20085
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8388 ; free virtual = 20081
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1/base_mb_wrapper_opt.dcp' has been generated.
Command: report_drc -file base_mb_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1/base_mb_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8378 ; free virtual = 20069
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12c6336a5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8378 ; free virtual = 20069
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8381 ; free virtual = 20072

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 145e7b48c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8353 ; free virtual = 20050

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 202aad4fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8352 ; free virtual = 20051

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 202aad4fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8352 ; free virtual = 20051
Phase 1 Placer Initialization | Checksum: 202aad4fd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8352 ; free virtual = 20051

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c290420d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8292 ; free virtual = 19993

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c290420d

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8292 ; free virtual = 19993

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16b44cd0a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8283 ; free virtual = 19984

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14053ba7b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8286 ; free virtual = 19987

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19f7386b3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8286 ; free virtual = 19987

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a0281baa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8286 ; free virtual = 19987

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 175595864

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8277 ; free virtual = 19978

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d9089213

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8277 ; free virtual = 19978

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d9089213

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8277 ; free virtual = 19978
Phase 3 Detail Placement | Checksum: 1d9089213

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8277 ; free virtual = 19978

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a19263aa

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a19263aa

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8246 ; free virtual = 19947
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.041. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 140606c9e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8246 ; free virtual = 19947
Phase 4.1 Post Commit Optimization | Checksum: 140606c9e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8246 ; free virtual = 19947

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 140606c9e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8258 ; free virtual = 19960

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 140606c9e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8258 ; free virtual = 19960

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 192d3f5f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8258 ; free virtual = 19960
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 192d3f5f6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8258 ; free virtual = 19960
Ending Placer Task | Checksum: 124760951

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8326 ; free virtual = 20028
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8326 ; free virtual = 20028
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8312 ; free virtual = 20028
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1/base_mb_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8286 ; free virtual = 19993
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8319 ; free virtual = 20026
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2754.742 ; gain = 0.000 ; free physical = 8320 ; free virtual = 20027
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c5935c70 ConstDB: 0 ShapeSum: 5ee2ace1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 80d96a86

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2938.801 ; gain = 184.059 ; free physical = 7959 ; free virtual = 19667

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 80d96a86

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2938.801 ; gain = 184.059 ; free physical = 7976 ; free virtual = 19685

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 80d96a86

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2940.977 ; gain = 186.234 ; free physical = 7922 ; free virtual = 19632

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 80d96a86

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 2940.977 ; gain = 186.234 ; free physical = 7922 ; free virtual = 19632
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 169830e2f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7907 ; free virtual = 19616
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.011  | TNS=0.000  | WHS=-0.267 | THS=-186.010|

Phase 2 Router Initialization | Checksum: 1026aa7af

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7903 ; free virtual = 19613

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12313c48d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7893 ; free virtual = 19603

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.813  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13f88cc7a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7891 ; free virtual = 19601
Phase 4 Rip-up And Reroute | Checksum: 13f88cc7a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7891 ; free virtual = 19601

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13f88cc7a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7891 ; free virtual = 19601

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13f88cc7a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7891 ; free virtual = 19601
Phase 5 Delay and Skew Optimization | Checksum: 13f88cc7a

Time (s): cpu = 00:01:01 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7891 ; free virtual = 19601

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d3536ef2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7891 ; free virtual = 19601
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.903  | TNS=0.000  | WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d3536ef2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7891 ; free virtual = 19601
Phase 6 Post Hold Fix | Checksum: 1d3536ef2

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7891 ; free virtual = 19601

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0988531 %
  Global Horizontal Routing Utilization  = 0.118866 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14002c007

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7895 ; free virtual = 19605

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14002c007

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7893 ; free virtual = 19603

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 165b8018f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7893 ; free virtual = 19603

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.903  | TNS=0.000  | WHS=0.083  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 165b8018f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7896 ; free virtual = 19606
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7970 ; free virtual = 19680

Routing Is Done.
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:35 . Memory (MB): peak = 3027.688 ; gain = 272.945 ; free physical = 7970 ; free virtual = 19680
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3027.688 ; gain = 0.000 ; free physical = 7953 ; free virtual = 19680
INFO: [Common 17-1381] The checkpoint '/afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1/base_mb_wrapper_routed.dcp' has been generated.
Command: report_drc -file base_mb_wrapper_drc_routed.rpt -pb base_mb_wrapper_drc_routed.pb -rpx base_mb_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1/base_mb_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file base_mb_wrapper_methodology_drc_routed.rpt -rpx base_mb_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /afs/ece.cmu.edu/usr/apinson/Documents/500/vivado/microblaze_HDMI_test/microblaze_HDMI_test.runs/impl_1/base_mb_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file base_mb_wrapper_power_routed.rpt -pb base_mb_wrapper_power_summary_routed.pb -rpx base_mb_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 16:17:25 2017...
