/home/diego/EDA/Synopsys/bin/c_ver  -prodtype  synplify_premier  -dw  -useclone -ui  -I /home/diego/Templates/SystemVerilog_book/state_machine_with_package  -I /home/diego/EDA/Synopsys/lib  -sysv  -verification_mode 0 -infer_seqShift -primux -fixsmult -dspmac  -nram -divnmod -fast_synthesis 0   -devicelib  /home/diego/EDA/Synopsys/lib/altera/altera.v  -devicelib  /home/diego/EDA/Synopsys/lib/altera/quartus_II121/cycloneive.v  -devicelib  /home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_mf.v  -devicelib  /home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_lpm.v  -devicelib  /home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_primitives.v  -dmgen  /home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/dm  -auto_infer_blackbox 0 -ll 2000   -proto -ui -fid2 -ram -sharing on     -autosm -D_MULTIPLE_FILE_COMPILATION_UNIT_ -lib work -fsysv /home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv  -log  /home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntax.log 
rc:2 success:0
/home/diego/EDA/Synopsys/lib/altera/altera.v|i|1361857662|761
/home/diego/EDA/Synopsys/lib/altera/quartus_II121/cycloneive.v|i|1361857689|31297
/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_mf.v|i|1361857689|203770
/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_lpm.v|i|1361857689|14393
/home/diego/EDA/Synopsys/lib/altera/quartus_II121/altera_primitives.v|i|1361857689|7912
-fsysv|i|0|0
/home/diego/Templates/SystemVerilog_book/state_machine_with_package/sm_motor.sv|i|1416795071|1175
/home/diego/Templates/SystemVerilog_book/state_machine_with_package/rev_1/syntax.log|o|1416795198|166
/home/diego/EDA/Synopsys/bin/c_ver|i|1361857614|365
/home/diego/EDA/Synopsys/linux/c_ver|i|1362117614|4921244
/home/diego/EDA/Synopsys/linux_a_64/c_ver|i|1362117641|7060864
