#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Nov 15 10:41:33 2023
# Process ID: 52708
# Current directory: S:/univer/sem2_1/digital_experiment/exp_7/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31180 S:\univer\sem2_1\digital_experiment\exp_7\project_1\project_1.xpr
# Log file: S:/univer/sem2_1/digital_experiment/exp_7/project_1/vivado.log
# Journal file: S:/univer/sem2_1/digital_experiment/exp_7/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
set_property top men32b_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'men32b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj men32b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_7/lab7/men32b_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module men32b_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot men32b_tb_behav xil_defaultlib.men32b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot men32b_tb_behav xil_defaultlib.men32b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <mem32b> not found while processing module instance <u_ram_top> [S:/univer/sem2_1/digital_experiment/exp_7/lab7/men32b_tb.v:12]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'men32b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj men32b_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_7/lab7/mem32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem32b
INFO: [VRFC 10-2263] Analyzing Verilog file "S:/univer/sem2_1/digital_experiment/exp_7/lab7/mem8b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem8b
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot men32b_tb_behav xil_defaultlib.men32b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot men32b_tb_behav xil_defaultlib.men32b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'BTNC' is not connected on this instance [S:/univer/sem2_1/digital_experiment/exp_7/lab7/men32b_tb.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem8b
Compiling module xil_defaultlib.mem32b
Compiling module xil_defaultlib.men32b_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot men32b_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/men32b_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 15 10:49:36 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.277 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "men32b_tb_behav -key {Behavioral:sim_1:Functional:men32b_tb} -tclbatch {men32b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source men32b_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
=============================
Test Begin
                  70 Data Memory read/writer error. MemOp=0,we=0,addr=00f0,DataOut=00000067,Temp=01234567
                 110 Data Memory read/writer error. MemOp=2,we=0,addr=00f0,DataOut=00000067,Temp=00004567
                 150 Data Memory read/writer error. MemOp=5,we=0,addr=00f4,DataOut=0000cdef,Temp=ffffffef
                 170 Data Memory read/writer error. MemOp=0,we=0,addr=00f4,DataOut=ffffffef,Temp=012345ef
                 190 Data Memory read/writer error. MemOp=1,we=0,addr=00f4,DataOut=ffffcdef,Temp=000000ef
                 210 Data Memory read/writer error. MemOp=2,we=0,addr=00f4,DataOut=89abcdef,Temp=000045ef
                 250 Data Memory read/writer error. MemOp=6,we=0,addr=00f8,DataOut=89abcdef,Temp=ffffcdef
                 270 Data Memory read/writer error. MemOp=0,we=0,addr=00f8,DataOut=ffffffef,Temp=0123cdef
                 290 Data Memory read/writer error. MemOp=1,we=0,addr=00f8,DataOut=ffffcdef,Temp=000000ef
                 310 Data Memory read/writer error. MemOp=2,we=0,addr=00f8,DataOut=89abcdef,Temp=0000cdef
TEST Done. Errors=         10
$finish called at time : 330 ns : File "S:/univer/sem2_1/digital_experiment/exp_7/lab7/men32b_tb.v" Line 149
INFO: [USF-XSim-96] XSim completed. Design snapshot 'men32b_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1005.277 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 14
[Wed Nov 15 10:50:42 2023] Launched synth_1...
Run output will be captured here: S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1575.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [S:/univer/sem2_1/digital_experiment/exp_7/lab7/mem32b_top.xdc]
Finished Parsing XDC File [S:/univer/sem2_1/digital_experiment/exp_7/lab7/mem32b_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1575.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM16X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 22 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1575.609 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'men32b_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj men32b_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot men32b_tb_behav xil_defaultlib.men32b_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot men32b_tb_behav xil_defaultlib.men32b_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'BTNC' is not connected on this instance [S:/univer/sem2_1/digital_experiment/exp_7/lab7/men32b_tb.v:12]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "men32b_tb_behav -key {Behavioral:sim_1:Functional:men32b_tb} -tclbatch {men32b_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source men32b_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top cache_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top cache [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache.xdc]
set_property is_enabled false [get_files  S:/univer/sem2_1/digital_experiment/exp_7/lab7/mem32b_top.xdc]
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cache_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cache_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 59a20b5263f942bb8472e6ee55730bc7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cache_tb_behav -key {Behavioral:sim_1:Functional:cache_tb} -tclbatch {cache_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source cache_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
=========================================================
Test begin!
=========================================================
Test index           0
The data written is 2223298057 and the data read is 2223298057
The data written is 1189058957 and the data read is 1189058957
The data written is   15983361 and the data read is   15983361
The data written is  512609597 and the data read is  512609597
=========================================================
Test index           1
The data written is 2097015289 and the data read is 2097015289
The data written is 3574846122 and the data read is 3574846122
The data written is 2301810194 and the data read is 2301810194
The data written is 3883308750 and the data read is 3883308750
=========================================================
Test index           2
The data written is  777537884 and the data read is  777537884
The data written is 2997298789 and the data read is 2997298789
The data written is 3225100928 and the data read is 3225100928
The data written is 3469528221 and the data read is 3469528221
=========================================================
Test index           3
The data written is 2260482061 and the data read is 2260482061
The data written is 3936758485 and the data read is 3936758485
The data written is  251652381 and the data read is  251652381
The data written is   84501770 and the data read is   84501770
=========================================================
Test index           4
The data written is 2036907506 and the data read is 2036907506
The data written is 3964351704 and the data read is 3964351704
The data written is 1975848427 and the data read is 1975848427
The data written is 1460999086 and the data read is 1460999086
=========================================================
Test index           5
The data written is 2245499403 and the data read is 2245499403
The data written is  670192975 and the data read is  670192975
The data written is 3206754942 and the data read is 3206754942
The data written is 1822182361 and the data read is 1822182361
=========================================================
Test index           6
The data written is 1335973279 and the data read is 1335973279
The data written is 3687669943 and the data read is 3687669943
The data written is 2915811419 and the data read is 2915811419
The data written is 3894623952 and the data read is 3894623952
=========================================================
Test index           7
The data written is 1260466070 and the data read is 1260466070
The data written is 1683484104 and the data read is 1683484104
The data written is  151837458 and the data read is  151837458
The data written is  484042553 and the data read is  484042553
=========================================================
Test end!
----PASS!!!
=========================================================
$finish called at time : 6430 ns : File "S:/univer/sem2_1/digital_experiment/exp_7/lab7/cache_tb.v" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cache_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1s
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1992.914 ; gain = 24.305
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 14
[Wed Nov 15 11:04:56 2023] Launched synth_1...
Run output will be captured here: S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 14
[Wed Nov 15 11:07:42 2023] Launched synth_1...
Run output will be captured here: S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory S:/univer/sem2_1/digital_experiment/exp_7/project_1/project_1.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 11:31:35 2023...
