C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\synwork\top_100015532TFW_comp.srs  -top  top_100015532TFW  -hdllog  D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\synlog\top_100015532TFW_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro  -nram -fixsmult -preserve_registers -divnmod   -I D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\  -I C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib   -v2001  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v  -encrypt  -pro  -dmgen  D:\git\ATE-FW-100015532\100015532TFW.Actel\synthesis\dm  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CLK_DIV.V -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\dual_port_ram.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ADC_AD7663AS.V -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\AdderDecode.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Timer_Counter.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRAKE_CONT.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\BRIDGE_CONT.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\CAN_SJA1000.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\ClkGen.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\DAC_AD8803AR.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Clock16x\Clock16x.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_decoder.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_encoder.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\manchester_ed.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_DPort\Ram2048x8_DPort.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram2048x8_TPort\Ram2048x8_TPort.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\enet_if.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x11_TPort\Ram256x11_TPort.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\smartgen\Ram256x9_DPort\Ram256x9_DPort.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\HOTLink_CY7C9689A.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\LED_CONTROL.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\MEL.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\Oscillator_Counter.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\pci_emu_target.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\RS485.v -lib work D:\git\ATE-FW-100015532\100015532TFW.Actel\hdl\top_100015532-TFW.v 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\top_100015532TFW_comp.srs -top top_100015532TFW -hdllog ..\synlog\top_100015532TFW_compiler.srr -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -nram -fixsmult -preserve_registers -divnmod -I ..\ -I C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib -v2001 -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v -encrypt -pro -dmgen ..\dm -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\hdl\CLK_DIV.V -lib work ..\..\hdl\dual_port_ram.v -lib work ..\..\hdl\ADC_AD7663AS.V -lib work ..\..\hdl\AdderDecode.v -lib work ..\..\hdl\Timer_Counter.v -lib work ..\..\hdl\BRAKE_CONT.v -lib work ..\..\hdl\BRIDGE_CONT.v -lib work ..\..\hdl\CAN_SJA1000.v -lib work ..\..\hdl\ClkGen.v -lib work ..\..\hdl\DAC_AD8803AR.v -lib work ..\..\smartgen\Clock16x\Clock16x.v -lib work ..\..\hdl\manchester_decoder.v -lib work ..\..\hdl\manchester_encoder.v -lib work ..\..\hdl\manchester_ed.v -lib work ..\..\smartgen\Ram2048x8_DPort\Ram2048x8_DPort.v -lib work ..\..\smartgen\Ram2048x8_TPort\Ram2048x8_TPort.v -lib work ..\..\hdl\enet_if.v -lib work ..\..\smartgen\Ram256x11_TPort\Ram256x11_TPort.v -lib work ..\..\smartgen\Ram256x9_DPort\Ram256x9_DPort.v -lib work ..\..\hdl\HOTLink_CY7C9689A.v -lib work ..\..\hdl\LED_CONTROL.v -lib work ..\..\hdl\MEL.v -lib work ..\..\hdl\Oscillator_Counter.v -lib work ..\..\hdl\pci_emu_target.v -lib work ..\..\hdl\RS485.v -lib work ..\..\hdl\top_100015532-TFW.v
rc:2 success:0 runtime:1
file:..\synwork\top_100015532TFW_comp.srs|io:o|time:0|size:0|exec:0|csum:
file:..\synlog\top_100015532TFW_compiler.srr|io:o|time:1575094621|size:9625|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.v|io:i|time:1508984288|size:55760|exec:0|csum:64AE7C3A692FB1B8DBD4D43CE4BE7E9F
file:..\..\hdl\CLK_DIV.V|io:i|time:1304694360|size:1268|exec:0|csum:F8A29812C29BFA304073AFF11A65237C
file:..\..\hdl\dual_port_ram.v|io:i|time:1304002794|size:2785|exec:0|csum:654D5C1A96E1DD881FA4B3382B61F0A2
file:..\..\hdl\ADC_AD7663AS.V|io:i|time:1575079398|size:11765|exec:0|csum:B519C9EE1049AC8C4061166817B15A16
file:..\..\hdl\AdderDecode.v|io:i|time:1303936120|size:8041|exec:0|csum:5171C3ACB83CC491D74CC4F94CD1564A
file:..\..\hdl\Timer_Counter.v|io:i|time:1303936214|size:1073|exec:0|csum:B05E62BBA71BC9E97E0590EDD1897803
file:..\..\hdl\BRAKE_CONT.v|io:i|time:1304631212|size:5686|exec:0|csum:D31615B4410DD8C3701D8D951FC6EFCF
file:..\..\hdl\BRIDGE_CONT.v|io:i|time:1304628826|size:7338|exec:0|csum:ECA6DB8D956E88A42098574E6A2CC9E5
file:..\..\hdl\CAN_SJA1000.v|io:i|time:1304005012|size:3932|exec:0|csum:320A46C48B59D0AFDF494FFCBACEB923
file:..\..\hdl\ClkGen.v|io:i|time:1304694310|size:5106|exec:0|csum:ED3027DF90598BFBE44743566BCBC60B
file:..\..\hdl\DAC_AD8803AR.v|io:i|time:1303944184|size:3848|exec:0|csum:706C2B3FA8B29BD744148B3A39186816
file:..\..\smartgen\Clock16x\Clock16x.v|io:i|time:1303923278|size:2561|exec:0|csum:F1DC669DC33E13E842EE8B16171434BD
file:..\..\hdl\manchester_decoder.v|io:i|time:1304008570|size:3956|exec:0|csum:48A2FC4AF9D144DB9870DC2E99B3202D
file:..\..\hdl\manchester_encoder.v|io:i|time:1303939112|size:3583|exec:0|csum:C155E8D98B176EBDBBABEC039BDF9A61
file:..\..\hdl\manchester_ed.v|io:i|time:1224829102|size:1187|exec:0|csum:EE716E335F10A48974E3F7B3CD31FDC7
file:..\..\smartgen\Ram2048x8_DPort\Ram2048x8_DPort.v|io:i|time:1304006854|size:7101|exec:0|csum:5804A308781A4892CEA00D50B163F8CA
file:..\..\smartgen\Ram2048x8_TPort\Ram2048x8_TPort.v|io:i|time:1304006640|size:6755|exec:0|csum:4E8ECD2A6B1A040F464632BC928DCCF5
file:..\..\hdl\enet_if.v|io:i|time:1304352056|size:16378|exec:0|csum:6D3BC28BDF91ECAD327604771F304656
file:..\..\smartgen\Ram256x11_TPort\Ram256x11_TPort.v|io:i|time:1304006106|size:2502|exec:0|csum:53C6F65F942755A4755D50459A34998F
file:..\..\smartgen\Ram256x9_DPort\Ram256x9_DPort.v|io:i|time:1304005776|size:3155|exec:0|csum:230BDDE3D1D4503ED4090182CED962FB
file:..\..\hdl\HOTLink_CY7C9689A.v|io:i|time:1304972562|size:18242|exec:0|csum:8F141C90354D53021D23C74EA833D8F1
file:..\..\hdl\LED_CONTROL.v|io:i|time:1303944178|size:1835|exec:0|csum:D23802C7A6F286E75B755DE191BE2C80
file:..\..\hdl\MEL.v|io:i|time:1303946168|size:6417|exec:0|csum:21CA6C193C9FBD48D0B72B9B494F46E9
file:..\..\hdl\Oscillator_Counter.v|io:i|time:1303944222|size:2765|exec:0|csum:786CB37734F4D9790DD2D0D98BFD235A
file:..\..\hdl\pci_emu_target.v|io:i|time:1304357206|size:6607|exec:0|csum:019A3564DF7017F8DD2CD3A0C2BB3003
file:..\..\hdl\RS485.v|io:i|time:1304352288|size:5670|exec:0|csum:D7FE3807888D4F578E022689C707003D
file:..\..\hdl\top_100015532-TFW.v|io:i|time:1304698312|size:25168|exec:0|csum:283A695A6490D1C9A860DB0A10A437F8
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1508986516|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1508986724|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
