#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr  6 00:26:51 2021
# Process ID: 17790
# Current directory: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream
# Command line: vivado dma_test_pynq_v2/dma_test_pynq.xpr
# Log file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/vivado.log
# Journal file: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/vivado.jou
#-----------------------------------------------------------
start_gui
open_project dma_test_pynq_v2/dma_test_pynq.xpr
INFO: [Project 1-313] Project file moved from '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/dma_test_pynq_v2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v1/myproject_prj/solution1/impl/ip', nor could it be found using path '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_float/cpp_nn_v1/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v1/myproject_prj/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_myproject_axi_0_7

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 6733.426 ; gain = 254.625 ; free physical = 163 ; free virtual = 8858
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /hier_0/axi_dma_0/M_AXIS_MM2S. Setting parameter on /hier_0/axi_dma_0/M_AXIS_MM2S failed
Adding component instance block -- CERN:hls4ml:myproject_axi:1.0 - myproject_axi_0
Successfully read diagram <design_1> from BD file </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 7003.461 ; gain = 0.000 ; free physical = 178 ; free virtual = 8638
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets hier_0/Conn1] [get_bd_intf_nets hier_0/axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets hier_0/myproject_axi_0_out_r] [get_bd_cells hier_0/myproject_axi_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_axi:1.0 hier_0/myproject_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/hier_0/myproject_axi_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hier_0/myproject_axi_0/s_axi_AXILiteS]
Slave segment </hier_0/myproject_axi_0/s_axi_AXILiteS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/in_r] [get_bd_intf_pins hier_0/axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/out_r] [get_bd_intf_pins hier_0/axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_8' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 419,757 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 4746d210c7003bc9; cache size = 419,757 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 419,757 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 419,757 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Apr  6 00:29:12 2021] Launched design_1_myproject_axi_0_8_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_8_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_8_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Apr  6 00:29:12 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 7367.832 ; gain = 116.469 ; free physical = 297 ; free virtual = 8519
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip'.
report_ip_status -name ip_status
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:myproject_axi:1.0 [get_ips  design_1_myproject_axi_0_8] -log ip_upgrade.log
Upgrading '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myproject_axi_0_8 (Myproject_axi 1.0) from revision 2104060025 to revision 2104060046
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myproject_axi_0_8] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_8' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 450,070 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 450,070 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 450,070 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 4746d210c7003bc9; cache size = 450,070 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Apr  6 00:47:54 2021] Launched design_1_myproject_axi_0_8_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_8_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_8_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Apr  6 00:47:54 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7411.809 ; gain = 43.977 ; free physical = 3791 ; free virtual = 8075
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:myproject_axi:1.0 [get_ips  design_1_myproject_axi_0_8] -log ip_upgrade.log
Upgrading '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_myproject_axi_0_8 (Myproject_axi 1.0) from revision 2104060046 to revision 2104060120
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_myproject_axi_0_8] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_8' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 480,509 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 4746d210c7003bc9; cache size = 480,509 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 480,509 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 480,509 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Apr  6 01:23:52 2021] Launched design_1_myproject_axi_0_8_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_8_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_8_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Apr  6 01:23:52 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7489.746 ; gain = 0.000 ; free physical = 2078 ; free virtual = 7719
report_ip_status -name ip_status 
open_run impl_1; report_utilization -file util.rpt -hierarchical -hierarchical_percentages
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00,25 ; elapsed = 00:00:00,26 . Memory (MB): peak = 7489.746 ; gain = 0.000 ; free physical = 4345 ; free virtual = 8408
INFO: [Netlist 29-17] Analyzing 1493 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8104.207 ; gain = 43.965 ; free physical = 3730 ; free virtual = 7793
Restored from archive | CPU: 1,800000 secs | Memory: 39,009445 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8104.207 ; gain = 43.965 ; free physical = 3730 ; free virtual = 7793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00,01 . Memory (MB): peak = 8104.207 ; gain = 0.000 ; free physical = 3733 ; free virtual = 7797
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  SRLC32E => SRL16E: 3 instances

open_run: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 8351.457 ; gain = 861.711 ; free physical = 3589 ; free virtual = 7664
/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/util.rpt
open_run impl_1; report_utilization -file util.rpt -hierarchical -hierarchical_percentages
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8351.457 ; gain = 0.000 ; free physical = 3585 ; free virtual = 7727
Restored from archive | CPU: 2,410000 secs | Memory: -3,188622 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8351.457 ; gain = 0.000 ; free physical = 3585 ; free virtual = 7727
Netlist sorting complete. Time (s): cpu = 00:00:00,02 ; elapsed = 00:00:00,01 . Memory (MB): peak = 8358.352 ; gain = 0.000 ; free physical = 3511 ; free virtual = 7651
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 8358.352 ; gain = 6.895 ; free physical = 3511 ; free virtual = 7651
/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/util.rpt
open_bd_design {/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets hier_0/s_axi_AXILiteS1_1] [get_bd_intf_nets hier_0/axi_dma_0_M_AXIS_MM2S] [get_bd_intf_nets hier_0/myproject_axi_0_out_r] [get_bd_cells hier_0/myproject_axi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:myproject_axi:1.0 hier_0/myproject_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/hier_0/myproject_axi_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hier_0/myproject_axi_0/s_axi_AXILiteS]
Slave segment </hier_0/myproject_axi_0/s_axi_AXILiteS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/in_r] [get_bd_intf_pins hier_0/axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/out_r] [get_bd_intf_pins hier_0/axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_9' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 510,947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 510,947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 4746d210c7003bc9; cache size = 510,947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 510,947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_myproject_axi_0_9, cache-ID = 3ac6b35f2604a0df; cache size = 510,947 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Apr  6 01:57:00 2021] Launched synth_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Apr  6 01:57:00 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8601.926 ; gain = 52.520 ; free physical = 3366 ; free virtual = 7589
reset_run synth_1
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip'.
report_ip_status -name ip_status
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/cpp_nn_v3/myproject_prj/solution1/impl/ip'.
delete_bd_objs [get_bd_intf_nets hier_0/s_axi_AXILiteS1_1] [get_bd_intf_nets hier_0/myproject_axi_0_out_r] [get_bd_intf_nets hier_0/axi_dma_0_M_AXIS_MM2S] [get_bd_cells hier_0/myproject_axi_0]
startgroup
create_bd_cell -type ip -vlnv CERN:hls4ml:myproject_axi:1.0 hier_0/myproject_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/hier_0/myproject_axi_0/s_axi_AXILiteS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins hier_0/myproject_axi_0/s_axi_AXILiteS]
Slave segment </hier_0/myproject_axi_0/s_axi_AXILiteS/Reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/in_r] [get_bd_intf_pins hier_0/axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins hier_0/myproject_axi_0/out_r] [get_bd_intf_pins hier_0/axi_dma_0/S_AXIS_S2MM]
regenerate_bd_layout -hierarchy [get_bd_cells hier_0]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
save_bd_design
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : </home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ui/bd_cd160b2f.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_10' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .
Exporting to file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 9c6fd2f60aa25bc1; cache size = 510,947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 4746d210c7003bc9; cache size = 510,947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 6b1e0cac19e84d1a; cache size = 510,947 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_1, cache-ID = 8d741099c6b7b707; cache size = 510,947 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue Apr  6 02:03:30 2021] Launched design_1_myproject_axi_0_10_synth_1, synth_1...
Run output will be captured here:
design_1_myproject_axi_0_10_synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/design_1_myproject_axi_0_10_synth_1/runme.log
synth_1: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/synth_1/runme.log
[Tue Apr  6 02:03:30 2021] Launched impl_1...
Run output will be captured here: /home/nicolo/cernbox/pynq_nn_axis/dma_test_pynq_stream/dma_test_pynq_v2/dma_test_pynq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8676.961 ; gain = 0.000 ; free physical = 3232 ; free virtual = 7687
