Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Verilog/MyVerilog/OrUsingMux/OrMux_Testbench_isim_beh.exe -prj D:/Verilog/MyVerilog/OrUsingMux/OrMux_Testbench_beh.prj work.OrMux_Testbench work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Verilog/MyVerilog/OrUsingMux/MuxM.v" into library work
Analyzing Verilog file "D:/Verilog/MyVerilog/OrUsingMux/OrUsingMux.v" into library work
Analyzing Verilog file "D:/Verilog/MyVerilog/OrUsingMux/OrMux_Testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/Verilog/MyVerilog/OrUsingMux/OrUsingMux.v" Line 25: Size mismatch in connection of port <A>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module MuxM(M=1)
Compiling module OrUsingMux
Compiling module OrMux_Testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable D:/Verilog/MyVerilog/OrUsingMux/OrMux_Testbench_isim_beh.exe
Fuse Memory Usage: 28068 KB
Fuse CPU Usage: 390 ms
