// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE55F23C6 Package FBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE55F23C6,
// with speed grade 6, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "CPU")
  (DATE "03/25/2020 16:14:43")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (325:325:325) (351:351:351))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (822:822:822) (849:849:849))
        (IOPATH i o (2290:2290:2290) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2037:2037:2037) (2069:2069:2069))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (554:554:554) (566:566:566))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (569:569:569) (589:589:589))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1142:1142:1142) (1202:1202:1202))
        (IOPATH i o (2255:2255:2255) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1689:1689:1689) (1783:1783:1783))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (476:476:476) (471:471:471))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1410:1410:1410) (1467:1467:1467))
        (IOPATH i o (2290:2290:2290) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (453:453:453) (454:454:454))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2676:2676:2676) (2764:2764:2764))
        (IOPATH i o (2255:2255:2255) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (550:550:550) (585:585:585))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1529:1529:1529) (1551:1551:1551))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (566:566:566) (600:600:600))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (323:323:323) (351:351:351))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\saida\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1583:1583:1583) (1630:1630:1630))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T0\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2246:2246:2246) (2218:2218:2218))
        (IOPATH i o (2272:2272:2272) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T1\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2482:2482:2482) (2547:2547:2547))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T2\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2377:2377:2377) (2336:2336:2336))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T3\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1840:1840:1840) (1856:1856:1856))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T4\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2339:2339:2339) (2271:2271:2271))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1190:1190:1190) (1258:1258:1258))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T6\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2554:2554:2554) (2492:2492:2492))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T7\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1873:1873:1873) (1936:1936:1936))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T8\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2281:2281:2281) (2275:2275:2275))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\T9\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2631:2631:2631) (2756:2756:2756))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2861:2861:2861) (2941:2941:2941))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2788:2788:2788) (2787:2787:2787))
        (IOPATH i o (3389:3389:3389) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2228:2228:2228) (2223:2223:2223))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2840:2840:2840) (2775:2775:2775))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2278:2278:2278) (2385:2385:2385))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2129:2129:2129) (2125:2125:2125))
        (IOPATH i o (2255:2255:2255) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2737:2737:2737) (2624:2624:2624))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2759:2759:2759) (2790:2790:2790))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3030:3030:3030) (3080:3080:3080))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2297:2297:2297) (2262:2262:2262))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1890:1890:1890) (1943:1943:1943))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2492:2492:2492) (2497:2497:2497))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1423:1423:1423) (1465:1465:1465))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2375:2375:2375) (2418:2418:2418))
        (IOPATH i o (3409:3409:3409) (3419:3419:3419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2147:2147:2147) (2274:2274:2274))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\acumulador\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2184:2184:2184) (2326:2326:2326))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1903:1903:1903) (1879:1879:1879))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1607:1607:1607) (1628:1628:1628))
        (IOPATH i o (2340:2340:2340) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2137:2137:2137) (2102:2102:2102))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1249:1249:1249) (1234:1234:1234))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2580:2580:2580) (2508:2508:2508))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1621:1621:1621) (1615:1615:1615))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2622:2622:2622) (2665:2665:2665))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2022:2022:2022) (2007:2007:2007))
        (IOPATH i o (2245:2245:2245) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3083:3083:3083) (3106:3106:3106))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1775:1775:1775) (1761:1761:1761))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1822:1822:1822) (1748:1748:1748))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1340:1340:1340) (1342:1342:1342))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1338:1338:1338) (1329:1329:1329))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1504:1504:1504) (1509:1509:1509))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1539:1539:1539) (1539:1539:1539))
        (IOPATH i o (2255:2255:2255) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qMEM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1756:1756:1756) (1754:1754:1754))
        (IOPATH i o (2255:2255:2255) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3590:3590:3590) (3731:3731:3731))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3316:3316:3316) (3293:3293:3293))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2223:2223:2223) (2319:2319:2319))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2499:2499:2499) (2557:2557:2557))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2763:2763:2763) (2763:2763:2763))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2258:2258:2258) (2346:2346:2346))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2309:2309:2309) (2418:2418:2418))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3637:3637:3637) (3754:3754:3754))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2274:2274:2274) (2383:2383:2383))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2209:2209:2209) (2263:2263:2263))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2544:2544:2544) (2601:2601:2601))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2740:2740:2740) (2780:2780:2780))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3045:3045:3045) (3259:3259:3259))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2143:2143:2143) (2182:2182:2182))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2701:2701:2701) (2688:2688:2688))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qREM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2706:2706:2706) (2754:2754:2754))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3120:3120:3120) (3187:3187:3187))
        (IOPATH i o (2205:2205:2205) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1983:1983:1983) (2025:2025:2025))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1831:1831:1831) (1871:1871:1871))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2324:2324:2324) (2342:2342:2342))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3520:3520:3520) (3696:3696:3696))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3376:3376:3376) (3335:3335:3335))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2789:2789:2789) (2813:2813:2813))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3105:3105:3105) (3054:3054:3054))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3424:3424:3424) (3403:3403:3403))
        (IOPATH i o (3429:3429:3429) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2961:2961:2961) (2935:2935:2935))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2800:2800:2800) (2746:2746:2746))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2822:2822:2822) (2789:2789:2789))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1856:1856:1856) (1919:1919:1919))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1766:1766:1766) (1834:1834:1834))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1826:1826:1826) (1890:1890:1890))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRDM\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2481:2481:2481) (2493:2493:2493))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2439:2439:2439) (2486:2486:2486))
        (IOPATH i o (3389:3389:3389) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1804:1804:1804) (1860:1860:1860))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2602:2602:2602) (2538:2538:2538))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1043:1043:1043) (1058:1058:1058))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3304:3304:3304) (3354:3354:3354))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2427:2427:2427) (2508:2508:2508))
        (IOPATH i o (2255:2255:2255) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2010:2010:2010) (2101:2101:2101))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1001:1001:1001) (1011:1011:1011))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (457:457:457) (462:462:462))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2007:2007:2007) (1977:1977:1977))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2470:2470:2470) (2489:2489:2489))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2811:2811:2811) (2761:2761:2761))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2516:2516:2516) (2609:2609:2609))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2626:2626:2626) (2767:2767:2767))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2665:2665:2665) (2750:2750:2750))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qRI\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (464:464:464) (474:474:474))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1170:1170:1170) (1221:1221:1221))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1435:1435:1435) (1426:1426:1426))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1472:1472:1472) (1477:1477:1477))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1576:1576:1576) (1624:1624:1624))
        (IOPATH i o (2255:2255:2255) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1598:1598:1598) (1624:1624:1624))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1252:1252:1252) (1250:1250:1250))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2021:2021:2021) (1966:1966:1966))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2212:2212:2212) (2313:2313:2313))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2330:2330:2330) (2393:2393:2393))
        (IOPATH i o (2205:2205:2205) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1636:1636:1636) (1660:1660:1660))
        (IOPATH i o (2290:2290:2290) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1454:1454:1454) (1441:1441:1441))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1737:1737:1737) (1724:1724:1724))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2280:2280:2280) (2230:2230:2230))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2153:2153:2153) (2121:2121:2121))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1666:1666:1666) (1651:1651:1651))
        (IOPATH i o (3323:3323:3323) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\qPC\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1847:1847:1847) (1869:1869:1869))
        (IOPATH i o (3429:3429:3429) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sNOP\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2470:2470:2470) (2543:2543:2543))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSTA\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1594:1594:1594) (1614:1614:1614))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sLDA\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2499:2499:2499) (2651:2651:2651))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sADD\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2963:2963:2963) (3033:3033:3033))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSUB\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1359:1359:1359) (1345:1345:1345))
        (IOPATH i o (2245:2245:2245) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sAND\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2073:2073:2073) (2048:2048:2048))
        (IOPATH i o (3333:3333:3333) (3351:3351:3351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sOR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1920:1920:1920) (1951:1951:1951))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sNOT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1851:1851:1851) (1863:1863:1863))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3102:3102:3102) (3119:3119:3119))
        (IOPATH i o (3323:3323:3323) (3341:3341:3341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2465:2465:2465) (2480:2480:2480))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sJZ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3119:3119:3119) (3236:3236:3236))
        (IOPATH i o (2290:2290:2290) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2500:2500:2500) (2503:2503:2503))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sOUT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2004:2004:2004) (2009:2009:2009))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSHR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2812:2812:2812) (2820:2820:2820))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSHL\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2256:2256:2256) (2155:2155:2155))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sHLT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1211:1211:1211) (1258:1258:1258))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sDIR\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1900:1900:1900) (1941:1941:1941))
        (IOPATH i o (2293:2293:2293) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIND\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2623:2623:2623) (2713:2713:2713))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sIM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2701:2701:2701) (2572:2572:2572))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\sSOP\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2014:2014:2014) (1998:1998:1998))
        (IOPATH i o (2285:2285:2285) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeAC\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2513:2513:2513) (2502:2502:2502))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2743:2743:2743) (2726:2726:2726))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeZ\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2513:2513:2513) (2502:2502:2502))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeRDM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2418:2418:2418) (2429:2429:2429))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeRI\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2377:2377:2377) (2336:2336:2336))
        (IOPATH i o (2330:2330:2330) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeOUT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2157:2157:2157) (2168:2168:2168))
        (IOPATH i o (2290:2290:2290) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeREM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2350:2350:2350) (2485:2485:2485))
        (IOPATH i o (2295:2295:2295) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\writeMEM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1853:1853:1853) (1889:1889:1889))
        (IOPATH i o (2320:2320:2320) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectREM\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1767:1767:1767) (1727:1727:1727))
        (IOPATH i o (2310:2310:2310) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\incrementPC\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1926:1926:1926) (1918:1918:1918))
        (IOPATH i o (2275:2275:2275) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectRDM\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2882:2882:2882) (2919:2919:2919))
        (IOPATH i o (2255:2255:2255) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\selectRDM\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2189:2189:2189) (2164:2164:2164))
        (IOPATH i o (2300:2300:2300) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2289:2289:2289) (2328:2328:2328))
        (IOPATH i o (2265:2265:2265) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1725:1725:1725) (1695:1695:1695))
        (IOPATH i o (2195:2195:2195) (2190:2190:2190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\opULA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1703:1703:1703) (1650:1650:1650))
        (IOPATH i o (2305:2305:2305) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\g5\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1630:1630:1630) (1583:1583:1583))
        (IOPATH i o (2282:2282:2282) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\clk\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (601:601:601) (743:743:743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\clk\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (131:131:131) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (581:581:581) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (569:569:569) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (571:571:571) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1555:1555:1555))
        (PORT asdata (509:509:509) (551:551:551))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (273:273:273))
        (PORT datab (1303:1303:1303) (1341:1341:1341))
        (PORT datad (224:224:224) (285:285:285))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (478:478:478))
        (PORT datad (194:194:194) (222:222:222))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1555:1555:1555))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (655:655:655))
        (PORT datab (632:632:632) (674:674:674))
        (PORT datac (244:244:244) (320:320:320))
        (PORT datad (194:194:194) (222:222:222))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t6\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1555:1555:1555))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (478:478:478))
        (PORT datab (247:247:247) (320:320:320))
        (PORT datad (189:189:189) (217:217:217))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t8\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1555:1555:1555))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (476:476:476))
        (PORT datab (249:249:249) (324:324:324))
        (PORT datac (224:224:224) (297:297:297))
        (PORT datad (192:192:192) (221:221:221))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1555:1555:1555))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (277:277:277))
        (PORT datab (258:258:258) (329:329:329))
        (PORT datad (222:222:222) (281:281:281))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (382:382:382))
        (PORT datac (414:414:414) (460:460:460))
        (PORT datad (228:228:228) (294:294:294))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t5\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1556:1556:1556))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (656:656:656))
        (PORT datab (630:630:630) (677:677:677))
        (PORT datac (245:245:245) (321:321:321))
        (PORT datad (193:193:193) (221:221:221))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (509:509:509))
        (PORT datad (388:388:388) (429:429:429))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t7\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1556:1556:1556))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1556:1556:1556))
        (PORT asdata (1381:1381:1381) (1407:1407:1407))
        (PORT ena (1721:1721:1721) (1722:1722:1722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (420:420:420))
        (PORT datab (294:294:294) (394:394:394))
        (PORT datac (258:258:258) (354:354:354))
        (PORT datad (408:408:408) (448:448:448))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (571:571:571) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[15\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2963:2963:2963) (3184:3184:3184))
        (PORT datab (1429:1429:1429) (1464:1464:1464))
        (PORT datad (1052:1052:1052) (1042:1042:1042))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[64\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1857:1857:1857) (1876:1876:1876))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1334:1334:1334))
        (PORT datab (606:606:606) (630:630:630))
        (PORT datac (585:585:585) (600:600:600))
        (PORT datad (567:567:567) (581:581:581))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (910:910:910))
        (PORT datab (1131:1131:1131) (1173:1173:1173))
        (PORT datac (775:775:775) (779:779:779))
        (PORT datad (514:514:514) (501:501:501))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (480:480:480))
        (PORT datab (252:252:252) (328:328:328))
        (PORT datad (203:203:203) (230:230:230))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (476:476:476))
        (PORT datad (233:233:233) (299:299:299))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (326:326:326))
        (PORT datab (215:215:215) (251:251:251))
        (PORT datac (581:581:581) (613:613:613))
        (PORT datad (385:385:385) (439:439:439))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t9\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1555:1555:1555))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (311:311:311))
        (PORT datab (238:238:238) (306:306:306))
        (PORT datac (400:400:400) (432:432:432))
        (PORT datad (235:235:235) (299:299:299))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (462:462:462))
        (PORT datab (389:389:389) (447:447:447))
        (PORT datac (561:561:561) (587:587:587))
        (PORT datad (569:569:569) (584:584:584))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (256:256:256))
        (PORT datac (1360:1360:1360) (1372:1372:1372))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (421:421:421))
        (PORT datab (294:294:294) (395:395:395))
        (PORT datac (244:244:244) (327:327:327))
        (PORT datad (383:383:383) (431:431:431))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (273:273:273))
        (PORT datac (1362:1362:1362) (1374:1374:1374))
        (PORT datad (306:306:306) (314:314:314))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (258:258:258))
        (PORT datac (189:189:189) (229:229:229))
        (PORT datad (199:199:199) (233:233:233))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (249:249:249))
        (PORT datab (252:252:252) (327:327:327))
        (PORT datac (183:183:183) (221:221:221))
        (PORT datad (345:345:345) (356:356:356))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1060:1060:1060) (1063:1063:1063))
        (PORT datac (1711:1711:1711) (1706:1706:1706))
        (PORT datad (800:800:800) (792:792:792))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1061:1061:1061) (1058:1058:1058))
        (PORT datac (867:867:867) (906:906:906))
        (PORT datad (799:799:799) (789:789:789))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (581:581:581) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1092:1092:1092))
        (PORT datab (3291:3291:3291) (3515:3515:3515))
        (PORT datad (817:817:817) (812:812:812))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[48\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1886:1886:1886))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1552:1552:1552))
        (PORT asdata (877:877:877) (890:890:890))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (325:325:325))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (960:960:960))
        (PORT datac (909:909:909) (930:930:930))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (428:428:428))
        (PORT datab (288:288:288) (387:387:387))
        (PORT datac (243:243:243) (327:327:327))
        (PORT datad (274:274:274) (361:361:361))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (259:259:259))
        (PORT datac (1355:1355:1355) (1366:1366:1366))
        (PORT datad (480:480:480) (468:468:468))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (443:443:443))
        (PORT datab (300:300:300) (400:400:400))
        (PORT datac (255:255:255) (354:354:354))
        (PORT datad (405:405:405) (448:448:448))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (357:357:357))
        (PORT datac (180:180:180) (215:215:215))
        (PORT datad (1371:1371:1371) (1374:1374:1374))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (462:462:462))
        (PORT datab (388:388:388) (444:444:444))
        (PORT datac (560:560:560) (587:587:587))
        (PORT datad (568:568:568) (584:584:584))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (264:264:264))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1370:1370:1370) (1373:1373:1373))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (465:465:465))
        (PORT datab (386:386:386) (443:443:443))
        (PORT datac (561:561:561) (590:590:590))
        (PORT datad (569:569:569) (586:586:586))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (206:206:206) (241:241:241))
        (PORT datac (1363:1363:1363) (1375:1375:1375))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (249:249:249))
        (PORT datab (220:220:220) (264:264:264))
        (PORT datac (181:181:181) (216:216:216))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (422:422:422))
        (PORT datab (223:223:223) (268:268:268))
        (PORT datad (327:327:327) (330:330:330))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (422:422:422))
        (PORT datab (223:223:223) (268:268:268))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (327:327:327) (330:330:330))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (961:961:961))
        (PORT datab (552:552:552) (539:539:539))
        (PORT datac (770:770:770) (748:748:748))
        (PORT datad (518:518:518) (511:511:511))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (551:551:551) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (274:274:274))
        (PORT datab (350:350:350) (362:362:362))
        (PORT datac (188:188:188) (225:225:225))
        (PORT datad (196:196:196) (229:229:229))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (365:365:365))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (616:616:616) (617:617:617))
        (PORT datad (593:593:593) (586:586:586))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1557:1557:1557))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1639:1639:1639) (1626:1626:1626))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3305:3305:3305) (3546:3546:3546))
        (PORT datab (591:591:591) (614:614:614))
        (PORT datad (817:817:817) (808:808:808))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1885:1885:1885))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1551:1551:1551))
        (PORT asdata (905:905:905) (940:940:940))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (941:941:941) (962:962:962))
        (PORT datac (899:899:899) (929:929:929))
        (PORT datad (618:618:618) (657:657:657))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (419:419:419))
        (PORT datab (629:629:629) (681:681:681))
        (PORT datac (319:319:319) (329:329:329))
        (PORT datad (324:324:324) (326:326:326))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (961:961:961))
        (PORT datab (645:645:645) (691:691:691))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[14\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (921:921:921) (962:962:962))
        (PORT datac (343:343:343) (349:349:349))
        (PORT datad (1179:1179:1179) (1243:1243:1243))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (948:948:948))
        (PORT datab (639:639:639) (690:690:690))
        (PORT datac (176:176:176) (207:207:207))
        (PORT datad (183:183:183) (207:207:207))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (835:835:835))
        (PORT datab (892:892:892) (909:909:909))
        (PORT datac (175:175:175) (206:206:206))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeREM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (PORT datab (560:560:560) (589:589:589))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (946:946:946) (956:956:956))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1166:1166:1166))
        (PORT datac (1101:1101:1101) (1140:1140:1140))
        (PORT datad (1714:1714:1714) (1766:1766:1766))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1541:1541:1541))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[13\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (929:929:929) (1002:1002:1002))
        (PORT datac (344:344:344) (351:351:351))
        (PORT datad (920:920:920) (953:953:953))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (946:946:946) (956:956:956))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (534:534:534) (566:566:566))
        (PORT datac (325:325:325) (331:331:331))
        (PORT datad (351:351:351) (372:372:372))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (1171:1171:1171) (1167:1167:1167))
        (PORT ena (1718:1718:1718) (1748:1748:1748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (1172:1172:1172) (1169:1169:1169))
        (PORT ena (1718:1718:1718) (1748:1748:1748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (885:885:885) (881:881:881))
        (PORT ena (1718:1718:1718) (1748:1748:1748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode870w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (396:396:396))
        (PORT datab (279:279:279) (373:373:373))
        (PORT datac (258:258:258) (346:346:346))
        (PORT datad (354:354:354) (360:360:360))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (627:627:627) (625:625:625))
        (PORT ena (946:946:946) (956:956:956))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (233:233:233))
        (PORT datad (355:355:355) (372:372:372))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (638:638:638) (649:649:649))
        (PORT ena (946:946:946) (956:956:956))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (PORT datad (351:351:351) (374:374:374))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addrstall_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (637:637:637) (640:640:640))
        (PORT ena (946:946:946) (956:956:956))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (202:202:202) (236:236:236))
        (PORT datad (352:352:352) (371:371:371))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode962w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (296:296:296))
        (PORT datac (198:198:198) (252:252:252))
        (PORT datad (202:202:202) (240:240:240))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (687:687:687))
        (PORT datab (668:668:668) (695:695:695))
        (PORT datad (1141:1141:1141) (1140:1140:1140))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (535:535:535) (537:537:537))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2010:2010:2010) (2019:2019:2019))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (551:551:551) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (571:571:571) (713:713:713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1594:1594:1594))
        (PORT datab (3253:3253:3253) (3480:3480:3480))
        (PORT datad (973:973:973) (950:950:950))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1883:1883:1883))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1883:1883:1883))
        (PORT asdata (1468:1468:1468) (1469:1469:1469))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode880w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (395:395:395))
        (PORT datab (279:279:279) (373:373:373))
        (PORT datac (258:258:258) (346:346:346))
        (PORT datad (354:354:354) (360:360:360))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode973w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (297:297:297))
        (PORT datac (197:197:197) (247:247:247))
        (PORT datad (199:199:199) (234:234:234))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[2\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (648:648:648) (690:690:690))
        (PORT datac (935:935:935) (975:975:975))
        (PORT datad (1112:1112:1112) (1089:1089:1089))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1156:1156:1156))
        (PORT datab (615:615:615) (609:609:609))
        (PORT datac (557:557:557) (572:572:572))
        (PORT datad (600:600:600) (599:599:599))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1105:1105:1105))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (553:553:553) (570:570:570))
        (PORT datad (598:598:598) (596:596:596))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (605:605:605))
        (PORT datab (1139:1139:1139) (1148:1148:1148))
        (PORT datac (585:585:585) (582:582:582))
        (PORT datad (599:599:599) (598:598:598))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (893:893:893))
        (PORT datab (615:615:615) (609:609:609))
        (PORT datac (556:556:556) (572:572:572))
        (PORT datad (599:599:599) (598:598:598))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (600:600:600))
        (PORT datab (580:580:580) (563:563:563))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1021:1021:1021) (1087:1087:1087))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (647:647:647))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (780:780:780))
        (PORT datab (182:182:182) (213:213:213))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (646:646:646))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (559:559:559) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1041:1041:1041))
        (PORT datab (3278:3278:3278) (3568:3568:3568))
        (PORT datad (819:819:819) (808:808:808))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1886:1886:1886))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1552:1552:1552))
        (PORT asdata (901:901:901) (925:925:925))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (698:698:698))
        (PORT datab (644:644:644) (699:699:699))
        (PORT datad (1111:1111:1111) (1092:1092:1092))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1332:1332:1332))
        (PORT datab (562:562:562) (587:587:587))
        (PORT datac (383:383:383) (413:413:413))
        (PORT datad (349:349:349) (366:366:366))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (688:688:688))
        (PORT datab (903:903:903) (909:909:909))
        (PORT datac (386:386:386) (410:410:410))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (589:589:589))
        (PORT datab (824:824:824) (858:858:858))
        (PORT datac (554:554:554) (571:571:571))
        (PORT datad (596:596:596) (599:599:599))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (396:396:396))
        (PORT datab (865:865:865) (876:876:876))
        (PORT datac (540:540:540) (527:527:527))
        (PORT datad (524:524:524) (530:530:530))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (516:516:516))
        (PORT datab (602:602:602) (629:629:629))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (241:241:241) (311:311:311))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (600:600:600))
        (PORT datab (579:579:579) (571:571:571))
        (PORT datac (520:520:520) (507:507:507))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (601:601:601))
        (PORT datab (829:829:829) (860:860:860))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1557:1557:1557))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1996:1996:1996) (1970:1970:1970))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (551:551:551) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[5\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (987:987:987))
        (PORT datab (3349:3349:3349) (3600:3600:3600))
        (PORT datad (818:818:818) (808:808:808))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1885:1885:1885))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1551:1551:1551))
        (PORT asdata (909:909:909) (934:934:934))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (676:676:676))
        (PORT datab (923:923:923) (949:949:949))
        (PORT datad (1398:1398:1398) (1395:1395:1395))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (560:560:560) (561:561:561))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[7\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (927:927:927))
        (PORT datab (684:684:684) (711:711:711))
        (PORT datad (1112:1112:1112) (1089:1089:1089))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\REM\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (343:343:343))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[8\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (691:691:691))
        (PORT datab (1077:1077:1077) (1077:1077:1077))
        (PORT datad (1403:1403:1403) (1397:1397:1397))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (665:665:665))
        (PORT datac (626:626:626) (657:657:657))
        (PORT datad (1403:1403:1403) (1397:1397:1397))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[10\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1039:1039:1039) (1057:1057:1057))
        (PORT datac (619:619:619) (645:645:645))
        (PORT datad (1396:1396:1396) (1390:1390:1390))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[11\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (623:623:623) (665:665:665))
        (PORT datac (852:852:852) (872:872:872))
        (PORT datad (1111:1111:1111) (1092:1092:1092))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[12\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (741:741:741))
        (PORT datab (659:659:659) (687:687:687))
        (PORT datad (1397:1397:1397) (1390:1390:1390))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1750:1750:1750))
        (PORT clk (1809:1809:1809) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1760:1760:1760))
        (PORT d[1] (2034:2034:2034) (2102:2102:2102))
        (PORT d[2] (2879:2879:2879) (3007:3007:3007))
        (PORT d[3] (1942:1942:1942) (1990:1990:1990))
        (PORT d[4] (3579:3579:3579) (3648:3648:3648))
        (PORT d[5] (1975:1975:1975) (2017:2017:2017))
        (PORT d[6] (2405:2405:2405) (2454:2454:2454))
        (PORT d[7] (3492:3492:3492) (3653:3653:3653))
        (PORT d[8] (2521:2521:2521) (2710:2710:2710))
        (PORT d[9] (2181:2181:2181) (2197:2197:2197))
        (PORT d[10] (1738:1738:1738) (1794:1794:1794))
        (PORT d[11] (4109:4109:4109) (4282:4282:4282))
        (PORT d[12] (3193:3193:3193) (3426:3426:3426))
        (PORT clk (1806:1806:1806) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1410:1410:1410))
        (PORT clk (1806:1806:1806) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1842:1842:1842))
        (PORT d[0] (1903:1903:1903) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1621:1621:1621))
        (PORT d[1] (1692:1692:1692) (1726:1726:1726))
        (PORT d[2] (1693:1693:1693) (1749:1749:1749))
        (PORT d[3] (1535:1535:1535) (1606:1606:1606))
        (PORT d[4] (1497:1497:1497) (1565:1565:1565))
        (PORT d[5] (1757:1757:1757) (1810:1810:1810))
        (PORT d[6] (1292:1292:1292) (1358:1358:1358))
        (PORT d[7] (1768:1768:1768) (1808:1808:1808))
        (PORT d[8] (1990:1990:1990) (2060:2060:2060))
        (PORT d[9] (1801:1801:1801) (1880:1880:1880))
        (PORT d[10] (1760:1760:1760) (1813:1813:1813))
        (PORT d[11] (1658:1658:1658) (1662:1662:1662))
        (PORT d[12] (1741:1741:1741) (1770:1770:1770))
        (PORT clk (1773:1773:1773) (1776:1776:1776))
        (PORT stall (2954:2954:2954) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1776:1776:1776))
        (PORT d[0] (1347:1347:1347) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1952:1952:1952))
        (PORT clk (1818:1818:1818) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2919:2919:2919))
        (PORT d[1] (1676:1676:1676) (1820:1820:1820))
        (PORT d[2] (3011:3011:3011) (3196:3196:3196))
        (PORT d[3] (4215:4215:4215) (4371:4371:4371))
        (PORT d[4] (1261:1261:1261) (1351:1351:1351))
        (PORT d[5] (2706:2706:2706) (2834:2834:2834))
        (PORT d[6] (2963:2963:2963) (3030:3030:3030))
        (PORT d[7] (4028:4028:4028) (4175:4175:4175))
        (PORT d[8] (1627:1627:1627) (1758:1758:1758))
        (PORT d[9] (3142:3142:3142) (3250:3250:3250))
        (PORT d[10] (2953:2953:2953) (3119:3119:3119))
        (PORT d[11] (3751:3751:3751) (3966:3966:3966))
        (PORT d[12] (2316:2316:2316) (2482:2482:2482))
        (PORT clk (1815:1815:1815) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1478:1478:1478) (1435:1435:1435))
        (PORT clk (1815:1815:1815) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1853:1853:1853))
        (PORT d[0] (1934:1934:1934) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1516:1516:1516))
        (PORT d[1] (1979:1979:1979) (1990:1990:1990))
        (PORT d[2] (1509:1509:1509) (1558:1558:1558))
        (PORT d[3] (2155:2155:2155) (2231:2231:2231))
        (PORT d[4] (2069:2069:2069) (2140:2140:2140))
        (PORT d[5] (1962:1962:1962) (2004:2004:2004))
        (PORT d[6] (1674:1674:1674) (1707:1707:1707))
        (PORT d[7] (1975:1975:1975) (1991:1991:1991))
        (PORT d[8] (1836:1836:1836) (1923:1923:1923))
        (PORT d[9] (1851:1851:1851) (1923:1923:1923))
        (PORT d[10] (1328:1328:1328) (1397:1397:1397))
        (PORT d[11] (1955:1955:1955) (2074:2074:2074))
        (PORT d[12] (1763:1763:1763) (1813:1813:1813))
        (PORT clk (1782:1782:1782) (1787:1787:1787))
        (PORT stall (2703:2703:2703) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1787:1787:1787))
        (PORT d[0] (1272:1272:1272) (1228:1228:1228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (823:823:823))
        (PORT datab (687:687:687) (777:777:777))
        (PORT datac (1360:1360:1360) (1341:1341:1341))
        (PORT datad (1456:1456:1456) (1474:1474:1474))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode823w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (389:389:389))
        (PORT datab (283:283:283) (371:371:371))
        (PORT datad (352:352:352) (357:357:357))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode911w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (279:279:279))
        (PORT datac (199:199:199) (254:254:254))
        (PORT datad (208:208:208) (242:242:242))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1451:1451:1451))
        (PORT clk (1811:1811:1811) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1993:1993:1993))
        (PORT d[1] (2836:2836:2836) (2990:2990:2990))
        (PORT d[2] (1800:1800:1800) (1898:1898:1898))
        (PORT d[3] (2326:2326:2326) (2349:2349:2349))
        (PORT d[4] (3115:3115:3115) (3299:3299:3299))
        (PORT d[5] (1699:1699:1699) (1672:1672:1672))
        (PORT d[6] (2785:2785:2785) (2876:2876:2876))
        (PORT d[7] (2318:2318:2318) (2330:2330:2330))
        (PORT d[8] (1922:1922:1922) (2055:2055:2055))
        (PORT d[9] (2577:2577:2577) (2684:2684:2684))
        (PORT d[10] (3535:3535:3535) (3739:3739:3739))
        (PORT d[11] (2397:2397:2397) (2479:2479:2479))
        (PORT d[12] (3432:3432:3432) (3655:3655:3655))
        (PORT clk (1808:1808:1808) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1479:1479:1479))
        (PORT clk (1808:1808:1808) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1843:1843:1843))
        (PORT d[0] (2207:2207:2207) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1844:1844:1844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1702:1702:1702))
        (PORT d[1] (1335:1335:1335) (1433:1433:1433))
        (PORT d[2] (1744:1744:1744) (1722:1722:1722))
        (PORT d[3] (1712:1712:1712) (1762:1762:1762))
        (PORT d[4] (1614:1614:1614) (1681:1681:1681))
        (PORT d[5] (1724:1724:1724) (1706:1706:1706))
        (PORT d[6] (1527:1527:1527) (1611:1611:1611))
        (PORT d[7] (1804:1804:1804) (1876:1876:1876))
        (PORT d[8] (1865:1865:1865) (1974:1974:1974))
        (PORT d[9] (1644:1644:1644) (1655:1655:1655))
        (PORT d[10] (1236:1236:1236) (1283:1283:1283))
        (PORT d[11] (1944:1944:1944) (2062:2062:2062))
        (PORT d[12] (1617:1617:1617) (1600:1600:1600))
        (PORT clk (1775:1775:1775) (1777:1777:1777))
        (PORT stall (2310:2310:2310) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1777:1777:1777))
        (PORT d[0] (1318:1318:1318) (1298:1298:1298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode840w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (390:390:390))
        (PORT datab (274:274:274) (366:366:366))
        (PORT datac (253:253:253) (341:341:341))
        (PORT datad (351:351:351) (357:357:357))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode929w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (276:276:276))
        (PORT datac (204:204:204) (260:260:260))
        (PORT datad (202:202:202) (236:236:236))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2401:2401:2401))
        (PORT clk (1818:1818:1818) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2929:2929:2929))
        (PORT d[1] (1886:1886:1886) (2023:2023:2023))
        (PORT d[2] (3042:3042:3042) (3232:3232:3232))
        (PORT d[3] (3448:3448:3448) (3627:3627:3627))
        (PORT d[4] (1532:1532:1532) (1604:1604:1604))
        (PORT d[5] (2389:2389:2389) (2501:2501:2501))
        (PORT d[6] (2722:2722:2722) (2802:2802:2802))
        (PORT d[7] (4031:4031:4031) (4171:4171:4171))
        (PORT d[8] (1905:1905:1905) (2037:2037:2037))
        (PORT d[9] (3141:3141:3141) (3249:3249:3249))
        (PORT d[10] (2609:2609:2609) (2736:2736:2736))
        (PORT d[11] (3729:3729:3729) (3930:3930:3930))
        (PORT d[12] (2588:2588:2588) (2766:2766:2766))
        (PORT clk (1815:1815:1815) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1813:1813:1813))
        (PORT clk (1815:1815:1815) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1850:1850:1850))
        (PORT d[0] (2247:2247:2247) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1451:1451:1451))
        (PORT d[1] (1967:1967:1967) (1981:1981:1981))
        (PORT d[2] (1788:1788:1788) (1838:1838:1838))
        (PORT d[3] (2137:2137:2137) (2233:2233:2233))
        (PORT d[4] (2078:2078:2078) (2155:2155:2155))
        (PORT d[5] (1957:1957:1957) (1997:1997:1997))
        (PORT d[6] (1670:1670:1670) (1701:1701:1701))
        (PORT d[7] (1944:1944:1944) (1946:1946:1946))
        (PORT d[8] (1866:1866:1866) (1965:1965:1965))
        (PORT d[9] (1740:1740:1740) (1797:1797:1797))
        (PORT d[10] (1327:1327:1327) (1391:1391:1391))
        (PORT d[11] (1963:1963:1963) (2095:2095:2095))
        (PORT d[12] (1502:1502:1502) (1548:1548:1548))
        (PORT clk (1782:1782:1782) (1784:1784:1784))
        (PORT stall (2476:2476:2476) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1784:1784:1784))
        (PORT d[0] (1100:1100:1100) (1102:1102:1102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (820:820:820))
        (PORT datab (683:683:683) (771:771:771))
        (PORT datac (1306:1306:1306) (1223:1223:1223))
        (PORT datad (1124:1124:1124) (1167:1167:1167))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode860w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (390:390:390))
        (PORT datab (276:276:276) (365:365:365))
        (PORT datac (255:255:255) (339:339:339))
        (PORT datad (353:353:353) (357:357:357))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode951w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (288:288:288))
        (PORT datac (199:199:199) (250:250:250))
        (PORT datad (208:208:208) (243:243:243))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (750:750:750) (773:773:773))
        (PORT clk (1824:1824:1824) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1221:1221:1221))
        (PORT d[1] (1619:1619:1619) (1717:1717:1717))
        (PORT d[2] (2908:2908:2908) (3044:3044:3044))
        (PORT d[3] (3300:3300:3300) (3416:3416:3416))
        (PORT d[4] (2315:2315:2315) (2489:2489:2489))
        (PORT d[5] (3262:3262:3262) (3364:3364:3364))
        (PORT d[6] (2407:2407:2407) (2474:2474:2474))
        (PORT d[7] (999:999:999) (1057:1057:1057))
        (PORT d[8] (954:954:954) (989:989:989))
        (PORT d[9] (935:935:935) (985:985:985))
        (PORT d[10] (964:964:964) (1014:1014:1014))
        (PORT d[11] (914:914:914) (952:952:952))
        (PORT d[12] (2204:2204:2204) (2337:2337:2337))
        (PORT clk (1821:1821:1821) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (982:982:982))
        (PORT clk (1821:1821:1821) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1855:1855:1855))
        (PORT d[0] (1520:1520:1520) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1856:1856:1856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1856:1856:1856))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (902:902:902))
        (PORT d[1] (1114:1114:1114) (1111:1111:1111))
        (PORT d[2] (895:895:895) (896:896:896))
        (PORT d[3] (1118:1118:1118) (1125:1125:1125))
        (PORT d[4] (695:695:695) (728:728:728))
        (PORT d[5] (980:980:980) (1009:1009:1009))
        (PORT d[6] (1173:1173:1173) (1180:1180:1180))
        (PORT d[7] (993:993:993) (1028:1028:1028))
        (PORT d[8] (960:960:960) (993:993:993))
        (PORT d[9] (1189:1189:1189) (1196:1196:1196))
        (PORT d[10] (983:983:983) (1013:1013:1013))
        (PORT d[11] (1215:1215:1215) (1240:1240:1240))
        (PORT d[12] (905:905:905) (921:921:921))
        (PORT clk (1788:1788:1788) (1789:1789:1789))
        (PORT stall (1978:1978:1978) (1999:1999:1999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1789:1789:1789))
        (PORT d[0] (709:709:709) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1790:1790:1790))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode850w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (443:443:443))
        (PORT datab (286:286:286) (372:372:372))
        (PORT datad (350:350:350) (359:359:359))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode940w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (292:292:292))
        (PORT datac (198:198:198) (250:250:250))
        (PORT datad (207:207:207) (241:241:241))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2410:2410:2410))
        (PORT clk (1814:1814:1814) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3150:3150:3150))
        (PORT d[1] (1935:1935:1935) (2079:2079:2079))
        (PORT d[2] (2797:2797:2797) (2992:2992:2992))
        (PORT d[3] (3713:3713:3713) (3871:3871:3871))
        (PORT d[4] (1518:1518:1518) (1575:1575:1575))
        (PORT d[5] (2249:2249:2249) (2331:2331:2331))
        (PORT d[6] (2711:2711:2711) (2780:2780:2780))
        (PORT d[7] (4273:4273:4273) (4432:4432:4432))
        (PORT d[8] (2138:2138:2138) (2280:2280:2280))
        (PORT d[9] (2870:2870:2870) (2973:2973:2973))
        (PORT d[10] (2609:2609:2609) (2759:2759:2759))
        (PORT d[11] (3753:3753:3753) (3947:3947:3947))
        (PORT d[12] (3478:3478:3478) (3720:3720:3720))
        (PORT clk (1811:1811:1811) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1751:1751:1751))
        (PORT clk (1811:1811:1811) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1844:1844:1844))
        (PORT d[0] (2208:2208:2208) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1541:1541:1541))
        (PORT d[1] (1934:1934:1934) (1965:1965:1965))
        (PORT d[2] (1469:1469:1469) (1484:1484:1484))
        (PORT d[3] (1829:1829:1829) (1891:1891:1891))
        (PORT d[4] (2134:2134:2134) (2243:2243:2243))
        (PORT d[5] (1937:1937:1937) (1967:1967:1967))
        (PORT d[6] (1650:1650:1650) (1664:1664:1664))
        (PORT d[7] (1666:1666:1666) (1659:1659:1659))
        (PORT d[8] (2063:2063:2063) (2125:2125:2125))
        (PORT d[9] (1838:1838:1838) (1910:1910:1910))
        (PORT d[10] (1358:1358:1358) (1422:1422:1422))
        (PORT d[11] (1759:1759:1759) (1795:1795:1795))
        (PORT d[12] (1512:1512:1512) (1570:1570:1570))
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT stall (2502:2502:2502) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT d[0] (1422:1422:1422) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (595:595:595))
        (PORT datab (686:686:686) (779:779:779))
        (PORT datac (701:701:701) (784:784:784))
        (PORT datad (1191:1191:1191) (1231:1231:1231))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1083:1083:1083) (1118:1118:1118))
        (PORT datac (154:154:154) (184:184:184))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode890w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (393:393:393))
        (PORT datab (275:275:275) (367:367:367))
        (PORT datac (257:257:257) (342:342:342))
        (PORT datad (354:354:354) (356:356:356))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode984w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (289:289:289))
        (PORT datac (199:199:199) (250:250:250))
        (PORT datad (209:209:209) (243:243:243))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2293:2293:2293))
        (PORT clk (1787:1787:1787) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3371:3371:3371))
        (PORT d[1] (2245:2245:2245) (2396:2396:2396))
        (PORT d[2] (3170:3170:3170) (3304:3304:3304))
        (PORT d[3] (2586:2586:2586) (2615:2615:2615))
        (PORT d[4] (2001:2001:2001) (2140:2140:2140))
        (PORT d[5] (2109:2109:2109) (2221:2221:2221))
        (PORT d[6] (2479:2479:2479) (2533:2533:2533))
        (PORT d[7] (3502:3502:3502) (3661:3661:3661))
        (PORT d[8] (2600:2600:2600) (2719:2719:2719))
        (PORT d[9] (2602:2602:2602) (2689:2689:2689))
        (PORT d[10] (2802:2802:2802) (2944:2944:2944))
        (PORT d[11] (3216:3216:3216) (3408:3408:3408))
        (PORT d[12] (2815:2815:2815) (3032:3032:3032))
        (PORT clk (1784:1784:1784) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2073:2073:2073))
        (PORT clk (1784:1784:1784) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1815:1815:1815))
        (PORT d[0] (2621:2621:2621) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1982:1982:1982))
        (PORT d[1] (1763:1763:1763) (1747:1747:1747))
        (PORT d[2] (2016:2016:2016) (2053:2053:2053))
        (PORT d[3] (2145:2145:2145) (2239:2239:2239))
        (PORT d[4] (1973:1973:1973) (1996:1996:1996))
        (PORT d[5] (1827:1827:1827) (1909:1909:1909))
        (PORT d[6] (1888:1888:1888) (1981:1981:1981))
        (PORT d[7] (2032:2032:2032) (2080:2080:2080))
        (PORT d[8] (2061:2061:2061) (2131:2131:2131))
        (PORT d[9] (1819:1819:1819) (1912:1912:1912))
        (PORT d[10] (1916:1916:1916) (2005:2005:2005))
        (PORT d[11] (2097:2097:2097) (2105:2105:2105))
        (PORT d[12] (1829:1829:1829) (1908:1908:1908))
        (PORT clk (1751:1751:1751) (1749:1749:1749))
        (PORT stall (2770:2770:2770) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1749:1749:1749))
        (PORT d[0] (1507:1507:1507) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|decode2\|w_anode900w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (391:391:391))
        (PORT datab (274:274:274) (366:366:366))
        (PORT datad (351:351:351) (357:357:357))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|rden_decode_b\|w_anode995w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (274:274:274))
        (PORT datac (202:202:202) (261:261:261))
        (PORT datad (200:200:200) (234:234:234))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3001:3001:3001))
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2943:2943:2943))
        (PORT d[1] (2568:2568:2568) (2610:2610:2610))
        (PORT d[2] (2437:2437:2437) (2547:2547:2547))
        (PORT d[3] (2544:2544:2544) (2568:2568:2568))
        (PORT d[4] (2265:2265:2265) (2383:2383:2383))
        (PORT d[5] (2377:2377:2377) (2405:2405:2405))
        (PORT d[6] (3395:3395:3395) (3393:3393:3393))
        (PORT d[7] (4107:4107:4107) (4236:4236:4236))
        (PORT d[8] (2416:2416:2416) (2546:2546:2546))
        (PORT d[9] (2760:2760:2760) (2821:2821:2821))
        (PORT d[10] (2745:2745:2745) (2865:2865:2865))
        (PORT d[11] (3742:3742:3742) (3929:3929:3929))
        (PORT d[12] (2798:2798:2798) (2956:2956:2956))
        (PORT clk (1800:1800:1800) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2170:2170:2170))
        (PORT clk (1800:1800:1800) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (PORT d[0] (2600:2600:2600) (2636:2636:2636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2041:2041:2041))
        (PORT d[1] (1966:1966:1966) (2112:2112:2112))
        (PORT d[2] (1937:1937:1937) (2007:2007:2007))
        (PORT d[3] (1907:1907:1907) (2011:2011:2011))
        (PORT d[4] (2089:2089:2089) (2198:2198:2198))
        (PORT d[5] (1811:1811:1811) (1893:1893:1893))
        (PORT d[6] (1741:1741:1741) (1809:1809:1809))
        (PORT d[7] (2131:2131:2131) (2204:2204:2204))
        (PORT d[8] (2003:2003:2003) (2087:2087:2087))
        (PORT d[9] (2057:2057:2057) (2144:2144:2144))
        (PORT d[10] (1907:1907:1907) (1983:1983:1983))
        (PORT d[11] (2098:2098:2098) (2095:2095:2095))
        (PORT d[12] (1812:1812:1812) (1888:1888:1888))
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT stall (2841:2841:2841) (2756:2756:2756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT d[0] (1678:1678:1678) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a117\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (821:821:821))
        (PORT datab (685:685:685) (780:780:780))
        (PORT datac (1803:1803:1803) (1885:1885:1885))
        (PORT datad (1806:1806:1806) (1857:1857:1857))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1200:1200:1200))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (681:681:681))
        (PORT datab (220:220:220) (289:289:289))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1112:1112:1112))
        (PORT datab (1102:1102:1102) (1105:1105:1105))
        (PORT datac (590:590:590) (610:610:610))
        (PORT datad (826:826:826) (843:843:843))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1048:1048:1048))
        (PORT datab (1102:1102:1102) (1104:1104:1104))
        (PORT datac (844:844:844) (865:865:865))
        (PORT datad (1059:1059:1059) (1061:1061:1061))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (601:601:601) (633:633:633))
        (PORT datad (385:385:385) (428:428:428))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (346:346:346))
        (PORT datab (1080:1080:1080) (1088:1088:1088))
        (PORT datac (590:590:590) (608:608:608))
        (PORT datad (765:765:765) (756:756:756))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1044:1044:1044))
        (PORT datab (1097:1097:1097) (1098:1098:1098))
        (PORT datac (1062:1062:1062) (1087:1087:1087))
        (PORT datad (500:500:500) (472:472:472))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1154:1154:1154))
        (PORT datab (852:852:852) (894:894:894))
        (PORT datac (505:505:505) (493:493:493))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (560:560:560) (548:548:548))
        (PORT datac (157:157:157) (186:186:186))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1114:1114:1114))
        (PORT datab (1080:1080:1080) (1087:1087:1087))
        (PORT datac (1069:1069:1069) (1071:1071:1071))
        (PORT datad (523:523:523) (513:513:513))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (482:482:482))
        (PORT datab (290:290:290) (386:386:386))
        (PORT datac (283:283:283) (394:394:394))
        (PORT datad (278:278:278) (358:358:358))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (246:246:246))
        (PORT datac (1353:1353:1353) (1364:1364:1364))
        (PORT datad (503:503:503) (490:490:490))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (449:449:449))
        (PORT datab (285:285:285) (379:379:379))
        (PORT datac (359:359:359) (401:401:401))
        (PORT datad (406:406:406) (443:443:443))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (240:240:240))
        (PORT datac (488:488:488) (475:475:475))
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1032:1032:1032) (1034:1034:1034))
        (PORT datac (181:181:181) (216:216:216))
        (PORT datad (185:185:185) (212:212:212))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (730:730:730))
        (PORT datab (555:555:555) (542:542:542))
        (PORT datac (971:971:971) (931:931:931))
        (PORT datad (1018:1018:1018) (1011:1011:1011))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1151:1151:1151))
        (PORT datab (851:851:851) (895:895:895))
        (PORT datac (1129:1129:1129) (1208:1208:1208))
        (PORT datad (767:767:767) (759:759:759))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1153:1153:1153))
        (PORT datab (805:805:805) (793:793:793))
        (PORT datac (1261:1261:1261) (1251:1251:1251))
        (PORT datad (1119:1119:1119) (1124:1124:1124))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (217:217:217))
        (PORT datab (872:872:872) (889:889:889))
        (PORT datac (162:162:162) (197:197:197))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeRDM\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (758:758:758))
        (PORT datab (643:643:643) (686:686:686))
        (PORT datac (751:751:751) (726:726:726))
        (PORT datad (748:748:748) (734:734:734))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1552:1552:1552))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (657:657:657) (655:655:655))
        (PORT sload (1354:1354:1354) (1393:1393:1393))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (693:693:693))
        (PORT datac (610:610:610) (659:659:659))
        (PORT datad (1403:1403:1403) (1395:1395:1395))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2587:2587:2587))
        (PORT clk (1807:1807:1807) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2937:2937:2937))
        (PORT d[1] (2216:2216:2216) (2330:2330:2330))
        (PORT d[2] (1832:1832:1832) (1929:1929:1929))
        (PORT d[3] (2822:2822:2822) (2865:2865:2865))
        (PORT d[4] (2549:2549:2549) (2712:2712:2712))
        (PORT d[5] (2291:2291:2291) (2313:2313:2313))
        (PORT d[6] (2402:2402:2402) (2446:2446:2446))
        (PORT d[7] (2976:2976:2976) (3035:3035:3035))
        (PORT d[8] (1559:1559:1559) (1673:1673:1673))
        (PORT d[9] (2955:2955:2955) (3077:3077:3077))
        (PORT d[10] (4210:4210:4210) (4412:4412:4412))
        (PORT d[11] (2917:2917:2917) (2977:2977:2977))
        (PORT d[12] (2770:2770:2770) (2911:2911:2911))
        (PORT clk (1804:1804:1804) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (1981:1981:1981))
        (PORT clk (1804:1804:1804) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1835:1835:1835))
        (PORT d[0] (2446:2446:2446) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2186:2186:2186))
        (PORT d[1] (1902:1902:1902) (2000:2000:2000))
        (PORT d[2] (1815:1815:1815) (1896:1896:1896))
        (PORT d[3] (1977:1977:1977) (2052:2052:2052))
        (PORT d[4] (1914:1914:1914) (2007:2007:2007))
        (PORT d[5] (1853:1853:1853) (1961:1961:1961))
        (PORT d[6] (2081:2081:2081) (2151:2151:2151))
        (PORT d[7] (2160:2160:2160) (2249:2249:2249))
        (PORT d[8] (1964:1964:1964) (2030:2030:2030))
        (PORT d[9] (1812:1812:1812) (1873:1873:1873))
        (PORT d[10] (1816:1816:1816) (1893:1893:1893))
        (PORT d[11] (1657:1657:1657) (1770:1770:1770))
        (PORT d[12] (2011:2011:2011) (2066:2066:2066))
        (PORT clk (1771:1771:1771) (1769:1769:1769))
        (PORT stall (2082:2082:2082) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1769:1769:1769))
        (PORT d[0] (1411:1411:1411) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (3030:3030:3030))
        (PORT clk (1799:1799:1799) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3650:3650:3650) (3657:3657:3657))
        (PORT d[1] (2152:2152:2152) (2293:2293:2293))
        (PORT d[2] (3009:3009:3009) (3184:3184:3184))
        (PORT d[3] (3137:3137:3137) (3258:3258:3258))
        (PORT d[4] (2020:2020:2020) (2100:2100:2100))
        (PORT d[5] (2144:2144:2144) (2249:2249:2249))
        (PORT d[6] (2416:2416:2416) (2457:2457:2457))
        (PORT d[7] (3723:3723:3723) (3851:3851:3851))
        (PORT d[8] (2144:2144:2144) (2267:2267:2267))
        (PORT d[9] (2726:2726:2726) (2787:2787:2787))
        (PORT d[10] (2280:2280:2280) (2384:2384:2384))
        (PORT d[11] (3431:3431:3431) (3622:3622:3622))
        (PORT d[12] (2931:2931:2931) (3132:3132:3132))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1985:1985:1985))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1827:1827:1827))
        (PORT d[0] (2482:2482:2482) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2091:2091:2091))
        (PORT d[1] (2029:2029:2029) (2084:2084:2084))
        (PORT d[2] (1790:1790:1790) (1843:1843:1843))
        (PORT d[3] (2103:2103:2103) (2168:2168:2168))
        (PORT d[4] (2157:2157:2157) (2255:2255:2255))
        (PORT d[5] (1847:1847:1847) (1924:1924:1924))
        (PORT d[6] (1676:1676:1676) (1787:1787:1787))
        (PORT d[7] (2023:2023:2023) (2065:2065:2065))
        (PORT d[8] (1881:1881:1881) (1978:1978:1978))
        (PORT d[9] (1849:1849:1849) (1945:1945:1945))
        (PORT d[10] (1856:1856:1856) (1942:1942:1942))
        (PORT d[11] (2100:2100:2100) (2169:2169:2169))
        (PORT d[12] (1838:1838:1838) (1912:1912:1912))
        (PORT clk (1763:1763:1763) (1761:1761:1761))
        (PORT stall (2764:2764:2764) (2714:2714:2714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1761:1761:1761))
        (PORT d[0] (1627:1627:1627) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (953:953:953))
        (PORT datab (852:852:852) (921:921:921))
        (PORT datac (1458:1458:1458) (1484:1484:1484))
        (PORT datad (1687:1687:1687) (1712:1712:1712))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2079:2079:2079))
        (PORT clk (1825:1825:1825) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2898:2898:2898))
        (PORT d[1] (1923:1923:1923) (2041:2041:2041))
        (PORT d[2] (2442:2442:2442) (2604:2604:2604))
        (PORT d[3] (3698:3698:3698) (3874:3874:3874))
        (PORT d[4] (1929:1929:1929) (2063:2063:2063))
        (PORT d[5] (2169:2169:2169) (2287:2287:2287))
        (PORT d[6] (3240:3240:3240) (3335:3335:3335))
        (PORT d[7] (3434:3434:3434) (3565:3565:3565))
        (PORT d[8] (1571:1571:1571) (1684:1684:1684))
        (PORT d[9] (3064:3064:3064) (3144:3144:3144))
        (PORT d[10] (2979:2979:2979) (3135:3135:3135))
        (PORT d[11] (3965:3965:3965) (4167:4167:4167))
        (PORT d[12] (2207:2207:2207) (2350:2350:2350))
        (PORT clk (1822:1822:1822) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2036:2036:2036))
        (PORT clk (1822:1822:1822) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1854:1854:1854))
        (PORT d[0] (2472:2472:2472) (2488:2488:2488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1855:1855:1855))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1855:1855:1855))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1855:1855:1855))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (1862:1862:1862))
        (PORT d[1] (2139:2139:2139) (2168:2168:2168))
        (PORT d[2] (2072:2072:2072) (2137:2137:2137))
        (PORT d[3] (2120:2120:2120) (2188:2188:2188))
        (PORT d[4] (2083:2083:2083) (2163:2163:2163))
        (PORT d[5] (2002:2002:2002) (2064:2064:2064))
        (PORT d[6] (2159:2159:2159) (2220:2220:2220))
        (PORT d[7] (2135:2135:2135) (2209:2209:2209))
        (PORT d[8] (1848:1848:1848) (1942:1942:1942))
        (PORT d[9] (1919:1919:1919) (2026:2026:2026))
        (PORT d[10] (1880:1880:1880) (1949:1949:1949))
        (PORT d[11] (1634:1634:1634) (1749:1749:1749))
        (PORT d[12] (2017:2017:2017) (2052:2052:2052))
        (PORT clk (1789:1789:1789) (1788:1788:1788))
        (PORT stall (2251:2251:2251) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1788:1788:1788))
        (PORT d[0] (1372:1372:1372) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3076:3076:3076))
        (PORT clk (1779:1779:1779) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (4096:4096:4096))
        (PORT d[1] (2701:2701:2701) (2677:2677:2677))
        (PORT d[2] (1836:1836:1836) (1930:1930:1930))
        (PORT d[3] (2408:2408:2408) (2466:2466:2466))
        (PORT d[4] (2301:2301:2301) (2292:2292:2292))
        (PORT d[5] (2335:2335:2335) (2446:2446:2446))
        (PORT d[6] (3240:3240:3240) (3386:3386:3386))
        (PORT d[7] (3064:3064:3064) (3150:3150:3150))
        (PORT d[8] (1925:1925:1925) (2070:2070:2070))
        (PORT d[9] (2304:2304:2304) (2403:2403:2403))
        (PORT d[10] (3421:3421:3421) (3569:3569:3569))
        (PORT d[11] (3305:3305:3305) (3411:3411:3411))
        (PORT d[12] (2895:2895:2895) (3132:3132:3132))
        (PORT clk (1776:1776:1776) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2028:2028:2028))
        (PORT clk (1776:1776:1776) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1807:1807:1807))
        (PORT d[0] (2460:2460:2460) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2073:2073:2073))
        (PORT d[1] (1900:1900:1900) (1982:1982:1982))
        (PORT d[2] (2222:2222:2222) (2273:2273:2273))
        (PORT d[3] (2183:2183:2183) (2266:2266:2266))
        (PORT d[4] (2122:2122:2122) (2197:2197:2197))
        (PORT d[5] (1817:1817:1817) (1905:1905:1905))
        (PORT d[6] (1959:1959:1959) (2078:2078:2078))
        (PORT d[7] (1782:1782:1782) (1861:1861:1861))
        (PORT d[8] (2123:2123:2123) (2215:2215:2215))
        (PORT d[9] (1880:1880:1880) (1990:1990:1990))
        (PORT d[10] (1770:1770:1770) (1844:1844:1844))
        (PORT d[11] (1937:1937:1937) (1989:1989:1989))
        (PORT d[12] (1693:1693:1693) (1735:1735:1735))
        (PORT clk (1743:1743:1743) (1741:1741:1741))
        (PORT stall (2520:2520:2520) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1741:1741:1741))
        (PORT d[0] (1548:1548:1548) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (951:951:951))
        (PORT datab (853:853:853) (923:923:923))
        (PORT datac (1454:1454:1454) (1504:1504:1504))
        (PORT datad (1529:1529:1529) (1581:1581:1581))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3270:3270:3270))
        (PORT clk (1837:1837:1837) (1865:1865:1865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2926:2926:2926))
        (PORT d[1] (3435:3435:3435) (3403:3403:3403))
        (PORT d[2] (2546:2546:2546) (2653:2653:2653))
        (PORT d[3] (2678:2678:2678) (2744:2744:2744))
        (PORT d[4] (2952:2952:2952) (2984:2984:2984))
        (PORT d[5] (2496:2496:2496) (2576:2576:2576))
        (PORT d[6] (2536:2536:2536) (2613:2613:2613))
        (PORT d[7] (2439:2439:2439) (2484:2484:2484))
        (PORT d[8] (1894:1894:1894) (2044:2044:2044))
        (PORT d[9] (2953:2953:2953) (3021:3021:3021))
        (PORT d[10] (3885:3885:3885) (4125:4125:4125))
        (PORT d[11] (2145:2145:2145) (2216:2216:2216))
        (PORT d[12] (2958:2958:2958) (3196:3196:3196))
        (PORT clk (1834:1834:1834) (1863:1863:1863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2243:2243:2243))
        (PORT clk (1834:1834:1834) (1863:1863:1863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1865:1865:1865))
        (PORT d[0] (2430:2430:2430) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1866:1866:1866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1866:1866:1866))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2275:2275:2275))
        (PORT d[1] (1837:1837:1837) (1957:1957:1957))
        (PORT d[2] (1968:1968:1968) (2022:2022:2022))
        (PORT d[3] (2016:2016:2016) (2080:2080:2080))
        (PORT d[4] (2116:2116:2116) (2182:2182:2182))
        (PORT d[5] (1893:1893:1893) (1903:1903:1903))
        (PORT d[6] (1934:1934:1934) (1969:1969:1969))
        (PORT d[7] (2043:2043:2043) (2069:2069:2069))
        (PORT d[8] (1973:1973:1973) (2039:2039:2039))
        (PORT d[9] (1707:1707:1707) (1765:1765:1765))
        (PORT d[10] (1780:1780:1780) (1854:1854:1854))
        (PORT d[11] (1996:1996:1996) (2141:2141:2141))
        (PORT d[12] (1686:1686:1686) (1727:1727:1727))
        (PORT clk (1801:1801:1801) (1799:1799:1799))
        (PORT stall (2560:2560:2560) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1799:1799:1799))
        (PORT d[0] (1496:1496:1496) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1800:1800:1800))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2062:2062:2062))
        (PORT clk (1818:1818:1818) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3257:3257:3257))
        (PORT d[1] (1826:1826:1826) (1932:1932:1932))
        (PORT d[2] (2990:2990:2990) (3173:3173:3173))
        (PORT d[3] (3949:3949:3949) (4119:4119:4119))
        (PORT d[4] (1282:1282:1282) (1367:1367:1367))
        (PORT d[5] (2680:2680:2680) (2805:2805:2805))
        (PORT d[6] (2729:2729:2729) (2806:2806:2806))
        (PORT d[7] (4263:4263:4263) (4408:4408:4408))
        (PORT d[8] (1597:1597:1597) (1723:1723:1723))
        (PORT d[9] (3091:3091:3091) (3181:3181:3181))
        (PORT d[10] (2643:2643:2643) (2778:2778:2778))
        (PORT d[11] (3738:3738:3738) (3951:3951:3951))
        (PORT d[12] (2319:2319:2319) (2488:2488:2488))
        (PORT clk (1815:1815:1815) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1865:1865:1865))
        (PORT clk (1815:1815:1815) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1853:1853:1853))
        (PORT d[0] (2011:2011:2011) (2038:2038:2038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1887:1887:1887))
        (PORT d[1] (1981:1981:1981) (2013:2013:2013))
        (PORT d[2] (1776:1776:1776) (1834:1834:1834))
        (PORT d[3] (1873:1873:1873) (1948:1948:1948))
        (PORT d[4] (1791:1791:1791) (1865:1865:1865))
        (PORT d[5] (1984:1984:1984) (2026:2026:2026))
        (PORT d[6] (1675:1675:1675) (1708:1708:1708))
        (PORT d[7] (1927:1927:1927) (1939:1939:1939))
        (PORT d[8] (1567:1567:1567) (1645:1645:1645))
        (PORT d[9] (1838:1838:1838) (1914:1914:1914))
        (PORT d[10] (1629:1629:1629) (1684:1684:1684))
        (PORT d[11] (1707:1707:1707) (1844:1844:1844))
        (PORT d[12] (1511:1511:1511) (1572:1572:1572))
        (PORT clk (1782:1782:1782) (1787:1787:1787))
        (PORT stall (2507:2507:2507) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1787:1787:1787))
        (PORT d[0] (1055:1055:1055) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (967:967:967))
        (PORT datab (857:857:857) (927:927:927))
        (PORT datac (1490:1490:1490) (1476:1476:1476))
        (PORT datad (1244:1244:1244) (1286:1286:1286))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2012:2012:2012))
        (PORT clk (1827:1827:1827) (1856:1856:1856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2939:2939:2939))
        (PORT d[1] (1658:1658:1658) (1791:1791:1791))
        (PORT d[2] (2703:2703:2703) (2873:2873:2873))
        (PORT d[3] (3749:3749:3749) (3937:3937:3937))
        (PORT d[4] (2165:2165:2165) (2282:2282:2282))
        (PORT d[5] (2397:2397:2397) (2507:2507:2507))
        (PORT d[6] (3237:3237:3237) (3329:3329:3329))
        (PORT d[7] (3764:3764:3764) (3910:3910:3910))
        (PORT d[8] (1569:1569:1569) (1678:1678:1678))
        (PORT d[9] (3057:3057:3057) (3124:3124:3124))
        (PORT d[10] (2656:2656:2656) (2813:2813:2813))
        (PORT d[11] (3934:3934:3934) (4139:4139:4139))
        (PORT d[12] (2217:2217:2217) (2345:2345:2345))
        (PORT clk (1824:1824:1824) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1769:1769:1769))
        (PORT clk (1824:1824:1824) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1856:1856:1856))
        (PORT d[0] (2215:2215:2215) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1600:1600:1600))
        (PORT d[1] (2190:2190:2190) (2232:2232:2232))
        (PORT d[2] (2040:2040:2040) (2107:2107:2107))
        (PORT d[3] (2149:2149:2149) (2234:2234:2234))
        (PORT d[4] (2063:2063:2063) (2141:2141:2141))
        (PORT d[5] (1965:1965:1965) (2013:2013:2013))
        (PORT d[6] (1971:1971:1971) (2084:2084:2084))
        (PORT d[7] (2219:2219:2219) (2248:2248:2248))
        (PORT d[8] (1886:1886:1886) (1967:1967:1967))
        (PORT d[9] (1879:1879:1879) (1986:1986:1986))
        (PORT d[10] (1665:1665:1665) (1736:1736:1736))
        (PORT d[11] (1626:1626:1626) (1725:1725:1725))
        (PORT d[12] (1732:1732:1732) (1771:1771:1771))
        (PORT clk (1791:1791:1791) (1790:1790:1790))
        (PORT stall (1844:1844:1844) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1790:1790:1790))
        (PORT d[0] (1087:1087:1087) (1086:1086:1086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3244:3244:3244))
        (PORT clk (1822:1822:1822) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3503:3503:3503))
        (PORT d[1] (2893:2893:2893) (2845:2845:2845))
        (PORT d[2] (2018:2018:2018) (2106:2106:2106))
        (PORT d[3] (2136:2136:2136) (2194:2194:2194))
        (PORT d[4] (2348:2348:2348) (2360:2360:2360))
        (PORT d[5] (2815:2815:2815) (2929:2929:2929))
        (PORT d[6] (2730:2730:2730) (2880:2880:2880))
        (PORT d[7] (3001:3001:3001) (3078:3078:3078))
        (PORT d[8] (2461:2461:2461) (2621:2621:2621))
        (PORT d[9] (2417:2417:2417) (2483:2483:2483))
        (PORT d[10] (3928:3928:3928) (4184:4184:4184))
        (PORT d[11] (2967:2967:2967) (3057:3057:3057))
        (PORT d[12] (3245:3245:3245) (3488:3488:3488))
        (PORT clk (1819:1819:1819) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1713:1713:1713))
        (PORT clk (1819:1819:1819) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1852:1852:1852))
        (PORT d[0] (2168:2168:2168) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1993:1993:1993))
        (PORT d[1] (1601:1601:1601) (1694:1694:1694))
        (PORT d[2] (1661:1661:1661) (1700:1700:1700))
        (PORT d[3] (1848:1848:1848) (1934:1934:1934))
        (PORT d[4] (1937:1937:1937) (2034:2034:2034))
        (PORT d[5] (1884:1884:1884) (1866:1866:1866))
        (PORT d[6] (1923:1923:1923) (1957:1957:1957))
        (PORT d[7] (1778:1778:1778) (1863:1863:1863))
        (PORT d[8] (1787:1787:1787) (1862:1862:1862))
        (PORT d[9] (1728:1728:1728) (1791:1791:1791))
        (PORT d[10] (1463:1463:1463) (1503:1503:1503))
        (PORT d[11] (2092:2092:2092) (2129:2129:2129))
        (PORT d[12] (1947:1947:1947) (1967:1967:1967))
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT stall (2797:2797:2797) (2723:2723:2723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT d[0] (1520:1520:1520) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1328:1328:1328))
        (PORT datab (854:854:854) (926:926:926))
        (PORT datac (873:873:873) (930:930:930))
        (PORT datad (1448:1448:1448) (1484:1484:1484))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1161:1161:1161))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1162:1162:1162))
        (PORT datab (181:181:181) (215:215:215))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (PORT datab (870:870:870) (864:864:864))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1552:1552:1552))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (641:641:641) (641:641:641))
        (PORT sload (1354:1354:1354) (1393:1393:1393))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (690:690:690))
        (PORT datab (564:564:564) (589:589:589))
        (PORT datac (383:383:383) (408:408:408))
        (PORT datad (348:348:348) (365:365:365))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (893:893:893))
        (PORT datab (772:772:772) (794:794:794))
        (PORT datac (386:386:386) (414:414:414))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (874:874:874))
        (PORT datab (624:624:624) (636:636:636))
        (PORT datac (553:553:553) (559:559:559))
        (PORT datad (524:524:524) (508:508:508))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1099:1099:1099) (1101:1101:1101))
        (PORT datab (839:839:839) (843:843:843))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1789:1789:1789) (1754:1754:1754))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (809:809:809))
        (PORT datab (927:927:927) (980:980:980))
        (PORT datac (771:771:771) (782:782:782))
        (PORT datad (752:752:752) (761:761:761))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1056:1056:1056))
        (PORT datab (1395:1395:1395) (1427:1427:1427))
        (PORT datac (771:771:771) (785:785:785))
        (PORT datad (290:290:290) (295:295:295))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (879:879:879))
        (PORT datab (624:624:624) (635:635:635))
        (PORT datac (510:510:510) (487:487:487))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux12\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1403:1403:1403))
        (PORT datab (839:839:839) (841:841:841))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1789:1789:1789) (1754:1754:1754))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1289:1289:1289))
        (PORT datab (3166:3166:3166) (3410:3410:3410))
        (PORT datad (1053:1053:1053) (1043:1043:1043))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1542:1542:1542))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1542:1542:1542))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3067:3067:3067))
        (PORT clk (1810:1810:1810) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3148:3148:3148))
        (PORT d[1] (1893:1893:1893) (2030:2030:2030))
        (PORT d[2] (2778:2778:2778) (2980:2980:2980))
        (PORT d[3] (3692:3692:3692) (3854:3854:3854))
        (PORT d[4] (1509:1509:1509) (1574:1574:1574))
        (PORT d[5] (2301:2301:2301) (2383:2383:2383))
        (PORT d[6] (2933:2933:2933) (3008:3008:3008))
        (PORT d[7] (4228:4228:4228) (4384:4384:4384))
        (PORT d[8] (2140:2140:2140) (2285:2285:2285))
        (PORT d[9] (2870:2870:2870) (2972:2972:2972))
        (PORT d[10] (2592:2592:2592) (2727:2727:2727))
        (PORT d[11] (3924:3924:3924) (4112:4112:4112))
        (PORT d[12] (2911:2911:2911) (3102:3102:3102))
        (PORT clk (1807:1807:1807) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2097:2097:2097))
        (PORT clk (1807:1807:1807) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (PORT d[0] (2312:2312:2312) (2368:2368:2368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1539:1539:1539))
        (PORT d[1] (1955:1955:1955) (1981:1981:1981))
        (PORT d[2] (1478:1478:1478) (1510:1510:1510))
        (PORT d[3] (1528:1528:1528) (1603:1603:1603))
        (PORT d[4] (2139:2139:2139) (2243:2243:2243))
        (PORT d[5] (1945:1945:1945) (1983:1983:1983))
        (PORT d[6] (1679:1679:1679) (1706:1706:1706))
        (PORT d[7] (1920:1920:1920) (1931:1931:1931))
        (PORT d[8] (2125:2125:2125) (2229:2229:2229))
        (PORT d[9] (1822:1822:1822) (1895:1895:1895))
        (PORT d[10] (1367:1367:1367) (1440:1440:1440))
        (PORT d[11] (1755:1755:1755) (1806:1806:1806))
        (PORT d[12] (1516:1516:1516) (1577:1577:1577))
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT stall (2491:2491:2491) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT d[0] (1471:1471:1471) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2430:2430:2430))
        (PORT clk (1790:1790:1790) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2553:2553:2553))
        (PORT d[1] (2414:2414:2414) (2542:2542:2542))
        (PORT d[2] (2742:2742:2742) (2918:2918:2918))
        (PORT d[3] (3154:3154:3154) (3297:3297:3297))
        (PORT d[4] (2300:2300:2300) (2383:2383:2383))
        (PORT d[5] (2277:2277:2277) (2346:2346:2346))
        (PORT d[6] (2437:2437:2437) (2498:2498:2498))
        (PORT d[7] (4514:4514:4514) (4643:4643:4643))
        (PORT d[8] (1877:1877:1877) (2004:2004:2004))
        (PORT d[9] (2589:2589:2589) (2669:2669:2669))
        (PORT d[10] (2272:2272:2272) (2385:2385:2385))
        (PORT d[11] (3671:3671:3671) (3827:3827:3827))
        (PORT d[12] (3096:3096:3096) (3286:3286:3286))
        (PORT clk (1787:1787:1787) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2056:2056:2056))
        (PORT clk (1787:1787:1787) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1819:1819:1819))
        (PORT d[0] (2502:2502:2502) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1567:1567:1567))
        (PORT d[1] (2254:2254:2254) (2289:2289:2289))
        (PORT d[2] (2035:2035:2035) (2087:2087:2087))
        (PORT d[3] (1869:1869:1869) (1955:1955:1955))
        (PORT d[4] (2142:2142:2142) (2226:2226:2226))
        (PORT d[5] (2143:2143:2143) (2255:2255:2255))
        (PORT d[6] (1620:1620:1620) (1701:1701:1701))
        (PORT d[7] (2225:2225:2225) (2249:2249:2249))
        (PORT d[8] (2105:2105:2105) (2195:2195:2195))
        (PORT d[9] (2169:2169:2169) (2271:2271:2271))
        (PORT d[10] (1810:1810:1810) (1881:1881:1881))
        (PORT d[11] (2109:2109:2109) (2195:2195:2195))
        (PORT d[12] (1841:1841:1841) (1915:1915:1915))
        (PORT clk (1754:1754:1754) (1753:1753:1753))
        (PORT stall (2401:2401:2401) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1753:1753:1753))
        (PORT d[0] (1398:1398:1398) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (484:484:484))
        (PORT datab (1375:1375:1375) (1421:1421:1421))
        (PORT datac (1123:1123:1123) (1148:1148:1148))
        (PORT datad (1688:1688:1688) (1723:1723:1723))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2529:2529:2529))
        (PORT clk (1778:1778:1778) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2566:2566:2566))
        (PORT d[1] (2017:2017:2017) (2172:2172:2172))
        (PORT d[2] (2259:2259:2259) (2426:2426:2426))
        (PORT d[3] (3409:3409:3409) (3558:3558:3558))
        (PORT d[4] (2039:2039:2039) (2168:2168:2168))
        (PORT d[5] (1850:1850:1850) (1954:1954:1954))
        (PORT d[6] (2623:2623:2623) (2636:2636:2636))
        (PORT d[7] (4167:4167:4167) (4306:4306:4306))
        (PORT d[8] (2129:2129:2129) (2262:2262:2262))
        (PORT d[9] (2829:2829:2829) (2931:2931:2931))
        (PORT d[10] (2567:2567:2567) (2683:2683:2683))
        (PORT d[11] (3186:3186:3186) (3357:3357:3357))
        (PORT d[12] (2895:2895:2895) (3109:3109:3109))
        (PORT clk (1775:1775:1775) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1788:1788:1788))
        (PORT clk (1775:1775:1775) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1807:1807:1807))
        (PORT d[0] (2185:2185:2185) (2182:2182:2182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1902:1902:1902))
        (PORT d[1] (1852:1852:1852) (1932:1932:1932))
        (PORT d[2] (2043:2043:2043) (2139:2139:2139))
        (PORT d[3] (1891:1891:1891) (1985:1985:1985))
        (PORT d[4] (2001:2001:2001) (2091:2091:2091))
        (PORT d[5] (1833:1833:1833) (1930:1930:1930))
        (PORT d[6] (1872:1872:1872) (1953:1953:1953))
        (PORT d[7] (2085:2085:2085) (2145:2145:2145))
        (PORT d[8] (2103:2103:2103) (2206:2206:2206))
        (PORT d[9] (2029:2029:2029) (2101:2101:2101))
        (PORT d[10] (1819:1819:1819) (1889:1889:1889))
        (PORT d[11] (1842:1842:1842) (1849:1849:1849))
        (PORT d[12] (1823:1823:1823) (1878:1878:1878))
        (PORT clk (1742:1742:1742) (1741:1741:1741))
        (PORT stall (2281:2281:2281) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1741:1741:1741))
        (PORT d[0] (1577:1577:1577) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2639:2639:2639))
        (PORT clk (1798:1798:1798) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2884:2884:2884))
        (PORT d[1] (2017:2017:2017) (2167:2167:2167))
        (PORT d[2] (3278:3278:3278) (3473:3473:3473))
        (PORT d[3] (3606:3606:3606) (3802:3802:3802))
        (PORT d[4] (1362:1362:1362) (1437:1437:1437))
        (PORT d[5] (2067:2067:2067) (2162:2162:2162))
        (PORT d[6] (3200:3200:3200) (3229:3229:3229))
        (PORT d[7] (3961:3961:3961) (4107:4107:4107))
        (PORT d[8] (2638:2638:2638) (2789:2789:2789))
        (PORT d[9] (3414:3414:3414) (3541:3541:3541))
        (PORT d[10] (3135:3135:3135) (3280:3280:3280))
        (PORT d[11] (3489:3489:3489) (3695:3695:3695))
        (PORT d[12] (2524:2524:2524) (2686:2686:2686))
        (PORT clk (1795:1795:1795) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1936:1936:1936))
        (PORT clk (1795:1795:1795) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1828:1828:1828))
        (PORT d[0] (2383:2383:2383) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1525:1525:1525))
        (PORT d[1] (1674:1674:1674) (1672:1672:1672))
        (PORT d[2] (1609:1609:1609) (1687:1687:1687))
        (PORT d[3] (1565:1565:1565) (1639:1639:1639))
        (PORT d[4] (1997:1997:1997) (2130:2130:2130))
        (PORT d[5] (1716:1716:1716) (1760:1760:1760))
        (PORT d[6] (1623:1623:1623) (1633:1633:1633))
        (PORT d[7] (1799:1799:1799) (1786:1786:1786))
        (PORT d[8] (2178:2178:2178) (2285:2285:2285))
        (PORT d[9] (1592:1592:1592) (1683:1683:1683))
        (PORT d[10] (1488:1488:1488) (1553:1553:1553))
        (PORT d[11] (1625:1625:1625) (1651:1651:1651))
        (PORT d[12] (1644:1644:1644) (1689:1689:1689))
        (PORT clk (1762:1762:1762) (1762:1762:1762))
        (PORT stall (2511:2511:2511) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1762:1762:1762))
        (PORT d[0] (1578:1578:1578) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (483:483:483))
        (PORT datab (1378:1378:1378) (1426:1426:1426))
        (PORT datac (1480:1480:1480) (1498:1498:1498))
        (PORT datad (1186:1186:1186) (1219:1219:1219))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (989:989:989))
        (PORT clk (1820:1820:1820) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (960:960:960))
        (PORT d[1] (1134:1134:1134) (1144:1144:1144))
        (PORT d[2] (666:666:666) (701:701:701))
        (PORT d[3] (1190:1190:1190) (1252:1252:1252))
        (PORT d[4] (2871:2871:2871) (3064:3064:3064))
        (PORT d[5] (2261:2261:2261) (2308:2308:2308))
        (PORT d[6] (2184:2184:2184) (2231:2231:2231))
        (PORT d[7] (948:948:948) (1012:1012:1012))
        (PORT d[8] (2605:2605:2605) (2715:2715:2715))
        (PORT d[9] (1195:1195:1195) (1252:1252:1252))
        (PORT d[10] (964:964:964) (1001:1001:1001))
        (PORT d[11] (1224:1224:1224) (1286:1286:1286))
        (PORT d[12] (2188:2188:2188) (2315:2315:2315))
        (PORT clk (1817:1817:1817) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1243:1243:1243))
        (PORT clk (1817:1817:1817) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1850:1850:1850))
        (PORT d[0] (1777:1777:1777) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (912:912:912))
        (PORT d[1] (1148:1148:1148) (1138:1138:1138))
        (PORT d[2] (648:648:648) (658:658:658))
        (PORT d[3] (981:981:981) (1020:1020:1020))
        (PORT d[4] (683:683:683) (705:705:705))
        (PORT d[5] (1198:1198:1198) (1210:1210:1210))
        (PORT d[6] (901:901:901) (901:901:901))
        (PORT d[7] (923:923:923) (910:910:910))
        (PORT d[8] (1137:1137:1137) (1134:1134:1134))
        (PORT d[9] (884:884:884) (900:900:900))
        (PORT d[10] (961:961:961) (964:964:964))
        (PORT d[11] (941:941:941) (976:976:976))
        (PORT d[12] (929:929:929) (936:936:936))
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT stall (1843:1843:1843) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT d[0] (995:995:995) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1138:1138:1138))
        (PORT clk (1823:1823:1823) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1221:1221:1221))
        (PORT d[1] (1863:1863:1863) (1957:1957:1957))
        (PORT d[2] (3178:3178:3178) (3336:3336:3336))
        (PORT d[3] (3322:3322:3322) (3438:3438:3438))
        (PORT d[4] (2903:2903:2903) (3097:3097:3097))
        (PORT d[5] (3273:3273:3273) (3372:3372:3372))
        (PORT d[6] (951:951:951) (983:983:983))
        (PORT d[7] (698:698:698) (739:739:739))
        (PORT d[8] (2334:2334:2334) (2439:2439:2439))
        (PORT d[9] (1213:1213:1213) (1252:1252:1252))
        (PORT d[10] (954:954:954) (993:993:993))
        (PORT d[11] (1248:1248:1248) (1303:1303:1303))
        (PORT d[12] (2215:2215:2215) (2345:2345:2345))
        (PORT clk (1820:1820:1820) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1076:1076:1076))
        (PORT clk (1820:1820:1820) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (PORT d[0] (1602:1602:1602) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (885:885:885))
        (PORT d[1] (1004:1004:1004) (977:977:977))
        (PORT d[2] (884:884:884) (874:874:874))
        (PORT d[3] (686:686:686) (709:709:709))
        (PORT d[4] (664:664:664) (683:683:683))
        (PORT d[5] (945:945:945) (961:961:961))
        (PORT d[6] (904:904:904) (914:914:914))
        (PORT d[7] (982:982:982) (1003:1003:1003))
        (PORT d[8] (946:946:946) (965:965:965))
        (PORT d[9] (907:907:907) (929:929:929))
        (PORT d[10] (969:969:969) (985:985:985))
        (PORT d[11] (1200:1200:1200) (1210:1210:1210))
        (PORT d[12] (908:908:908) (913:913:913))
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (PORT stall (1970:1970:1970) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (PORT d[0] (537:537:537) (528:528:528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (967:967:967))
        (PORT datab (1010:1010:1010) (1104:1104:1104))
        (PORT datac (831:831:831) (818:818:818))
        (PORT datad (821:821:821) (814:814:814))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (991:991:991))
        (PORT clk (1814:1814:1814) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2064:2064:2064))
        (PORT d[1] (1193:1193:1193) (1214:1214:1214))
        (PORT d[2] (1475:1475:1475) (1531:1531:1531))
        (PORT d[3] (991:991:991) (1047:1047:1047))
        (PORT d[4] (2609:2609:2609) (2785:2785:2785))
        (PORT d[5] (945:945:945) (995:995:995))
        (PORT d[6] (1868:1868:1868) (1906:1906:1906))
        (PORT d[7] (979:979:979) (1049:1049:1049))
        (PORT d[8] (2609:2609:2609) (2722:2722:2722))
        (PORT d[9] (1666:1666:1666) (1695:1695:1695))
        (PORT d[10] (978:978:978) (1027:1027:1027))
        (PORT d[11] (1562:1562:1562) (1640:1640:1640))
        (PORT d[12] (1240:1240:1240) (1305:1305:1305))
        (PORT clk (1811:1811:1811) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1347:1347:1347))
        (PORT clk (1811:1811:1811) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1844:1844:1844))
        (PORT d[0] (1854:1854:1854) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (946:946:946))
        (PORT d[1] (938:938:938) (957:957:957))
        (PORT d[2] (930:930:930) (964:964:964))
        (PORT d[3] (718:718:718) (759:759:759))
        (PORT d[4] (699:699:699) (735:735:735))
        (PORT d[5] (935:935:935) (958:958:958))
        (PORT d[6] (1298:1298:1298) (1363:1363:1363))
        (PORT d[7] (960:960:960) (987:987:987))
        (PORT d[8] (1158:1158:1158) (1181:1181:1181))
        (PORT d[9] (959:959:959) (996:996:996))
        (PORT d[10] (908:908:908) (931:931:931))
        (PORT d[11] (953:953:953) (1001:1001:1001))
        (PORT d[12] (917:917:917) (934:934:934))
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT stall (2088:2088:2088) (2064:2064:2064))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT d[0] (1309:1309:1309) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (974:974:974))
        (PORT clk (1811:1811:1811) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2042:2042:2042))
        (PORT d[1] (1175:1175:1175) (1188:1188:1188))
        (PORT d[2] (1454:1454:1454) (1508:1508:1508))
        (PORT d[3] (1165:1165:1165) (1214:1214:1214))
        (PORT d[4] (2575:2575:2575) (2756:2756:2756))
        (PORT d[5] (1948:1948:1948) (1986:1986:1986))
        (PORT d[6] (1888:1888:1888) (1926:1926:1926))
        (PORT d[7] (1245:1245:1245) (1312:1312:1312))
        (PORT d[8] (3313:3313:3313) (3509:3509:3509))
        (PORT d[9] (1663:1663:1663) (1690:1690:1690))
        (PORT d[10] (1004:1004:1004) (1056:1056:1056))
        (PORT d[11] (1550:1550:1550) (1627:1627:1627))
        (PORT d[12] (1783:1783:1783) (1842:1842:1842))
        (PORT clk (1808:1808:1808) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1640:1640:1640))
        (PORT clk (1808:1808:1808) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (PORT d[0] (2144:2144:2144) (2106:2106:2106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (947:947:947))
        (PORT d[1] (951:951:951) (973:973:973))
        (PORT d[2] (1100:1100:1100) (1094:1094:1094))
        (PORT d[3] (719:719:719) (760:760:760))
        (PORT d[4] (720:720:720) (759:759:759))
        (PORT d[5] (1210:1210:1210) (1234:1234:1234))
        (PORT d[6] (939:939:939) (941:941:941))
        (PORT d[7] (961:961:961) (988:988:988))
        (PORT d[8] (1151:1151:1151) (1167:1167:1167))
        (PORT d[9] (1235:1235:1235) (1266:1266:1266))
        (PORT d[10] (953:953:953) (970:970:970))
        (PORT d[11] (1214:1214:1214) (1250:1250:1250))
        (PORT d[12] (918:918:918) (935:935:935))
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT stall (2504:2504:2504) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT d[0] (799:799:799) (776:776:776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (968:968:968))
        (PORT datab (1017:1017:1017) (1112:1112:1112))
        (PORT datac (585:585:585) (572:572:572))
        (PORT datad (810:810:810) (792:792:792))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1300:1300:1300))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (299:299:299) (296:296:296))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1604:1604:1604))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (541:541:541) (529:529:529))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (708:708:708))
        (PORT datab (221:221:221) (289:289:289))
        (PORT datac (195:195:195) (262:262:262))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1542:1542:1542))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (486:486:486) (511:511:511))
        (PORT sload (1568:1568:1568) (1624:1624:1624))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[3\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (665:665:665))
        (PORT datab (1156:1156:1156) (1191:1191:1191))
        (PORT datad (1400:1400:1400) (1392:1392:1392))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2228:2228:2228))
        (PORT clk (1822:1822:1822) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2241:2241:2241))
        (PORT d[1] (2306:2306:2306) (2386:2386:2386))
        (PORT d[2] (2392:2392:2392) (2516:2516:2516))
        (PORT d[3] (2787:2787:2787) (2877:2877:2877))
        (PORT d[4] (3317:3317:3317) (3361:3361:3361))
        (PORT d[5] (1986:1986:1986) (2016:2016:2016))
        (PORT d[6] (2901:2901:2901) (2905:2905:2905))
        (PORT d[7] (4221:4221:4221) (4348:4348:4348))
        (PORT d[8] (2505:2505:2505) (2685:2685:2685))
        (PORT d[9] (3012:3012:3012) (3072:3072:3072))
        (PORT d[10] (2024:2024:2024) (2100:2100:2100))
        (PORT d[11] (3418:3418:3418) (3608:3608:3608))
        (PORT d[12] (2879:2879:2879) (3108:3108:3108))
        (PORT clk (1819:1819:1819) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1909:1909:1909))
        (PORT clk (1819:1819:1819) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1851:1851:1851))
        (PORT d[0] (2419:2419:2419) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1633:1633:1633))
        (PORT d[1] (1650:1650:1650) (1707:1707:1707))
        (PORT d[2] (1684:1684:1684) (1734:1734:1734))
        (PORT d[3] (1554:1554:1554) (1638:1638:1638))
        (PORT d[4] (1801:1801:1801) (1881:1881:1881))
        (PORT d[5] (1723:1723:1723) (1774:1774:1774))
        (PORT d[6] (1293:1293:1293) (1355:1355:1355))
        (PORT d[7] (2210:2210:2210) (2236:2236:2236))
        (PORT d[8] (2138:2138:2138) (2237:2237:2237))
        (PORT d[9] (1960:1960:1960) (2017:2017:2017))
        (PORT d[10] (1693:1693:1693) (1711:1711:1711))
        (PORT d[11] (1711:1711:1711) (1745:1745:1745))
        (PORT d[12] (1821:1821:1821) (1809:1809:1809))
        (PORT clk (1786:1786:1786) (1785:1785:1785))
        (PORT stall (2775:2775:2775) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1785:1785:1785))
        (PORT d[0] (1288:1288:1288) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2074:2074:2074))
        (PORT clk (1811:1811:1811) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1755:1755:1755))
        (PORT d[1] (1996:1996:1996) (2072:2072:2072))
        (PORT d[2] (2898:2898:2898) (3027:3027:3027))
        (PORT d[3] (1730:1730:1730) (1800:1800:1800))
        (PORT d[4] (3543:3543:3543) (3589:3589:3589))
        (PORT d[5] (1711:1711:1711) (1763:1763:1763))
        (PORT d[6] (2375:2375:2375) (2414:2414:2414))
        (PORT d[7] (3493:3493:3493) (3654:3654:3654))
        (PORT d[8] (2516:2516:2516) (2703:2703:2703))
        (PORT d[9] (3308:3308:3308) (3389:3389:3389))
        (PORT d[10] (1726:1726:1726) (1791:1791:1791))
        (PORT d[11] (3836:3836:3836) (4026:4026:4026))
        (PORT d[12] (2617:2617:2617) (2840:2840:2840))
        (PORT clk (1808:1808:1808) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1613:1613:1613))
        (PORT clk (1808:1808:1808) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1841:1841:1841))
        (PORT d[0] (2128:2128:2128) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1765:1765:1765))
        (PORT d[1] (1691:1691:1691) (1749:1749:1749))
        (PORT d[2] (1463:1463:1463) (1511:1511:1511))
        (PORT d[3] (1550:1550:1550) (1628:1628:1628))
        (PORT d[4] (1522:1522:1522) (1594:1594:1594))
        (PORT d[5] (1757:1757:1757) (1809:1809:1809))
        (PORT d[6] (1289:1289:1289) (1353:1353:1353))
        (PORT d[7] (1981:1981:1981) (1992:1992:1992))
        (PORT d[8] (1754:1754:1754) (1832:1832:1832))
        (PORT d[9] (1774:1774:1774) (1853:1853:1853))
        (PORT d[10] (1976:1976:1976) (2071:2071:2071))
        (PORT d[11] (1654:1654:1654) (1645:1645:1645))
        (PORT d[12] (1855:1855:1855) (1856:1856:1856))
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT stall (2835:2835:2835) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT d[0] (1357:1357:1357) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1205:1205:1205))
        (PORT datab (1012:1012:1012) (1077:1077:1077))
        (PORT datac (1613:1613:1613) (1628:1628:1628))
        (PORT datad (1351:1351:1351) (1345:1345:1345))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1568:1568:1568))
        (PORT clk (1826:1826:1826) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2668:2668:2668))
        (PORT d[1] (1531:1531:1531) (1602:1602:1602))
        (PORT d[2] (2383:2383:2383) (2501:2501:2501))
        (PORT d[3] (2765:2765:2765) (2851:2851:2851))
        (PORT d[4] (2270:2270:2270) (2439:2439:2439))
        (PORT d[5] (2657:2657:2657) (2708:2708:2708))
        (PORT d[6] (2080:2080:2080) (2103:2103:2103))
        (PORT d[7] (3262:3262:3262) (3354:3354:3354))
        (PORT d[8] (1454:1454:1454) (1518:1518:1518))
        (PORT d[9] (1885:1885:1885) (1907:1907:1907))
        (PORT d[10] (3329:3329:3329) (3520:3520:3520))
        (PORT d[11] (3006:3006:3006) (3115:3115:3115))
        (PORT d[12] (2260:2260:2260) (2432:2432:2432))
        (PORT clk (1823:1823:1823) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1678:1678:1678))
        (PORT clk (1823:1823:1823) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1854:1854:1854))
        (PORT d[0] (2169:2169:2169) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1855:1855:1855))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1855:1855:1855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1855:1855:1855))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1855:1855:1855))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1807:1807:1807))
        (PORT d[1] (1762:1762:1762) (1820:1820:1820))
        (PORT d[2] (1497:1497:1497) (1540:1540:1540))
        (PORT d[3] (1762:1762:1762) (1819:1819:1819))
        (PORT d[4] (1266:1266:1266) (1336:1336:1336))
        (PORT d[5] (1529:1529:1529) (1582:1582:1582))
        (PORT d[6] (1544:1544:1544) (1583:1583:1583))
        (PORT d[7] (1732:1732:1732) (1747:1747:1747))
        (PORT d[8] (1530:1530:1530) (1592:1592:1592))
        (PORT d[9] (1232:1232:1232) (1293:1293:1293))
        (PORT d[10] (1805:1805:1805) (1878:1878:1878))
        (PORT d[11] (1531:1531:1531) (1617:1617:1617))
        (PORT d[12] (1440:1440:1440) (1480:1480:1480))
        (PORT clk (1790:1790:1790) (1788:1788:1788))
        (PORT stall (1482:1482:1482) (1496:1496:1496))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1788:1788:1788))
        (PORT d[0] (795:795:795) (789:789:789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1789:1789:1789))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2115:2115:2115))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3205:3205:3205))
        (PORT d[1] (2673:2673:2673) (2872:2872:2872))
        (PORT d[2] (2793:2793:2793) (2918:2918:2918))
        (PORT d[3] (2408:2408:2408) (2448:2448:2448))
        (PORT d[4] (2008:2008:2008) (2143:2143:2143))
        (PORT d[5] (2384:2384:2384) (2423:2423:2423))
        (PORT d[6] (2609:2609:2609) (2619:2619:2619))
        (PORT d[7] (3851:3851:3851) (3976:3976:3976))
        (PORT d[8] (2671:2671:2671) (2793:2793:2793))
        (PORT d[9] (2751:2751:2751) (2825:2825:2825))
        (PORT d[10] (3066:3066:3066) (3199:3199:3199))
        (PORT d[11] (3469:3469:3469) (3662:3662:3662))
        (PORT d[12] (2825:2825:2825) (3039:3039:3039))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2194:2194:2194))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1822:1822:1822))
        (PORT d[0] (2604:2604:2604) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1721:1721:1721))
        (PORT d[1] (2098:2098:2098) (2280:2280:2280))
        (PORT d[2] (2043:2043:2043) (2097:2097:2097))
        (PORT d[3] (2147:2147:2147) (2244:2244:2244))
        (PORT d[4] (1944:1944:1944) (1976:1976:1976))
        (PORT d[5] (2116:2116:2116) (2212:2212:2212))
        (PORT d[6] (1900:1900:1900) (1996:1996:1996))
        (PORT d[7] (2091:2091:2091) (2145:2145:2145))
        (PORT d[8] (1812:1812:1812) (1901:1901:1901))
        (PORT d[9] (2154:2154:2154) (2244:2244:2244))
        (PORT d[10] (1914:1914:1914) (1998:1998:1998))
        (PORT d[11] (2167:2167:2167) (2223:2223:2223))
        (PORT d[12] (1835:1835:1835) (1915:1915:1915))
        (PORT clk (1757:1757:1757) (1756:1756:1756))
        (PORT stall (2779:2779:2779) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1756:1756:1756))
        (PORT d[0] (1655:1655:1655) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1202:1202:1202))
        (PORT datab (1013:1013:1013) (1077:1077:1077))
        (PORT datac (1090:1090:1090) (1098:1098:1098))
        (PORT datad (1542:1542:1542) (1582:1582:1582))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1496:1496:1496))
        (PORT clk (1816:1816:1816) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2680:2680:2680))
        (PORT d[1] (1689:1689:1689) (1825:1825:1825))
        (PORT d[2] (2925:2925:2925) (3058:3058:3058))
        (PORT d[3] (3250:3250:3250) (3421:3421:3421))
        (PORT d[4] (1634:1634:1634) (1733:1733:1733))
        (PORT d[5] (2300:2300:2300) (2404:2404:2404))
        (PORT d[6] (3738:3738:3738) (3774:3774:3774))
        (PORT d[7] (3721:3721:3721) (3871:3871:3871))
        (PORT d[8] (1498:1498:1498) (1619:1619:1619))
        (PORT d[9] (3324:3324:3324) (3426:3426:3426))
        (PORT d[10] (3245:3245:3245) (3455:3455:3455))
        (PORT d[11] (3550:3550:3550) (3717:3717:3717))
        (PORT d[12] (2254:2254:2254) (2424:2424:2424))
        (PORT clk (1813:1813:1813) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1656:1656:1656))
        (PORT clk (1813:1813:1813) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1845:1845:1845))
        (PORT d[0] (2170:2170:2170) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1951:1951:1951))
        (PORT d[1] (1729:1729:1729) (1705:1705:1705))
        (PORT d[2] (2034:2034:2034) (2083:2083:2083))
        (PORT d[3] (1924:1924:1924) (2033:2033:2033))
        (PORT d[4] (1876:1876:1876) (1976:1976:1976))
        (PORT d[5] (1982:1982:1982) (2032:2032:2032))
        (PORT d[6] (2215:2215:2215) (2306:2306:2306))
        (PORT d[7] (2008:2008:2008) (2053:2053:2053))
        (PORT d[8] (1840:1840:1840) (1921:1921:1921))
        (PORT d[9] (1822:1822:1822) (1903:1903:1903))
        (PORT d[10] (1757:1757:1757) (1840:1840:1840))
        (PORT d[11] (2072:2072:2072) (2078:2078:2078))
        (PORT d[12] (1787:1787:1787) (1864:1864:1864))
        (PORT clk (1780:1780:1780) (1779:1779:1779))
        (PORT stall (2150:2150:2150) (2108:2108:2108))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1779:1779:1779))
        (PORT d[0] (1359:1359:1359) (1280:1280:1280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1780:1780:1780))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1780:1780:1780))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1780:1780:1780))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1348:1348:1348))
        (PORT clk (1832:1832:1832) (1864:1864:1864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2999:2999:2999))
        (PORT d[1] (1580:1580:1580) (1681:1681:1681))
        (PORT d[2] (2604:2604:2604) (2728:2728:2728))
        (PORT d[3] (2782:2782:2782) (2881:2881:2881))
        (PORT d[4] (2278:2278:2278) (2435:2435:2435))
        (PORT d[5] (2678:2678:2678) (2746:2746:2746))
        (PORT d[6] (2159:2159:2159) (2174:2174:2174))
        (PORT d[7] (3642:3642:3642) (3765:3765:3765))
        (PORT d[8] (1767:1767:1767) (1841:1841:1841))
        (PORT d[9] (1500:1500:1500) (1568:1568:1568))
        (PORT d[10] (3309:3309:3309) (3492:3492:3492))
        (PORT d[11] (1474:1474:1474) (1551:1551:1551))
        (PORT d[12] (1589:1589:1589) (1688:1688:1688))
        (PORT clk (1829:1829:1829) (1862:1862:1862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1488:1488:1488))
        (PORT clk (1829:1829:1829) (1862:1862:1862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1864:1864:1864))
        (PORT d[0] (2015:2015:2015) (1954:1954:1954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1551:1551:1551))
        (PORT d[1] (1747:1747:1747) (1795:1795:1795))
        (PORT d[2] (1788:1788:1788) (1832:1832:1832))
        (PORT d[3] (1222:1222:1222) (1268:1268:1268))
        (PORT d[4] (1231:1231:1231) (1291:1291:1291))
        (PORT d[5] (1544:1544:1544) (1591:1591:1591))
        (PORT d[6] (1821:1821:1821) (1848:1848:1848))
        (PORT d[7] (1483:1483:1483) (1528:1528:1528))
        (PORT d[8] (1561:1561:1561) (1613:1613:1613))
        (PORT d[9] (1255:1255:1255) (1324:1324:1324))
        (PORT d[10] (1552:1552:1552) (1600:1600:1600))
        (PORT d[11] (1543:1543:1543) (1623:1623:1623))
        (PORT d[12] (1465:1465:1465) (1499:1499:1499))
        (PORT clk (1796:1796:1796) (1798:1798:1798))
        (PORT stall (1502:1502:1502) (1505:1505:1505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1798:1798:1798))
        (PORT d[0] (812:812:812) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1196:1196:1196))
        (PORT datab (1015:1015:1015) (1079:1079:1079))
        (PORT datac (1251:1251:1251) (1298:1298:1298))
        (PORT datad (845:845:845) (861:861:861))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2074:2074:2074))
        (PORT clk (1813:1813:1813) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2881:2881:2881) (2992:2992:2992))
        (PORT d[1] (2556:2556:2556) (2695:2695:2695))
        (PORT d[2] (1820:1820:1820) (1938:1938:1938))
        (PORT d[3] (3083:3083:3083) (3145:3145:3145))
        (PORT d[4] (2816:2816:2816) (2982:2982:2982))
        (PORT d[5] (2613:2613:2613) (2660:2660:2660))
        (PORT d[6] (2532:2532:2532) (2611:2611:2611))
        (PORT d[7] (2222:2222:2222) (2192:2192:2192))
        (PORT d[8] (1894:1894:1894) (2025:2025:2025))
        (PORT d[9] (3242:3242:3242) (3374:3374:3374))
        (PORT d[10] (3979:3979:3979) (4228:4228:4228))
        (PORT d[11] (2356:2356:2356) (2413:2413:2413))
        (PORT d[12] (2928:2928:2928) (3082:3082:3082))
        (PORT clk (1810:1810:1810) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1837:1837:1837))
        (PORT clk (1810:1810:1810) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1840:1840:1840))
        (PORT d[0] (2270:2270:2270) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2050:2050:2050))
        (PORT d[1] (1827:1827:1827) (1911:1911:1911))
        (PORT d[2] (1928:1928:1928) (1984:1984:1984))
        (PORT d[3] (1724:1724:1724) (1790:1790:1790))
        (PORT d[4] (1906:1906:1906) (1980:1980:1980))
        (PORT d[5] (1834:1834:1834) (1925:1925:1925))
        (PORT d[6] (1933:1933:1933) (1988:1988:1988))
        (PORT d[7] (1774:1774:1774) (1830:1830:1830))
        (PORT d[8] (1831:1831:1831) (1920:1920:1920))
        (PORT d[9] (1525:1525:1525) (1590:1590:1590))
        (PORT d[10] (1536:1536:1536) (1606:1606:1606))
        (PORT d[11] (1637:1637:1637) (1744:1744:1744))
        (PORT d[12] (2020:2020:2020) (2053:2053:2053))
        (PORT clk (1777:1777:1777) (1774:1774:1774))
        (PORT stall (1906:1906:1906) (1868:1868:1868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1774:1774:1774))
        (PORT d[0] (1330:1330:1330) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1349:1349:1349))
        (PORT clk (1831:1831:1831) (1860:1860:1860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2907:2907:2907))
        (PORT d[1] (1520:1520:1520) (1599:1599:1599))
        (PORT d[2] (2375:2375:2375) (2483:2483:2483))
        (PORT d[3] (2761:2761:2761) (2859:2859:2859))
        (PORT d[4] (2266:2266:2266) (2432:2432:2432))
        (PORT d[5] (2418:2418:2418) (2480:2480:2480))
        (PORT d[6] (1849:1849:1849) (1887:1887:1887))
        (PORT d[7] (3333:3333:3333) (3444:3444:3444))
        (PORT d[8] (1784:1784:1784) (1860:1860:1860))
        (PORT d[9] (1472:1472:1472) (1541:1541:1541))
        (PORT d[10] (3299:3299:3299) (3491:3491:3491))
        (PORT d[11] (1498:1498:1498) (1578:1578:1578))
        (PORT d[12] (1318:1318:1318) (1399:1399:1399))
        (PORT clk (1828:1828:1828) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1192:1192:1192))
        (PORT clk (1828:1828:1828) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1860:1860:1860))
        (PORT d[0] (1688:1688:1688) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1861:1861:1861))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1530:1530:1530))
        (PORT d[1] (1768:1768:1768) (1818:1818:1818))
        (PORT d[2] (1495:1495:1495) (1544:1544:1544))
        (PORT d[3] (1525:1525:1525) (1576:1576:1576))
        (PORT d[4] (1285:1285:1285) (1349:1349:1349))
        (PORT d[5] (1544:1544:1544) (1592:1592:1592))
        (PORT d[6] (1786:1786:1786) (1809:1809:1809))
        (PORT d[7] (1716:1716:1716) (1764:1764:1764))
        (PORT d[8] (1524:1524:1524) (1583:1583:1583))
        (PORT d[9] (1258:1258:1258) (1330:1330:1330))
        (PORT d[10] (1556:1556:1556) (1606:1606:1606))
        (PORT d[11] (1527:1527:1527) (1611:1611:1611))
        (PORT d[12] (1436:1436:1436) (1473:1473:1473))
        (PORT clk (1795:1795:1795) (1794:1794:1794))
        (PORT stall (1727:1727:1727) (1739:1739:1739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1794:1794:1794))
        (PORT d[0] (813:813:813) (801:801:801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1795:1795:1795))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1795:1795:1795))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1795:1795:1795))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1203:1203:1203))
        (PORT datab (1010:1010:1010) (1077:1077:1077))
        (PORT datac (1400:1400:1400) (1420:1420:1420))
        (PORT datad (836:836:836) (844:844:844))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (955:955:955))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (955:955:955))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (899:899:899))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (626:626:626) (624:624:624))
        (PORT sload (1575:1575:1575) (1617:1617:1617))
        (PORT ena (1153:1153:1153) (1128:1128:1128))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1059:1059:1059))
        (PORT datab (928:928:928) (980:980:980))
        (PORT datac (772:772:772) (781:781:781))
        (PORT datad (753:753:753) (761:761:761))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (817:817:817))
        (PORT datab (555:555:555) (579:579:579))
        (PORT datac (1110:1110:1110) (1137:1137:1137))
        (PORT datad (299:299:299) (298:298:298))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (879:879:879))
        (PORT datab (623:623:623) (630:630:630))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (553:553:553) (546:546:546))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1122:1122:1122))
        (PORT datab (841:841:841) (840:840:840))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1789:1789:1789) (1754:1754:1754))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1057:1057:1057))
        (PORT datab (557:557:557) (581:581:581))
        (PORT datac (770:770:770) (787:787:787))
        (PORT datad (752:752:752) (760:760:760))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (817:817:817))
        (PORT datab (919:919:919) (943:943:943))
        (PORT datac (156:156:156) (185:185:185))
        (PORT datad (1315:1315:1315) (1341:1341:1341))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (875:875:875))
        (PORT datab (628:628:628) (637:637:637))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (557:557:557) (563:563:563))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1379:1379:1379))
        (PORT datab (838:838:838) (838:838:838))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1789:1789:1789) (1754:1754:1754))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3270:3270:3270) (3508:3508:3508))
        (PORT datab (1042:1042:1042) (1055:1055:1055))
        (PORT datad (969:969:969) (946:946:946))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1883:1883:1883))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1549:1549:1549))
        (PORT asdata (874:874:874) (890:890:890))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2816:2816:2816))
        (PORT clk (1813:1813:1813) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2539:2539:2539))
        (PORT d[1] (1934:1934:1934) (2068:2068:2068))
        (PORT d[2] (2333:2333:2333) (2465:2465:2465))
        (PORT d[3] (3670:3670:3670) (3870:3870:3870))
        (PORT d[4] (1769:1769:1769) (1882:1882:1882))
        (PORT d[5] (2605:2605:2605) (2702:2702:2702))
        (PORT d[6] (3729:3729:3729) (3865:3865:3865))
        (PORT d[7] (3725:3725:3725) (3864:3864:3864))
        (PORT d[8] (1600:1600:1600) (1726:1726:1726))
        (PORT d[9] (2924:2924:2924) (3043:3043:3043))
        (PORT d[10] (3266:3266:3266) (3477:3477:3477))
        (PORT d[11] (3274:3274:3274) (3434:3434:3434))
        (PORT d[12] (2247:2247:2247) (2411:2411:2411))
        (PORT clk (1810:1810:1810) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1962:1962:1962))
        (PORT clk (1810:1810:1810) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1841:1841:1841))
        (PORT d[0] (2390:2390:2390) (2428:2428:2428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2105:2105:2105))
        (PORT d[1] (1800:1800:1800) (1804:1804:1804))
        (PORT d[2] (1806:1806:1806) (1858:1858:1858))
        (PORT d[3] (2141:2141:2141) (2232:2232:2232))
        (PORT d[4] (2253:2253:2253) (2344:2344:2344))
        (PORT d[5] (1985:1985:1985) (2038:2038:2038))
        (PORT d[6] (1947:1947:1947) (2033:2033:2033))
        (PORT d[7] (2012:2012:2012) (2059:2059:2059))
        (PORT d[8] (1837:1837:1837) (1926:1926:1926))
        (PORT d[9] (1890:1890:1890) (1998:1998:1998))
        (PORT d[10] (2073:2073:2073) (2185:2185:2185))
        (PORT d[11] (1919:1919:1919) (2027:2027:2027))
        (PORT d[12] (2045:2045:2045) (2104:2104:2104))
        (PORT clk (1777:1777:1777) (1775:1775:1775))
        (PORT stall (2043:2043:2043) (2015:2015:2015))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1775:1775:1775))
        (PORT d[0] (1354:1354:1354) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1775:1775:1775))
        (PORT clk (1806:1806:1806) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2698:2698:2698))
        (PORT d[1] (2353:2353:2353) (2510:2510:2510))
        (PORT d[2] (3287:3287:3287) (3422:3422:3422))
        (PORT d[3] (3214:3214:3214) (3366:3366:3366))
        (PORT d[4] (1380:1380:1380) (1485:1485:1485))
        (PORT d[5] (2352:2352:2352) (2472:2472:2472))
        (PORT d[6] (3793:3793:3793) (3872:3872:3872))
        (PORT d[7] (4173:4173:4173) (4331:4331:4331))
        (PORT d[8] (2143:2143:2143) (2289:2289:2289))
        (PORT d[9] (3052:3052:3052) (3137:3137:3137))
        (PORT d[10] (2847:2847:2847) (2969:2969:2969))
        (PORT d[11] (3522:3522:3522) (3728:3728:3728))
        (PORT d[12] (2493:2493:2493) (2674:2674:2674))
        (PORT clk (1803:1803:1803) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1576:1576:1576))
        (PORT clk (1803:1803:1803) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1841:1841:1841))
        (PORT d[0] (2150:2150:2150) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1842:1842:1842))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1488:1488:1488))
        (PORT d[1] (1450:1450:1450) (1425:1425:1425))
        (PORT d[2] (1911:1911:1911) (2005:2005:2005))
        (PORT d[3] (1905:1905:1905) (2007:2007:2007))
        (PORT d[4] (1783:1783:1783) (1838:1838:1838))
        (PORT d[5] (1991:1991:1991) (2040:2040:2040))
        (PORT d[6] (1582:1582:1582) (1580:1580:1580))
        (PORT d[7] (1739:1739:1739) (1783:1783:1783))
        (PORT d[8] (1571:1571:1571) (1661:1661:1661))
        (PORT d[9] (1571:1571:1571) (1666:1666:1666))
        (PORT d[10] (1778:1778:1778) (1859:1859:1859))
        (PORT d[11] (1923:1923:1923) (2038:2038:2038))
        (PORT d[12] (1518:1518:1518) (1581:1581:1581))
        (PORT clk (1770:1770:1770) (1775:1775:1775))
        (PORT stall (2191:2191:2191) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1775:1775:1775))
        (PORT d[0] (1181:1181:1181) (1104:1104:1104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1776:1776:1776))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1204:1204:1204))
        (PORT datab (1011:1011:1011) (1079:1079:1079))
        (PORT datac (1500:1500:1500) (1533:1533:1533))
        (PORT datad (1490:1490:1490) (1437:1437:1437))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1716:1716:1716))
        (PORT clk (1806:1806:1806) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2937:2937:2937))
        (PORT d[1] (2354:2354:2354) (2511:2511:2511))
        (PORT d[2] (3243:3243:3243) (3401:3401:3401))
        (PORT d[3] (3233:3233:3233) (3379:3379:3379))
        (PORT d[4] (1359:1359:1359) (1458:1458:1458))
        (PORT d[5] (2384:2384:2384) (2513:2513:2513))
        (PORT d[6] (3814:3814:3814) (3895:3895:3895))
        (PORT d[7] (3964:3964:3964) (4128:4128:4128))
        (PORT d[8] (1872:1872:1872) (1988:1988:1988))
        (PORT d[9] (3673:3673:3673) (3804:3804:3804))
        (PORT d[10] (3248:3248:3248) (3439:3439:3439))
        (PORT d[11] (3499:3499:3499) (3709:3709:3709))
        (PORT d[12] (2469:2469:2469) (2648:2648:2648))
        (PORT clk (1803:1803:1803) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1443:1443:1443))
        (PORT clk (1803:1803:1803) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1840:1840:1840))
        (PORT d[0] (1932:1932:1932) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1487:1487:1487))
        (PORT d[1] (1863:1863:1863) (1830:1830:1830))
        (PORT d[2] (1932:1932:1932) (2033:2033:2033))
        (PORT d[3] (1570:1570:1570) (1551:1551:1551))
        (PORT d[4] (1872:1872:1872) (1947:1947:1947))
        (PORT d[5] (1678:1678:1678) (1699:1699:1699))
        (PORT d[6] (1957:1957:1957) (2078:2078:2078))
        (PORT d[7] (1713:1713:1713) (1748:1748:1748))
        (PORT d[8] (1836:1836:1836) (1922:1922:1922))
        (PORT d[9] (1569:1569:1569) (1659:1659:1659))
        (PORT d[10] (1604:1604:1604) (1671:1671:1671))
        (PORT d[11] (1612:1612:1612) (1608:1608:1608))
        (PORT d[12] (1492:1492:1492) (1546:1546:1546))
        (PORT clk (1770:1770:1770) (1774:1774:1774))
        (PORT stall (2462:2462:2462) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1774:1774:1774))
        (PORT d[0] (1099:1099:1099) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2576:2576:2576))
        (PORT clk (1804:1804:1804) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2967:2967:2967))
        (PORT d[1] (2327:2327:2327) (2491:2491:2491))
        (PORT d[2] (2485:2485:2485) (2644:2644:2644))
        (PORT d[3] (3695:3695:3695) (3905:3905:3905))
        (PORT d[4] (1749:1749:1749) (1877:1877:1877))
        (PORT d[5] (2602:2602:2602) (2698:2698:2698))
        (PORT d[6] (3628:3628:3628) (3753:3753:3753))
        (PORT d[7] (3415:3415:3415) (3550:3550:3550))
        (PORT d[8] (1586:1586:1586) (1702:1702:1702))
        (PORT d[9] (3212:3212:3212) (3337:3337:3337))
        (PORT d[10] (3267:3267:3267) (3478:3478:3478))
        (PORT d[11] (3062:3062:3062) (3202:3202:3202))
        (PORT d[12] (2206:2206:2206) (2346:2346:2346))
        (PORT clk (1801:1801:1801) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2085:2085:2085) (2084:2084:2084))
        (PORT clk (1801:1801:1801) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1833:1833:1833))
        (PORT d[0] (2521:2521:2521) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1853:1853:1853))
        (PORT d[1] (1878:1878:1878) (1875:1875:1875))
        (PORT d[2] (1778:1778:1778) (1838:1838:1838))
        (PORT d[3] (2145:2145:2145) (2234:2234:2234))
        (PORT d[4] (1719:1719:1719) (1700:1700:1700))
        (PORT d[5] (1972:1972:1972) (2015:2015:2015))
        (PORT d[6] (1930:1930:1930) (2000:2000:2000))
        (PORT d[7] (2047:2047:2047) (2105:2105:2105))
        (PORT d[8] (2121:2121:2121) (2222:2222:2222))
        (PORT d[9] (1895:1895:1895) (1990:1990:1990))
        (PORT d[10] (2035:2035:2035) (2123:2123:2123))
        (PORT d[11] (1681:1681:1681) (1732:1732:1732))
        (PORT d[12] (1979:1979:1979) (2030:2030:2030))
        (PORT clk (1768:1768:1768) (1767:1767:1767))
        (PORT stall (2371:2371:2371) (2347:2347:2347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1767:1767:1767))
        (PORT d[0] (1556:1556:1556) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a65\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1199:1199:1199))
        (PORT datab (1015:1015:1015) (1078:1078:1078))
        (PORT datac (1470:1470:1470) (1412:1412:1412))
        (PORT datad (1734:1734:1734) (1768:1768:1768))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1535:1535:1535))
        (PORT clk (1834:1834:1834) (1863:1863:1863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3285:3285:3285))
        (PORT d[1] (1585:1585:1585) (1688:1688:1688))
        (PORT d[2] (2641:2641:2641) (2773:2773:2773))
        (PORT d[3] (3064:3064:3064) (3174:3174:3174))
        (PORT d[4] (2267:2267:2267) (2416:2416:2416))
        (PORT d[5] (2670:2670:2670) (2746:2746:2746))
        (PORT d[6] (2146:2146:2146) (2174:2174:2174))
        (PORT d[7] (1545:1545:1545) (1587:1587:1587))
        (PORT d[8] (2032:2032:2032) (2116:2116:2116))
        (PORT d[9] (1357:1357:1357) (1391:1391:1391))
        (PORT d[10] (1288:1288:1288) (1361:1361:1361))
        (PORT d[11] (2992:2992:2992) (3125:3125:3125))
        (PORT d[12] (1880:1880:1880) (1980:1980:1980))
        (PORT clk (1831:1831:1831) (1861:1861:1861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (925:925:925) (892:892:892))
        (PORT clk (1831:1831:1831) (1861:1861:1861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1863:1863:1863))
        (PORT d[0] (1381:1381:1381) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1185:1185:1185))
        (PORT d[1] (1751:1751:1751) (1814:1814:1814))
        (PORT d[2] (1449:1449:1449) (1487:1487:1487))
        (PORT d[3] (1257:1257:1257) (1301:1301:1301))
        (PORT d[4] (997:997:997) (1056:1056:1056))
        (PORT d[5] (1260:1260:1260) (1307:1307:1307))
        (PORT d[6] (1170:1170:1170) (1202:1202:1202))
        (PORT d[7] (1305:1305:1305) (1356:1356:1356))
        (PORT d[8] (1243:1243:1243) (1292:1292:1292))
        (PORT d[9] (1252:1252:1252) (1315:1315:1315))
        (PORT d[10] (1295:1295:1295) (1347:1347:1347))
        (PORT d[11] (1462:1462:1462) (1489:1489:1489))
        (PORT d[12] (1181:1181:1181) (1216:1216:1216))
        (PORT clk (1798:1798:1798) (1797:1797:1797))
        (PORT stall (1481:1481:1481) (1495:1495:1495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1797:1797:1797))
        (PORT d[0] (538:538:538) (532:532:532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1672:1672:1672))
        (PORT clk (1806:1806:1806) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2175:2175:2175))
        (PORT d[1] (1956:1956:1956) (2089:2089:2089))
        (PORT d[2] (3272:3272:3272) (3413:3413:3413))
        (PORT d[3] (3353:3353:3353) (3481:3481:3481))
        (PORT d[4] (1762:1762:1762) (1903:1903:1903))
        (PORT d[5] (2330:2330:2330) (2432:2432:2432))
        (PORT d[6] (3497:3497:3497) (3530:3530:3530))
        (PORT d[7] (3990:3990:3990) (4157:4157:4157))
        (PORT d[8] (2331:2331:2331) (2421:2421:2421))
        (PORT d[9] (3629:3629:3629) (3742:3742:3742))
        (PORT d[10] (3249:3249:3249) (3456:3456:3456))
        (PORT d[11] (3494:3494:3494) (3697:3697:3697))
        (PORT d[12] (2764:2764:2764) (2942:2942:2942))
        (PORT clk (1803:1803:1803) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (1851:1851:1851))
        (PORT clk (1803:1803:1803) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1837:1837:1837))
        (PORT d[0] (2432:2432:2432) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1540:1540:1540))
        (PORT d[1] (1945:1945:1945) (1978:1978:1978))
        (PORT d[2] (1569:1569:1569) (1623:1623:1623))
        (PORT d[3] (1970:1970:1970) (2071:2071:2071))
        (PORT d[4] (1874:1874:1874) (1961:1961:1961))
        (PORT d[5] (1652:1652:1652) (1674:1674:1674))
        (PORT d[6] (1754:1754:1754) (1735:1735:1735))
        (PORT d[7] (1705:1705:1705) (1727:1727:1727))
        (PORT d[8] (1769:1769:1769) (1838:1838:1838))
        (PORT d[9] (1561:1561:1561) (1638:1638:1638))
        (PORT d[10] (1489:1489:1489) (1565:1565:1565))
        (PORT d[11] (1612:1612:1612) (1594:1594:1594))
        (PORT d[12] (1647:1647:1647) (1681:1681:1681))
        (PORT clk (1770:1770:1770) (1771:1771:1771))
        (PORT stall (2557:2557:2557) (2494:2494:2494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1771:1771:1771))
        (PORT d[0] (1349:1349:1349) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1772:1772:1772))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1203:1203:1203))
        (PORT datab (1015:1015:1015) (1078:1078:1078))
        (PORT datac (895:895:895) (901:901:901))
        (PORT datad (1243:1243:1243) (1266:1266:1266))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1767:1767:1767))
        (PORT clk (1823:1823:1823) (1852:1852:1852))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (2905:2905:2905))
        (PORT d[1] (1304:1304:1304) (1397:1397:1397))
        (PORT d[2] (2106:2106:2106) (2223:2223:2223))
        (PORT d[3] (2773:2773:2773) (2848:2848:2848))
        (PORT d[4] (2541:2541:2541) (2702:2702:2702))
        (PORT d[5] (2471:2471:2471) (2501:2501:2501))
        (PORT d[6] (2132:2132:2132) (2181:2181:2181))
        (PORT d[7] (3335:3335:3335) (3438:3438:3438))
        (PORT d[8] (1220:1220:1220) (1282:1282:1282))
        (PORT d[9] (1872:1872:1872) (1906:1906:1906))
        (PORT d[10] (3554:3554:3554) (3744:3744:3744))
        (PORT d[11] (2727:2727:2727) (2850:2850:2850))
        (PORT d[12] (2286:2286:2286) (2451:2451:2451))
        (PORT clk (1820:1820:1820) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1757:1757:1757))
        (PORT clk (1820:1820:1820) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (PORT d[0] (2290:2290:2290) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1853:1853:1853))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1829:1829:1829))
        (PORT d[1] (1779:1779:1779) (1847:1847:1847))
        (PORT d[2] (1461:1461:1461) (1505:1505:1505))
        (PORT d[3] (1763:1763:1763) (1818:1818:1818))
        (PORT d[4] (1544:1544:1544) (1599:1599:1599))
        (PORT d[5] (1798:1798:1798) (1843:1843:1843))
        (PORT d[6] (1780:1780:1780) (1802:1802:1802))
        (PORT d[7] (1749:1749:1749) (1787:1787:1787))
        (PORT d[8] (1798:1798:1798) (1849:1849:1849))
        (PORT d[9] (1516:1516:1516) (1603:1603:1603))
        (PORT d[10] (1802:1802:1802) (1842:1842:1842))
        (PORT d[11] (1320:1320:1320) (1394:1394:1394))
        (PORT d[12] (1595:1595:1595) (1593:1593:1593))
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (PORT stall (1830:1830:1830) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (PORT d[0] (1076:1076:1076) (1072:1072:1072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1787:1787:1787))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2000:2000:2000))
        (PORT clk (1829:1829:1829) (1859:1859:1859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3208:3208:3208))
        (PORT d[1] (1662:1662:1662) (1789:1789:1789))
        (PORT d[2] (2764:2764:2764) (2941:2941:2941))
        (PORT d[3] (3291:3291:3291) (3423:3423:3423))
        (PORT d[4] (1579:1579:1579) (1678:1678:1678))
        (PORT d[5] (2700:2700:2700) (2822:2822:2822))
        (PORT d[6] (2994:2994:2994) (3078:3078:3078))
        (PORT d[7] (4005:4005:4005) (4159:4159:4159))
        (PORT d[8] (1632:1632:1632) (1744:1744:1744))
        (PORT d[9] (3118:3118:3118) (3226:3226:3226))
        (PORT d[10] (2639:2639:2639) (2786:2786:2786))
        (PORT d[11] (3788:3788:3788) (4005:4005:4005))
        (PORT d[12] (2300:2300:2300) (2463:2463:2463))
        (PORT clk (1826:1826:1826) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (1857:1857:1857))
        (PORT clk (1826:1826:1826) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1859:1859:1859))
        (PORT d[0] (1957:1957:1957) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (1882:1882:1882))
        (PORT d[1] (1987:1987:1987) (2027:2027:2027))
        (PORT d[2] (2032:2032:2032) (2073:2073:2073))
        (PORT d[3] (2136:2136:2136) (2225:2225:2225))
        (PORT d[4] (2048:2048:2048) (2093:2093:2093))
        (PORT d[5] (2062:2062:2062) (2141:2141:2141))
        (PORT d[6] (1991:1991:1991) (2108:2108:2108))
        (PORT d[7] (1988:1988:1988) (2025:2025:2025))
        (PORT d[8] (1559:1559:1559) (1644:1644:1644))
        (PORT d[9] (1774:1774:1774) (1850:1850:1850))
        (PORT d[10] (1922:1922:1922) (2002:2002:2002))
        (PORT d[11] (1942:1942:1942) (2061:2061:2061))
        (PORT d[12] (1515:1515:1515) (1577:1577:1577))
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT stall (2183:2183:2183) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT d[0] (1088:1088:1088) (1075:1075:1075))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1205:1205:1205))
        (PORT datab (1011:1011:1011) (1079:1079:1079))
        (PORT datac (1094:1094:1094) (1114:1114:1114))
        (PORT datad (1430:1430:1430) (1440:1440:1440))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (955:955:955))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (1117:1117:1117) (1151:1151:1151))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (901:901:901))
        (PORT datab (220:220:220) (289:289:289))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (637:637:637) (637:637:637))
        (PORT sload (1575:1575:1575) (1617:1617:1617))
        (PORT ena (1153:1153:1153) (1128:1128:1128))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[1\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1144:1144:1144) (1171:1171:1171))
        (PORT datac (610:610:610) (636:636:636))
        (PORT datad (1395:1395:1395) (1389:1389:1389))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\REM\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2180:2180:2180))
        (PORT clk (1814:1814:1814) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2534:2534:2534))
        (PORT d[1] (1941:1941:1941) (2069:2069:2069))
        (PORT d[2] (2337:2337:2337) (2473:2473:2473))
        (PORT d[3] (3276:3276:3276) (3457:3457:3457))
        (PORT d[4] (1776:1776:1776) (1903:1903:1903))
        (PORT d[5] (2371:2371:2371) (2474:2474:2474))
        (PORT d[6] (3413:3413:3413) (3556:3556:3556))
        (PORT d[7] (3683:3683:3683) (3831:3831:3831))
        (PORT d[8] (1867:1867:1867) (2002:2002:2002))
        (PORT d[9] (3065:3065:3065) (3150:3150:3150))
        (PORT d[10] (3276:3276:3276) (3482:3482:3482))
        (PORT d[11] (3563:3563:3563) (3721:3721:3721))
        (PORT d[12] (2246:2246:2246) (2408:2408:2408))
        (PORT clk (1811:1811:1811) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1797:1797:1797))
        (PORT clk (1811:1811:1811) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1846:1846:1846))
        (PORT d[0] (2249:2249:2249) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2066:2066:2066))
        (PORT d[1] (1806:1806:1806) (1814:1814:1814))
        (PORT d[2] (2048:2048:2048) (2070:2070:2070))
        (PORT d[3] (1919:1919:1919) (2023:2023:2023))
        (PORT d[4] (2146:2146:2146) (2263:2263:2263))
        (PORT d[5] (1993:1993:1993) (2036:2036:2036))
        (PORT d[6] (2207:2207:2207) (2301:2301:2301))
        (PORT d[7] (1985:1985:1985) (2027:2027:2027))
        (PORT d[8] (2126:2126:2126) (2220:2220:2220))
        (PORT d[9] (1894:1894:1894) (2004:2004:2004))
        (PORT d[10] (2099:2099:2099) (2214:2214:2214))
        (PORT d[11] (1932:1932:1932) (2031:2031:2031))
        (PORT d[12] (1801:1801:1801) (1881:1881:1881))
        (PORT clk (1778:1778:1778) (1780:1780:1780))
        (PORT stall (2096:2096:2096) (2054:2054:2054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1780:1780:1780))
        (PORT d[0] (1433:1433:1433) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2294:2294:2294))
        (PORT clk (1791:1791:1791) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3232:3232:3232))
        (PORT d[1] (2673:2673:2673) (2865:2865:2865))
        (PORT d[2] (3175:3175:3175) (3314:3314:3314))
        (PORT d[3] (2560:2560:2560) (2573:2573:2573))
        (PORT d[4] (2000:2000:2000) (2139:2139:2139))
        (PORT d[5] (1891:1891:1891) (1918:1918:1918))
        (PORT d[6] (2678:2678:2678) (2739:2739:2739))
        (PORT d[7] (3489:3489:3489) (3644:3644:3644))
        (PORT d[8] (2377:2377:2377) (2503:2503:2503))
        (PORT d[9] (2777:2777:2777) (2880:2880:2880))
        (PORT d[10] (3062:3062:3062) (3193:3193:3193))
        (PORT d[11] (3486:3486:3486) (3666:3666:3666))
        (PORT d[12] (3293:3293:3293) (3492:3492:3492))
        (PORT clk (1788:1788:1788) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1891:1891:1891))
        (PORT clk (1788:1788:1788) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1824:1824:1824))
        (PORT d[0] (2344:2344:2344) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1715:1715:1715))
        (PORT d[1] (2048:2048:2048) (2205:2205:2205))
        (PORT d[2] (2224:2224:2224) (2252:2252:2252))
        (PORT d[3] (1886:1886:1886) (1988:1988:1988))
        (PORT d[4] (2175:2175:2175) (2289:2289:2289))
        (PORT d[5] (2105:2105:2105) (2197:2197:2197))
        (PORT d[6] (1740:1740:1740) (1810:1810:1810))
        (PORT d[7] (2089:2089:2089) (2131:2131:2131))
        (PORT d[8] (1828:1828:1828) (1923:1923:1923))
        (PORT d[9] (1865:1865:1865) (1957:1957:1957))
        (PORT d[10] (1883:1883:1883) (1962:1962:1962))
        (PORT d[11] (2083:2083:2083) (2069:2069:2069))
        (PORT d[12] (1825:1825:1825) (1902:1902:1902))
        (PORT clk (1755:1755:1755) (1758:1758:1758))
        (PORT stall (2867:2867:2867) (2777:2777:2777))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1758:1758:1758))
        (PORT d[0] (1396:1396:1396) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (822:822:822))
        (PORT datab (688:688:688) (778:778:778))
        (PORT datac (1579:1579:1579) (1650:1650:1650))
        (PORT datad (1470:1470:1470) (1506:1506:1506))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2677:2677:2677))
        (PORT clk (1790:1790:1790) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (4087:4087:4087))
        (PORT d[1] (2984:2984:2984) (2971:2971:2971))
        (PORT d[2] (2386:2386:2386) (2534:2534:2534))
        (PORT d[3] (2721:2721:2721) (2782:2782:2782))
        (PORT d[4] (2556:2556:2556) (2557:2557:2557))
        (PORT d[5] (2070:2070:2070) (2179:2179:2179))
        (PORT d[6] (2989:2989:2989) (3129:3129:3129))
        (PORT d[7] (3613:3613:3613) (3716:3716:3716))
        (PORT d[8] (2223:2223:2223) (2369:2369:2369))
        (PORT d[9] (2548:2548:2548) (2655:2655:2655))
        (PORT d[10] (3460:3460:3460) (3648:3648:3648))
        (PORT d[11] (3307:3307:3307) (3437:3437:3437))
        (PORT d[12] (3383:3383:3383) (3574:3574:3574))
        (PORT clk (1787:1787:1787) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2024:2024:2024))
        (PORT clk (1787:1787:1787) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1819:1819:1819))
        (PORT d[0] (2474:2474:2474) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2060:2060:2060))
        (PORT d[1] (1810:1810:1810) (1909:1909:1909))
        (PORT d[2] (1938:1938:1938) (1988:1988:1988))
        (PORT d[3] (2110:2110:2110) (2210:2210:2210))
        (PORT d[4] (1930:1930:1930) (2002:2002:2002))
        (PORT d[5] (1838:1838:1838) (1933:1933:1933))
        (PORT d[6] (1661:1661:1661) (1757:1757:1757))
        (PORT d[7] (1795:1795:1795) (1877:1877:1877))
        (PORT d[8] (2156:2156:2156) (2294:2294:2294))
        (PORT d[9] (1895:1895:1895) (1998:1998:1998))
        (PORT d[10] (1488:1488:1488) (1552:1552:1552))
        (PORT d[11] (1901:1901:1901) (1964:1964:1964))
        (PORT d[12] (1725:1725:1725) (1756:1756:1756))
        (PORT clk (1754:1754:1754) (1753:1753:1753))
        (PORT stall (2718:2718:2718) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1753:1753:1753))
        (PORT d[0] (1557:1557:1557) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2173:2173:2173))
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2935:2935:2935))
        (PORT d[1] (2295:2295:2295) (2429:2429:2429))
        (PORT d[2] (2343:2343:2343) (2473:2473:2473))
        (PORT d[3] (3659:3659:3659) (3861:3861:3861))
        (PORT d[4] (1663:1663:1663) (1785:1785:1785))
        (PORT d[5] (2322:2322:2322) (2419:2419:2419))
        (PORT d[6] (3951:3951:3951) (4085:4085:4085))
        (PORT d[7] (3429:3429:3429) (3578:3578:3578))
        (PORT d[8] (1853:1853:1853) (1963:1963:1963))
        (PORT d[9] (2925:2925:2925) (3044:3044:3044))
        (PORT d[10] (3262:3262:3262) (3450:3450:3450))
        (PORT d[11] (3298:3298:3298) (3461:3461:3461))
        (PORT d[12] (2214:2214:2214) (2358:2358:2358))
        (PORT clk (1808:1808:1808) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1734:1734:1734))
        (PORT clk (1808:1808:1808) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (PORT d[0] (2174:2174:2174) (2200:2200:2200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1853:1853:1853))
        (PORT d[1] (1832:1832:1832) (1823:1823:1823))
        (PORT d[2] (1931:1931:1931) (2033:2033:2033))
        (PORT d[3] (1903:1903:1903) (2000:2000:2000))
        (PORT d[4] (2255:2255:2255) (2382:2382:2382))
        (PORT d[5] (1984:1984:1984) (2037:2037:2037))
        (PORT d[6] (1946:1946:1946) (2032:2032:2032))
        (PORT d[7] (2136:2136:2136) (2224:2224:2224))
        (PORT d[8] (2142:2142:2142) (2225:2225:2225))
        (PORT d[9] (1881:1881:1881) (1981:1981:1981))
        (PORT d[10] (2089:2089:2089) (2194:2194:2194))
        (PORT d[11] (1655:1655:1655) (1707:1707:1707))
        (PORT d[12] (2052:2052:2052) (2106:2106:2106))
        (PORT clk (1775:1775:1775) (1774:1774:1774))
        (PORT stall (2139:2139:2139) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1774:1774:1774))
        (PORT d[0] (1591:1591:1591) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (818:818:818))
        (PORT datab (682:682:682) (773:773:773))
        (PORT datac (1627:1627:1627) (1634:1634:1634))
        (PORT datad (1708:1708:1708) (1758:1758:1758))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1047:1047:1047))
        (PORT clk (1835:1835:1835) (1863:1863:1863))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3252:3252:3252))
        (PORT d[1] (1256:1256:1256) (1334:1334:1334))
        (PORT d[2] (2645:2645:2645) (2775:2775:2775))
        (PORT d[3] (3086:3086:3086) (3197:3197:3197))
        (PORT d[4] (2270:2270:2270) (2431:2431:2431))
        (PORT d[5] (2670:2670:2670) (2748:2748:2748))
        (PORT d[6] (2119:2119:2119) (2174:2174:2174))
        (PORT d[7] (1408:1408:1408) (1429:1429:1429))
        (PORT d[8] (2044:2044:2044) (2126:2126:2126))
        (PORT d[9] (1217:1217:1217) (1282:1282:1282))
        (PORT d[10] (1261:1261:1261) (1331:1331:1331))
        (PORT d[11] (1238:1238:1238) (1314:1314:1314))
        (PORT d[12] (1588:1588:1588) (1696:1696:1696))
        (PORT clk (1832:1832:1832) (1861:1861:1861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (917:917:917) (898:898:898))
        (PORT clk (1832:1832:1832) (1861:1861:1861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1863:1863:1863))
        (PORT d[0] (1662:1662:1662) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1864:1864:1864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1864:1864:1864))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1202:1202:1202))
        (PORT d[1] (1781:1781:1781) (1834:1834:1834))
        (PORT d[2] (1741:1741:1741) (1790:1790:1790))
        (PORT d[3] (974:974:974) (1028:1028:1028))
        (PORT d[4] (989:989:989) (1045:1045:1045))
        (PORT d[5] (1280:1280:1280) (1327:1327:1327))
        (PORT d[6] (1168:1168:1168) (1194:1194:1194))
        (PORT d[7] (1283:1283:1283) (1333:1333:1333))
        (PORT d[8] (1284:1284:1284) (1333:1333:1333))
        (PORT d[9] (1202:1202:1202) (1220:1220:1220))
        (PORT d[10] (1289:1289:1289) (1337:1337:1337))
        (PORT d[11] (1524:1524:1524) (1606:1606:1606))
        (PORT d[12] (1179:1179:1179) (1206:1206:1206))
        (PORT clk (1799:1799:1799) (1797:1797:1797))
        (PORT stall (1401:1401:1401) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1797:1797:1797))
        (PORT d[0] (799:799:799) (775:775:775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3152:3152:3152))
        (PORT clk (1809:1809:1809) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (3172:3172:3172))
        (PORT d[1] (2221:2221:2221) (2350:2350:2350))
        (PORT d[2] (1845:1845:1845) (1964:1964:1964))
        (PORT d[3] (2614:2614:2614) (2662:2662:2662))
        (PORT d[4] (2536:2536:2536) (2704:2704:2704))
        (PORT d[5] (2346:2346:2346) (2381:2381:2381))
        (PORT d[6] (2242:2242:2242) (2299:2299:2299))
        (PORT d[7] (2978:2978:2978) (3041:3041:3041))
        (PORT d[8] (1577:1577:1577) (1689:1689:1689))
        (PORT d[9] (3442:3442:3442) (3593:3593:3593))
        (PORT d[10] (3657:3657:3657) (3892:3892:3892))
        (PORT d[11] (2676:2676:2676) (2754:2754:2754))
        (PORT d[12] (2728:2728:2728) (2887:2887:2887))
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1926:1926:1926))
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1838:1838:1838))
        (PORT d[0] (2410:2410:2410) (2392:2392:2392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2074:2074:2074))
        (PORT d[1] (1852:1852:1852) (1945:1945:1945))
        (PORT d[2] (1961:1961:1961) (2010:2010:2010))
        (PORT d[3] (2008:2008:2008) (2069:2069:2069))
        (PORT d[4] (1933:1933:1933) (2035:2035:2035))
        (PORT d[5] (1826:1826:1826) (1930:1930:1930))
        (PORT d[6] (2112:2112:2112) (2193:2193:2193))
        (PORT d[7] (2138:2138:2138) (2227:2227:2227))
        (PORT d[8] (2017:2017:2017) (2074:2074:2074))
        (PORT d[9] (1783:1783:1783) (1837:1837:1837))
        (PORT d[10] (1811:1811:1811) (1887:1887:1887))
        (PORT d[11] (1683:1683:1683) (1790:1790:1790))
        (PORT d[12] (2022:2022:2022) (2080:2080:2080))
        (PORT clk (1773:1773:1773) (1772:1772:1772))
        (PORT stall (2278:2278:2278) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1772:1772:1772))
        (PORT d[0] (1392:1392:1392) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (821:821:821))
        (PORT datab (687:687:687) (777:777:777))
        (PORT datac (908:908:908) (914:914:914))
        (PORT datad (1468:1468:1468) (1497:1497:1497))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2772:2772:2772) (2844:2844:2844))
        (PORT clk (1822:1822:1822) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3017:3017:3017))
        (PORT d[1] (2550:2550:2550) (2690:2690:2690))
        (PORT d[2] (1807:1807:1807) (1926:1926:1926))
        (PORT d[3] (3105:3105:3105) (3160:3160:3160))
        (PORT d[4] (2822:2822:2822) (2990:2990:2990))
        (PORT d[5] (2610:2610:2610) (2653:2653:2653))
        (PORT d[6] (2515:2515:2515) (2596:2596:2596))
        (PORT d[7] (2088:2088:2088) (2069:2069:2069))
        (PORT d[8] (1863:1863:1863) (1985:1985:1985))
        (PORT d[9] (2899:2899:2899) (2973:2973:2973))
        (PORT d[10] (3966:3966:3966) (4211:4211:4211))
        (PORT d[11] (2146:2146:2146) (2210:2210:2210))
        (PORT d[12] (2932:2932:2932) (3157:3157:3157))
        (PORT clk (1819:1819:1819) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1844:1844:1844))
        (PORT clk (1819:1819:1819) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1851:1851:1851))
        (PORT d[0] (2246:2246:2246) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1985:1985:1985))
        (PORT d[1] (1609:1609:1609) (1715:1715:1715))
        (PORT d[2] (2010:2010:2010) (1991:1991:1991))
        (PORT d[3] (1786:1786:1786) (1838:1838:1838))
        (PORT d[4] (1643:1643:1643) (1725:1725:1725))
        (PORT d[5] (1866:1866:1866) (1974:1974:1974))
        (PORT d[6] (1923:1923:1923) (1986:1986:1986))
        (PORT d[7] (2011:2011:2011) (2084:2084:2084))
        (PORT d[8] (1821:1821:1821) (1910:1910:1910))
        (PORT d[9] (1479:1479:1479) (1539:1539:1539))
        (PORT d[10] (1514:1514:1514) (1571:1571:1571))
        (PORT d[11] (1648:1648:1648) (1748:1748:1748))
        (PORT d[12] (1718:1718:1718) (1762:1762:1762))
        (PORT clk (1786:1786:1786) (1785:1785:1785))
        (PORT stall (2103:2103:2103) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1785:1785:1785))
        (PORT d[0] (1327:1327:1327) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2179:2179:2179))
        (PORT clk (1815:1815:1815) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2273:2273:2273))
        (PORT d[1] (1930:1930:1930) (2062:2062:2062))
        (PORT d[2] (3214:3214:3214) (3352:3352:3352))
        (PORT d[3] (3254:3254:3254) (3428:3428:3428))
        (PORT d[4] (1682:1682:1682) (1784:1784:1784))
        (PORT d[5] (2365:2365:2365) (2472:2472:2472))
        (PORT d[6] (3414:3414:3414) (3557:3557:3557))
        (PORT d[7] (3891:3891:3891) (4038:4038:4038))
        (PORT d[8] (1872:1872:1872) (2009:2009:2009))
        (PORT d[9] (2901:2901:2901) (3006:3006:3006))
        (PORT d[10] (3261:3261:3261) (3455:3455:3455))
        (PORT d[11] (3571:3571:3571) (3738:3738:3738))
        (PORT d[12] (2246:2246:2246) (2407:2407:2407))
        (PORT clk (1812:1812:1812) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1918:1918:1918))
        (PORT clk (1812:1812:1812) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1843:1843:1843))
        (PORT d[0] (2360:2360:2360) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1844:1844:1844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1953:1953:1953))
        (PORT d[1] (1824:1824:1824) (1817:1817:1817))
        (PORT d[2] (1908:1908:1908) (1996:1996:1996))
        (PORT d[3] (2167:2167:2167) (2279:2279:2279))
        (PORT d[4] (1877:1877:1877) (1966:1966:1966))
        (PORT d[5] (1965:1965:1965) (2011:2011:2011))
        (PORT d[6] (2240:2240:2240) (2333:2333:2333))
        (PORT d[7] (2179:2179:2179) (2205:2205:2205))
        (PORT d[8] (1844:1844:1844) (1941:1941:1941))
        (PORT d[9] (1920:1920:1920) (2033:2033:2033))
        (PORT d[10] (2104:2104:2104) (2222:2222:2222))
        (PORT d[11] (1667:1667:1667) (1769:1769:1769))
        (PORT d[12] (1721:1721:1721) (1761:1761:1761))
        (PORT clk (1779:1779:1779) (1777:1777:1777))
        (PORT stall (1837:1837:1837) (1802:1802:1802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1777:1777:1777))
        (PORT d[0] (1190:1190:1190) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (822:822:822))
        (PORT datab (687:687:687) (778:778:778))
        (PORT datac (1292:1292:1292) (1308:1308:1308))
        (PORT datad (1453:1453:1453) (1506:1506:1506))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1083:1083:1083) (1121:1121:1121))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1196:1196:1196))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (178:178:178))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (678:678:678))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1552:1552:1552))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (624:624:624) (625:625:625))
        (PORT sload (1354:1354:1354) (1393:1393:1393))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (468:468:468))
        (PORT datab (605:605:605) (637:637:637))
        (PORT datac (549:549:549) (555:555:555))
        (PORT datad (627:627:627) (643:643:643))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (634:634:634))
        (PORT datab (843:843:843) (860:860:860))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (636:636:636) (650:650:650))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (588:588:588))
        (PORT datab (1098:1098:1098) (1138:1138:1138))
        (PORT datac (554:554:554) (571:571:571))
        (PORT datad (597:597:597) (598:598:598))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (413:413:413) (453:453:453))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (617:617:617))
        (PORT datab (406:406:406) (418:418:418))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (288:288:288) (293:293:293))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux9\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (893:893:893))
        (PORT datab (644:644:644) (647:647:647))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (339:339:339))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1338:1338:1338))
        (PORT datab (258:258:258) (335:335:335))
        (PORT datac (836:836:836) (838:838:838))
        (PORT datad (828:828:828) (833:833:833))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (584:584:584))
        (PORT datab (1243:1243:1243) (1256:1256:1256))
        (PORT datac (358:358:358) (371:371:371))
        (PORT datad (292:292:292) (299:299:299))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (520:520:520) (518:518:518))
        (PORT datac (294:294:294) (298:298:298))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (746:746:746))
        (PORT datab (518:518:518) (508:508:508))
        (PORT datac (511:511:511) (504:504:504))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (599:599:599))
        (PORT datab (729:729:729) (767:767:767))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffZ\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2072:2072:2072) (2052:2052:2052))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (701:701:701))
        (PORT datab (259:259:259) (339:339:339))
        (PORT datac (733:733:733) (701:701:701))
        (PORT datad (553:553:553) (542:542:542))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|got0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1074:1074:1074))
        (PORT datac (154:154:154) (184:184:184))
        (PORT datad (1112:1112:1112) (1162:1162:1162))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (953:953:953))
        (PORT datab (759:759:759) (742:742:742))
        (PORT datac (733:733:733) (703:703:703))
        (PORT datad (552:552:552) (544:544:544))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1091:1091:1091) (1111:1111:1111))
        (PORT datac (299:299:299) (306:306:306))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|incrementPC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (615:615:615) (633:633:633))
        (PORT datac (165:165:165) (199:199:199))
        (PORT datad (506:506:506) (486:486:486))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (307:307:307))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (314:314:314))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|counter\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|counter\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1526:1526:1526) (1545:1545:1545))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1605:1605:1605) (1579:1579:1579))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\muxREM\|q\[15\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (923:923:923) (994:994:994))
        (PORT datac (342:342:342) (349:349:349))
        (PORT datad (1093:1093:1093) (1146:1146:1146))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|addr_store_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (946:946:946) (956:956:956))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1088:1088:1088) (1086:1086:1086))
        (PORT datac (328:328:328) (341:341:341))
        (PORT datad (352:352:352) (372:372:372))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2657:2657:2657))
        (PORT clk (1794:1794:1794) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3676:3676:3676))
        (PORT d[1] (2164:2164:2164) (2303:2303:2303))
        (PORT d[2] (2983:2983:2983) (3161:3161:3161))
        (PORT d[3] (3047:3047:3047) (3170:3170:3170))
        (PORT d[4] (2031:2031:2031) (2121:2121:2121))
        (PORT d[5] (2654:2654:2654) (2752:2752:2752))
        (PORT d[6] (2983:2983:2983) (3040:3040:3040))
        (PORT d[7] (4203:4203:4203) (4311:4311:4311))
        (PORT d[8] (2202:2202:2202) (2350:2350:2350))
        (PORT d[9] (2760:2760:2760) (2830:2830:2830))
        (PORT d[10] (2266:2266:2266) (2360:2360:2360))
        (PORT d[11] (3711:3711:3711) (3892:3892:3892))
        (PORT d[12] (2921:2921:2921) (3122:3122:3122))
        (PORT clk (1791:1791:1791) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2084:2084:2084))
        (PORT clk (1791:1791:1791) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1824:1824:1824))
        (PORT d[0] (2520:2520:2520) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1869:1869:1869))
        (PORT d[1] (2016:2016:2016) (2057:2057:2057))
        (PORT d[2] (2054:2054:2054) (2111:2111:2111))
        (PORT d[3] (2116:2116:2116) (2195:2195:2195))
        (PORT d[4] (2153:2153:2153) (2232:2232:2232))
        (PORT d[5] (1858:1858:1858) (1948:1948:1948))
        (PORT d[6] (1675:1675:1675) (1786:1786:1786))
        (PORT d[7] (2281:2281:2281) (2310:2310:2310))
        (PORT d[8] (2132:2132:2132) (2215:2215:2215))
        (PORT d[9] (2147:2147:2147) (2242:2242:2242))
        (PORT d[10] (1646:1646:1646) (1713:1713:1713))
        (PORT d[11] (2061:2061:2061) (2145:2145:2145))
        (PORT d[12] (1822:1822:1822) (1901:1901:1901))
        (PORT clk (1758:1758:1758) (1758:1758:1758))
        (PORT stall (2740:2740:2740) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1758:1758:1758))
        (PORT d[0] (1386:1386:1386) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2235:2235:2235))
        (PORT clk (1828:1828:1828) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3069:3069:3069) (3178:3178:3178))
        (PORT d[1] (1650:1650:1650) (1769:1769:1769))
        (PORT d[2] (2724:2724:2724) (2895:2895:2895))
        (PORT d[3] (3646:3646:3646) (3799:3799:3799))
        (PORT d[4] (1592:1592:1592) (1690:1690:1690))
        (PORT d[5] (2157:2157:2157) (2269:2269:2269))
        (PORT d[6] (3005:3005:3005) (3094:3094:3094))
        (PORT d[7] (4281:4281:4281) (4437:4437:4437))
        (PORT d[8] (1561:1561:1561) (1658:1658:1658))
        (PORT d[9] (2806:2806:2806) (2887:2887:2887))
        (PORT d[10] (2701:2701:2701) (2862:2862:2862))
        (PORT d[11] (3741:3741:3741) (3951:3951:3951))
        (PORT d[12] (2017:2017:2017) (2169:2169:2169))
        (PORT clk (1825:1825:1825) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1837:1837:1837))
        (PORT clk (1825:1825:1825) (1855:1855:1855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1857:1857:1857))
        (PORT d[0] (2327:2327:2327) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1858:1858:1858))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1858:1858:1858))
        (PORT d[1] (2193:2193:2193) (2237:2237:2237))
        (PORT d[2] (1782:1782:1782) (1841:1841:1841))
        (PORT d[3] (2148:2148:2148) (2243:2243:2243))
        (PORT d[4] (2065:2065:2065) (2123:2123:2123))
        (PORT d[5] (1975:1975:1975) (2021:2021:2021))
        (PORT d[6] (2230:2230:2230) (2358:2358:2358))
        (PORT d[7] (2028:2028:2028) (2059:2059:2059))
        (PORT d[8] (1567:1567:1567) (1665:1665:1665))
        (PORT d[9] (1884:1884:1884) (1970:1970:1970))
        (PORT d[10] (1824:1824:1824) (1883:1883:1883))
        (PORT d[11] (1692:1692:1692) (1808:1808:1808))
        (PORT d[12] (1804:1804:1804) (1875:1875:1875))
        (PORT clk (1792:1792:1792) (1791:1791:1791))
        (PORT stall (2385:2385:2385) (2361:2361:2361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1791:1791:1791))
        (PORT d[0] (1403:1403:1403) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1792:1792:1792))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (962:962:962))
        (PORT datab (854:854:854) (924:924:924))
        (PORT datac (1673:1673:1673) (1728:1728:1728))
        (PORT datad (1484:1484:1484) (1518:1518:1518))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2660:2660:2660))
        (PORT clk (1828:1828:1828) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3225:3225:3225))
        (PORT d[1] (1549:1549:1549) (1659:1659:1659))
        (PORT d[2] (2722:2722:2722) (2897:2897:2897))
        (PORT d[3] (3644:3644:3644) (3793:3793:3793))
        (PORT d[4] (1570:1570:1570) (1674:1674:1674))
        (PORT d[5] (2678:2678:2678) (2788:2788:2788))
        (PORT d[6] (2985:2985:2985) (3077:3077:3077))
        (PORT d[7] (4023:4023:4023) (4168:4168:4168))
        (PORT d[8] (1545:1545:1545) (1643:1643:1643))
        (PORT d[9] (3111:3111:3111) (3210:3210:3210))
        (PORT d[10] (2956:2956:2956) (3115:3115:3115))
        (PORT d[11] (3757:3757:3757) (3952:3952:3952))
        (PORT d[12] (2016:2016:2016) (2160:2160:2160))
        (PORT clk (1825:1825:1825) (1856:1856:1856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1803:1803:1803))
        (PORT clk (1825:1825:1825) (1856:1856:1856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1858:1858:1858))
        (PORT d[0] (2241:2241:2241) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1621:1621:1621))
        (PORT d[1] (2009:2009:2009) (2049:2049:2049))
        (PORT d[2] (1810:1810:1810) (1868:1868:1868))
        (PORT d[3] (1911:1911:1911) (2000:2000:2000))
        (PORT d[4] (2040:2040:2040) (2091:2091:2091))
        (PORT d[5] (2148:2148:2148) (2165:2165:2165))
        (PORT d[6] (1936:1936:1936) (2044:2044:2044))
        (PORT d[7] (2222:2222:2222) (2238:2238:2238))
        (PORT d[8] (1566:1566:1566) (1657:1657:1657))
        (PORT d[9] (2160:2160:2160) (2271:2271:2271))
        (PORT d[10] (1921:1921:1921) (1997:1997:1997))
        (PORT d[11] (1700:1700:1700) (1830:1830:1830))
        (PORT d[12] (1794:1794:1794) (1871:1871:1871))
        (PORT clk (1792:1792:1792) (1792:1792:1792))
        (PORT stall (2391:2391:2391) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1792:1792:1792))
        (PORT d[0] (1095:1095:1095) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2923:2923:2923) (2828:2828:2828))
        (PORT clk (1821:1821:1821) (1853:1853:1853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3201:3201:3201))
        (PORT d[1] (3167:3167:3167) (3133:3133:3133))
        (PORT d[2] (2312:2312:2312) (2413:2413:2413))
        (PORT d[3] (2426:2426:2426) (2485:2485:2485))
        (PORT d[4] (2669:2669:2669) (2698:2698:2698))
        (PORT d[5] (2766:2766:2766) (2858:2858:2858))
        (PORT d[6] (2989:2989:2989) (3143:3143:3143))
        (PORT d[7] (2746:2746:2746) (2826:2826:2826))
        (PORT d[8] (2227:2227:2227) (2396:2396:2396))
        (PORT d[9] (2680:2680:2680) (2741:2741:2741))
        (PORT d[10] (4194:4194:4194) (4453:4453:4453))
        (PORT d[11] (2150:2150:2150) (2232:2232:2232))
        (PORT d[12] (3283:3283:3283) (3542:3542:3542))
        (PORT clk (1818:1818:1818) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (1982:1982:1982))
        (PORT clk (1818:1818:1818) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1853:1853:1853))
        (PORT d[0] (2528:2528:2528) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1854:1854:1854))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2255:2255:2255))
        (PORT d[1] (1615:1615:1615) (1722:1722:1722))
        (PORT d[2] (1691:1691:1691) (1736:1736:1736))
        (PORT d[3] (1918:1918:1918) (1930:1930:1930))
        (PORT d[4] (1888:1888:1888) (1960:1960:1960))
        (PORT d[5] (1870:1870:1870) (1887:1887:1887))
        (PORT d[6] (1923:1923:1923) (1970:1970:1970))
        (PORT d[7] (1910:1910:1910) (1936:1936:1936))
        (PORT d[8] (1995:1995:1995) (2030:2030:2030))
        (PORT d[9] (1738:1738:1738) (1791:1791:1791))
        (PORT d[10] (1486:1486:1486) (1546:1546:1546))
        (PORT d[11] (1807:1807:1807) (1847:1847:1847))
        (PORT d[12] (1940:1940:1940) (1946:1946:1946))
        (PORT clk (1785:1785:1785) (1787:1787:1787))
        (PORT stall (2902:2902:2902) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1787:1787:1787))
        (PORT d[0] (1492:1492:1492) (1456:1456:1456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1788:1788:1788))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (966:966:966))
        (PORT datab (855:855:855) (926:926:926))
        (PORT datac (1211:1211:1211) (1268:1268:1268))
        (PORT datad (1479:1479:1479) (1466:1466:1466))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2872:2872:2872))
        (PORT clk (1819:1819:1819) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3287:3287:3287))
        (PORT d[1] (2823:2823:2823) (2766:2766:2766))
        (PORT d[2] (2002:2002:2002) (2091:2091:2091))
        (PORT d[3] (2141:2141:2141) (2202:2202:2202))
        (PORT d[4] (2394:2394:2394) (2412:2412:2412))
        (PORT d[5] (2850:2850:2850) (2963:2963:2963))
        (PORT d[6] (2852:2852:2852) (2953:2953:2953))
        (PORT d[7] (2712:2712:2712) (2759:2759:2759))
        (PORT d[8] (2187:2187:2187) (2349:2349:2349))
        (PORT d[9] (2427:2427:2427) (2496:2496:2496))
        (PORT d[10] (3929:3929:3929) (4185:4185:4185))
        (PORT d[11] (2975:2975:2975) (3066:3066:3066))
        (PORT d[12] (3550:3550:3550) (3813:3813:3813))
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1694:1694:1694))
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1848:1848:1848))
        (PORT d[0] (2162:2162:2162) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1973:1973:1973))
        (PORT d[1] (1631:1631:1631) (1736:1736:1736))
        (PORT d[2] (1677:1677:1677) (1707:1707:1707))
        (PORT d[3] (1958:1958:1958) (1988:1988:1988))
        (PORT d[4] (1925:1925:1925) (2007:2007:2007))
        (PORT d[5] (1543:1543:1543) (1552:1552:1552))
        (PORT d[6] (1928:1928:1928) (1977:1977:1977))
        (PORT d[7] (2149:2149:2149) (2174:2174:2174))
        (PORT d[8] (2012:2012:2012) (2071:2071:2071))
        (PORT d[9] (1752:1752:1752) (1819:1819:1819))
        (PORT d[10] (1490:1490:1490) (1526:1526:1526))
        (PORT d[11] (2087:2087:2087) (2109:2109:2109))
        (PORT d[12] (1941:1941:1941) (1956:1956:1956))
        (PORT clk (1783:1783:1783) (1782:1782:1782))
        (PORT stall (2817:2817:2817) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1782:1782:1782))
        (PORT d[0] (1537:1537:1537) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2267:2267:2267))
        (PORT clk (1812:1812:1812) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2683:2683:2683))
        (PORT d[1] (2217:2217:2217) (2346:2346:2346))
        (PORT d[2] (1842:1842:1842) (1957:1957:1957))
        (PORT d[3] (3138:3138:3138) (3183:3183:3183))
        (PORT d[4] (2827:2827:2827) (2984:2984:2984))
        (PORT d[5] (2599:2599:2599) (2634:2634:2634))
        (PORT d[6] (2477:2477:2477) (2545:2545:2545))
        (PORT d[7] (2240:2240:2240) (2208:2208:2208))
        (PORT d[8] (1580:1580:1580) (1685:1685:1685))
        (PORT d[9] (3241:3241:3241) (3373:3373:3373))
        (PORT d[10] (3711:3711:3711) (3952:3952:3952))
        (PORT d[11] (2675:2675:2675) (2763:2763:2763))
        (PORT d[12] (2925:2925:2925) (3085:3085:3085))
        (PORT clk (1809:1809:1809) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1831:1831:1831))
        (PORT clk (1809:1809:1809) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1840:1840:1840))
        (PORT d[0] (2283:2283:2283) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2119:2119:2119))
        (PORT d[1] (1921:1921:1921) (2021:2021:2021))
        (PORT d[2] (2082:2082:2082) (2151:2151:2151))
        (PORT d[3] (1722:1722:1722) (1787:1787:1787))
        (PORT d[4] (1925:1925:1925) (2033:2033:2033))
        (PORT d[5] (1847:1847:1847) (1940:1940:1940))
        (PORT d[6] (2101:2101:2101) (2178:2178:2178))
        (PORT d[7] (2019:2019:2019) (2075:2075:2075))
        (PORT d[8] (1865:1865:1865) (1966:1966:1966))
        (PORT d[9] (1773:1773:1773) (1842:1842:1842))
        (PORT d[10] (1558:1558:1558) (1628:1628:1628))
        (PORT d[11] (1670:1670:1670) (1792:1792:1792))
        (PORT d[12] (2031:2031:2031) (2074:2074:2074))
        (PORT clk (1776:1776:1776) (1774:1774:1774))
        (PORT stall (1824:1824:1824) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1774:1774:1774))
        (PORT d[0] (1295:1295:1295) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (966:966:966))
        (PORT datab (857:857:857) (928:928:928))
        (PORT datac (1530:1530:1530) (1542:1542:1542))
        (PORT datad (1571:1571:1571) (1523:1523:1523))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1114:1114:1114) (1160:1160:1160))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3220:3220:3220))
        (PORT clk (1805:1805:1805) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3392:3392:3392))
        (PORT d[1] (2368:2368:2368) (2494:2494:2494))
        (PORT d[2] (2974:2974:2974) (3141:3141:3141))
        (PORT d[3] (3148:3148:3148) (3286:3286:3286))
        (PORT d[4] (1980:1980:1980) (2051:2051:2051))
        (PORT d[5] (2411:2411:2411) (2511:2511:2511))
        (PORT d[6] (2706:2706:2706) (2738:2738:2738))
        (PORT d[7] (3726:3726:3726) (3858:3858:3858))
        (PORT d[8] (2220:2220:2220) (2374:2374:2374))
        (PORT d[9] (3049:3049:3049) (3101:3101:3101))
        (PORT d[10] (2514:2514:2514) (2599:2599:2599))
        (PORT d[11] (3991:3991:3991) (4171:4171:4171))
        (PORT d[12] (3084:3084:3084) (3284:3284:3284))
        (PORT clk (1802:1802:1802) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2031:2031:2031))
        (PORT clk (1802:1802:1802) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (PORT d[0] (2516:2516:2516) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1585:1585:1585))
        (PORT d[1] (1996:1996:1996) (2036:2036:2036))
        (PORT d[2] (1783:1783:1783) (1834:1834:1834))
        (PORT d[3] (2110:2110:2110) (2182:2182:2182))
        (PORT d[4] (2168:2168:2168) (2263:2263:2263))
        (PORT d[5] (1830:1830:1830) (1926:1926:1926))
        (PORT d[6] (1955:1955:1955) (2061:2061:2061))
        (PORT d[7] (1638:1638:1638) (1703:1703:1703))
        (PORT d[8] (1815:1815:1815) (1887:1887:1887))
        (PORT d[9] (2101:2101:2101) (2197:2197:2197))
        (PORT d[10] (1648:1648:1648) (1722:1722:1722))
        (PORT d[11] (2095:2095:2095) (2172:2172:2172))
        (PORT d[12] (1804:1804:1804) (1865:1865:1865))
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (PORT stall (2863:2863:2863) (2765:2765:2765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (PORT d[0] (1563:1563:1563) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2478:2478:2478))
        (PORT clk (1784:1784:1784) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (4095:4095:4095))
        (PORT d[1] (2751:2751:2751) (2740:2740:2740))
        (PORT d[2] (2695:2695:2695) (2849:2849:2849))
        (PORT d[3] (2665:2665:2665) (2706:2706:2706))
        (PORT d[4] (2563:2563:2563) (2553:2553:2553))
        (PORT d[5] (2078:2078:2078) (2190:2190:2190))
        (PORT d[6] (3234:3234:3234) (3379:3379:3379))
        (PORT d[7] (3650:3650:3650) (3766:3766:3766))
        (PORT d[8] (1930:1930:1930) (2078:2078:2078))
        (PORT d[9] (2509:2509:2509) (2603:2603:2603))
        (PORT d[10] (3199:3199:3199) (3376:3376:3376))
        (PORT d[11] (3285:3285:3285) (3407:3407:3407))
        (PORT d[12] (2777:2777:2777) (2984:2984:2984))
        (PORT clk (1781:1781:1781) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1888:1888:1888))
        (PORT clk (1781:1781:1781) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1812:1812:1812))
        (PORT d[0] (2374:2374:2374) (2354:2354:2354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2059:2059:2059))
        (PORT d[1] (1841:1841:1841) (1933:1933:1933))
        (PORT d[2] (1962:1962:1962) (2010:2010:2010))
        (PORT d[3] (1908:1908:1908) (2001:2001:2001))
        (PORT d[4] (1926:1926:1926) (2001:2001:2001))
        (PORT d[5] (1799:1799:1799) (1889:1889:1889))
        (PORT d[6] (1969:1969:1969) (2089:2089:2089))
        (PORT d[7] (1783:1783:1783) (1862:1862:1862))
        (PORT d[8] (2082:2082:2082) (2147:2147:2147))
        (PORT d[9] (1930:1930:1930) (2038:2038:2038))
        (PORT d[10] (1790:1790:1790) (1865:1865:1865))
        (PORT d[11] (1894:1894:1894) (1938:1938:1938))
        (PORT d[12] (1939:1939:1939) (1968:1968:1968))
        (PORT clk (1748:1748:1748) (1746:1746:1746))
        (PORT stall (2557:2557:2557) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1746:1746:1746))
        (PORT d[0] (1462:1462:1462) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (963:963:963))
        (PORT datab (854:854:854) (925:925:925))
        (PORT datac (1442:1442:1442) (1486:1486:1486))
        (PORT datad (1705:1705:1705) (1738:1738:1738))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1160:1160:1160))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (873:873:873) (868:868:868))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1552:1552:1552))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (625:625:625) (625:625:625))
        (PORT sload (1354:1354:1354) (1393:1393:1393))
        (PORT ena (758:758:758) (761:761:761))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (676:676:676))
        (PORT datab (246:246:246) (318:318:318))
        (PORT datac (549:549:549) (554:554:554))
        (PORT datad (627:627:627) (639:639:639))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (464:464:464))
        (PORT datab (674:674:674) (685:685:685))
        (PORT datac (810:810:810) (826:826:826))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (747:747:747))
        (PORT datab (220:220:220) (255:255:255))
        (PORT datac (315:315:315) (335:335:335))
        (PORT datad (348:348:348) (357:357:357))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (749:749:749))
        (PORT datab (1109:1109:1109) (1128:1128:1128))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (537:537:537))
        (PORT datab (695:695:695) (715:715:715))
        (PORT datac (1057:1057:1057) (1065:1065:1065))
        (PORT datad (516:516:516) (511:511:511))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux8\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1096:1096:1096))
        (PORT datab (695:695:695) (715:715:715))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2072:2072:2072) (2052:2052:2052))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (588:588:588))
        (PORT datab (246:246:246) (320:320:320))
        (PORT datac (219:219:219) (290:290:290))
        (PORT datad (632:632:632) (649:649:649))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (897:897:897))
        (PORT datab (666:666:666) (674:674:674))
        (PORT datac (576:576:576) (612:612:612))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (1152:1152:1152) (1174:1174:1174))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (615:615:615))
        (PORT datab (406:406:406) (418:418:418))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (540:540:540) (532:532:532))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (901:901:901))
        (PORT datab (644:644:644) (649:649:649))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1557:1557:1557))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1639:1639:1639) (1626:1626:1626))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (559:559:559) (703:703:703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[8\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (626:626:626))
        (PORT datab (1618:1618:1618) (1648:1648:1648))
        (PORT datad (3334:3334:3334) (3637:3637:3637))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[50\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1882:1882:1882))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[49\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1547:1547:1547))
        (PORT asdata (1315:1315:1315) (1308:1308:1308))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1483:1483:1483))
        (PORT clk (1833:1833:1833) (1861:1861:1861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2976:2976:2976))
        (PORT d[1] (1563:1563:1563) (1666:1666:1666))
        (PORT d[2] (2588:2588:2588) (2695:2695:2695))
        (PORT d[3] (3073:3073:3073) (3183:3183:3183))
        (PORT d[4] (1991:1991:1991) (2155:2155:2155))
        (PORT d[5] (2422:2422:2422) (2491:2491:2491))
        (PORT d[6] (2156:2156:2156) (2190:2190:2190))
        (PORT d[7] (3627:3627:3627) (3744:3744:3744))
        (PORT d[8] (1747:1747:1747) (1820:1820:1820))
        (PORT d[9] (1627:1627:1627) (1648:1648:1648))
        (PORT d[10] (1289:1289:1289) (1362:1362:1362))
        (PORT d[11] (1495:1495:1495) (1574:1574:1574))
        (PORT d[12] (1574:1574:1574) (1681:1681:1681))
        (PORT clk (1830:1830:1830) (1859:1859:1859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1374:1374:1374))
        (PORT clk (1830:1830:1830) (1859:1859:1859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1861:1861:1861))
        (PORT d[0] (1878:1878:1878) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1862:1862:1862))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1522:1522:1522))
        (PORT d[1] (1774:1774:1774) (1815:1815:1815))
        (PORT d[2] (1768:1768:1768) (1812:1812:1812))
        (PORT d[3] (1500:1500:1500) (1554:1554:1554))
        (PORT d[4] (998:998:998) (1057:1057:1057))
        (PORT d[5] (1261:1261:1261) (1308:1308:1308))
        (PORT d[6] (1161:1161:1161) (1180:1180:1180))
        (PORT d[7] (1261:1261:1261) (1305:1305:1305))
        (PORT d[8] (1244:1244:1244) (1293:1293:1293))
        (PORT d[9] (1526:1526:1526) (1584:1584:1584))
        (PORT d[10] (1271:1271:1271) (1320:1320:1320))
        (PORT d[11] (1541:1541:1541) (1613:1613:1613))
        (PORT d[12] (1457:1457:1457) (1477:1477:1477))
        (PORT clk (1797:1797:1797) (1795:1795:1795))
        (PORT stall (1645:1645:1645) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1795:1795:1795))
        (PORT d[0] (538:538:538) (527:527:527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1796:1796:1796))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1796:1796:1796))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1796:1796:1796))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1217:1217:1217))
        (PORT clk (1825:1825:1825) (1859:1859:1859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3273:3273:3273))
        (PORT d[1] (1558:1558:1558) (1660:1660:1660))
        (PORT d[2] (2915:2915:2915) (3061:3061:3061))
        (PORT d[3] (3358:3358:3358) (3481:3481:3481))
        (PORT d[4] (2589:2589:2589) (2743:2743:2743))
        (PORT d[5] (2998:2998:2998) (3091:3091:3091))
        (PORT d[6] (2402:2402:2402) (2468:2468:2468))
        (PORT d[7] (995:995:995) (1064:1064:1064))
        (PORT d[8] (2026:2026:2026) (2114:2114:2114))
        (PORT d[9] (968:968:968) (1024:1024:1024))
        (PORT d[10] (991:991:991) (1045:1045:1045))
        (PORT d[11] (1203:1203:1203) (1270:1270:1270))
        (PORT d[12] (1921:1921:1921) (2043:2043:2043))
        (PORT clk (1822:1822:1822) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (877:877:877) (823:823:823))
        (PORT clk (1822:1822:1822) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1859:1859:1859))
        (PORT d[0] (1333:1333:1333) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (926:926:926) (930:930:930))
        (PORT d[1] (913:913:913) (921:921:921))
        (PORT d[2] (906:906:906) (903:903:903))
        (PORT d[3] (1193:1193:1193) (1219:1219:1219))
        (PORT d[4] (702:702:702) (738:738:738))
        (PORT d[5] (969:969:969) (998:998:998))
        (PORT d[6] (906:906:906) (921:921:921))
        (PORT d[7] (1000:1000:1000) (1040:1040:1040))
        (PORT d[8] (948:948:948) (977:977:977))
        (PORT d[9] (1173:1173:1173) (1197:1197:1197))
        (PORT d[10] (971:971:971) (996:996:996))
        (PORT d[11] (1226:1226:1226) (1259:1259:1259))
        (PORT d[12] (911:911:911) (930:930:930))
        (PORT clk (1789:1789:1789) (1793:1793:1793))
        (PORT stall (1636:1636:1636) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1793:1793:1793))
        (PORT d[0] (521:521:521) (470:470:470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (827:827:827))
        (PORT datab (721:721:721) (804:804:804))
        (PORT datac (1124:1124:1124) (1147:1147:1147))
        (PORT datad (851:851:851) (852:852:852))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2669:2669:2669))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3813:3813:3813))
        (PORT d[1] (2979:2979:2979) (2968:2968:2968))
        (PORT d[2] (2403:2403:2403) (2549:2549:2549))
        (PORT d[3] (2671:2671:2671) (2725:2725:2725))
        (PORT d[4] (2578:2578:2578) (2580:2580:2580))
        (PORT d[5] (2060:2060:2060) (2156:2156:2156))
        (PORT d[6] (2940:2940:2940) (3077:3077:3077))
        (PORT d[7] (3391:3391:3391) (3508:3508:3508))
        (PORT d[8] (2172:2172:2172) (2316:2316:2316))
        (PORT d[9] (2544:2544:2544) (2649:2649:2649))
        (PORT d[10] (3497:3497:3497) (3685:3685:3685))
        (PORT d[11] (3322:3322:3322) (3460:3460:3460))
        (PORT d[12] (2898:2898:2898) (3107:3107:3107))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2018:2018:2018))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1822:1822:1822))
        (PORT d[0] (2497:2497:2497) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2074:2074:2074))
        (PORT d[1] (1640:1640:1640) (1744:1744:1744))
        (PORT d[2] (1958:1958:1958) (2007:2007:2007))
        (PORT d[3] (1880:1880:1880) (1978:1978:1978))
        (PORT d[4] (2105:2105:2105) (2172:2172:2172))
        (PORT d[5] (1834:1834:1834) (1927:1927:1927))
        (PORT d[6] (1881:1881:1881) (1961:1961:1961))
        (PORT d[7] (1813:1813:1813) (1896:1896:1896))
        (PORT d[8] (1983:1983:1983) (2066:2066:2066))
        (PORT d[9] (1903:1903:1903) (2014:2014:2014))
        (PORT d[10] (1692:1692:1692) (1748:1748:1748))
        (PORT d[11] (1915:1915:1915) (1963:1963:1963))
        (PORT d[12] (1691:1691:1691) (1716:1716:1716))
        (PORT clk (1757:1757:1757) (1756:1756:1756))
        (PORT stall (2481:2481:2481) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1756:1756:1756))
        (PORT d[0] (1652:1652:1652) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2239:2239:2239))
        (PORT clk (1814:1814:1814) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2266:2266:2266))
        (PORT d[1] (2023:2023:2023) (2102:2102:2102))
        (PORT d[2] (2423:2423:2423) (2552:2552:2552))
        (PORT d[3] (2777:2777:2777) (2883:2883:2883))
        (PORT d[4] (3306:3306:3306) (3365:3365:3365))
        (PORT d[5] (1969:1969:1969) (2019:2019:2019))
        (PORT d[6] (2139:2139:2139) (2175:2175:2175))
        (PORT d[7] (4242:4242:4242) (4378:4378:4378))
        (PORT d[8] (2533:2533:2533) (2713:2713:2713))
        (PORT d[9] (3302:3302:3302) (3375:3375:3375))
        (PORT d[10] (1752:1752:1752) (1820:1820:1820))
        (PORT d[11] (3402:3402:3402) (3580:3580:3580))
        (PORT d[12] (2914:2914:2914) (3120:3120:3120))
        (PORT clk (1811:1811:1811) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1655:1655:1655))
        (PORT clk (1811:1811:1811) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1844:1844:1844))
        (PORT d[0] (2157:2157:2157) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (1910:1910:1910))
        (PORT d[1] (1670:1670:1670) (1727:1727:1727))
        (PORT d[2] (1661:1661:1661) (1713:1713:1713))
        (PORT d[3] (1551:1551:1551) (1629:1629:1629))
        (PORT d[4] (1503:1503:1503) (1573:1573:1573))
        (PORT d[5] (1719:1719:1719) (1758:1758:1758))
        (PORT d[6] (1285:1285:1285) (1352:1352:1352))
        (PORT d[7] (2020:2020:2020) (2059:2059:2059))
        (PORT d[8] (1890:1890:1890) (1901:1901:1901))
        (PORT d[9] (1775:1775:1775) (1853:1853:1853))
        (PORT d[10] (1959:1959:1959) (2056:2056:2056))
        (PORT d[11] (1734:1734:1734) (1799:1799:1799))
        (PORT d[12] (1847:1847:1847) (1832:1832:1832))
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT stall (2728:2728:2728) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT d[0] (1367:1367:1367) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (826:826:826))
        (PORT datab (729:729:729) (807:807:807))
        (PORT datac (1510:1510:1510) (1548:1548:1548))
        (PORT datad (1437:1437:1437) (1455:1455:1455))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1185:1185:1185))
        (PORT clk (1835:1835:1835) (1864:1864:1864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3289:3289:3289))
        (PORT d[1] (1552:1552:1552) (1633:1633:1633))
        (PORT d[2] (2905:2905:2905) (3040:3040:3040))
        (PORT d[3] (3044:3044:3044) (3155:3155:3155))
        (PORT d[4] (2543:2543:2543) (2689:2689:2689))
        (PORT d[5] (2960:2960:2960) (3037:3037:3037))
        (PORT d[6] (2417:2417:2417) (2471:2471:2471))
        (PORT d[7] (1020:1020:1020) (1091:1091:1091))
        (PORT d[8] (2045:2045:2045) (2127:2127:2127))
        (PORT d[9] (1235:1235:1235) (1300:1300:1300))
        (PORT d[10] (1254:1254:1254) (1317:1317:1317))
        (PORT d[11] (1212:1212:1212) (1285:1285:1285))
        (PORT d[12] (1928:1928:1928) (2042:2042:2042))
        (PORT clk (1832:1832:1832) (1862:1862:1862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (922:922:922))
        (PORT clk (1832:1832:1832) (1862:1862:1862))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1864:1864:1864))
        (PORT d[0] (1403:1403:1403) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1865:1865:1865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1865:1865:1865))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1222:1222:1222))
        (PORT d[1] (1744:1744:1744) (1813:1813:1813))
        (PORT d[2] (1485:1485:1485) (1522:1522:1522))
        (PORT d[3] (963:963:963) (1010:1010:1010))
        (PORT d[4] (961:961:961) (1010:1010:1010))
        (PORT d[5] (1248:1248:1248) (1285:1285:1285))
        (PORT d[6] (1170:1170:1170) (1178:1178:1178))
        (PORT d[7] (1271:1271:1271) (1321:1321:1321))
        (PORT d[8] (1252:1252:1252) (1291:1291:1291))
        (PORT d[9] (1139:1139:1139) (1149:1149:1149))
        (PORT d[10] (1278:1278:1278) (1316:1316:1316))
        (PORT d[11] (1524:1524:1524) (1611:1611:1611))
        (PORT d[12] (1202:1202:1202) (1226:1226:1226))
        (PORT clk (1799:1799:1799) (1798:1798:1798))
        (PORT stall (1492:1492:1492) (1488:1488:1488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1798:1798:1798))
        (PORT d[0] (519:519:519) (495:495:495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1799:1799:1799))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3886:3886:3886))
        (PORT clk (1820:1820:1820) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3460:3460:3460))
        (PORT d[1] (2906:2906:2906) (2860:2860:2860))
        (PORT d[2] (2003:2003:2003) (2092:2092:2092))
        (PORT d[3] (2162:2162:2162) (2224:2224:2224))
        (PORT d[4] (2375:2375:2375) (2392:2392:2392))
        (PORT d[5] (2988:2988:2988) (3066:3066:3066))
        (PORT d[6] (2964:2964:2964) (3112:3112:3112))
        (PORT d[7] (2958:2958:2958) (3016:3016:3016))
        (PORT d[8] (2519:2519:2519) (2681:2681:2681))
        (PORT d[9] (2441:2441:2441) (2519:2519:2519))
        (PORT d[10] (4165:4165:4165) (4415:4415:4415))
        (PORT d[11] (2952:2952:2952) (3051:3051:3051))
        (PORT d[12] (3540:3540:3540) (3807:3807:3807))
        (PORT clk (1817:1817:1817) (1847:1847:1847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (1976:1976:1976))
        (PORT clk (1817:1817:1817) (1847:1847:1847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (PORT d[0] (2398:2398:2398) (2384:2384:2384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1850:1850:1850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1850:1850:1850))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1965:1965:1965))
        (PORT d[1] (1635:1635:1635) (1743:1743:1743))
        (PORT d[2] (1686:1686:1686) (1728:1728:1728))
        (PORT d[3] (2105:2105:2105) (2189:2189:2189))
        (PORT d[4] (1916:1916:1916) (1991:1991:1991))
        (PORT d[5] (1790:1790:1790) (1767:1767:1767))
        (PORT d[6] (1927:1927:1927) (1977:1977:1977))
        (PORT d[7] (2146:2146:2146) (2166:2166:2166))
        (PORT d[8] (1955:1955:1955) (1986:1986:1986))
        (PORT d[9] (1742:1742:1742) (1804:1804:1804))
        (PORT d[10] (1477:1477:1477) (1527:1527:1527))
        (PORT d[11] (2086:2086:2086) (2103:2103:2103))
        (PORT d[12] (1952:1952:1952) (1966:1966:1966))
        (PORT clk (1784:1784:1784) (1783:1783:1783))
        (PORT stall (2479:2479:2479) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1783:1783:1783))
        (PORT d[0] (1495:1495:1495) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1784:1784:1784))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (826:826:826))
        (PORT datab (729:729:729) (807:807:807))
        (PORT datac (878:878:878) (892:892:892))
        (PORT datad (1487:1487:1487) (1535:1535:1535))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2008:2008:2008))
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3192:3192:3192))
        (PORT d[1] (2237:2237:2237) (2366:2366:2366))
        (PORT d[2] (1825:1825:1825) (1944:1944:1944))
        (PORT d[3] (2860:2860:2860) (2909:2909:2909))
        (PORT d[4] (2534:2534:2534) (2697:2697:2697))
        (PORT d[5] (2329:2329:2329) (2366:2366:2366))
        (PORT d[6] (2259:2259:2259) (2331:2331:2331))
        (PORT d[7] (2273:2273:2273) (2247:2247:2247))
        (PORT d[8] (1571:1571:1571) (1679:1679:1679))
        (PORT d[9] (3253:3253:3253) (3388:3388:3388))
        (PORT d[10] (3664:3664:3664) (3901:3901:3901))
        (PORT d[11] (2670:2670:2670) (2764:2764:2764))
        (PORT d[12] (2541:2541:2541) (2748:2748:2748))
        (PORT clk (1808:1808:1808) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1831:1831:1831))
        (PORT clk (1808:1808:1808) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (PORT d[0] (2282:2282:2282) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2021:2021:2021))
        (PORT d[1] (1590:1590:1590) (1681:1681:1681))
        (PORT d[2] (1860:1860:1860) (1940:1940:1940))
        (PORT d[3] (1932:1932:1932) (2003:2003:2003))
        (PORT d[4] (1913:1913:1913) (2020:2020:2020))
        (PORT d[5] (2082:2082:2082) (2157:2157:2157))
        (PORT d[6] (1879:1879:1879) (1961:1961:1961))
        (PORT d[7] (1986:1986:1986) (2031:2031:2031))
        (PORT d[8] (1989:1989:1989) (2051:2051:2051))
        (PORT d[9] (1736:1736:1736) (1797:1797:1797))
        (PORT d[10] (1824:1824:1824) (1890:1890:1890))
        (PORT d[11] (1647:1647:1647) (1770:1770:1770))
        (PORT d[12] (2057:2057:2057) (2093:2093:2093))
        (PORT clk (1775:1775:1775) (1774:1774:1774))
        (PORT stall (2012:2012:2012) (2003:2003:2003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1774:1774:1774))
        (PORT d[0] (1297:1297:1297) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2585:2585:2585))
        (PORT clk (1816:1816:1816) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2499:2499:2499))
        (PORT d[1] (1933:1933:1933) (2053:2053:2053))
        (PORT d[2] (2916:2916:2916) (3051:3051:3051))
        (PORT d[3] (3241:3241:3241) (3410:3410:3410))
        (PORT d[4] (1767:1767:1767) (1922:1922:1922))
        (PORT d[5] (2360:2360:2360) (2467:2467:2467))
        (PORT d[6] (3542:3542:3542) (3610:3610:3610))
        (PORT d[7] (3742:3742:3742) (3901:3901:3901))
        (PORT d[8] (1873:1873:1873) (2010:2010:2010))
        (PORT d[9] (2700:2700:2700) (2817:2817:2817))
        (PORT d[10] (3231:3231:3231) (3440:3440:3440))
        (PORT d[11] (3575:3575:3575) (3744:3744:3744))
        (PORT d[12] (2261:2261:2261) (2430:2430:2430))
        (PORT clk (1813:1813:1813) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (1870:1870:1870))
        (PORT clk (1813:1813:1813) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1844:1844:1844))
        (PORT d[0] (2151:2151:2151) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1845:1845:1845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1845:1845:1845))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1951:1951:1951))
        (PORT d[1] (1784:1784:1784) (1803:1803:1803))
        (PORT d[2] (1793:1793:1793) (1861:1861:1861))
        (PORT d[3] (2147:2147:2147) (2236:2236:2236))
        (PORT d[4] (1888:1888:1888) (1989:1989:1989))
        (PORT d[5] (1977:1977:1977) (2017:2017:2017))
        (PORT d[6] (2240:2240:2240) (2334:2334:2334))
        (PORT d[7] (2188:2188:2188) (2216:2216:2216))
        (PORT d[8] (1842:1842:1842) (1937:1937:1937))
        (PORT d[9] (1897:1897:1897) (1988:1988:1988))
        (PORT d[10] (2029:2029:2029) (2124:2124:2124))
        (PORT d[11] (1889:1889:1889) (1987:1987:1987))
        (PORT d[12] (1823:1823:1823) (1897:1897:1897))
        (PORT clk (1780:1780:1780) (1778:1778:1778))
        (PORT stall (2141:2141:2141) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1778:1778:1778))
        (PORT d[0] (1329:1329:1329) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1779:1779:1779))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (825:825:825))
        (PORT datab (727:727:727) (799:799:799))
        (PORT datac (1445:1445:1445) (1482:1482:1482))
        (PORT datad (1428:1428:1428) (1463:1463:1463))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (942:942:942))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (1365:1365:1365) (1386:1386:1386))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (422:422:422))
        (PORT datab (220:220:220) (289:289:289))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1549:1549:1549))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (806:806:806) (783:783:783))
        (PORT sload (1270:1270:1270) (1297:1297:1297))
        (PORT ena (1185:1185:1185) (1179:1179:1179))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (783:783:783))
        (PORT datab (845:845:845) (886:886:886))
        (PORT datac (521:521:521) (505:505:505))
        (PORT datad (1023:1023:1023) (1024:1024:1024))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (904:904:904))
        (PORT datab (181:181:181) (215:215:215))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (313:313:313))
        (PORT datab (182:182:182) (214:214:214))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (792:792:792))
        (PORT datab (796:796:796) (789:789:789))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (850:850:850))
        (PORT datab (1133:1133:1133) (1173:1173:1173))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1557:1557:1557))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1815:1815:1815) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1780:1780:1780))
        (PORT datab (3375:3375:3375) (3618:3618:3618))
        (PORT datad (1050:1050:1050) (1044:1044:1044))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[54\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1875:1875:1875))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[53\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1541:1541:1541))
        (PORT asdata (871:871:871) (893:893:893))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1737:1737:1737))
        (PORT clk (1814:1814:1814) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2257:2257:2257))
        (PORT d[1] (2308:2308:2308) (2392:2392:2392))
        (PORT d[2] (2145:2145:2145) (2268:2268:2268))
        (PORT d[3] (2749:2749:2749) (2847:2847:2847))
        (PORT d[4] (3017:3017:3017) (3073:3073:3073))
        (PORT d[5] (1727:1727:1727) (1771:1771:1771))
        (PORT d[6] (2389:2389:2389) (2428:2428:2428))
        (PORT d[7] (3987:3987:3987) (4117:4117:4117))
        (PORT d[8] (2507:2507:2507) (2690:2690:2690))
        (PORT d[9] (2797:2797:2797) (2858:2858:2858))
        (PORT d[10] (2071:2071:2071) (2151:2151:2151))
        (PORT d[11] (3650:3650:3650) (3822:3822:3822))
        (PORT d[12] (2903:2903:2903) (3135:3135:3135))
        (PORT clk (1811:1811:1811) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (1874:1874:1874))
        (PORT clk (1811:1811:1811) (1841:1841:1841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1843:1843:1843))
        (PORT d[0] (2162:2162:2162) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1844:1844:1844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1844:1844:1844))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1667:1667:1667))
        (PORT d[1] (1719:1719:1719) (1773:1773:1773))
        (PORT d[2] (1661:1661:1661) (1719:1719:1719))
        (PORT d[3] (1564:1564:1564) (1643:1643:1643))
        (PORT d[4] (1781:1781:1781) (1860:1860:1860))
        (PORT d[5] (1652:1652:1652) (1680:1680:1680))
        (PORT d[6] (1295:1295:1295) (1361:1361:1361))
        (PORT d[7] (2001:2001:2001) (2021:2021:2021))
        (PORT d[8] (2125:2125:2125) (2224:2224:2224))
        (PORT d[9] (2029:2029:2029) (2090:2090:2090))
        (PORT d[10] (1957:1957:1957) (2066:2066:2066))
        (PORT d[11] (1703:1703:1703) (1737:1737:1737))
        (PORT d[12] (1832:1832:1832) (1817:1817:1817))
        (PORT clk (1778:1778:1778) (1777:1777:1777))
        (PORT stall (2550:2550:2550) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1777:1777:1777))
        (PORT d[0] (1373:1373:1373) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1778:1778:1778))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1728:1728:1728))
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2229:2229:2229))
        (PORT d[1] (2051:2051:2051) (2133:2133:2133))
        (PORT d[2] (2416:2416:2416) (2551:2551:2551))
        (PORT d[3] (1967:1967:1967) (2018:2018:2018))
        (PORT d[4] (3248:3248:3248) (3301:3301:3301))
        (PORT d[5] (1951:1951:1951) (1991:1991:1991))
        (PORT d[6] (2909:2909:2909) (2925:2925:2925))
        (PORT d[7] (4262:4262:4262) (4399:4399:4399))
        (PORT d[8] (2478:2478:2478) (2650:2650:2650))
        (PORT d[9] (3004:3004:3004) (3074:3074:3074))
        (PORT d[10] (1778:1778:1778) (1849:1849:1849))
        (PORT d[11] (3411:3411:3411) (3599:3599:3599))
        (PORT d[12] (2646:2646:2646) (2874:2874:2874))
        (PORT clk (1813:1813:1813) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1665:1665:1665))
        (PORT clk (1813:1813:1813) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1846:1846:1846))
        (PORT d[0] (2165:2165:2165) (2154:2154:2154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1651:1651:1651))
        (PORT d[1] (1674:1674:1674) (1714:1714:1714))
        (PORT d[2] (1660:1660:1660) (1712:1712:1712))
        (PORT d[3] (1585:1585:1585) (1666:1666:1666))
        (PORT d[4] (1789:1789:1789) (1857:1857:1857))
        (PORT d[5] (1718:1718:1718) (1766:1766:1766))
        (PORT d[6] (1288:1288:1288) (1358:1358:1358))
        (PORT d[7] (1999:1999:1999) (2038:2038:2038))
        (PORT d[8] (1963:1963:1963) (2037:2037:2037))
        (PORT d[9] (2089:2089:2089) (2175:2175:2175))
        (PORT d[10] (1770:1770:1770) (1824:1824:1824))
        (PORT d[11] (1720:1720:1720) (1738:1738:1738))
        (PORT d[12] (1548:1548:1548) (1531:1531:1531))
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT stall (2779:2779:2779) (2697:2697:2697))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT d[0] (1318:1318:1318) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (984:984:984))
        (PORT datab (1204:1204:1204) (1285:1285:1285))
        (PORT datac (1353:1353:1353) (1370:1370:1370))
        (PORT datad (1172:1172:1172) (1201:1201:1201))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1957:1957:1957))
        (PORT clk (1774:1774:1774) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3648:3648:3648))
        (PORT d[1] (2473:2473:2473) (2449:2449:2449))
        (PORT d[2] (2107:2107:2107) (2195:2195:2195))
        (PORT d[3] (2640:2640:2640) (2707:2707:2707))
        (PORT d[4] (2286:2286:2286) (2266:2266:2266))
        (PORT d[5] (2348:2348:2348) (2469:2469:2469))
        (PORT d[6] (2614:2614:2614) (2723:2723:2723))
        (PORT d[7] (3117:3117:3117) (3228:3228:3228))
        (PORT d[8] (2437:2437:2437) (2593:2593:2593))
        (PORT d[9] (2553:2553:2553) (2662:2662:2662))
        (PORT d[10] (3672:3672:3672) (3839:3839:3839))
        (PORT d[11] (2821:2821:2821) (2938:2938:2938))
        (PORT d[12] (3216:3216:3216) (3466:3466:3466))
        (PORT clk (1771:1771:1771) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2027:2027:2027))
        (PORT clk (1771:1771:1771) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1801:1801:1801))
        (PORT d[0] (2479:2479:2479) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2084:2084:2084))
        (PORT d[1] (1554:1554:1554) (1650:1650:1650))
        (PORT d[2] (1766:1766:1766) (1813:1813:1813))
        (PORT d[3] (2165:2165:2165) (2256:2256:2256))
        (PORT d[4] (1899:1899:1899) (1994:1994:1994))
        (PORT d[5] (1853:1853:1853) (1867:1867:1867))
        (PORT d[6] (1872:1872:1872) (1979:1979:1979))
        (PORT d[7] (1555:1555:1555) (1631:1631:1631))
        (PORT d[8] (1956:1956:1956) (2013:2013:2013))
        (PORT d[9] (1878:1878:1878) (1975:1975:1975))
        (PORT d[10] (1493:1493:1493) (1547:1547:1547))
        (PORT d[11] (1974:1974:1974) (2105:2105:2105))
        (PORT d[12] (1619:1619:1619) (1660:1660:1660))
        (PORT clk (1738:1738:1738) (1735:1735:1735))
        (PORT stall (2540:2540:2540) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1735:1735:1735))
        (PORT d[0] (1511:1511:1511) (1513:1513:1513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (1746:1746:1746))
        (PORT clk (1772:1772:1772) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3759:3759:3759))
        (PORT d[1] (2283:2283:2283) (2438:2438:2438))
        (PORT d[2] (2533:2533:2533) (2698:2698:2698))
        (PORT d[3] (3386:3386:3386) (3532:3532:3532))
        (PORT d[4] (2050:2050:2050) (2177:2177:2177))
        (PORT d[5] (2275:2275:2275) (2359:2359:2359))
        (PORT d[6] (2639:2639:2639) (2645:2645:2645))
        (PORT d[7] (3921:3921:3921) (4076:4076:4076))
        (PORT d[8] (2601:2601:2601) (2730:2730:2730))
        (PORT d[9] (2824:2824:2824) (2923:2923:2923))
        (PORT d[10] (3036:3036:3036) (3192:3192:3192))
        (PORT d[11] (3788:3788:3788) (3999:3999:3999))
        (PORT d[12] (2606:2606:2606) (2818:2818:2818))
        (PORT clk (1769:1769:1769) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2100:2100:2100))
        (PORT clk (1769:1769:1769) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1805:1805:1805))
        (PORT d[0] (2454:2454:2454) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1806:1806:1806))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1917:1917:1917))
        (PORT d[1] (1773:1773:1773) (1758:1758:1758))
        (PORT d[2] (2064:2064:2064) (2165:2165:2165))
        (PORT d[3] (2136:2136:2136) (2219:2219:2219))
        (PORT d[4] (1986:1986:1986) (2122:2122:2122))
        (PORT d[5] (2016:2016:2016) (2093:2093:2093))
        (PORT d[6] (1853:1853:1853) (1937:1937:1937))
        (PORT d[7] (2119:2119:2119) (2190:2190:2190))
        (PORT d[8] (2078:2078:2078) (2181:2181:2181))
        (PORT d[9] (2033:2033:2033) (2121:2121:2121))
        (PORT d[10] (1845:1845:1845) (1937:1937:1937))
        (PORT d[11] (2157:2157:2157) (2192:2192:2192))
        (PORT d[12] (1799:1799:1799) (1874:1874:1874))
        (PORT clk (1736:1736:1736) (1739:1739:1739))
        (PORT stall (2520:2520:2520) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1736:1736:1736) (1739:1739:1739))
        (PORT d[0] (1483:1483:1483) (1501:1501:1501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1740:1740:1740))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1740:1740:1740))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1737:1737:1737) (1740:1740:1740))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (984:984:984))
        (PORT datab (1204:1204:1204) (1282:1282:1282))
        (PORT datac (1546:1546:1546) (1547:1547:1547))
        (PORT datad (1482:1482:1482) (1519:1519:1519))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2435:2435:2435))
        (PORT clk (1801:1801:1801) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2052:2052:2052))
        (PORT d[1] (1943:1943:1943) (1909:1909:1909))
        (PORT d[2] (1506:1506:1506) (1585:1585:1585))
        (PORT d[3] (1771:1771:1771) (1774:1774:1774))
        (PORT d[4] (1767:1767:1767) (1737:1737:1737))
        (PORT d[5] (2878:2878:2878) (2990:2990:2990))
        (PORT d[6] (2342:2342:2342) (2443:2443:2443))
        (PORT d[7] (3381:3381:3381) (3498:3498:3498))
        (PORT d[8] (1915:1915:1915) (2064:2064:2064))
        (PORT d[9] (2838:2838:2838) (2971:2971:2971))
        (PORT d[10] (3826:3826:3826) (4034:4034:4034))
        (PORT d[11] (3361:3361:3361) (3470:3470:3470))
        (PORT d[12] (3922:3922:3922) (4154:4154:4154))
        (PORT clk (1798:1798:1798) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1490:1490:1490))
        (PORT clk (1798:1798:1798) (1829:1829:1829))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1831:1831:1831))
        (PORT d[0] (1932:1932:1932) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1710:1710:1710))
        (PORT d[1] (1303:1303:1303) (1388:1388:1388))
        (PORT d[2] (1910:1910:1910) (1918:1918:1918))
        (PORT d[3] (1834:1834:1834) (1907:1907:1907))
        (PORT d[4] (1588:1588:1588) (1676:1676:1676))
        (PORT d[5] (1595:1595:1595) (1605:1605:1605))
        (PORT d[6] (1683:1683:1683) (1642:1642:1642))
        (PORT d[7] (1828:1828:1828) (1908:1908:1908))
        (PORT d[8] (1764:1764:1764) (1833:1833:1833))
        (PORT d[9] (1607:1607:1607) (1694:1694:1694))
        (PORT d[10] (1265:1265:1265) (1316:1316:1316))
        (PORT d[11] (1609:1609:1609) (1656:1656:1656))
        (PORT d[12] (1591:1591:1591) (1582:1582:1582))
        (PORT clk (1765:1765:1765) (1765:1765:1765))
        (PORT stall (2463:2463:2463) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1765:1765:1765))
        (PORT d[0] (1500:1500:1500) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2706:2706:2706))
        (PORT clk (1793:1793:1793) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2854:2854:2854))
        (PORT d[1] (2417:2417:2417) (2614:2614:2614))
        (PORT d[2] (2633:2633:2633) (2832:2832:2832))
        (PORT d[3] (3834:3834:3834) (4016:4016:4016))
        (PORT d[4] (2445:2445:2445) (2604:2604:2604))
        (PORT d[5] (2062:2062:2062) (2149:2149:2149))
        (PORT d[6] (2903:2903:2903) (2927:2927:2927))
        (PORT d[7] (3988:3988:3988) (4154:4154:4154))
        (PORT d[8] (2353:2353:2353) (2497:2497:2497))
        (PORT d[9] (3081:3081:3081) (3185:3185:3185))
        (PORT d[10] (2829:2829:2829) (2951:2951:2951))
        (PORT d[11] (3437:3437:3437) (3617:3617:3617))
        (PORT d[12] (3108:3108:3108) (3324:3324:3324))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1877:1877:1877))
        (PORT clk (1790:1790:1790) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1822:1822:1822))
        (PORT d[0] (2327:2327:2327) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1823:1823:1823))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1475:1475:1475))
        (PORT d[1] (1417:1417:1417) (1381:1381:1381))
        (PORT d[2] (1645:1645:1645) (1710:1710:1710))
        (PORT d[3] (1851:1851:1851) (1936:1936:1936))
        (PORT d[4] (1985:1985:1985) (2099:2099:2099))
        (PORT d[5] (1676:1676:1676) (1704:1704:1704))
        (PORT d[6] (1601:1601:1601) (1612:1612:1612))
        (PORT d[7] (1785:1785:1785) (1823:1823:1823))
        (PORT d[8] (1939:1939:1939) (1913:1913:1913))
        (PORT d[9] (1890:1890:1890) (1994:1994:1994))
        (PORT d[10] (1546:1546:1546) (1632:1632:1632))
        (PORT d[11] (1716:1716:1716) (1752:1752:1752))
        (PORT d[12] (1769:1769:1769) (1811:1811:1811))
        (PORT clk (1757:1757:1757) (1756:1756:1756))
        (PORT stall (2527:2527:2527) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1756:1756:1756))
        (PORT d[0] (1401:1401:1401) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1757:1757:1757))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (981:981:981))
        (PORT datab (1205:1205:1205) (1279:1279:1279))
        (PORT datac (1118:1118:1118) (1123:1123:1123))
        (PORT datad (1170:1170:1170) (1175:1175:1175))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2168:2168:2168))
        (PORT clk (1791:1791:1791) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2436:2436:2436))
        (PORT d[1] (2035:2035:2035) (2199:2199:2199))
        (PORT d[2] (2670:2670:2670) (2857:2857:2857))
        (PORT d[3] (3820:3820:3820) (4001:4001:4001))
        (PORT d[4] (2454:2454:2454) (2611:2611:2611))
        (PORT d[5] (2280:2280:2280) (2369:2369:2369))
        (PORT d[6] (2919:2919:2919) (2937:2937:2937))
        (PORT d[7] (3703:3703:3703) (3853:3853:3853))
        (PORT d[8] (2352:2352:2352) (2496:2496:2496))
        (PORT d[9] (3134:3134:3134) (3249:3249:3249))
        (PORT d[10] (3144:3144:3144) (3295:3295:3295))
        (PORT d[11] (3507:3507:3507) (3712:3712:3712))
        (PORT d[12] (3129:3129:3129) (3338:3338:3338))
        (PORT clk (1788:1788:1788) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1753:1753:1753))
        (PORT clk (1788:1788:1788) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1824:1824:1824))
        (PORT d[0] (2134:2134:2134) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1875:1875:1875))
        (PORT d[1] (1663:1663:1663) (1624:1624:1624))
        (PORT d[2] (1667:1667:1667) (1739:1739:1739))
        (PORT d[3] (1812:1812:1812) (1894:1894:1894))
        (PORT d[4] (1853:1853:1853) (1961:1961:1961))
        (PORT d[5] (1720:1720:1720) (1779:1779:1779))
        (PORT d[6] (1968:1968:1968) (2071:2071:2071))
        (PORT d[7] (1792:1792:1792) (1844:1844:1844))
        (PORT d[8] (1816:1816:1816) (1823:1823:1823))
        (PORT d[9] (1898:1898:1898) (1997:1997:1997))
        (PORT d[10] (1534:1534:1534) (1618:1618:1618))
        (PORT d[11] (1830:1830:1830) (1827:1827:1827))
        (PORT d[12] (1749:1749:1749) (1806:1806:1806))
        (PORT clk (1755:1755:1755) (1758:1758:1758))
        (PORT stall (2524:2524:2524) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1758:1758:1758))
        (PORT d[0] (1546:1546:1546) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (1002:1002:1002))
        (PORT clk (1805:1805:1805) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1765:1765:1765))
        (PORT d[1] (1491:1491:1491) (1544:1544:1544))
        (PORT d[2] (1160:1160:1160) (1190:1190:1190))
        (PORT d[3] (1216:1216:1216) (1272:1272:1272))
        (PORT d[4] (2337:2337:2337) (2506:2506:2506))
        (PORT d[5] (2233:2233:2233) (2286:2286:2286))
        (PORT d[6] (1861:1861:1861) (1888:1888:1888))
        (PORT d[7] (1233:1233:1233) (1309:1309:1309))
        (PORT d[8] (3069:3069:3069) (3279:3279:3279))
        (PORT d[9] (1400:1400:1400) (1425:1425:1425))
        (PORT d[10] (1245:1245:1245) (1300:1300:1300))
        (PORT d[11] (3684:3684:3684) (3869:3869:3869))
        (PORT d[12] (1550:1550:1550) (1618:1618:1618))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1481:1481:1481))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1833:1833:1833))
        (PORT d[0] (2035:2035:2035) (1968:1968:1968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1228:1228:1228))
        (PORT d[1] (1192:1192:1192) (1219:1219:1219))
        (PORT d[2] (935:935:935) (966:966:966))
        (PORT d[3] (993:993:993) (1043:1043:1043))
        (PORT d[4] (969:969:969) (1016:1016:1016))
        (PORT d[5] (1406:1406:1406) (1412:1412:1412))
        (PORT d[6] (1546:1546:1546) (1612:1612:1612))
        (PORT d[7] (1288:1288:1288) (1328:1328:1328))
        (PORT d[8] (1229:1229:1229) (1252:1252:1252))
        (PORT d[9] (1196:1196:1196) (1235:1235:1235))
        (PORT d[10] (1173:1173:1173) (1199:1199:1199))
        (PORT d[11] (1248:1248:1248) (1308:1308:1308))
        (PORT d[12] (1193:1193:1193) (1220:1220:1220))
        (PORT clk (1769:1769:1769) (1767:1767:1767))
        (PORT stall (2497:2497:2497) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1767:1767:1767))
        (PORT d[0] (1282:1282:1282) (1258:1258:1258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (989:989:989))
        (PORT datab (1206:1206:1206) (1286:1286:1286))
        (PORT datac (1454:1454:1454) (1476:1476:1476))
        (PORT datad (834:834:834) (825:825:825))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1663:1663:1663))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1468:1468:1468))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (402:402:402))
        (PORT datab (841:841:841) (849:849:849))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1540:1540:1540))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (641:641:641) (642:642:642))
        (PORT sload (1562:1562:1562) (1595:1595:1595))
        (PORT ena (1372:1372:1372) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1556:1556:1556))
        (PORT asdata (1351:1351:1351) (1382:1382:1382))
        (PORT ena (1175:1175:1175) (1193:1193:1193))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteREM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (963:963:963))
        (PORT datac (911:911:911) (932:932:932))
        (PORT datad (195:195:195) (231:231:231))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (474:474:474))
        (PORT datab (358:358:358) (370:370:370))
        (PORT datac (540:540:540) (534:534:534))
        (PORT datad (1112:1112:1112) (1087:1087:1087))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (263:263:263) (336:336:336))
        (PORT datac (494:494:494) (493:493:493))
        (PORT datad (1111:1111:1111) (1088:1088:1088))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeMEM\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (643:643:643))
        (PORT datab (765:765:765) (749:749:749))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1555:1555:1555))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (576:576:576) (578:578:578))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1718:1718:1718) (1748:1748:1748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (355:355:355))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (1172:1172:1172) (1167:1167:1167))
        (PORT ena (1718:1718:1718) (1748:1748:1748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (568:568:568) (652:652:652))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (409:409:409))
        (PORT datab (219:219:219) (287:287:287))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (768:768:768) (757:757:757))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2016:2016:2016) (2061:2061:2061))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (767:767:767) (790:790:790))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT asdata (896:896:896) (904:904:904))
        (PORT ena (2016:2016:2016) (2061:2061:2061))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (610:610:610) (638:638:638))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datab (220:220:220) (289:289:289))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (785:785:785) (766:766:766))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2016:2016:2016) (2061:2061:2061))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (789:789:789) (817:817:817))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT asdata (1059:1059:1059) (1037:1037:1037))
        (PORT ena (2016:2016:2016) (2061:2061:2061))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1163:1163:1163) (1198:1198:1198))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (291:291:291))
        (PORT datab (219:219:219) (286:286:286))
        (PORT datad (196:196:196) (252:252:252))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (861:861:861) (862:862:862))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1718:1718:1718) (1748:1748:1748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (558:558:558) (646:646:646))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT asdata (935:935:935) (959:959:959))
        (PORT ena (1718:1718:1718) (1748:1748:1748))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (636:636:636) (706:706:706))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1554:1554:1554))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (619:619:619))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (562:562:562) (564:564:564))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (367:367:367) (406:406:406))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2485:2485:2485) (2658:2658:2658))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT asdata (810:810:810) (796:796:796))
        (PORT ena (2010:2010:2010) (2019:2019:2019))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (524:524:524) (527:527:527))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2010:2010:2010) (2019:2019:2019))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (PORT datab (221:221:221) (289:289:289))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT asdata (688:688:688) (726:726:726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (381:381:381))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT asdata (1229:1229:1229) (1195:1195:1195))
        (PORT ena (2010:2010:2010) (2019:2019:2019))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (802:802:802) (788:788:788))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2010:2010:2010) (2019:2019:2019))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (404:404:404))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (538:538:538))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2010:2010:2010) (2019:2019:2019))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (518:518:518) (543:543:543))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT asdata (800:800:800) (795:795:795))
        (PORT ena (2010:2010:2010) (2019:2019:2019))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1528:1528:1528) (1547:1547:1547))
        (PORT asdata (525:525:525) (587:587:587))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT asdata (525:525:525) (587:587:587))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (335:335:335) (347:347:347))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT asdata (872:872:872) (867:867:867))
        (PORT ena (1979:1979:1979) (1982:1982:1982))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1547:1547:1547))
        (PORT asdata (1051:1051:1051) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (293:293:293))
        (PORT datab (221:221:221) (289:289:289))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (333:333:333))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (318:318:318) (318:318:318))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (644:644:644))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (531:531:531) (525:525:525))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[63\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1541:1541:1541))
        (PORT asdata (660:660:660) (703:703:703))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1479:1479:1479))
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2064:2064:2064))
        (PORT d[1] (2159:2159:2159) (2111:2111:2111))
        (PORT d[2] (1521:1521:1521) (1604:1604:1604))
        (PORT d[3] (2040:2040:2040) (2042:2042:2042))
        (PORT d[4] (1711:1711:1711) (1678:1678:1678))
        (PORT d[5] (2949:2949:2949) (3089:3089:3089))
        (PORT d[6] (2654:2654:2654) (2766:2766:2766))
        (PORT d[7] (3382:3382:3382) (3499:3499:3499))
        (PORT d[8] (1893:1893:1893) (2041:2041:2041))
        (PORT d[9] (3103:3103:3103) (3229:3229:3229))
        (PORT d[10] (3796:3796:3796) (3994:3994:3994))
        (PORT d[11] (2663:2663:2663) (2751:2751:2751))
        (PORT d[12] (3392:3392:3392) (3628:3628:3628))
        (PORT clk (1801:1801:1801) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (1890:1890:1890))
        (PORT clk (1801:1801:1801) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (PORT d[0] (2391:2391:2391) (2356:2356:2356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1674:1674:1674))
        (PORT d[1] (1328:1328:1328) (1402:1402:1402))
        (PORT d[2] (1931:1931:1931) (1939:1939:1939))
        (PORT d[3] (1809:1809:1809) (1867:1867:1867))
        (PORT d[4] (1650:1650:1650) (1727:1727:1727))
        (PORT d[5] (1721:1721:1721) (1685:1685:1685))
        (PORT d[6] (1695:1695:1695) (1647:1647:1647))
        (PORT d[7] (1505:1505:1505) (1568:1568:1568))
        (PORT d[8] (1530:1530:1530) (1589:1589:1589))
        (PORT d[9] (1704:1704:1704) (1761:1761:1761))
        (PORT d[10] (1235:1235:1235) (1280:1280:1280))
        (PORT d[11] (1602:1602:1602) (1648:1648:1648))
        (PORT d[12] (1589:1589:1589) (1577:1577:1577))
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT stall (2478:2478:2478) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT d[0] (1332:1332:1332) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1768:1768:1768))
        (PORT clk (1784:1784:1784) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2396:2396:2396))
        (PORT d[1] (2439:2439:2439) (2403:2403:2403))
        (PORT d[2] (2109:2109:2109) (2204:2204:2204))
        (PORT d[3] (2916:2916:2916) (2976:2976:2976))
        (PORT d[4] (2003:2003:2003) (1982:1982:1982))
        (PORT d[5] (2663:2663:2663) (2796:2796:2796))
        (PORT d[6] (2877:2877:2877) (2987:2987:2987))
        (PORT d[7] (3119:3119:3119) (3230:3230:3230))
        (PORT d[8] (1864:1864:1864) (2008:2008:2008))
        (PORT d[9] (2816:2816:2816) (2930:2930:2930))
        (PORT d[10] (3678:3678:3678) (3844:3844:3844))
        (PORT d[11] (3083:3083:3083) (3206:3206:3206))
        (PORT d[12] (3206:3206:3206) (3464:3464:3464))
        (PORT clk (1781:1781:1781) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1932:1932:1932))
        (PORT clk (1781:1781:1781) (1810:1810:1810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1812:1812:1812))
        (PORT d[0] (2427:2427:2427) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1813:1813:1813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1813:1813:1813))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1970:1970:1970))
        (PORT d[1] (1574:1574:1574) (1649:1649:1649))
        (PORT d[2] (1901:1901:1901) (1929:1929:1929))
        (PORT d[3] (2068:2068:2068) (2121:2121:2121))
        (PORT d[4] (1854:1854:1854) (1951:1951:1951))
        (PORT d[5] (2013:2013:2013) (2085:2085:2085))
        (PORT d[6] (1662:1662:1662) (1755:1755:1755))
        (PORT d[7] (1807:1807:1807) (1873:1873:1873))
        (PORT d[8] (1782:1782:1782) (1857:1857:1857))
        (PORT d[9] (1625:1625:1625) (1728:1728:1728))
        (PORT d[10] (1555:1555:1555) (1612:1612:1612))
        (PORT d[11] (1907:1907:1907) (1962:1962:1962))
        (PORT d[12] (1714:1714:1714) (1746:1746:1746))
        (PORT clk (1748:1748:1748) (1746:1746:1746))
        (PORT stall (2196:2196:2196) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1746:1746:1746))
        (PORT d[0] (1471:1471:1471) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1747:1747:1747))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (493:493:493))
        (PORT datab (989:989:989) (1070:1070:1070))
        (PORT datac (1268:1268:1268) (1185:1185:1185))
        (PORT datad (1347:1347:1347) (1354:1354:1354))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1253:1253:1253))
        (PORT clk (1791:1791:1791) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1492:1492:1492))
        (PORT d[1] (1735:1735:1735) (1793:1793:1793))
        (PORT d[2] (2980:2980:2980) (3132:3132:3132))
        (PORT d[3] (1461:1461:1461) (1508:1508:1508))
        (PORT d[4] (3860:3860:3860) (3941:3941:3941))
        (PORT d[5] (2267:2267:2267) (2305:2305:2305))
        (PORT d[6] (2718:2718:2718) (2873:2873:2873))
        (PORT d[7] (3602:3602:3602) (3704:3704:3704))
        (PORT d[8] (2798:2798:2798) (2999:2999:2999))
        (PORT d[9] (2200:2200:2200) (2212:2212:2212))
        (PORT d[10] (1750:1750:1750) (1816:1816:1816))
        (PORT d[11] (3939:3939:3939) (4102:4102:4102))
        (PORT d[12] (2666:2666:2666) (2899:2899:2899))
        (PORT clk (1788:1788:1788) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1802:1802:1802))
        (PORT clk (1788:1788:1788) (1821:1821:1821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1823:1823:1823))
        (PORT d[0] (2257:2257:2257) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1824:1824:1824))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1501:1501:1501))
        (PORT d[1] (1485:1485:1485) (1530:1530:1530))
        (PORT d[2] (1200:1200:1200) (1233:1233:1233))
        (PORT d[3] (1252:1252:1252) (1305:1305:1305))
        (PORT d[4] (1239:1239:1239) (1302:1302:1302))
        (PORT d[5] (1483:1483:1483) (1518:1518:1518))
        (PORT d[6] (1273:1273:1273) (1327:1327:1327))
        (PORT d[7] (1538:1538:1538) (1588:1588:1588))
        (PORT d[8] (1682:1682:1682) (1715:1715:1715))
        (PORT d[9] (1426:1426:1426) (1469:1469:1469))
        (PORT d[10] (1518:1518:1518) (1559:1559:1559))
        (PORT d[11] (1530:1530:1530) (1583:1583:1583))
        (PORT d[12] (1485:1485:1485) (1516:1516:1516))
        (PORT clk (1755:1755:1755) (1757:1757:1757))
        (PORT stall (2490:2490:2490) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1757:1757:1757))
        (PORT d[0] (1305:1305:1305) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1758:1758:1758))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1758:1758:1758))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1758:1758:1758))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2810:2810:2810))
        (PORT clk (1795:1795:1795) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3779:3779:3779))
        (PORT d[1] (3020:3020:3020) (3016:3016:3016))
        (PORT d[2] (1800:1800:1800) (1899:1899:1899))
        (PORT d[3] (2702:2702:2702) (2757:2757:2757))
        (PORT d[4] (2824:2824:2824) (2819:2819:2819))
        (PORT d[5] (1784:1784:1784) (1876:1876:1876))
        (PORT d[6] (2989:2989:2989) (3121:3121:3121))
        (PORT d[7] (3363:3363:3363) (3474:3474:3474))
        (PORT d[8] (2207:2207:2207) (2351:2351:2351))
        (PORT d[9] (2755:2755:2755) (2808:2808:2808))
        (PORT d[10] (3493:3493:3493) (3679:3679:3679))
        (PORT d[11] (3147:3147:3147) (3285:3285:3285))
        (PORT d[12] (2879:2879:2879) (3117:3117:3117))
        (PORT clk (1792:1792:1792) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2019:2019:2019))
        (PORT clk (1792:1792:1792) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1824:1824:1824))
        (PORT d[0] (2469:2469:2469) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2036:2036:2036))
        (PORT d[1] (1603:1603:1603) (1703:1703:1703))
        (PORT d[2] (2215:2215:2215) (2263:2263:2263))
        (PORT d[3] (2120:2120:2120) (2211:2211:2211))
        (PORT d[4] (2136:2136:2136) (2209:2209:2209))
        (PORT d[5] (1805:1805:1805) (1888:1888:1888))
        (PORT d[6] (1898:1898:1898) (1982:1982:1982))
        (PORT d[7] (1776:1776:1776) (1859:1859:1859))
        (PORT d[8] (1994:1994:1994) (2062:2062:2062))
        (PORT d[9] (1932:1932:1932) (2039:2039:2039))
        (PORT d[10] (1516:1516:1516) (1580:1580:1580))
        (PORT d[11] (1896:1896:1896) (1964:1964:1964))
        (PORT d[12] (1732:1732:1732) (1767:1767:1767))
        (PORT clk (1759:1759:1759) (1758:1758:1758))
        (PORT stall (2791:2791:2791) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1758:1758:1758))
        (PORT d[0] (1532:1532:1532) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (490:490:490))
        (PORT datab (990:990:990) (1069:1069:1069))
        (PORT datac (1101:1101:1101) (1118:1118:1118))
        (PORT datad (1654:1654:1654) (1669:1669:1669))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (664:664:664) (700:700:700))
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2043:2043:2043))
        (PORT d[1] (1188:1188:1188) (1211:1211:1211))
        (PORT d[2] (908:908:908) (937:937:937))
        (PORT d[3] (973:973:973) (1024:1024:1024))
        (PORT d[4] (2610:2610:2610) (2786:2786:2786))
        (PORT d[5] (943:943:943) (991:991:991))
        (PORT d[6] (2154:2154:2154) (2192:2192:2192))
        (PORT d[7] (953:953:953) (1020:1020:1020))
        (PORT d[8] (1145:1145:1145) (1159:1159:1159))
        (PORT d[9] (1465:1465:1465) (1503:1503:1503))
        (PORT d[10] (952:952:952) (998:998:998))
        (PORT d[11] (1225:1225:1225) (1287:1287:1287))
        (PORT d[12] (1282:1282:1282) (1352:1352:1352))
        (PORT clk (1813:1813:1813) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1317:1317:1317))
        (PORT clk (1813:1813:1813) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1846:1846:1846))
        (PORT d[0] (1825:1825:1825) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (932:932:932))
        (PORT d[1] (949:949:949) (967:967:967))
        (PORT d[2] (657:657:657) (680:680:680))
        (PORT d[3] (692:692:692) (727:727:727))
        (PORT d[4] (693:693:693) (726:726:726))
        (PORT d[5] (945:945:945) (970:970:970))
        (PORT d[6] (1278:1278:1278) (1343:1343:1343))
        (PORT d[7] (999:999:999) (1028:1028:1028))
        (PORT d[8] (1492:1492:1492) (1515:1515:1515))
        (PORT d[9] (976:976:976) (1015:1015:1015))
        (PORT d[10] (943:943:943) (950:950:950))
        (PORT d[11] (974:974:974) (1022:1022:1022))
        (PORT d[12] (912:912:912) (926:926:926))
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT stall (1844:1844:1844) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT d[0] (1288:1288:1288) (1249:1249:1249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (1784:1784:1784))
        (PORT clk (1829:1829:1829) (1858:1858:1858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3049:3049:3049) (3129:3129:3129))
        (PORT d[1] (1298:1298:1298) (1398:1398:1398))
        (PORT d[2] (2385:2385:2385) (2504:2504:2504))
        (PORT d[3] (2762:2762:2762) (2850:2850:2850))
        (PORT d[4] (2238:2238:2238) (2385:2385:2385))
        (PORT d[5] (2645:2645:2645) (2697:2697:2697))
        (PORT d[6] (2138:2138:2138) (2174:2174:2174))
        (PORT d[7] (3333:3333:3333) (3443:3443:3443))
        (PORT d[8] (1207:1207:1207) (1283:1283:1283))
        (PORT d[9] (1529:1529:1529) (1593:1593:1593))
        (PORT d[10] (1581:1581:1581) (1660:1660:1660))
        (PORT d[11] (2765:2765:2765) (2900:2900:2900))
        (PORT d[12] (2278:2278:2278) (2441:2441:2441))
        (PORT clk (1826:1826:1826) (1856:1856:1856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1465:1465:1465))
        (PORT clk (1826:1826:1826) (1856:1856:1856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1858:1858:1858))
        (PORT d[0] (1944:1944:1944) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1859:1859:1859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1859:1859:1859))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1791:1791:1791))
        (PORT d[1] (1796:1796:1796) (1856:1856:1856))
        (PORT d[2] (1733:1733:1733) (1775:1775:1775))
        (PORT d[3] (1212:1212:1212) (1274:1274:1274))
        (PORT d[4] (1265:1265:1265) (1335:1335:1335))
        (PORT d[5] (1528:1528:1528) (1581:1581:1581))
        (PORT d[6] (1787:1787:1787) (1816:1816:1816))
        (PORT d[7] (1703:1703:1703) (1745:1745:1745))
        (PORT d[8] (1529:1529:1529) (1591:1591:1591))
        (PORT d[9] (1534:1534:1534) (1603:1603:1603))
        (PORT d[10] (1561:1561:1561) (1612:1612:1612))
        (PORT d[11] (1531:1531:1531) (1616:1616:1616))
        (PORT d[12] (1440:1440:1440) (1479:1479:1479))
        (PORT clk (1793:1793:1793) (1792:1792:1792))
        (PORT stall (1694:1694:1694) (1714:1714:1714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1792:1792:1792))
        (PORT d[0] (793:793:793) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1793:1793:1793))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (593:593:593))
        (PORT datab (256:256:256) (326:326:326))
        (PORT datac (1334:1334:1334) (1341:1341:1341))
        (PORT datad (952:952:952) (1034:1034:1034))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1198:1198:1198))
        (PORT clk (1824:1824:1824) (1859:1859:1859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1244:1244:1244))
        (PORT d[1] (1593:1593:1593) (1692:1692:1692))
        (PORT d[2] (2909:2909:2909) (3055:3055:3055))
        (PORT d[3] (3380:3380:3380) (3503:3503:3503))
        (PORT d[4] (2587:2587:2587) (2754:2754:2754))
        (PORT d[5] (2968:2968:2968) (3057:3057:3057))
        (PORT d[6] (932:932:932) (983:983:983))
        (PORT d[7] (1009:1009:1009) (1082:1082:1082))
        (PORT d[8] (2320:2320:2320) (2425:2425:2425))
        (PORT d[9] (942:942:942) (995:995:995))
        (PORT d[10] (970:970:970) (1022:1022:1022))
        (PORT d[11] (1196:1196:1196) (1247:1247:1247))
        (PORT d[12] (1922:1922:1922) (2044:2044:2044))
        (PORT clk (1821:1821:1821) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (843:843:843))
        (PORT clk (1821:1821:1821) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1859:1859:1859))
        (PORT d[0] (1362:1362:1362) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (951:951:951))
        (PORT d[1] (1116:1116:1116) (1093:1093:1093))
        (PORT d[2] (1168:1168:1168) (1156:1156:1156))
        (PORT d[3] (681:681:681) (725:725:725))
        (PORT d[4] (702:702:702) (737:737:737))
        (PORT d[5] (969:969:969) (997:997:997))
        (PORT d[6] (913:913:913) (940:940:940))
        (PORT d[7] (974:974:974) (1010:1010:1010))
        (PORT d[8] (948:948:948) (976:976:976))
        (PORT d[9] (1173:1173:1173) (1192:1192:1192))
        (PORT d[10] (996:996:996) (1023:1023:1023))
        (PORT d[11] (1327:1327:1327) (1343:1343:1343))
        (PORT d[12] (1216:1216:1216) (1215:1215:1215))
        (PORT clk (1788:1788:1788) (1793:1793:1793))
        (PORT stall (1693:1693:1693) (1700:1700:1700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1793:1793:1793))
        (PORT d[0] (524:524:524) (501:501:501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1794:1794:1794))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2110:2110:2110))
        (PORT clk (1819:1819:1819) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3456:3456:3456))
        (PORT d[1] (2828:2828:2828) (2746:2746:2746))
        (PORT d[2] (1989:1989:1989) (2065:2065:2065))
        (PORT d[3] (2148:2148:2148) (2198:2198:2198))
        (PORT d[4] (2358:2358:2358) (2362:2362:2362))
        (PORT d[5] (3026:3026:3026) (3117:3117:3117))
        (PORT d[6] (2719:2719:2719) (2874:2874:2874))
        (PORT d[7] (2939:2939:2939) (2990:2990:2990))
        (PORT d[8] (2452:2452:2452) (2601:2601:2601))
        (PORT d[9] (2428:2428:2428) (2493:2493:2493))
        (PORT d[10] (3918:3918:3918) (4169:4169:4169))
        (PORT d[11] (2711:2711:2711) (2795:2795:2795))
        (PORT d[12] (3057:3057:3057) (3301:3301:3301))
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2014:2014:2014))
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1848:1848:1848))
        (PORT d[0] (2529:2529:2529) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1849:1849:1849))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1758:1758:1758))
        (PORT d[1] (1589:1589:1589) (1685:1685:1685))
        (PORT d[2] (1662:1662:1662) (1684:1684:1684))
        (PORT d[3] (2100:2100:2100) (2179:2179:2179))
        (PORT d[4] (1937:1937:1937) (2014:2014:2014))
        (PORT d[5] (1798:1798:1798) (1783:1783:1783))
        (PORT d[6] (1720:1720:1720) (1758:1758:1758))
        (PORT d[7] (2030:2030:2030) (2056:2056:2056))
        (PORT d[8] (1732:1732:1732) (1774:1774:1774))
        (PORT d[9] (1923:1923:1923) (2027:2027:2027))
        (PORT d[10] (1497:1497:1497) (1544:1544:1544))
        (PORT d[11] (1803:1803:1803) (1830:1830:1830))
        (PORT d[12] (1951:1951:1951) (1974:1974:1974))
        (PORT clk (1783:1783:1783) (1782:1782:1782))
        (PORT stall (2576:2576:2576) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1782:1782:1782))
        (PORT d[0] (1655:1655:1655) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1783:1783:1783))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (491:491:491))
        (PORT datab (988:988:988) (1069:1069:1069))
        (PORT datac (1127:1127:1127) (1120:1120:1120))
        (PORT datad (1462:1462:1462) (1451:1451:1451))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1259:1259:1259))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1256:1256:1256))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (407:407:407))
        (PORT datab (638:638:638) (669:669:669))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1542:1542:1542))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (626:626:626) (630:630:630))
        (PORT sload (1568:1568:1568) (1624:1624:1624))
        (PORT ena (1165:1165:1165) (1152:1152:1152))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (3179:3179:3179) (3259:3259:3259))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1515:1515:1515) (1534:1534:1534))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2921:2921:2921) (2947:2947:2947))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\RI\|conteudo\[15\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (668:668:668) (686:686:686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (258:258:258))
        (PORT datac (316:316:316) (326:326:326))
        (PORT datad (1373:1373:1373) (1376:1376:1376))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[2\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1138:1138:1138))
        (PORT datac (354:354:354) (367:367:367))
        (PORT datad (354:354:354) (356:356:356))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (916:916:916))
        (PORT datab (833:833:833) (905:905:905))
        (PORT datac (232:232:232) (312:312:312))
        (PORT datad (828:828:828) (833:833:833))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1512:1512:1512))
        (PORT datac (755:755:755) (739:739:739))
        (PORT datad (863:863:863) (844:844:844))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (561:561:561) (565:565:565))
        (PORT datac (545:545:545) (532:532:532))
        (PORT datad (1114:1114:1114) (1157:1157:1157))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (597:597:597))
        (PORT datab (1122:1122:1122) (1156:1156:1156))
        (PORT datac (542:542:542) (534:534:534))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1216:1216:1216))
        (PORT datac (752:752:752) (735:735:735))
        (PORT datad (861:861:861) (844:844:844))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (325:325:325))
        (PORT datac (591:591:591) (604:604:604))
        (PORT datad (561:561:561) (558:558:558))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1089:1089:1089))
        (PORT datab (825:825:825) (813:813:813))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1092:1092:1092))
        (PORT datab (322:322:322) (337:337:337))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (555:555:555))
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1097:1097:1097))
        (PORT datab (544:544:544) (536:536:536))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (491:491:491))
        (PORT datad (315:315:315) (315:315:315))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (925:925:925))
        (PORT datab (964:964:964) (989:989:989))
        (PORT datac (156:156:156) (188:188:188))
        (PORT datad (329:329:329) (336:336:336))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (924:924:924))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (294:294:294) (301:301:301))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ffN\|conteudo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1823:1823:1823) (1784:1784:1784))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (924:924:924))
        (PORT datab (836:836:836) (907:907:907))
        (PORT datac (229:229:229) (307:307:307))
        (PORT datad (833:833:833) (837:837:837))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (924:924:924))
        (PORT datab (635:635:635) (671:671:671))
        (PORT datac (1312:1312:1312) (1365:1365:1365))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (576:576:576))
        (PORT datab (695:695:695) (713:713:713))
        (PORT datac (1060:1060:1060) (1069:1069:1069))
        (PORT datad (759:759:759) (738:738:738))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1386:1386:1386) (1448:1448:1448))
        (PORT datab (697:697:697) (718:718:718))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1881:1881:1881))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2043:2043:2043) (2010:2010:2010))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (579:579:579) (723:723:723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[14\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1598:1598:1598))
        (PORT datab (3155:3155:3155) (3372:3372:3372))
        (PORT datad (1048:1048:1048) (1041:1041:1041))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (274:274:274))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[61\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1540:1540:1540))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[62\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1540:1540:1540))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1756:1756:1756))
        (PORT clk (1778:1778:1778) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3738:3738:3738) (3745:3745:3745))
        (PORT d[1] (2271:2271:2271) (2427:2427:2427))
        (PORT d[2] (3162:3162:3162) (3316:3316:3316))
        (PORT d[3] (3412:3412:3412) (3551:3551:3551))
        (PORT d[4] (1808:1808:1808) (1895:1895:1895))
        (PORT d[5] (2305:2305:2305) (2402:2402:2402))
        (PORT d[6] (2368:2368:2368) (2376:2376:2376))
        (PORT d[7] (3921:3921:3921) (4076:4076:4076))
        (PORT d[8] (2601:2601:2601) (2729:2729:2729))
        (PORT d[9] (2818:2818:2818) (2914:2914:2914))
        (PORT d[10] (3032:3032:3032) (3186:3186:3186))
        (PORT d[11] (3185:3185:3185) (3372:3372:3372))
        (PORT d[12] (2588:2588:2588) (2791:2791:2791))
        (PORT clk (1775:1775:1775) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1732:1732:1732))
        (PORT clk (1775:1775:1775) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1807:1807:1807))
        (PORT d[0] (2170:2170:2170) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1937:1937:1937))
        (PORT d[1] (1969:1969:1969) (2108:2108:2108))
        (PORT d[2] (2228:2228:2228) (2268:2268:2268))
        (PORT d[3] (1864:1864:1864) (1955:1955:1955))
        (PORT d[4] (2124:2124:2124) (2207:2207:2207))
        (PORT d[5] (2013:2013:2013) (2085:2085:2085))
        (PORT d[6] (1897:1897:1897) (1994:1994:1994))
        (PORT d[7] (2097:2097:2097) (2168:2168:2168))
        (PORT d[8] (2070:2070:2070) (2161:2161:2161))
        (PORT d[9] (1809:1809:1809) (1918:1918:1918))
        (PORT d[10] (1897:1897:1897) (1977:1977:1977))
        (PORT d[11] (2089:2089:2089) (2094:2094:2094))
        (PORT d[12] (1831:1831:1831) (1898:1898:1898))
        (PORT clk (1742:1742:1742) (1741:1741:1741))
        (PORT stall (2760:2760:2760) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1742:1742:1742) (1741:1741:1741))
        (PORT d[0] (1575:1575:1575) (1616:1616:1616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2255:2255:2255))
        (PORT clk (1802:1802:1802) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2557:2557:2557))
        (PORT d[1] (2929:2929:2929) (3089:3089:3089))
        (PORT d[2] (2787:2787:2787) (2918:2918:2918))
        (PORT d[3] (2830:2830:2830) (2907:2907:2907))
        (PORT d[4] (1847:1847:1847) (1955:1955:1955))
        (PORT d[5] (2365:2365:2365) (2479:2479:2479))
        (PORT d[6] (2938:2938:2938) (2994:2994:2994))
        (PORT d[7] (4134:4134:4134) (4261:4261:4261))
        (PORT d[8] (2671:2671:2671) (2786:2786:2786))
        (PORT d[9] (2509:2509:2509) (2605:2605:2605))
        (PORT d[10] (2771:2771:2771) (2894:2894:2894))
        (PORT d[11] (3944:3944:3944) (4134:4134:4134))
        (PORT d[12] (3210:3210:3210) (3346:3346:3346))
        (PORT clk (1799:1799:1799) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2248:2248:2248))
        (PORT clk (1799:1799:1799) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (PORT d[0] (2401:2401:2401) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1978:1978:1978))
        (PORT d[1] (2054:2054:2054) (2221:2221:2221))
        (PORT d[2] (2036:2036:2036) (2084:2084:2084))
        (PORT d[3] (2136:2136:2136) (2226:2226:2226))
        (PORT d[4] (1982:1982:1982) (2008:2008:2008))
        (PORT d[5] (1819:1819:1819) (1914:1914:1914))
        (PORT d[6] (1760:1760:1760) (1813:1813:1813))
        (PORT d[7] (2133:2133:2133) (2196:2196:2196))
        (PORT d[8] (2003:2003:2003) (2087:2087:2087))
        (PORT d[9] (2118:2118:2118) (2222:2222:2222))
        (PORT d[10] (1892:1892:1892) (1958:1958:1958))
        (PORT d[11] (2156:2156:2156) (2197:2197:2197))
        (PORT d[12] (1838:1838:1838) (1902:1902:1902))
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (PORT stall (2601:2601:2601) (2516:2516:2516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (PORT d[0] (1628:1628:1628) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (967:967:967))
        (PORT datab (1009:1009:1009) (1104:1104:1104))
        (PORT datac (1518:1518:1518) (1571:1571:1571))
        (PORT datad (1719:1719:1719) (1794:1794:1794))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1487:1487:1487))
        (PORT clk (1801:1801:1801) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2522:2522:2522))
        (PORT d[1] (1751:1751:1751) (1821:1821:1821))
        (PORT d[2] (2695:2695:2695) (2831:2831:2831))
        (PORT d[3] (1946:1946:1946) (1994:1994:1994))
        (PORT d[4] (3586:3586:3586) (3657:3657:3657))
        (PORT d[5] (1502:1502:1502) (1561:1561:1561))
        (PORT d[6] (2410:2410:2410) (2461:2461:2461))
        (PORT d[7] (3505:3505:3505) (3659:3659:3659))
        (PORT d[8] (2810:2810:2810) (3002:3002:3002))
        (PORT d[9] (2192:2192:2192) (2192:2192:2192))
        (PORT d[10] (1716:1716:1716) (1770:1770:1770))
        (PORT d[11] (2101:2101:2101) (2186:2186:2186))
        (PORT d[12] (2945:2945:2945) (3181:3181:3181))
        (PORT clk (1798:1798:1798) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1797:1797:1797))
        (PORT clk (1798:1798:1798) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1830:1830:1830))
        (PORT d[0] (2246:2246:2246) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1528:1528:1528))
        (PORT d[1] (1486:1486:1486) (1533:1533:1533))
        (PORT d[2] (1502:1502:1502) (1533:1533:1533))
        (PORT d[3] (1282:1282:1282) (1355:1355:1355))
        (PORT d[4] (1257:1257:1257) (1317:1317:1317))
        (PORT d[5] (1471:1471:1471) (1507:1507:1507))
        (PORT d[6] (1305:1305:1305) (1370:1370:1370))
        (PORT d[7] (1551:1551:1551) (1598:1598:1598))
        (PORT d[8] (1457:1457:1457) (1490:1490:1490))
        (PORT d[9] (1519:1519:1519) (1574:1574:1574))
        (PORT d[10] (1516:1516:1516) (1567:1567:1567))
        (PORT d[11] (1659:1659:1659) (1653:1653:1653))
        (PORT d[12] (1474:1474:1474) (1512:1512:1512))
        (PORT clk (1765:1765:1765) (1764:1764:1764))
        (PORT stall (2486:2486:2486) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1764:1764:1764))
        (PORT d[0] (1316:1316:1316) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2312:2312:2312))
        (PORT clk (1790:1790:1790) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3682:3682:3682))
        (PORT d[1] (2129:2129:2129) (2254:2254:2254))
        (PORT d[2] (3014:3014:3014) (3190:3190:3190))
        (PORT d[3] (3166:3166:3166) (3287:3287:3287))
        (PORT d[4] (2298:2298:2298) (2361:2361:2361))
        (PORT d[5] (2257:2257:2257) (2334:2334:2334))
        (PORT d[6] (2984:2984:2984) (3041:3041:3041))
        (PORT d[7] (3607:3607:3607) (3723:3723:3723))
        (PORT d[8] (1920:1920:1920) (2052:2052:2052))
        (PORT d[9] (2776:2776:2776) (2838:2838:2838))
        (PORT d[10] (2864:2864:2864) (2989:2989:2989))
        (PORT d[11] (3724:3724:3724) (3910:3910:3910))
        (PORT d[12] (2664:2664:2664) (2886:2886:2886))
        (PORT clk (1787:1787:1787) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2311:2311:2311))
        (PORT clk (1787:1787:1787) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1819:1819:1819))
        (PORT d[0] (2499:2499:2499) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1966:1966:1966))
        (PORT d[1] (2020:2020:2020) (2060:2060:2060))
        (PORT d[2] (2045:2045:2045) (2106:2106:2106))
        (PORT d[3] (1865:1865:1865) (1952:1952:1952))
        (PORT d[4] (2117:2117:2117) (2191:2191:2191))
        (PORT d[5] (1828:1828:1828) (1919:1919:1919))
        (PORT d[6] (1645:1645:1645) (1751:1751:1751))
        (PORT d[7] (2057:2057:2057) (2095:2095:2095))
        (PORT d[8] (2107:2107:2107) (2195:2195:2195))
        (PORT d[9] (1864:1864:1864) (1941:1941:1941))
        (PORT d[10] (1931:1931:1931) (2013:2013:2013))
        (PORT d[11] (2077:2077:2077) (2149:2149:2149))
        (PORT d[12] (1873:1873:1873) (1956:1956:1956))
        (PORT clk (1754:1754:1754) (1753:1753:1753))
        (PORT stall (2497:2497:2497) (2424:2424:2424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1753:1753:1753))
        (PORT d[0] (1340:1340:1340) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (967:967:967))
        (PORT datab (1009:1009:1009) (1110:1110:1110))
        (PORT datac (1058:1058:1058) (1057:1057:1057))
        (PORT datad (1481:1481:1481) (1519:1519:1519))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2761:2761:2761))
        (PORT clk (1799:1799:1799) (1827:1827:1827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2839:2839:2839))
        (PORT d[1] (2427:2427:2427) (2555:2555:2555))
        (PORT d[2] (2782:2782:2782) (2976:2976:2976))
        (PORT d[3] (3465:3465:3465) (3618:3618:3618))
        (PORT d[4] (2559:2559:2559) (2628:2628:2628))
        (PORT d[5] (1799:1799:1799) (1886:1886:1886))
        (PORT d[6] (2959:2959:2959) (3004:3004:3004))
        (PORT d[7] (4726:4726:4726) (4846:4846:4846))
        (PORT d[8] (2170:2170:2170) (2325:2325:2325))
        (PORT d[9] (2604:2604:2604) (2700:2700:2700))
        (PORT d[10] (2616:2616:2616) (2751:2751:2751))
        (PORT d[11] (3651:3651:3651) (3833:3833:3833))
        (PORT d[12] (2896:2896:2896) (3127:3127:3127))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (1998:1998:1998))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1827:1827:1827))
        (PORT d[0] (2196:2196:2196) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1828:1828:1828))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1828:1828:1828))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1559:1559:1559))
        (PORT d[1] (1986:1986:1986) (2024:2024:2024))
        (PORT d[2] (1735:1735:1735) (1768:1768:1768))
        (PORT d[3] (1779:1779:1779) (1859:1859:1859))
        (PORT d[4] (2125:2125:2125) (2204:2204:2204))
        (PORT d[5] (2084:2084:2084) (2172:2172:2172))
        (PORT d[6] (1673:1673:1673) (1780:1780:1780))
        (PORT d[7] (2257:2257:2257) (2299:2299:2299))
        (PORT d[8] (2118:2118:2118) (2215:2215:2215))
        (PORT d[9] (2147:2147:2147) (2223:2223:2223))
        (PORT d[10] (1824:1824:1824) (1909:1909:1909))
        (PORT d[11] (1946:1946:1946) (1971:1971:1971))
        (PORT d[12] (1872:1872:1872) (1941:1941:1941))
        (PORT clk (1763:1763:1763) (1761:1761:1761))
        (PORT stall (2234:2234:2234) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1761:1761:1761))
        (PORT d[0] (1374:1374:1374) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1762:1762:1762))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1483:1483:1483))
        (PORT clk (1790:1790:1790) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2108:2108:2108))
        (PORT d[1] (2195:2195:2195) (2157:2157:2157))
        (PORT d[2] (2395:2395:2395) (2501:2501:2501))
        (PORT d[3] (1981:1981:1981) (1965:1965:1965))
        (PORT d[4] (2010:2010:2010) (1978:1978:1978))
        (PORT d[5] (2633:2633:2633) (2761:2761:2761))
        (PORT d[6] (2362:2362:2362) (2462:2462:2462))
        (PORT d[7] (3376:3376:3376) (3492:3492:3492))
        (PORT d[8] (1882:1882:1882) (2019:2019:2019))
        (PORT d[9] (2872:2872:2872) (2964:2964:2964))
        (PORT d[10] (3809:3809:3809) (4019:4019:4019))
        (PORT d[11] (3033:3033:3033) (3164:3164:3164))
        (PORT d[12] (3446:3446:3446) (3698:3698:3698))
        (PORT clk (1787:1787:1787) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2009:2009:2009))
        (PORT clk (1787:1787:1787) (1817:1817:1817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1790:1790:1790) (1819:1819:1819))
        (PORT d[0] (2363:2363:2363) (2329:2329:2329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1820:1820:1820))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1742:1742:1742))
        (PORT d[1] (1311:1311:1311) (1403:1403:1403))
        (PORT d[2] (1664:1664:1664) (1688:1688:1688))
        (PORT d[3] (1815:1815:1815) (1879:1879:1879))
        (PORT d[4] (1616:1616:1616) (1705:1705:1705))
        (PORT d[5] (1596:1596:1596) (1606:1606:1606))
        (PORT d[6] (1713:1713:1713) (1685:1685:1685))
        (PORT d[7] (1431:1431:1431) (1475:1475:1475))
        (PORT d[8] (1777:1777:1777) (1858:1858:1858))
        (PORT d[9] (1641:1641:1641) (1741:1741:1741))
        (PORT d[10] (1241:1241:1241) (1288:1288:1288))
        (PORT d[11] (1656:1656:1656) (1707:1707:1707))
        (PORT d[12] (1693:1693:1693) (1733:1733:1733))
        (PORT clk (1754:1754:1754) (1753:1753:1753))
        (PORT stall (2445:2445:2445) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1753:1753:1753))
        (PORT d[0] (1390:1390:1390) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1755:1755:1755) (1754:1754:1754))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (969:969:969))
        (PORT datab (1018:1018:1018) (1113:1113:1113))
        (PORT datac (1238:1238:1238) (1282:1282:1282))
        (PORT datad (1358:1358:1358) (1343:1343:1343))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1527:1527:1527))
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3440:3440:3440))
        (PORT d[1] (2623:2623:2623) (2570:2570:2570))
        (PORT d[2] (1699:1699:1699) (1783:1783:1783))
        (PORT d[3] (2122:2122:2122) (2166:2166:2166))
        (PORT d[4] (2328:2328:2328) (2322:2322:2322))
        (PORT d[5] (2566:2566:2566) (2656:2656:2656))
        (PORT d[6] (2729:2729:2729) (2874:2874:2874))
        (PORT d[7] (2963:2963:2963) (3003:3003:3003))
        (PORT d[8] (2173:2173:2173) (2315:2315:2315))
        (PORT d[9] (2184:2184:2184) (2265:2265:2265))
        (PORT d[10] (3888:3888:3888) (4128:4128:4128))
        (PORT d[11] (2729:2729:2729) (2824:2824:2824))
        (PORT d[12] (3240:3240:3240) (3472:3472:3472))
        (PORT clk (1813:1813:1813) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1958:1958:1958))
        (PORT clk (1813:1813:1813) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1846:1846:1846))
        (PORT d[0] (2420:2420:2420) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (1966:1966:1966))
        (PORT d[1] (1589:1589:1589) (1687:1687:1687))
        (PORT d[2] (1670:1670:1670) (1700:1700:1700))
        (PORT d[3] (2115:2115:2115) (2203:2203:2203))
        (PORT d[4] (2127:2127:2127) (2199:2199:2199))
        (PORT d[5] (1868:1868:1868) (1862:1862:1862))
        (PORT d[6] (2179:2179:2179) (2231:2231:2231))
        (PORT d[7] (1928:1928:1928) (1925:1925:1925))
        (PORT d[8] (1937:1937:1937) (1963:1963:1963))
        (PORT d[9] (1985:1985:1985) (2049:2049:2049))
        (PORT d[10] (1499:1499:1499) (1549:1549:1549))
        (PORT d[11] (1813:1813:1813) (1837:1837:1837))
        (PORT d[12] (1977:1977:1977) (2002:2002:2002))
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT stall (2557:2557:2557) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT d[0] (1745:1745:1745) (1721:1721:1721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1534:1534:1534))
        (PORT clk (1809:1809:1809) (1839:1839:1839))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1500:1500:1500))
        (PORT d[1] (2187:2187:2187) (2151:2151:2151))
        (PORT d[2] (1557:1557:1557) (1655:1655:1655))
        (PORT d[3] (2064:2064:2064) (2076:2076:2076))
        (PORT d[4] (1979:1979:1979) (1943:1943:1943))
        (PORT d[5] (2842:2842:2842) (2885:2885:2885))
        (PORT d[6] (2662:2662:2662) (2771:2771:2771))
        (PORT d[7] (2767:2767:2767) (2782:2782:2782))
        (PORT d[8] (1890:1890:1890) (2039:2039:2039))
        (PORT d[9] (2626:2626:2626) (2719:2719:2719))
        (PORT d[10] (3807:3807:3807) (4018:4018:4018))
        (PORT d[11] (2659:2659:2659) (2745:2745:2745))
        (PORT d[12] (3452:3452:3452) (3630:3630:3630))
        (PORT clk (1806:1806:1806) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1718:1718:1718))
        (PORT clk (1806:1806:1806) (1837:1837:1837))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1839:1839:1839))
        (PORT d[0] (2212:2212:2212) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1840:1840:1840))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1438:1438:1438))
        (PORT d[1] (1309:1309:1309) (1403:1403:1403))
        (PORT d[2] (1733:1733:1733) (1699:1699:1699))
        (PORT d[3] (1732:1732:1732) (1796:1796:1796))
        (PORT d[4] (1603:1603:1603) (1682:1682:1682))
        (PORT d[5] (1456:1456:1456) (1426:1426:1426))
        (PORT d[6] (1425:1425:1425) (1401:1401:1401))
        (PORT d[7] (1537:1537:1537) (1604:1604:1604))
        (PORT d[8] (1756:1756:1756) (1805:1805:1805))
        (PORT d[9] (1460:1460:1460) (1510:1510:1510))
        (PORT d[10] (1147:1147:1147) (1194:1194:1194))
        (PORT d[11] (1408:1408:1408) (1382:1382:1382))
        (PORT d[12] (1525:1525:1525) (1521:1521:1521))
        (PORT clk (1773:1773:1773) (1773:1773:1773))
        (PORT stall (2438:2438:2438) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1773:1773:1773))
        (PORT d[0] (1293:1293:1293) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (972:972:972))
        (PORT datab (1019:1019:1019) (1117:1117:1117))
        (PORT datac (1523:1523:1523) (1570:1570:1570))
        (PORT datad (1360:1360:1360) (1361:1361:1361))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1299:1299:1299))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1299:1299:1299))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (843:843:843))
        (PORT datab (223:223:223) (292:292:292))
        (PORT datac (194:194:194) (260:260:260))
        (PORT datad (297:297:297) (295:295:295))
        (IOPATH dataa combout (307:307:307) (289:289:289))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1540:1540:1540))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (486:486:486) (514:514:514))
        (PORT sload (1562:1562:1562) (1595:1595:1595))
        (PORT ena (1372:1372:1372) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1556:1556:1556))
        (PORT asdata (1723:1723:1723) (1751:1751:1751))
        (PORT ena (1721:1721:1721) (1722:1722:1722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (442:442:442))
        (PORT datab (284:284:284) (384:384:384))
        (PORT datac (243:243:243) (326:326:326))
        (PORT datad (275:275:275) (363:363:363))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (245:245:245))
        (PORT datac (496:496:496) (486:486:486))
        (PORT datad (1356:1356:1356) (1356:1356:1356))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteRDM\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (245:245:245))
        (PORT datac (653:653:653) (709:709:709))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (473:473:473))
        (PORT datab (1041:1041:1041) (998:998:998))
        (PORT datac (787:787:787) (773:773:773))
        (PORT datad (605:605:605) (640:640:640))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (634:634:634))
        (PORT datad (384:384:384) (430:430:430))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (437:437:437))
        (PORT datab (287:287:287) (387:387:387))
        (PORT datad (407:407:407) (445:445:445))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (232:232:232))
        (PORT datac (1366:1366:1366) (1374:1374:1374))
        (PORT datad (496:496:496) (480:480:480))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (437:437:437))
        (PORT datab (287:287:287) (385:385:385))
        (PORT datad (276:276:276) (362:362:362))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1395:1395:1395) (1402:1402:1402))
        (PORT datac (497:497:497) (477:477:477))
        (PORT datad (177:177:177) (198:198:198))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (448:448:448))
        (PORT datab (269:269:269) (351:351:351))
        (PORT datad (280:280:280) (359:359:359))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (PORT datac (1366:1366:1366) (1374:1374:1374))
        (PORT datad (290:290:290) (299:299:299))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (597:597:597))
        (PORT datab (571:571:571) (569:569:569))
        (PORT datac (591:591:591) (585:585:585))
        (PORT datad (553:553:553) (548:548:548))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (499:499:499))
        (PORT datab (424:424:424) (475:475:475))
        (PORT datac (238:238:238) (310:310:310))
        (PORT datad (532:532:532) (519:519:519))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (514:514:514))
        (PORT datab (922:922:922) (967:967:967))
        (PORT datac (358:358:358) (368:368:368))
        (PORT datad (639:639:639) (678:678:678))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (791:791:791))
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (994:994:994) (946:946:946))
        (PORT datad (972:972:972) (938:938:938))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|always0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (335:335:335) (348:348:348))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (276:276:276))
        (PORT datad (1280:1280:1280) (1305:1305:1305))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1555:1555:1555))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|t3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (620:620:620))
        (PORT datab (1082:1082:1082) (1138:1138:1138))
        (PORT datac (503:503:503) (490:490:490))
        (PORT datad (589:589:589) (619:619:619))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\UC\|t3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1556:1556:1556))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|RwriteAC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (327:327:327))
        (PORT datad (235:235:235) (301:301:301))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (406:406:406))
        (PORT datab (542:542:542) (536:536:536))
        (PORT datac (366:366:366) (381:381:381))
        (PORT datad (341:341:341) (352:352:352))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (396:396:396))
        (PORT datac (380:380:380) (405:405:405))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (613:613:613))
        (PORT datab (1123:1123:1123) (1157:1157:1157))
        (PORT datac (819:819:819) (837:837:837))
        (PORT datad (366:366:366) (380:380:380))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1145:1145:1145))
        (PORT datab (635:635:635) (671:671:671))
        (PORT datac (862:862:862) (891:891:891))
        (PORT datad (833:833:833) (839:839:839))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (916:916:916))
        (PORT datab (1228:1228:1228) (1295:1295:1295))
        (PORT datac (1454:1454:1454) (1504:1504:1504))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (596:596:596))
        (PORT datab (375:375:375) (392:392:392))
        (PORT datac (817:817:817) (814:814:814))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1557:1557:1557))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1815:1815:1815) (1764:1764:1764))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[13\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2960:2960:2960) (3179:3179:3179))
        (PORT datab (1348:1348:1348) (1369:1369:1369))
        (PORT datad (1048:1048:1048) (1043:1043:1043))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[60\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1875:1875:1875))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[59\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1541:1541:1541))
        (PORT asdata (695:695:695) (720:720:720))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1768:1768:1768))
        (PORT clk (1820:1820:1820) (1850:1850:1850))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2015:2015:2015))
        (PORT d[1] (2298:2298:2298) (2368:2368:2368))
        (PORT d[2] (2643:2643:2643) (2768:2768:2768))
        (PORT d[3] (2795:2795:2795) (2898:2898:2898))
        (PORT d[4] (3236:3236:3236) (3287:3287:3287))
        (PORT d[5] (1967:1967:1967) (2012:2012:2012))
        (PORT d[6] (2345:2345:2345) (2356:2356:2356))
        (PORT d[7] (4251:4251:4251) (4389:4389:4389))
        (PORT d[8] (2524:2524:2524) (2689:2689:2689))
        (PORT d[9] (3267:3267:3267) (3323:3323:3323))
        (PORT d[10] (2033:2033:2033) (2111:2111:2111))
        (PORT d[11] (3442:3442:3442) (3635:3635:3635))
        (PORT d[12] (2903:2903:2903) (3129:3129:3129))
        (PORT clk (1817:1817:1817) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1686:1686:1686))
        (PORT clk (1817:1817:1817) (1848:1848:1848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1850:1850:1850))
        (PORT d[0] (2147:2147:2147) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1851:1851:1851))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1903:1903:1903))
        (PORT d[1] (1679:1679:1679) (1720:1720:1720))
        (PORT d[2] (1720:1720:1720) (1764:1764:1764))
        (PORT d[3] (1565:1565:1565) (1650:1650:1650))
        (PORT d[4] (1777:1777:1777) (1858:1858:1858))
        (PORT d[5] (1486:1486:1486) (1538:1538:1538))
        (PORT d[6] (1312:1312:1312) (1359:1359:1359))
        (PORT d[7] (2025:2025:2025) (2058:2058:2058))
        (PORT d[8] (2017:2017:2017) (2098:2098:2098))
        (PORT d[9] (1985:1985:1985) (2031:2031:2031))
        (PORT d[10] (1464:1464:1464) (1499:1499:1499))
        (PORT d[11] (1702:1702:1702) (1739:1739:1739))
        (PORT d[12] (1835:1835:1835) (1816:1816:1816))
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT stall (2620:2620:2620) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT d[0] (1321:1321:1321) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2597:2597:2597))
        (PORT clk (1798:1798:1798) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3113:3113:3113))
        (PORT d[1] (2503:2503:2503) (2657:2657:2657))
        (PORT d[2] (2272:2272:2272) (2440:2440:2440))
        (PORT d[3] (2801:2801:2801) (2867:2867:2867))
        (PORT d[4] (1615:1615:1615) (1720:1720:1720))
        (PORT d[5] (2133:2133:2133) (2176:2176:2176))
        (PORT d[6] (2984:2984:2984) (3043:3043:3043))
        (PORT d[7] (3771:3771:3771) (3924:3924:3924))
        (PORT d[8] (2660:2660:2660) (2784:2784:2784))
        (PORT d[9] (2786:2786:2786) (2874:2874:2874))
        (PORT d[10] (2772:2772:2772) (2895:2895:2895))
        (PORT d[11] (3525:3525:3525) (3724:3724:3724))
        (PORT d[12] (3538:3538:3538) (3726:3726:3726))
        (PORT clk (1795:1795:1795) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (1987:1987:1987))
        (PORT clk (1795:1795:1795) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1828:1828:1828))
        (PORT d[0] (2412:2412:2412) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1829:1829:1829))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1701:1701:1701))
        (PORT d[1] (2195:2195:2195) (2335:2335:2335))
        (PORT d[2] (1939:1939:1939) (2011:2011:2011))
        (PORT d[3] (1915:1915:1915) (2017:2017:2017))
        (PORT d[4] (2180:2180:2180) (2290:2290:2290))
        (PORT d[5] (1844:1844:1844) (1938:1938:1938))
        (PORT d[6] (1654:1654:1654) (1748:1748:1748))
        (PORT d[7] (2099:2099:2099) (2161:2161:2161))
        (PORT d[8] (2013:2013:2013) (2101:2101:2101))
        (PORT d[9] (2118:2118:2118) (2221:2221:2221))
        (PORT d[10] (1693:1693:1693) (1779:1779:1779))
        (PORT d[11] (2045:2045:2045) (2041:2041:2041))
        (PORT d[12] (1843:1843:1843) (1920:1920:1920))
        (PORT clk (1762:1762:1762) (1762:1762:1762))
        (PORT stall (2875:2875:2875) (2783:2783:2783))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1762:1762:1762))
        (PORT d[0] (1627:1627:1627) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (988:988:988))
        (PORT datab (1206:1206:1206) (1285:1285:1285))
        (PORT datac (1451:1451:1451) (1481:1481:1481))
        (PORT datad (1497:1497:1497) (1553:1553:1553))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2364:2364:2364))
        (PORT clk (1784:1784:1784) (1818:1818:1818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3683:3683:3683))
        (PORT d[1] (2403:2403:2403) (2521:2521:2521))
        (PORT d[2] (2773:2773:2773) (2967:2967:2967))
        (PORT d[3] (3148:3148:3148) (3288:3288:3288))
        (PORT d[4] (2289:2289:2289) (2369:2369:2369))
        (PORT d[5] (2302:2302:2302) (2382:2382:2382))
        (PORT d[6] (3267:3267:3267) (3336:3336:3336))
        (PORT d[7] (4233:4233:4233) (4365:4365:4365))
        (PORT d[8] (2157:2157:2157) (2302:2302:2302))
        (PORT d[9] (2312:2312:2312) (2392:2392:2392))
        (PORT d[10] (2595:2595:2595) (2737:2737:2737))
        (PORT d[11] (3690:3690:3690) (3861:3861:3861))
        (PORT d[12] (2872:2872:2872) (3071:3071:3071))
        (PORT clk (1781:1781:1781) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2089:2089:2089))
        (PORT clk (1781:1781:1781) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1818:1818:1818))
        (PORT d[0] (2542:2542:2542) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1819:1819:1819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1819:1819:1819))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1799:1799:1799))
        (PORT d[1] (2011:2011:2011) (2062:2062:2062))
        (PORT d[2] (1745:1745:1745) (1794:1794:1794))
        (PORT d[3] (2098:2098:2098) (2178:2178:2178))
        (PORT d[4] (2113:2113:2113) (2189:2189:2189))
        (PORT d[5] (1836:1836:1836) (1937:1937:1937))
        (PORT d[6] (1833:1833:1833) (1907:1907:1907))
        (PORT d[7] (2247:2247:2247) (2267:2267:2267))
        (PORT d[8] (1846:1846:1846) (1957:1957:1957))
        (PORT d[9] (2164:2164:2164) (2264:2264:2264))
        (PORT d[10] (1846:1846:1846) (1916:1916:1916))
        (PORT d[11] (2129:2129:2129) (2215:2215:2215))
        (PORT d[12] (1828:1828:1828) (1908:1908:1908))
        (PORT clk (1748:1748:1748) (1752:1752:1752))
        (PORT stall (2531:2531:2531) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1752:1752:1752))
        (PORT d[0] (1502:1502:1502) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1753:1753:1753))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1753:1753:1753))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1749:1749:1749) (1753:1753:1753))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1799:1799:1799))
        (PORT clk (1769:1769:1769) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2390:2390:2390))
        (PORT d[1] (2461:2461:2461) (2446:2446:2446))
        (PORT d[2] (1813:1813:1813) (1894:1894:1894))
        (PORT d[3] (2279:2279:2279) (2276:2276:2276))
        (PORT d[4] (2316:2316:2316) (2305:2305:2305))
        (PORT d[5] (2391:2391:2391) (2516:2516:2516))
        (PORT d[6] (3498:3498:3498) (3653:3653:3653))
        (PORT d[7] (3104:3104:3104) (3202:3202:3202))
        (PORT d[8] (1912:1912:1912) (2060:2060:2060))
        (PORT d[9] (2547:2547:2547) (2654:2654:2654))
        (PORT d[10] (3430:3430:3430) (3591:3591:3591))
        (PORT d[11] (2675:2675:2675) (2745:2745:2745))
        (PORT d[12] (2908:2908:2908) (3157:3157:3157))
        (PORT clk (1766:1766:1766) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2033:2033:2033) (2045:2045:2045))
        (PORT clk (1766:1766:1766) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1797:1797:1797))
        (PORT d[0] (2489:2489:2489) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1798:1798:1798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1798:1798:1798))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2050:2050:2050))
        (PORT d[1] (1807:1807:1807) (1889:1889:1889))
        (PORT d[2] (1941:1941:1941) (1988:1988:1988))
        (PORT d[3] (2164:2164:2164) (2255:2255:2255))
        (PORT d[4] (1885:1885:1885) (1980:1980:1980))
        (PORT d[5] (1720:1720:1720) (1796:1796:1796))
        (PORT d[6] (1898:1898:1898) (2011:2011:2011))
        (PORT d[7] (1770:1770:1770) (1839:1839:1839))
        (PORT d[8] (2028:2028:2028) (2103:2103:2103))
        (PORT d[9] (1878:1878:1878) (1978:1978:1978))
        (PORT d[10] (1672:1672:1672) (1728:1728:1728))
        (PORT d[11] (1902:1902:1902) (1972:1972:1972))
        (PORT d[12] (1681:1681:1681) (1713:1713:1713))
        (PORT clk (1733:1733:1733) (1731:1731:1731))
        (PORT stall (2460:2460:2460) (2397:2397:2397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1731:1731:1731))
        (PORT d[0] (1340:1340:1340) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1732:1732:1732))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1732:1732:1732))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1734:1734:1734) (1732:1732:1732))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (938:938:938) (983:983:983))
        (PORT datab (1206:1206:1206) (1280:1280:1280))
        (PORT datac (1484:1484:1484) (1509:1509:1509))
        (PORT datad (1383:1383:1383) (1388:1388:1388))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2624:2624:2624))
        (PORT clk (1803:1803:1803) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2826:2826:2826))
        (PORT d[1] (2663:2663:2663) (2798:2798:2798))
        (PORT d[2] (2777:2777:2777) (2970:2970:2970))
        (PORT d[3] (3430:3430:3430) (3583:3583:3583))
        (PORT d[4] (1766:1766:1766) (1813:1813:1813))
        (PORT d[5] (2000:2000:2000) (2079:2079:2079))
        (PORT d[6] (3565:3565:3565) (3640:3640:3640))
        (PORT d[7] (4481:4481:4481) (4614:4614:4614))
        (PORT d[8] (2131:2131:2131) (2275:2275:2275))
        (PORT d[9] (2605:2605:2605) (2701:2701:2701))
        (PORT d[10] (2612:2612:2612) (2736:2736:2736))
        (PORT d[11] (3655:3655:3655) (3841:3841:3841))
        (PORT d[12] (3210:3210:3210) (3456:3456:3456))
        (PORT clk (1800:1800:1800) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1733:1733:1733))
        (PORT clk (1800:1800:1800) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1836:1836:1836))
        (PORT d[0] (2184:2184:2184) (2199:2199:2199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1732:1732:1732) (1777:1777:1777))
        (PORT d[1] (2035:2035:2035) (2082:2082:2082))
        (PORT d[2] (1581:1581:1581) (1643:1643:1643))
        (PORT d[3] (1738:1738:1738) (1803:1803:1803))
        (PORT d[4] (1838:1838:1838) (1920:1920:1920))
        (PORT d[5] (2115:2115:2115) (2222:2222:2222))
        (PORT d[6] (1651:1651:1651) (1758:1758:1758))
        (PORT d[7] (1996:1996:1996) (2032:2032:2032))
        (PORT d[8] (2112:2112:2112) (2208:2208:2208))
        (PORT d[9] (1816:1816:1816) (1907:1907:1907))
        (PORT d[10] (1620:1620:1620) (1687:1687:1687))
        (PORT d[11] (1918:1918:1918) (1929:1929:1929))
        (PORT d[12] (1813:1813:1813) (1877:1877:1877))
        (PORT clk (1767:1767:1767) (1770:1770:1770))
        (PORT stall (2274:2274:2274) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1770:1770:1770))
        (PORT d[0] (1385:1385:1385) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2103:2103:2103))
        (PORT clk (1779:1779:1779) (1807:1807:1807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3648:3648:3648))
        (PORT d[1] (2439:2439:2439) (2403:2403:2403))
        (PORT d[2] (2139:2139:2139) (2239:2239:2239))
        (PORT d[3] (2641:2641:2641) (2708:2708:2708))
        (PORT d[4] (2025:2025:2025) (2004:2004:2004))
        (PORT d[5] (2636:2636:2636) (2768:2768:2768))
        (PORT d[6] (2652:2652:2652) (2736:2736:2736))
        (PORT d[7] (3143:3143:3143) (3258:3258:3258))
        (PORT d[8] (1926:1926:1926) (2074:2074:2074))
        (PORT d[9] (2554:2554:2554) (2663:2663:2663))
        (PORT d[10] (3677:3677:3677) (3844:3844:3844))
        (PORT d[11] (3090:3090:3090) (3208:3208:3208))
        (PORT d[12] (3644:3644:3644) (3880:3880:3880))
        (PORT clk (1776:1776:1776) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (1945:1945:1945))
        (PORT clk (1776:1776:1776) (1805:1805:1805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1807:1807:1807))
        (PORT d[0] (2403:2403:2403) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1808:1808:1808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1808:1808:1808))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2079:2079:2079))
        (PORT d[1] (1546:1546:1546) (1635:1635:1635))
        (PORT d[2] (1939:1939:1939) (1984:1984:1984))
        (PORT d[3] (2107:2107:2107) (2192:2192:2192))
        (PORT d[4] (1878:1878:1878) (1978:1978:1978))
        (PORT d[5] (1852:1852:1852) (1866:1866:1866))
        (PORT d[6] (1892:1892:1892) (1972:1972:1972))
        (PORT d[7] (1508:1508:1508) (1580:1580:1580))
        (PORT d[8] (2025:2025:2025) (2090:2090:2090))
        (PORT d[9] (1912:1912:1912) (2023:2023:2023))
        (PORT d[10] (1535:1535:1535) (1591:1591:1591))
        (PORT d[11] (1907:1907:1907) (1963:1963:1963))
        (PORT d[12] (1680:1680:1680) (1710:1710:1710))
        (PORT clk (1743:1743:1743) (1741:1741:1741))
        (PORT stall (2187:2187:2187) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1741:1741:1741))
        (PORT d[0] (1410:1410:1410) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1742:1742:1742))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (983:983:983))
        (PORT datab (1206:1206:1206) (1281:1281:1281))
        (PORT datac (1341:1341:1341) (1363:1363:1363))
        (PORT datad (1167:1167:1167) (1187:1187:1187))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1642:1642:1642))
        (PORT clk (1802:1802:1802) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2198:2198:2198))
        (PORT d[1] (2391:2391:2391) (2540:2540:2540))
        (PORT d[2] (3091:3091:3091) (3298:3298:3298))
        (PORT d[3] (3606:3606:3606) (3776:3776:3776))
        (PORT d[4] (1641:1641:1641) (1720:1720:1720))
        (PORT d[5] (2316:2316:2316) (2407:2407:2407))
        (PORT d[6] (3185:3185:3185) (3222:3222:3222))
        (PORT d[7] (3969:3969:3969) (4128:4128:4128))
        (PORT d[8] (2659:2659:2659) (2812:2812:2812))
        (PORT d[9] (3415:3415:3415) (3542:3542:3542))
        (PORT d[10] (2876:2876:2876) (3020:3020:3020))
        (PORT d[11] (3731:3731:3731) (3917:3917:3917))
        (PORT d[12] (2774:2774:2774) (2962:2962:2962))
        (PORT clk (1799:1799:1799) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1567:1567:1567))
        (PORT clk (1799:1799:1799) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1832:1832:1832))
        (PORT d[0] (2122:2122:2122) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1451:1451:1451))
        (PORT d[1] (1676:1676:1676) (1685:1685:1685))
        (PORT d[2] (1461:1461:1461) (1500:1500:1500))
        (PORT d[3] (1904:1904:1904) (1997:1997:1997))
        (PORT d[4] (1663:1663:1663) (1656:1656:1656))
        (PORT d[5] (1939:1939:1939) (1942:1942:1942))
        (PORT d[6] (1589:1589:1589) (1585:1585:1585))
        (PORT d[7] (1607:1607:1607) (1583:1583:1583))
        (PORT d[8] (2168:2168:2168) (2277:2277:2277))
        (PORT d[9] (1591:1591:1591) (1682:1682:1682))
        (PORT d[10] (1548:1548:1548) (1596:1596:1596))
        (PORT d[11] (1777:1777:1777) (1822:1822:1822))
        (PORT d[12] (1490:1490:1490) (1545:1545:1545))
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (PORT stall (2496:2496:2496) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (PORT d[0] (1606:1606:1606) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2938:2938:2938))
        (PORT clk (1805:1805:1805) (1835:1835:1835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (2827:2827:2827))
        (PORT d[1] (2687:2687:2687) (2825:2825:2825))
        (PORT d[2] (2794:2794:2794) (2988:2988:2988))
        (PORT d[3] (3451:3451:3451) (3605:3605:3605))
        (PORT d[4] (1760:1760:1760) (1821:1821:1821))
        (PORT d[5] (2052:2052:2052) (2132:2132:2132))
        (PORT d[6] (3549:3549:3549) (3624:3624:3624))
        (PORT d[7] (4532:4532:4532) (4688:4688:4688))
        (PORT d[8] (2423:2423:2423) (2579:2579:2579))
        (PORT d[9] (2857:2857:2857) (2959:2959:2959))
        (PORT d[10] (2603:2603:2603) (2754:2754:2754))
        (PORT d[11] (3921:3921:3921) (4097:4097:4097))
        (PORT d[12] (3197:3197:3197) (3440:3440:3440))
        (PORT clk (1802:1802:1802) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2004:2004:2004))
        (PORT clk (1802:1802:1802) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1835:1835:1835))
        (PORT d[0] (2475:2475:2475) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1836:1836:1836))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1800:1800:1800))
        (PORT d[1] (2018:2018:2018) (2073:2073:2073))
        (PORT d[2] (1469:1469:1469) (1516:1516:1516))
        (PORT d[3] (1805:1805:1805) (1878:1878:1878))
        (PORT d[4] (2126:2126:2126) (2220:2220:2220))
        (PORT d[5] (1950:1950:1950) (1989:1989:1989))
        (PORT d[6] (1651:1651:1651) (1759:1759:1759))
        (PORT d[7] (2014:2014:2014) (2040:2040:2040))
        (PORT d[8] (2025:2025:2025) (2094:2094:2094))
        (PORT d[9] (2139:2139:2139) (2229:2229:2229))
        (PORT d[10] (1372:1372:1372) (1448:1448:1448))
        (PORT d[11] (1831:1831:1831) (1835:1835:1835))
        (PORT d[12] (1764:1764:1764) (1825:1825:1825))
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (PORT stall (2463:2463:2463) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (PORT d[0] (1370:1370:1370) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (983:983:983))
        (PORT datab (1209:1209:1209) (1281:1281:1281))
        (PORT datac (1460:1460:1460) (1482:1482:1482))
        (PORT datad (1562:1562:1562) (1616:1616:1616))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1622:1622:1622) (1663:1663:1663))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1623:1623:1623) (1660:1660:1660))
        (PORT datac (154:154:154) (184:184:184))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (429:429:429))
        (PORT datab (841:841:841) (846:846:846))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1540:1540:1540))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (613:613:613) (619:619:619))
        (PORT sload (1562:1562:1562) (1595:1595:1595))
        (PORT ena (1372:1372:1372) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1556:1556:1556))
        (PORT asdata (1410:1410:1410) (1452:1452:1452))
        (PORT ena (1721:1721:1721) (1722:1722:1722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (461:461:461))
        (PORT datab (302:302:302) (396:396:396))
        (PORT datac (288:288:288) (411:411:411))
        (PORT datad (406:406:406) (443:443:443))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (258:258:258))
        (PORT datac (282:282:282) (295:295:295))
        (PORT datad (1372:1372:1372) (1375:1375:1375))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|selectRDM\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (812:812:812))
        (PORT datac (1017:1017:1017) (970:970:970))
        (PORT datad (561:561:561) (555:555:555))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[11\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1365:1365:1365))
        (PORT datab (2863:2863:2863) (3106:3106:3106))
        (PORT datad (569:569:569) (587:587:587))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (229:229:229) (295:295:295))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[55\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1549:1549:1549))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[56\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1549:1549:1549))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3042:3042:3042))
        (PORT clk (1803:1803:1803) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3393:3393:3393))
        (PORT d[1] (2198:2198:2198) (2340:2340:2340))
        (PORT d[2] (2774:2774:2774) (2953:2953:2953))
        (PORT d[3] (3146:3146:3146) (3275:3275:3275))
        (PORT d[4] (1746:1746:1746) (1829:1829:1829))
        (PORT d[5] (2391:2391:2391) (2485:2485:2485))
        (PORT d[6] (2679:2679:2679) (2696:2696:2696))
        (PORT d[7] (3713:3713:3713) (3845:3845:3845))
        (PORT d[8] (2224:2224:2224) (2380:2380:2380))
        (PORT d[9] (2773:2773:2773) (2841:2841:2841))
        (PORT d[10] (2290:2290:2290) (2383:2383:2383))
        (PORT d[11] (3702:3702:3702) (3875:3875:3875))
        (PORT d[12] (2945:2945:2945) (3158:3158:3158))
        (PORT clk (1800:1800:1800) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1825:1825:1825))
        (PORT clk (1800:1800:1800) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1836:1836:1836))
        (PORT d[0] (2292:2292:2292) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1611:1611:1611))
        (PORT d[1] (2046:2046:2046) (2094:2094:2094))
        (PORT d[2] (2024:2024:2024) (2044:2044:2044))
        (PORT d[3] (1893:1893:1893) (1964:1964:1964))
        (PORT d[4] (2147:2147:2147) (2240:2240:2240))
        (PORT d[5] (1828:1828:1828) (1920:1920:1920))
        (PORT d[6] (1946:1946:1946) (2044:2044:2044))
        (PORT d[7] (2027:2027:2027) (2073:2073:2073))
        (PORT d[8] (2127:2127:2127) (2215:2215:2215))
        (PORT d[9] (1864:1864:1864) (1947:1947:1947))
        (PORT d[10] (1892:1892:1892) (1946:1946:1946))
        (PORT d[11] (2060:2060:2060) (2126:2126:2126))
        (PORT d[12] (1814:1814:1814) (1885:1885:1885))
        (PORT clk (1767:1767:1767) (1770:1770:1770))
        (PORT stall (2764:2764:2764) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1770:1770:1770))
        (PORT d[0] (1472:1472:1472) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a91\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2451:2451:2451))
        (PORT clk (1804:1804:1804) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2915:2915:2915))
        (PORT d[1] (1902:1902:1902) (2020:2020:2020))
        (PORT d[2] (1812:1812:1812) (1931:1931:1931))
        (PORT d[3] (2603:2603:2603) (2639:2639:2639))
        (PORT d[4] (2551:2551:2551) (2714:2714:2714))
        (PORT d[5] (2062:2062:2062) (2070:2070:2070))
        (PORT d[6] (2392:2392:2392) (2449:2449:2449))
        (PORT d[7] (2912:2912:2912) (2946:2946:2946))
        (PORT d[8] (1605:1605:1605) (1716:1716:1716))
        (PORT d[9] (3179:3179:3179) (3280:3280:3280))
        (PORT d[10] (3678:3678:3678) (3905:3905:3905))
        (PORT d[11] (2415:2415:2415) (2499:2499:2499))
        (PORT d[12] (2337:2337:2337) (2526:2526:2526))
        (PORT clk (1801:1801:1801) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1982:1982:1982))
        (PORT clk (1801:1801:1801) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1832:1832:1832))
        (PORT d[0] (2447:2447:2447) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1833:1833:1833))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2040:2040:2040))
        (PORT d[1] (1623:1623:1623) (1711:1711:1711))
        (PORT d[2] (1929:1929:1929) (1983:1983:1983))
        (PORT d[3] (1765:1765:1765) (1845:1845:1845))
        (PORT d[4] (1922:1922:1922) (2022:2022:2022))
        (PORT d[5] (1853:1853:1853) (1962:1962:1962))
        (PORT d[6] (1899:1899:1899) (1975:1975:1975))
        (PORT d[7] (2126:2126:2126) (2204:2204:2204))
        (PORT d[8] (2000:2000:2000) (2063:2063:2063))
        (PORT d[9] (1769:1769:1769) (1835:1835:1835))
        (PORT d[10] (1816:1816:1816) (1894:1894:1894))
        (PORT d[11] (1679:1679:1679) (1783:1783:1783))
        (PORT d[12] (1997:1997:1997) (2035:2035:2035))
        (PORT clk (1768:1768:1768) (1766:1766:1766))
        (PORT stall (2121:2121:2121) (2088:2088:2088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1766:1766:1766))
        (PORT d[0] (1419:1419:1419) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1767:1767:1767))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1147:1147:1147))
        (PORT datab (855:855:855) (905:905:905))
        (PORT datac (1686:1686:1686) (1729:1729:1729))
        (PORT datad (1689:1689:1689) (1707:1707:1707))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2297:2297:2297))
        (PORT clk (1808:1808:1808) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2924:2924:2924))
        (PORT d[1] (2305:2305:2305) (2464:2464:2464))
        (PORT d[2] (2355:2355:2355) (2475:2475:2475))
        (PORT d[3] (3673:3673:3673) (3876:3876:3876))
        (PORT d[4] (1713:1713:1713) (1839:1839:1839))
        (PORT d[5] (2591:2591:2591) (2697:2697:2697))
        (PORT d[6] (3387:3387:3387) (3524:3524:3524))
        (PORT d[7] (3424:3424:3424) (3569:3569:3569))
        (PORT d[8] (1570:1570:1570) (1691:1691:1691))
        (PORT d[9] (3215:3215:3215) (3319:3319:3319))
        (PORT d[10] (3242:3242:3242) (3446:3446:3446))
        (PORT d[11] (3094:3094:3094) (3242:3242:3242))
        (PORT d[12] (2025:2025:2025) (2201:2201:2201))
        (PORT clk (1805:1805:1805) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (1951:1951:1951))
        (PORT clk (1805:1805:1805) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1836:1836:1836))
        (PORT d[0] (2383:2383:2383) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1837:1837:1837))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2363:2363:2363))
        (PORT d[1] (1830:1830:1830) (1834:1834:1834))
        (PORT d[2] (1844:1844:1844) (1909:1909:1909))
        (PORT d[3] (1875:1875:1875) (1974:1974:1974))
        (PORT d[4] (1837:1837:1837) (1844:1844:1844))
        (PORT d[5] (2006:2006:2006) (2051:2051:2051))
        (PORT d[6] (1944:1944:1944) (2029:2029:2029))
        (PORT d[7] (2046:2046:2046) (2104:2104:2104))
        (PORT d[8] (1897:1897:1897) (2001:2001:2001))
        (PORT d[9] (1645:1645:1645) (1751:1751:1751))
        (PORT d[10] (1824:1824:1824) (1926:1926:1926))
        (PORT d[11] (1946:1946:1946) (2057:2057:2057))
        (PORT d[12] (1973:1973:1973) (2006:2006:2006))
        (PORT clk (1772:1772:1772) (1770:1770:1770))
        (PORT stall (2093:2093:2093) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1770:1770:1770))
        (PORT d[0] (1350:1350:1350) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1771:1771:1771))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2424:2424:2424))
        (PORT clk (1787:1787:1787) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3858:3858:3858))
        (PORT d[1] (2739:2739:2739) (2737:2737:2737))
        (PORT d[2] (2685:2685:2685) (2827:2827:2827))
        (PORT d[3] (2647:2647:2647) (2704:2704:2704))
        (PORT d[4] (2592:2592:2592) (2593:2593:2593))
        (PORT d[5] (2077:2077:2077) (2189:2189:2189))
        (PORT d[6] (3226:3226:3226) (3361:3361:3361))
        (PORT d[7] (3073:3073:3073) (3174:3174:3174))
        (PORT d[8] (2167:2167:2167) (2316:2316:2316))
        (PORT d[9] (2825:2825:2825) (2919:2919:2919))
        (PORT d[10] (3472:3472:3472) (3649:3649:3649))
        (PORT d[11] (3288:3288:3288) (3413:3413:3413))
        (PORT d[12] (3389:3389:3389) (3591:3591:3591))
        (PORT clk (1784:1784:1784) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2054:2054:2054))
        (PORT clk (1784:1784:1784) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1816:1816:1816))
        (PORT d[0] (2470:2470:2470) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2052:2052:2052))
        (PORT d[1] (1629:1629:1629) (1710:1710:1710))
        (PORT d[2] (2213:2213:2213) (2251:2251:2251))
        (PORT d[3] (2111:2111:2111) (2211:2211:2211))
        (PORT d[4] (1916:1916:1916) (1982:1982:1982))
        (PORT d[5] (1864:1864:1864) (1962:1962:1962))
        (PORT d[6] (1870:1870:1870) (1948:1948:1948))
        (PORT d[7] (1792:1792:1792) (1858:1858:1858))
        (PORT d[8] (2165:2165:2165) (2299:2299:2299))
        (PORT d[9] (1888:1888:1888) (2004:2004:2004))
        (PORT d[10] (1781:1781:1781) (1846:1846:1846))
        (PORT d[11] (1899:1899:1899) (1959:1959:1959))
        (PORT d[12] (1702:1702:1702) (1743:1743:1743))
        (PORT clk (1751:1751:1751) (1750:1750:1750))
        (PORT stall (2558:2558:2558) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1750:1750:1750))
        (PORT d[0] (1609:1609:1609) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1751:1751:1751))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1751:1751:1751))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1751:1751:1751))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1146:1146:1146))
        (PORT datab (858:858:858) (905:905:905))
        (PORT datac (1500:1500:1500) (1532:1532:1532))
        (PORT datad (1385:1385:1385) (1388:1388:1388))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2190:2190:2190))
        (PORT clk (1822:1822:1822) (1856:1856:1856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2984:2984:2984))
        (PORT d[1] (3172:3172:3172) (3140:3140:3140))
        (PORT d[2] (2304:2304:2304) (2406:2406:2406))
        (PORT d[3] (2415:2415:2415) (2490:2490:2490))
        (PORT d[4] (2685:2685:2685) (2713:2713:2713))
        (PORT d[5] (2763:2763:2763) (2852:2852:2852))
        (PORT d[6] (2554:2554:2554) (2644:2644:2644))
        (PORT d[7] (2697:2697:2697) (2748:2748:2748))
        (PORT d[8] (1923:1923:1923) (2081:2081:2081))
        (PORT d[9] (2912:2912:2912) (2971:2971:2971))
        (PORT d[10] (3869:3869:3869) (4096:4096:4096))
        (PORT d[11] (2145:2145:2145) (2226:2226:2226))
        (PORT d[12] (3014:3014:3014) (3252:3252:3252))
        (PORT clk (1819:1819:1819) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1983:1983:1983) (1954:1954:1954))
        (PORT clk (1819:1819:1819) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1856:1856:1856))
        (PORT d[0] (2522:2522:2522) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2250:2250:2250))
        (PORT d[1] (1875:1875:1875) (1988:1988:1988))
        (PORT d[2] (1955:1955:1955) (1995:1995:1995))
        (PORT d[3] (1714:1714:1714) (1759:1759:1759))
        (PORT d[4] (1925:1925:1925) (1994:1994:1994))
        (PORT d[5] (1877:1877:1877) (1895:1895:1895))
        (PORT d[6] (1904:1904:1904) (1938:1938:1938))
        (PORT d[7] (2106:2106:2106) (2139:2139:2139))
        (PORT d[8] (1971:1971:1971) (2034:2034:2034))
        (PORT d[9] (1716:1716:1716) (1759:1759:1759))
        (PORT d[10] (1492:1492:1492) (1554:1554:1554))
        (PORT d[11] (1810:1810:1810) (1853:1853:1853))
        (PORT d[12] (1924:1924:1924) (1947:1947:1947))
        (PORT clk (1786:1786:1786) (1790:1790:1790))
        (PORT stall (2527:2527:2527) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1790:1790:1790))
        (PORT d[0] (1355:1355:1355) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3345:3345:3345))
        (PORT clk (1815:1815:1815) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3294:3294:3294) (3399:3399:3399))
        (PORT d[1] (1891:1891:1891) (2028:2028:2028))
        (PORT d[2] (3034:3034:3034) (3199:3199:3199))
        (PORT d[3] (3937:3937:3937) (4110:4110:4110))
        (PORT d[4] (1234:1234:1234) (1302:1302:1302))
        (PORT d[5] (2513:2513:2513) (2594:2594:2594))
        (PORT d[6] (2979:2979:2979) (3035:3035:3035))
        (PORT d[7] (4247:4247:4247) (4404:4404:4404))
        (PORT d[8] (1878:1878:1878) (2001:2001:2001))
        (PORT d[9] (3132:3132:3132) (3234:3234:3234))
        (PORT d[10] (2638:2638:2638) (2780:2780:2780))
        (PORT d[11] (3728:3728:3728) (3933:3933:3933))
        (PORT d[12] (2623:2623:2623) (2804:2804:2804))
        (PORT clk (1812:1812:1812) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1808:1808:1808))
        (PORT clk (1812:1812:1812) (1843:1843:1843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1845:1845:1845))
        (PORT d[0] (2271:2271:2271) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1846:1846:1846))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1211:1211:1211))
        (PORT d[1] (1938:1938:1938) (1952:1952:1952))
        (PORT d[2] (1491:1491:1491) (1526:1526:1526))
        (PORT d[3] (2160:2160:2160) (2255:2255:2255))
        (PORT d[4] (2082:2082:2082) (2156:2156:2156))
        (PORT d[5] (1757:1757:1757) (1710:1710:1710))
        (PORT d[6] (1685:1685:1685) (1691:1691:1691))
        (PORT d[7] (1801:1801:1801) (1764:1764:1764))
        (PORT d[8] (1885:1885:1885) (1987:1987:1987))
        (PORT d[9] (1722:1722:1722) (1776:1776:1776))
        (PORT d[10] (1310:1310:1310) (1359:1359:1359))
        (PORT d[11] (1740:1740:1740) (1783:1783:1783))
        (PORT d[12] (1549:1549:1549) (1601:1601:1601))
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (PORT stall (2403:2403:2403) (2368:2368:2368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (PORT d[0] (1065:1065:1065) (1048:1048:1048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1150:1150:1150))
        (PORT datab (855:855:855) (904:904:904))
        (PORT datac (1565:1565:1565) (1561:1561:1561))
        (PORT datad (1476:1476:1476) (1511:1511:1511))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3563:3563:3563))
        (PORT clk (1817:1817:1817) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3422:3422:3422))
        (PORT d[1] (1925:1925:1925) (2061:2061:2061))
        (PORT d[2] (2781:2781:2781) (2977:2977:2977))
        (PORT d[3] (3448:3448:3448) (3629:3629:3629))
        (PORT d[4] (1288:1288:1288) (1362:1362:1362))
        (PORT d[5] (2517:2517:2517) (2600:2600:2600))
        (PORT d[6] (2937:2937:2937) (3003:3003:3003))
        (PORT d[7] (4213:4213:4213) (4358:4358:4358))
        (PORT d[8] (1891:1891:1891) (2032:2032:2032))
        (PORT d[9] (3390:3390:3390) (3496:3496:3496))
        (PORT d[10] (2661:2661:2661) (2806:2806:2806))
        (PORT d[11] (3756:3756:3756) (3949:3949:3949))
        (PORT d[12] (2896:2896:2896) (3065:3065:3065))
        (PORT clk (1814:1814:1814) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1792:1792:1792))
        (PORT clk (1814:1814:1814) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1846:1846:1846))
        (PORT d[0] (2383:2383:2383) (2330:2330:2330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1492:1492:1492))
        (PORT d[1] (2177:2177:2177) (2183:2183:2183))
        (PORT d[2] (1701:1701:1701) (1715:1715:1715))
        (PORT d[3] (1821:1821:1821) (1898:1898:1898))
        (PORT d[4] (2061:2061:2061) (2139:2139:2139))
        (PORT d[5] (1974:1974:1974) (2006:2006:2006))
        (PORT d[6] (1662:1662:1662) (1684:1684:1684))
        (PORT d[7] (1712:1712:1712) (1726:1726:1726))
        (PORT d[8] (1859:1859:1859) (1959:1959:1959))
        (PORT d[9] (1549:1549:1549) (1618:1618:1618))
        (PORT d[10] (1319:1319:1319) (1371:1371:1371))
        (PORT d[11] (1992:1992:1992) (2137:2137:2137))
        (PORT d[12] (1517:1517:1517) (1571:1571:1571))
        (PORT clk (1781:1781:1781) (1780:1780:1780))
        (PORT stall (2439:2439:2439) (2395:2395:2395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1780:1780:1780))
        (PORT d[0] (1111:1111:1111) (1112:1112:1112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2150:2150:2150))
        (PORT clk (1822:1822:1822) (1856:1856:1856))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3219:3219:3219))
        (PORT d[1] (3167:3167:3167) (3128:3128:3128))
        (PORT d[2] (2303:2303:2303) (2405:2405:2405))
        (PORT d[3] (2414:2414:2414) (2483:2483:2483))
        (PORT d[4] (2703:2703:2703) (2735:2735:2735))
        (PORT d[5] (2789:2789:2789) (2881:2881:2881))
        (PORT d[6] (2533:2533:2533) (2635:2635:2635))
        (PORT d[7] (2745:2745:2745) (2825:2825:2825))
        (PORT d[8] (2216:2216:2216) (2389:2389:2389))
        (PORT d[9] (2846:2846:2846) (2923:2923:2923))
        (PORT d[10] (4201:4201:4201) (4465:4465:4465))
        (PORT d[11] (2174:2174:2174) (2259:2259:2259))
        (PORT d[12] (3257:3257:3257) (3512:3512:3512))
        (PORT clk (1819:1819:1819) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2033:2033:2033))
        (PORT clk (1819:1819:1819) (1854:1854:1854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1856:1856:1856))
        (PORT d[0] (2220:2220:2220) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1857:1857:1857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1857:1857:1857))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2265:2265:2265))
        (PORT d[1] (1895:1895:1895) (2003:2003:2003))
        (PORT d[2] (1672:1672:1672) (1715:1715:1715))
        (PORT d[3] (1908:1908:1908) (1923:1923:1923))
        (PORT d[4] (1901:1901:1901) (1954:1954:1954))
        (PORT d[5] (1901:1901:1901) (1922:1922:1922))
        (PORT d[6] (1940:1940:1940) (1980:1980:1980))
        (PORT d[7] (2074:2074:2074) (2167:2167:2167))
        (PORT d[8] (2077:2077:2077) (2177:2177:2177))
        (PORT d[9] (1709:1709:1709) (1745:1745:1745))
        (PORT d[10] (1492:1492:1492) (1553:1553:1553))
        (PORT d[11] (1903:1903:1903) (1921:1921:1921))
        (PORT d[12] (1972:1972:1972) (2018:2018:2018))
        (PORT clk (1786:1786:1786) (1790:1790:1790))
        (PORT stall (2221:2221:2221) (2146:2146:2146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1790:1790:1790))
        (PORT d[0] (1534:1534:1534) (1510:1510:1510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1791:1791:1791))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1146:1146:1146))
        (PORT datab (855:855:855) (905:905:905))
        (PORT datac (1385:1385:1385) (1397:1397:1397))
        (PORT datad (1451:1451:1451) (1476:1476:1476))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (853:853:853))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (1836:1836:1836) (1845:1845:1845))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (294:294:294))
        (PORT datab (221:221:221) (288:288:288))
        (PORT datac (541:541:541) (549:549:549))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1549:1549:1549))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (485:485:485) (511:511:511))
        (PORT sload (1270:1270:1270) (1297:1297:1297))
        (PORT ena (1185:1185:1185) (1179:1179:1179))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1388:1388:1388))
        (PORT datab (1292:1292:1292) (1353:1353:1353))
        (PORT datac (588:588:588) (603:603:603))
        (PORT datad (569:569:569) (582:582:582))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1542:1542:1542))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (585:585:585) (600:600:600))
        (PORT datad (1235:1235:1235) (1291:1291:1291))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1366:1366:1366))
        (PORT datab (252:252:252) (328:328:328))
        (PORT datac (569:569:569) (581:581:581))
        (PORT datad (816:816:816) (806:806:806))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (695:695:695) (713:713:713))
        (PORT datac (762:762:762) (759:759:759))
        (PORT datad (908:908:908) (909:909:909))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1547:1547:1547))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2072:2072:2072) (2052:2052:2052))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1101:1101:1101))
        (PORT datab (790:790:790) (796:796:796))
        (PORT datac (772:772:772) (782:782:782))
        (PORT datad (612:612:612) (666:666:666))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1526:1526:1526))
        (PORT datab (609:609:609) (633:633:633))
        (PORT datac (589:589:589) (606:606:606))
        (PORT datad (308:308:308) (316:316:316))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (369:369:369))
        (PORT datab (696:696:696) (718:718:718))
        (PORT datac (1059:1059:1059) (1069:1069:1069))
        (PORT datad (747:747:747) (736:736:736))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1524:1524:1524))
        (PORT datab (693:693:693) (713:713:713))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1881:1881:1881))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2043:2043:2043) (2010:2010:2010))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (531:531:531) (673:673:673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[12\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1525:1525:1525))
        (PORT datab (3283:3283:3283) (3508:3508:3508))
        (PORT datad (1048:1048:1048) (1045:1045:1045))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (283:283:283))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[57\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1540:1540:1540))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[58\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1540:1540:1540))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2042:2042:2042))
        (PORT clk (1795:1795:1795) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3105:3105:3105))
        (PORT d[1] (2513:2513:2513) (2660:2660:2660))
        (PORT d[2] (2294:2294:2294) (2467:2467:2467))
        (PORT d[3] (2774:2774:2774) (2850:2850:2850))
        (PORT d[4] (1814:1814:1814) (1903:1903:1903))
        (PORT d[5] (2155:2155:2155) (2198:2198:2198))
        (PORT d[6] (2693:2693:2693) (2763:2763:2763))
        (PORT d[7] (3928:3928:3928) (4064:4064:4064))
        (PORT d[8] (2670:2670:2670) (2792:2792:2792))
        (PORT d[9] (2774:2774:2774) (2873:2873:2873))
        (PORT d[10] (2830:2830:2830) (2970:2970:2970))
        (PORT d[11] (4013:4013:4013) (4212:4212:4212))
        (PORT d[12] (3291:3291:3291) (3443:3443:3443))
        (PORT clk (1792:1792:1792) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1940:1940:1940))
        (PORT clk (1792:1792:1792) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (PORT d[0] (2408:2408:2408) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1930:1930:1930))
        (PORT d[1] (2118:2118:2118) (2300:2300:2300))
        (PORT d[2] (2015:2015:2015) (2057:2057:2057))
        (PORT d[3] (1890:1890:1890) (2001:2001:2001))
        (PORT d[4] (2196:2196:2196) (2218:2218:2218))
        (PORT d[5] (1837:1837:1837) (1936:1936:1936))
        (PORT d[6] (1909:1909:1909) (1985:1985:1985))
        (PORT d[7] (2111:2111:2111) (2176:2176:2176))
        (PORT d[8] (2003:2003:2003) (2080:2080:2080))
        (PORT d[9] (1862:1862:1862) (1949:1949:1949))
        (PORT d[10] (1905:1905:1905) (1978:1978:1978))
        (PORT d[11] (2028:2028:2028) (2087:2087:2087))
        (PORT d[12] (1800:1800:1800) (1873:1873:1873))
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (PORT stall (2833:2833:2833) (2754:2754:2754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (PORT d[0] (1568:1568:1568) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2686:2686:2686))
        (PORT clk (1774:1774:1774) (1801:1801:1801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3679:3679:3679))
        (PORT d[1] (2717:2717:2717) (2695:2695:2695))
        (PORT d[2] (2707:2707:2707) (2855:2855:2855))
        (PORT d[3] (2647:2647:2647) (2703:2703:2703))
        (PORT d[4] (2300:2300:2300) (2291:2291:2291))
        (PORT d[5] (2370:2370:2370) (2494:2494:2494))
        (PORT d[6] (3241:3241:3241) (3387:3387:3387))
        (PORT d[7] (3046:3046:3046) (3137:3137:3137))
        (PORT d[8] (1946:1946:1946) (2092:2092:2092))
        (PORT d[9] (2517:2517:2517) (2613:2613:2613))
        (PORT d[10] (3446:3446:3446) (3605:3605:3605))
        (PORT d[11] (3071:3071:3071) (3195:3195:3195))
        (PORT d[12] (3171:3171:3171) (3410:3410:3410))
        (PORT clk (1771:1771:1771) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1725:1725:1725))
        (PORT clk (1771:1771:1771) (1799:1799:1799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1801:1801:1801))
        (PORT d[0] (2196:2196:2196) (2191:2191:2191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1802:1802:1802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1802:1802:1802))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2019:2019:2019))
        (PORT d[1] (1616:1616:1616) (1716:1716:1716))
        (PORT d[2] (1908:1908:1908) (1943:1943:1943))
        (PORT d[3] (2193:2193:2193) (2288:2288:2288))
        (PORT d[4] (2148:2148:2148) (2226:2226:2226))
        (PORT d[5] (1788:1788:1788) (1867:1867:1867))
        (PORT d[6] (2006:2006:2006) (2128:2128:2128))
        (PORT d[7] (1795:1795:1795) (1873:1873:1873))
        (PORT d[8] (2014:2014:2014) (2093:2093:2093))
        (PORT d[9] (1877:1877:1877) (1985:1985:1985))
        (PORT d[10] (1771:1771:1771) (1845:1845:1845))
        (PORT d[11] (1901:1901:1901) (1971:1971:1971))
        (PORT d[12] (1690:1690:1690) (1730:1730:1730))
        (PORT clk (1738:1738:1738) (1735:1735:1735))
        (PORT stall (2445:2445:2445) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1738:1738:1738) (1735:1735:1735))
        (PORT d[0] (1617:1617:1617) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1739:1739:1739) (1736:1736:1736))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (787:787:787))
        (PORT datab (974:974:974) (1057:1057:1057))
        (PORT datac (1492:1492:1492) (1558:1558:1558))
        (PORT datad (1551:1551:1551) (1556:1556:1556))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2140:2140:2140))
        (PORT clk (1798:1798:1798) (1826:1826:1826))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3401:3401:3401) (3555:3555:3555))
        (PORT d[1] (3007:3007:3007) (3016:3016:3016))
        (PORT d[2] (2157:2157:2157) (2299:2299:2299))
        (PORT d[3] (2457:2457:2457) (2525:2525:2525))
        (PORT d[4] (2852:2852:2852) (2854:2854:2854))
        (PORT d[5] (2100:2100:2100) (2167:2167:2167))
        (PORT d[6] (2905:2905:2905) (3029:3029:3029))
        (PORT d[7] (3354:3354:3354) (3457:3457:3457))
        (PORT d[8] (2178:2178:2178) (2319:2319:2319))
        (PORT d[9] (2536:2536:2536) (2606:2606:2606))
        (PORT d[10] (3710:3710:3710) (3865:3865:3865))
        (PORT d[11] (3333:3333:3333) (3486:3486:3486))
        (PORT d[12] (3148:3148:3148) (3341:3341:3341))
        (PORT clk (1795:1795:1795) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2056:2056:2056))
        (PORT clk (1795:1795:1795) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1826:1826:1826))
        (PORT d[0] (2498:2498:2498) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1827:1827:1827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1827:1827:1827))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2048:2048:2048))
        (PORT d[1] (1889:1889:1889) (1980:1980:1980))
        (PORT d[2] (1989:1989:1989) (2035:2035:2035))
        (PORT d[3] (1896:1896:1896) (1979:1979:1979))
        (PORT d[4] (2090:2090:2090) (2163:2163:2163))
        (PORT d[5] (1805:1805:1805) (1891:1891:1891))
        (PORT d[6] (1925:1925:1925) (2020:2020:2020))
        (PORT d[7] (1826:1826:1826) (1895:1895:1895))
        (PORT d[8] (2219:2219:2219) (2282:2282:2282))
        (PORT d[9] (1933:1933:1933) (2039:2039:2039))
        (PORT d[10] (1754:1754:1754) (1810:1810:1810))
        (PORT d[11] (1896:1896:1896) (1963:1963:1963))
        (PORT d[12] (1680:1680:1680) (1699:1699:1699))
        (PORT clk (1762:1762:1762) (1760:1760:1760))
        (PORT stall (2605:2605:2605) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1760:1760:1760))
        (PORT d[0] (1619:1619:1619) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1761:1761:1761))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1761:1761:1761))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1761:1761:1761))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2585:2585:2585))
        (PORT clk (1782:1782:1782) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2434:2434:2434))
        (PORT d[1] (2671:2671:2671) (2861:2861:2861))
        (PORT d[2] (2654:2654:2654) (2853:2853:2853))
        (PORT d[3] (2607:2607:2607) (2629:2629:2629))
        (PORT d[4] (1593:1593:1593) (1693:1693:1693))
        (PORT d[5] (2317:2317:2317) (2410:2410:2410))
        (PORT d[6] (2665:2665:2665) (2710:2710:2710))
        (PORT d[7] (3467:3467:3467) (3612:3612:3612))
        (PORT d[8] (2589:2589:2589) (2718:2718:2718))
        (PORT d[9] (2787:2787:2787) (2872:2872:2872))
        (PORT d[10] (2875:2875:2875) (2998:2998:2998))
        (PORT d[11] (3190:3190:3190) (3379:3379:3379))
        (PORT d[12] (2805:2805:2805) (3011:3011:3011))
        (PORT clk (1779:1779:1779) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1821:1821:1821))
        (PORT clk (1779:1779:1779) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1811:1811:1811))
        (PORT d[0] (2347:2347:2347) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1699:1699:1699))
        (PORT d[1] (2211:2211:2211) (2328:2328:2328))
        (PORT d[2] (1967:1967:1967) (2063:2063:2063))
        (PORT d[3] (2113:2113:2113) (2194:2194:2194))
        (PORT d[4] (2185:2185:2185) (2282:2282:2282))
        (PORT d[5] (1838:1838:1838) (1934:1934:1934))
        (PORT d[6] (2164:2164:2164) (2243:2243:2243))
        (PORT d[7] (2129:2129:2129) (2196:2196:2196))
        (PORT d[8] (1842:1842:1842) (1946:1946:1946))
        (PORT d[9] (2155:2155:2155) (2250:2250:2250))
        (PORT d[10] (1651:1651:1651) (1747:1747:1747))
        (PORT d[11] (2140:2140:2140) (2174:2174:2174))
        (PORT d[12] (1829:1829:1829) (1908:1908:1908))
        (PORT clk (1746:1746:1746) (1745:1745:1745))
        (PORT stall (2712:2712:2712) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1745:1745:1745))
        (PORT d[0] (1666:1666:1666) (1697:1697:1697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (783:783:783))
        (PORT datab (977:977:977) (1053:1053:1053))
        (PORT datac (1368:1368:1368) (1375:1375:1375))
        (PORT datad (1516:1516:1516) (1573:1573:1573))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1673:1673:1673))
        (PORT clk (1787:1787:1787) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2838:2838:2838))
        (PORT d[1] (2415:2415:2415) (2605:2605:2605))
        (PORT d[2] (2979:2979:2979) (3152:3152:3152))
        (PORT d[3] (3831:3831:3831) (4009:4009:4009))
        (PORT d[4] (1575:1575:1575) (1675:1675:1675))
        (PORT d[5] (2271:2271:2271) (2350:2350:2350))
        (PORT d[6] (2628:2628:2628) (2645:2645:2645))
        (PORT d[7] (4174:4174:4174) (4330:4330:4330))
        (PORT d[8] (2852:2852:2852) (2984:2984:2984))
        (PORT d[9] (3133:3133:3133) (3248:3248:3248))
        (PORT d[10] (2849:2849:2849) (2963:2963:2963))
        (PORT d[11] (3466:3466:3466) (3645:3645:3645))
        (PORT d[12] (2619:2619:2619) (2839:2839:2839))
        (PORT clk (1784:1784:1784) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1839:1839:1839))
        (PORT clk (1784:1784:1784) (1813:1813:1813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1815:1815:1815))
        (PORT d[0] (2283:2283:2283) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1816:1816:1816))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1687:1687:1687))
        (PORT d[1] (1681:1681:1681) (1643:1643:1643))
        (PORT d[2] (1774:1774:1774) (1838:1838:1838))
        (PORT d[3] (1817:1817:1817) (1891:1891:1891))
        (PORT d[4] (1975:1975:1975) (2092:2092:2092))
        (PORT d[5] (1932:1932:1932) (1971:1971:1971))
        (PORT d[6] (1895:1895:1895) (1993:1993:1993))
        (PORT d[7] (1868:1868:1868) (1866:1866:1866))
        (PORT d[8] (1800:1800:1800) (1810:1810:1810))
        (PORT d[9] (1904:1904:1904) (2005:2005:2005))
        (PORT d[10] (1560:1560:1560) (1646:1646:1646))
        (PORT d[11] (1885:1885:1885) (1903:1903:1903))
        (PORT d[12] (1812:1812:1812) (1866:1866:1866))
        (PORT clk (1751:1751:1751) (1749:1749:1749))
        (PORT stall (2477:2477:2477) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1749:1749:1749))
        (PORT d[0] (1531:1531:1531) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1750:1750:1750))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (2670:2670:2670))
        (PORT clk (1787:1787:1787) (1816:1816:1816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2130:2130:2130) (2124:2124:2124))
        (PORT d[1] (2183:2183:2183) (2154:2154:2154))
        (PORT d[2] (2405:2405:2405) (2499:2499:2499))
        (PORT d[3] (2018:2018:2018) (2013:2013:2013))
        (PORT d[4] (2039:2039:2039) (2017:2017:2017))
        (PORT d[5] (2664:2664:2664) (2797:2797:2797))
        (PORT d[6] (3125:3125:3125) (3225:3225:3225))
        (PORT d[7] (3364:3364:3364) (3469:3469:3469))
        (PORT d[8] (1862:1862:1862) (2004:2004:2004))
        (PORT d[9] (2861:2861:2861) (2983:2983:2983))
        (PORT d[10] (3856:3856:3856) (4070:4070:4070))
        (PORT d[11] (3292:3292:3292) (3404:3404:3404))
        (PORT d[12] (3185:3185:3185) (3443:3443:3443))
        (PORT clk (1784:1784:1784) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1783:1783:1783))
        (PORT clk (1784:1784:1784) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1816:1816:1816))
        (PORT d[0] (2227:2227:2227) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1817:1817:1817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1817:1817:1817))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1968:1968:1968))
        (PORT d[1] (1314:1314:1314) (1408:1408:1408))
        (PORT d[2] (1889:1889:1889) (1930:1930:1930))
        (PORT d[3] (1789:1789:1789) (1859:1859:1859))
        (PORT d[4] (1637:1637:1637) (1728:1728:1728))
        (PORT d[5] (1833:1833:1833) (1918:1918:1918))
        (PORT d[6] (1866:1866:1866) (1936:1936:1936))
        (PORT d[7] (1491:1491:1491) (1548:1548:1548))
        (PORT d[8] (1769:1769:1769) (1840:1840:1840))
        (PORT d[9] (1600:1600:1600) (1699:1699:1699))
        (PORT d[10] (1548:1548:1548) (1609:1609:1609))
        (PORT d[11] (1921:1921:1921) (1981:1981:1981))
        (PORT d[12] (1692:1692:1692) (1732:1732:1732))
        (PORT clk (1751:1751:1751) (1750:1750:1750))
        (PORT stall (2436:2436:2436) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1751:1751:1751) (1750:1750:1750))
        (PORT d[0] (1631:1631:1631) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1751:1751:1751))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1751:1751:1751))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1751:1751:1751))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (784:784:784))
        (PORT datab (974:974:974) (1053:1053:1053))
        (PORT datac (1409:1409:1409) (1412:1412:1412))
        (PORT datad (1153:1153:1153) (1159:1159:1159))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2711:2711:2711))
        (PORT clk (1807:1807:1807) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1794:1794:1794))
        (PORT d[1] (2187:2187:2187) (2152:2152:2152))
        (PORT d[2] (1510:1510:1510) (1603:1603:1603))
        (PORT d[3] (2051:2051:2051) (2063:2063:2063))
        (PORT d[4] (1991:1991:1991) (1941:1941:1941))
        (PORT d[5] (1605:1605:1605) (1566:1566:1566))
        (PORT d[6] (2662:2662:2662) (2770:2770:2770))
        (PORT d[7] (2793:2793:2793) (2811:2811:2811))
        (PORT d[8] (1894:1894:1894) (2042:2042:2042))
        (PORT d[9] (2840:2840:2840) (2924:2924:2924))
        (PORT d[10] (3591:3591:3591) (3795:3795:3795))
        (PORT d[11] (2662:2662:2662) (2750:2750:2750))
        (PORT d[12] (3392:3392:3392) (3627:3627:3627))
        (PORT clk (1804:1804:1804) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (1690:1690:1690))
        (PORT clk (1804:1804:1804) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
        (PORT d[0] (2391:2391:2391) (2348:2348:2348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1698:1698:1698))
        (PORT d[1] (1596:1596:1596) (1668:1668:1668))
        (PORT d[2] (1472:1472:1472) (1453:1453:1453))
        (PORT d[3] (1568:1568:1568) (1637:1637:1637))
        (PORT d[4] (1628:1628:1628) (1710:1710:1710))
        (PORT d[5] (1582:1582:1582) (1583:1583:1583))
        (PORT d[6] (1674:1674:1674) (1626:1626:1626))
        (PORT d[7] (1490:1490:1490) (1554:1554:1554))
        (PORT d[8] (1781:1781:1781) (1815:1815:1815))
        (PORT d[9] (1507:1507:1507) (1560:1560:1560))
        (PORT d[10] (1251:1251:1251) (1290:1290:1290))
        (PORT d[11] (1952:1952:1952) (2084:2084:2084))
        (PORT d[12] (1581:1581:1581) (1556:1556:1556))
        (PORT clk (1771:1771:1771) (1772:1772:1772))
        (PORT stall (2305:2305:2305) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1772:1772:1772))
        (PORT d[0] (1296:1296:1296) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (1921:1921:1921))
        (PORT clk (1795:1795:1795) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2221:2221:2221))
        (PORT d[1] (2418:2418:2418) (2615:2615:2615))
        (PORT d[2] (2655:2655:2655) (2859:2859:2859))
        (PORT d[3] (3855:3855:3855) (4044:4044:4044))
        (PORT d[4] (2447:2447:2447) (2605:2605:2605))
        (PORT d[5] (2045:2045:2045) (2139:2139:2139))
        (PORT d[6] (2911:2911:2911) (2940:2940:2940))
        (PORT d[7] (3705:3705:3705) (3859:3859:3859))
        (PORT d[8] (2378:2378:2378) (2501:2501:2501))
        (PORT d[9] (3383:3383:3383) (3505:3505:3505))
        (PORT d[10] (2943:2943:2943) (3107:3107:3107))
        (PORT d[11] (3447:3447:3447) (3638:3638:3638))
        (PORT d[12] (3108:3108:3108) (3325:3325:3325))
        (PORT clk (1792:1792:1792) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2119:2119:2119))
        (PORT clk (1792:1792:1792) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (PORT d[0] (2399:2399:2399) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1501:1501:1501))
        (PORT d[1] (1687:1687:1687) (1711:1711:1711))
        (PORT d[2] (1616:1616:1616) (1671:1671:1671))
        (PORT d[3] (1785:1785:1785) (1848:1848:1848))
        (PORT d[4] (2004:2004:2004) (2116:2116:2116))
        (PORT d[5] (1652:1652:1652) (1677:1677:1677))
        (PORT d[6] (1583:1583:1583) (1576:1576:1576))
        (PORT d[7] (1858:1858:1858) (1851:1851:1851))
        (PORT d[8] (1708:1708:1708) (1688:1688:1688))
        (PORT d[9] (1593:1593:1593) (1684:1684:1684))
        (PORT d[10] (1511:1511:1511) (1583:1583:1583))
        (PORT d[11] (1676:1676:1676) (1720:1720:1720))
        (PORT d[12] (1519:1519:1519) (1580:1580:1580))
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (PORT stall (2434:2434:2434) (2372:2372:2372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (PORT d[0] (1624:1624:1624) (1537:1537:1537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (784:784:784))
        (PORT datab (975:975:975) (1054:1054:1054))
        (PORT datac (1155:1155:1155) (1155:1155:1155))
        (PORT datad (1535:1535:1535) (1488:1488:1488))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1635:1635:1635) (1660:1660:1660))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datab (1664:1664:1664) (1684:1684:1684))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (800:800:800) (816:816:816))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1520:1520:1520) (1540:1540:1540))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (486:486:486) (513:513:513))
        (PORT sload (1562:1562:1562) (1595:1595:1595))
        (PORT ena (1372:1372:1372) (1351:1351:1351))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1556:1556:1556))
        (PORT asdata (1681:1681:1681) (1694:1694:1694))
        (PORT ena (1721:1721:1721) (1722:1722:1722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (446:446:446))
        (PORT datab (281:281:281) (378:378:378))
        (PORT datac (243:243:243) (322:322:322))
        (PORT datad (274:274:274) (361:361:361))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (259:259:259))
        (PORT datac (475:475:475) (462:462:462))
        (PORT datad (1328:1328:1328) (1328:1328:1328))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (411:411:411))
        (PORT datab (544:544:544) (536:536:536))
        (PORT datac (587:587:587) (584:584:584))
        (PORT datad (575:575:575) (570:570:570))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (409:409:409))
        (PORT datab (219:219:219) (253:253:253))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (1056:1056:1056) (1059:1059:1059))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (589:589:589))
        (PORT datab (246:246:246) (320:320:320))
        (PORT datac (1011:1011:1011) (1075:1075:1075))
        (PORT datad (631:631:631) (650:650:650))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (634:634:634))
        (PORT datab (674:674:674) (685:685:685))
        (PORT datac (853:853:853) (865:865:865))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (612:612:612))
        (PORT datab (409:409:409) (420:420:420))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (556:556:556) (548:548:548))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (895:895:895))
        (PORT datab (643:643:643) (649:649:649))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1532:1532:1532) (1557:1557:1557))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1639:1639:1639) (1626:1626:1626))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\entrada\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (549:549:549) (693:693:693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[9\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1511:1511:1511))
        (PORT datab (3471:3471:3471) (3729:3729:3729))
        (PORT datad (570:570:570) (587:587:587))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[52\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1882:1882:1882))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[51\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1547:1547:1547))
        (PORT asdata (908:908:908) (929:929:929))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1715:1715:1715))
        (PORT clk (1812:1812:1812) (1847:1847:1847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3026:3026:3026))
        (PORT d[1] (2824:2824:2824) (2972:2972:2972))
        (PORT d[2] (1822:1822:1822) (1929:1929:1929))
        (PORT d[3] (2331:2331:2331) (2350:2350:2350))
        (PORT d[4] (3124:3124:3124) (3304:3304:3304))
        (PORT d[5] (1685:1685:1685) (1659:1659:1659))
        (PORT d[6] (2534:2534:2534) (2627:2627:2627))
        (PORT d[7] (2631:2631:2631) (2638:2638:2638))
        (PORT d[8] (1879:1879:1879) (2003:2003:2003))
        (PORT d[9] (3389:3389:3389) (3531:3531:3531))
        (PORT d[10] (3577:3577:3577) (3787:3787:3787))
        (PORT d[11] (2383:2383:2383) (2465:2465:2465))
        (PORT d[12] (3196:3196:3196) (3370:3370:3370))
        (PORT clk (1809:1809:1809) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1677:1677:1677))
        (PORT clk (1809:1809:1809) (1845:1845:1845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1847:1847:1847))
        (PORT d[0] (2155:2155:2155) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1848:1848:1848))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1848:1848:1848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1848:1848:1848))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1848:1848:1848))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1716:1716:1716) (1724:1724:1724))
        (PORT d[1] (1597:1597:1597) (1695:1695:1695))
        (PORT d[2] (1934:1934:1934) (1952:1952:1952))
        (PORT d[3] (1462:1462:1462) (1525:1525:1525))
        (PORT d[4] (1638:1638:1638) (1713:1713:1713))
        (PORT d[5] (1702:1702:1702) (1685:1685:1685))
        (PORT d[6] (1888:1888:1888) (1925:1925:1925))
        (PORT d[7] (2072:2072:2072) (2136:2136:2136))
        (PORT d[8] (1823:1823:1823) (1925:1925:1925))
        (PORT d[9] (1462:1462:1462) (1503:1503:1503))
        (PORT d[10] (1263:1263:1263) (1313:1313:1313))
        (PORT d[11] (1705:1705:1705) (1839:1839:1839))
        (PORT d[12] (2009:2009:2009) (2046:2046:2046))
        (PORT clk (1776:1776:1776) (1781:1781:1781))
        (PORT stall (1856:1856:1856) (1815:1815:1815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1781:1781:1781))
        (PORT d[0] (1272:1272:1272) (1182:1182:1182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1782:1782:1782))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1999:1999:1999))
        (PORT clk (1812:1812:1812) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2012:2012:2012) (1979:1979:1979))
        (PORT d[1] (2851:2851:2851) (3005:3005:3005))
        (PORT d[2] (1819:1819:1819) (1921:1921:1921))
        (PORT d[3] (2331:2331:2331) (2355:2355:2355))
        (PORT d[4] (3111:3111:3111) (3292:3292:3292))
        (PORT d[5] (2911:2911:2911) (2967:2967:2967))
        (PORT d[6] (2530:2530:2530) (2621:2621:2621))
        (PORT d[7] (2646:2646:2646) (2653:2653:2653))
        (PORT d[8] (1871:1871:1871) (2005:2005:2005))
        (PORT d[9] (3519:3519:3519) (3663:3663:3663))
        (PORT d[10] (3816:3816:3816) (4012:4012:4012))
        (PORT d[11] (2396:2396:2396) (2478:2478:2478))
        (PORT d[12] (3125:3125:3125) (3357:3357:3357))
        (PORT clk (1809:1809:1809) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1435:1435:1435))
        (PORT clk (1809:1809:1809) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1846:1846:1846))
        (PORT d[0] (1925:1925:1925) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1711:1711:1711))
        (PORT d[1] (1597:1597:1597) (1694:1694:1694))
        (PORT d[2] (1724:1724:1724) (1713:1713:1713))
        (PORT d[3] (1703:1703:1703) (1753:1753:1753))
        (PORT d[4] (1892:1892:1892) (1956:1956:1956))
        (PORT d[5] (1727:1727:1727) (1712:1712:1712))
        (PORT d[6] (1756:1756:1756) (1829:1829:1829))
        (PORT d[7] (2077:2077:2077) (2144:2144:2144))
        (PORT d[8] (1746:1746:1746) (1811:1811:1811))
        (PORT d[9] (1405:1405:1405) (1437:1437:1437))
        (PORT d[10] (1241:1241:1241) (1291:1291:1291))
        (PORT d[11] (1662:1662:1662) (1794:1794:1794))
        (PORT d[12] (1593:1593:1593) (1586:1586:1586))
        (PORT clk (1776:1776:1776) (1780:1780:1780))
        (PORT stall (2110:2110:2110) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1780:1780:1780))
        (PORT d[0] (1307:1307:1307) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1777:1777:1777) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (831:831:831))
        (PORT datab (727:727:727) (809:809:809))
        (PORT datac (1523:1523:1523) (1444:1444:1444))
        (PORT datad (1162:1162:1162) (1168:1168:1168))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1716:1716:1716))
        (PORT clk (1803:1803:1803) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2531:2531:2531))
        (PORT d[1] (2025:2025:2025) (2175:2175:2175))
        (PORT d[2] (3004:3004:3004) (3231:3231:3231))
        (PORT d[3] (3590:3590:3590) (3763:3763:3763))
        (PORT d[4] (1158:1158:1158) (1228:1228:1228))
        (PORT d[5] (2331:2331:2331) (2431:2431:2431))
        (PORT d[6] (3218:3218:3218) (3254:3254:3254))
        (PORT d[7] (4411:4411:4411) (4571:4571:4571))
        (PORT d[8] (2631:2631:2631) (2778:2778:2778))
        (PORT d[9] (2875:2875:2875) (2982:2982:2982))
        (PORT d[10] (3258:3258:3258) (3467:3467:3467))
        (PORT d[11] (3741:3741:3741) (3937:3937:3937))
        (PORT d[12] (2777:2777:2777) (2968:2968:2968))
        (PORT clk (1800:1800:1800) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1710:1710:1710))
        (PORT clk (1800:1800:1800) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1833:1833:1833))
        (PORT d[0] (2236:2236:2236) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1325:1325:1325))
        (PORT d[1] (1324:1324:1324) (1318:1318:1318))
        (PORT d[2] (1551:1551:1551) (1596:1596:1596))
        (PORT d[3] (1931:1931:1931) (2029:2029:2029))
        (PORT d[4] (1919:1919:1919) (2003:2003:2003))
        (PORT d[5] (1335:1335:1335) (1318:1318:1318))
        (PORT d[6] (1357:1357:1357) (1365:1365:1365))
        (PORT d[7] (1385:1385:1385) (1371:1371:1371))
        (PORT d[8] (1880:1880:1880) (1978:1978:1978))
        (PORT d[9] (1556:1556:1556) (1633:1633:1633))
        (PORT d[10] (1343:1343:1343) (1389:1389:1389))
        (PORT d[11] (1319:1319:1319) (1314:1314:1314))
        (PORT d[12] (1505:1505:1505) (1557:1557:1557))
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT stall (2453:2453:2453) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT d[0] (1385:1385:1385) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1702:1702:1702))
        (PORT clk (1805:1805:1805) (1833:1833:1833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1732:1732:1732))
        (PORT d[1] (1777:1777:1777) (1848:1848:1848))
        (PORT d[2] (2688:2688:2688) (2837:2837:2837))
        (PORT d[3] (1689:1689:1689) (1746:1746:1746))
        (PORT d[4] (3585:3585:3585) (3656:3656:3656))
        (PORT d[5] (1758:1758:1758) (1797:1797:1797))
        (PORT d[6] (2409:2409:2409) (2460:2460:2460))
        (PORT d[7] (2112:2112:2112) (2155:2155:2155))
        (PORT d[8] (2521:2521:2521) (2711:2711:2711))
        (PORT d[9] (3319:3319:3319) (3396:3396:3396))
        (PORT d[10] (1468:1468:1468) (1527:1527:1527))
        (PORT d[11] (3394:3394:3394) (3578:3578:3578))
        (PORT d[12] (2615:2615:2615) (2818:2818:2818))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1761:1761:1761))
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1833:1833:1833))
        (PORT d[0] (2229:2229:2229) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1834:1834:1834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1834:1834:1834))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1529:1529:1529))
        (PORT d[1] (1491:1491:1491) (1538:1538:1538))
        (PORT d[2] (1694:1694:1694) (1756:1756:1756))
        (PORT d[3] (1518:1518:1518) (1592:1592:1592))
        (PORT d[4] (1508:1508:1508) (1567:1567:1567))
        (PORT d[5] (1674:1674:1674) (1701:1701:1701))
        (PORT d[6] (1293:1293:1293) (1359:1359:1359))
        (PORT d[7] (1760:1760:1760) (1798:1798:1798))
        (PORT d[8] (1625:1625:1625) (1649:1649:1649))
        (PORT d[9] (1753:1753:1753) (1822:1822:1822))
        (PORT d[10] (1517:1517:1517) (1568:1568:1568))
        (PORT d[11] (1749:1749:1749) (1807:1807:1807))
        (PORT d[12] (1812:1812:1812) (1814:1814:1814))
        (PORT clk (1769:1769:1769) (1767:1767:1767))
        (PORT stall (2487:2487:2487) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1767:1767:1767))
        (PORT d[0] (1318:1318:1318) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1768:1768:1768))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (827:827:827))
        (PORT datab (724:724:724) (799:799:799))
        (PORT datac (1152:1152:1152) (1164:1164:1164))
        (PORT datad (1114:1114:1114) (1122:1122:1122))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1233:1233:1233))
        (PORT clk (1805:1805:1805) (1834:1834:1834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2168:2168:2168))
        (PORT d[1] (2348:2348:2348) (2509:2509:2509))
        (PORT d[2] (3026:3026:3026) (3259:3259:3259))
        (PORT d[3] (3235:3235:3235) (3405:3405:3405))
        (PORT d[4] (1351:1351:1351) (1431:1431:1431))
        (PORT d[5] (2329:2329:2329) (2431:2431:2431))
        (PORT d[6] (3219:3219:3219) (3255:3255:3255))
        (PORT d[7] (4424:4424:4424) (4572:4572:4572))
        (PORT d[8] (2093:2093:2093) (2195:2195:2195))
        (PORT d[9] (2908:2908:2908) (3014:3014:3014))
        (PORT d[10] (3232:3232:3232) (3440:3440:3440))
        (PORT d[11] (3776:3776:3776) (3971:3971:3971))
        (PORT d[12] (2747:2747:2747) (2933:2933:2933))
        (PORT clk (1802:1802:1802) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (1867:1867:1867))
        (PORT clk (1802:1802:1802) (1832:1832:1832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1834:1834:1834))
        (PORT d[0] (2130:2130:2130) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1835:1835:1835))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1458:1458:1458))
        (PORT d[1] (1836:1836:1836) (1801:1801:1801))
        (PORT d[2] (1856:1856:1856) (1903:1903:1903))
        (PORT d[3] (1835:1835:1835) (1910:1910:1910))
        (PORT d[4] (1888:1888:1888) (1977:1977:1977))
        (PORT d[5] (1644:1644:1644) (1653:1653:1653))
        (PORT d[6] (1621:1621:1621) (1615:1615:1615))
        (PORT d[7] (1728:1728:1728) (1758:1758:1758))
        (PORT d[8] (1884:1884:1884) (1984:1984:1984))
        (PORT d[9] (1581:1581:1581) (1657:1657:1657))
        (PORT d[10] (1514:1514:1514) (1592:1592:1592))
        (PORT d[11] (1600:1600:1600) (1586:1586:1586))
        (PORT d[12] (1424:1424:1424) (1484:1484:1484))
        (PORT clk (1769:1769:1769) (1768:1768:1768))
        (PORT stall (2518:2518:2518) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1768:1768:1768))
        (PORT d[0] (1378:1378:1378) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1769:1769:1769))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (1992:1992:1992))
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (1967:1967:1967))
        (PORT d[1] (2836:2836:2836) (2991:2991:2991))
        (PORT d[2] (1538:1538:1538) (1635:1635:1635))
        (PORT d[3] (2063:2063:2063) (2078:2078:2078))
        (PORT d[4] (3143:3143:3143) (3321:3321:3321))
        (PORT d[5] (1678:1678:1678) (1632:1632:1632))
        (PORT d[6] (2760:2760:2760) (2849:2849:2849))
        (PORT d[7] (2808:2808:2808) (2825:2825:2825))
        (PORT d[8] (1861:1861:1861) (1982:1982:1982))
        (PORT d[9] (3353:3353:3353) (3482:3482:3482))
        (PORT d[10] (3746:3746:3746) (3938:3938:3938))
        (PORT d[11] (2678:2678:2678) (2757:2757:2757))
        (PORT d[12] (3380:3380:3380) (3608:3608:3608))
        (PORT clk (1808:1808:1808) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1681:1681:1681))
        (PORT clk (1808:1808:1808) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1840:1840:1840))
        (PORT d[0] (2169:2169:2169) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1841:1841:1841))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1743:1743:1743) (1698:1698:1698))
        (PORT d[1] (1334:1334:1334) (1432:1432:1432))
        (PORT d[2] (1763:1763:1763) (1732:1732:1732))
        (PORT d[3] (1715:1715:1715) (1771:1771:1771))
        (PORT d[4] (1584:1584:1584) (1651:1651:1651))
        (PORT d[5] (1690:1690:1690) (1661:1661:1661))
        (PORT d[6] (1746:1746:1746) (1813:1813:1813))
        (PORT d[7] (1793:1793:1793) (1868:1868:1868))
        (PORT d[8] (1768:1768:1768) (1832:1832:1832))
        (PORT d[9] (1455:1455:1455) (1503:1503:1503))
        (PORT d[10] (1248:1248:1248) (1285:1285:1285))
        (PORT d[11] (1971:1971:1971) (2099:2099:2099))
        (PORT d[12] (1583:1583:1583) (1559:1559:1559))
        (PORT clk (1775:1775:1775) (1774:1774:1774))
        (PORT stall (2191:2191:2191) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1774:1774:1774))
        (PORT d[0] (1284:1284:1284) (1272:1272:1272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1775:1775:1775))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (826:826:826))
        (PORT datab (722:722:722) (797:797:797))
        (PORT datac (1306:1306:1306) (1266:1266:1266))
        (PORT datad (1173:1173:1173) (1180:1180:1180))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1713:1713:1713))
        (PORT clk (1814:1814:1814) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3023:3023:3023))
        (PORT d[1] (2551:2551:2551) (2691:2691:2691))
        (PORT d[2] (1781:1781:1781) (1882:1882:1882))
        (PORT d[3] (2318:2318:2318) (2375:2375:2375))
        (PORT d[4] (2850:2850:2850) (3012:3012:3012))
        (PORT d[5] (2624:2624:2624) (2670:2670:2670))
        (PORT d[6] (2527:2527:2527) (2616:2616:2616))
        (PORT d[7] (2300:2300:2300) (2295:2295:2295))
        (PORT d[8] (1894:1894:1894) (2021:2021:2021))
        (PORT d[9] (3539:3539:3539) (3680:3680:3680))
        (PORT d[10] (3966:3966:3966) (4212:4212:4212))
        (PORT d[11] (2398:2398:2398) (2466:2466:2466))
        (PORT d[12] (3192:3192:3192) (3365:3365:3365))
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1722:1722:1722))
        (PORT clk (1811:1811:1811) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1842:1842:1842))
        (PORT d[0] (2185:2185:2185) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1975:1975:1975))
        (PORT d[1] (1882:1882:1882) (1971:1971:1971))
        (PORT d[2] (1960:1960:1960) (2009:2009:2009))
        (PORT d[3] (1704:1704:1704) (1760:1760:1760))
        (PORT d[4] (1663:1663:1663) (1746:1746:1746))
        (PORT d[5] (1841:1841:1841) (1952:1952:1952))
        (PORT d[6] (1915:1915:1915) (1970:1970:1970))
        (PORT d[7] (2083:2083:2083) (2150:2150:2150))
        (PORT d[8] (1829:1829:1829) (1912:1912:1912))
        (PORT d[9] (1493:1493:1493) (1553:1553:1553))
        (PORT d[10] (1544:1544:1544) (1604:1604:1604))
        (PORT d[11] (1674:1674:1674) (1792:1792:1792))
        (PORT d[12] (2000:2000:2000) (2025:2025:2025))
        (PORT clk (1778:1778:1778) (1776:1776:1776))
        (PORT stall (1896:1896:1896) (1857:1857:1857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1776:1776:1776))
        (PORT d[0] (1303:1303:1303) (1281:1281:1281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1779:1779:1779) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1799:1799:1799) (1785:1785:1785))
        (PORT clk (1817:1817:1817) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2888:2888:2888))
        (PORT d[1] (2334:2334:2334) (2465:2465:2465))
        (PORT d[2] (2881:2881:2881) (3017:3017:3017))
        (PORT d[3] (3133:3133:3133) (3267:3267:3267))
        (PORT d[4] (2166:2166:2166) (2326:2326:2326))
        (PORT d[5] (2118:2118:2118) (2236:2236:2236))
        (PORT d[6] (3931:3931:3931) (4072:4072:4072))
        (PORT d[7] (4164:4164:4164) (4307:4307:4307))
        (PORT d[8] (2139:2139:2139) (2285:2285:2285))
        (PORT d[9] (3607:3607:3607) (3707:3707:3707))
        (PORT d[10] (3245:3245:3245) (3455:3455:3455))
        (PORT d[11] (3488:3488:3488) (3678:3678:3678))
        (PORT d[12] (2757:2757:2757) (2950:2950:2950))
        (PORT clk (1814:1814:1814) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1620:1620:1620))
        (PORT clk (1814:1814:1814) (1844:1844:1844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1846:1846:1846))
        (PORT d[0] (2169:2169:2169) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1818:1818:1818) (1847:1847:1847))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1920:1920:1920))
        (PORT d[1] (1745:1745:1745) (1713:1713:1713))
        (PORT d[2] (1771:1771:1771) (1822:1822:1822))
        (PORT d[3] (2146:2146:2146) (2245:2245:2245))
        (PORT d[4] (1824:1824:1824) (1810:1810:1810))
        (PORT d[5] (2017:2017:2017) (2083:2083:2083))
        (PORT d[6] (1906:1906:1906) (1902:1902:1902))
        (PORT d[7] (1717:1717:1717) (1759:1759:1759))
        (PORT d[8] (1832:1832:1832) (1918:1918:1918))
        (PORT d[9] (1600:1600:1600) (1701:1701:1701))
        (PORT d[10] (1873:1873:1873) (1926:1926:1926))
        (PORT d[11] (1923:1923:1923) (2040:2040:2040))
        (PORT d[12] (1780:1780:1780) (1847:1847:1847))
        (PORT clk (1781:1781:1781) (1780:1780:1780))
        (PORT stall (2157:2157:2157) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1780:1780:1780))
        (PORT d[0] (1358:1358:1358) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1781:1781:1781))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (827:827:827))
        (PORT datab (727:727:727) (801:801:801))
        (PORT datac (1205:1205:1205) (1267:1267:1267))
        (PORT datad (1517:1517:1517) (1565:1565:1565))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (946:946:946))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1365:1365:1365) (1386:1386:1386))
        (PORT datac (154:154:154) (184:184:184))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (425:425:425))
        (PORT datab (361:361:361) (400:400:400))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1549:1549:1549))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (790:790:790) (776:776:776))
        (PORT sload (1270:1270:1270) (1297:1297:1297))
        (PORT ena (1185:1185:1185) (1179:1179:1179))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1556:1556:1556))
        (PORT asdata (1606:1606:1606) (1591:1591:1591))
        (PORT ena (1175:1175:1175) (1193:1193:1193))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeAC\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (480:480:480))
        (PORT datab (260:260:260) (335:335:335))
        (PORT datac (226:226:226) (300:300:300))
        (PORT datad (316:316:316) (315:315:315))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (270:270:270))
        (PORT datab (219:219:219) (261:261:261))
        (PORT datad (191:191:191) (223:223:223))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|opULA\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (407:407:407))
        (PORT datab (542:542:542) (537:537:537))
        (PORT datac (591:591:591) (589:589:589))
        (PORT datad (571:571:571) (566:566:566))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1334:1334:1334))
        (PORT datab (244:244:244) (318:318:318))
        (PORT datac (839:839:839) (839:839:839))
        (PORT datad (832:832:832) (837:837:837))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1104:1104:1104))
        (PORT datab (246:246:246) (320:320:320))
        (PORT datac (1049:1049:1049) (1014:1014:1014))
        (PORT datad (988:988:988) (968:968:968))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (875:875:875))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (857:857:857) (888:888:888))
        (PORT datad (729:729:729) (762:762:762))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ULA\|Mux15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (926:926:926))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AC\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1823:1823:1823) (1784:1784:1784))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RDM\|conteudo\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3365:3365:3365) (3614:3614:3614))
        (PORT datab (1338:1338:1338) (1349:1349:1349))
        (PORT datad (568:568:568) (588:588:588))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\MEM\|ram_rtl_0_bypass\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1529:1529:1529) (1548:1548:1548))
        (PORT asdata (892:892:892) (918:918:918))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2784:2784:2784))
        (PORT clk (1794:1794:1794) (1824:1824:1824))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2779:2779:2779))
        (PORT d[1] (2427:2427:2427) (2554:2554:2554))
        (PORT d[2] (2803:2803:2803) (2993:2993:2993))
        (PORT d[3] (3175:3175:3175) (3319:3319:3319))
        (PORT d[4] (2308:2308:2308) (2406:2406:2406))
        (PORT d[5] (2243:2243:2243) (2311:2311:2311))
        (PORT d[6] (3305:3305:3305) (3377:3377:3377))
        (PORT d[7] (3885:3885:3885) (3996:3996:3996))
        (PORT d[8] (1876:1876:1876) (2010:2010:2010))
        (PORT d[9] (2820:2820:2820) (2900:2900:2900))
        (PORT d[10] (2611:2611:2611) (2745:2745:2745))
        (PORT d[11] (3688:3688:3688) (3863:3863:3863))
        (PORT d[12] (2895:2895:2895) (3126:3126:3126))
        (PORT clk (1791:1791:1791) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2278:2278:2278))
        (PORT clk (1791:1791:1791) (1822:1822:1822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1824:1824:1824))
        (PORT d[0] (2499:2499:2499) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1795:1795:1795) (1825:1825:1825))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (1822:1822:1822))
        (PORT d[1] (1948:1948:1948) (1976:1976:1976))
        (PORT d[2] (1784:1784:1784) (1823:1823:1823))
        (PORT d[3] (2067:2067:2067) (2147:2147:2147))
        (PORT d[4] (2093:2093:2093) (2182:2182:2182))
        (PORT d[5] (1841:1841:1841) (1944:1944:1944))
        (PORT d[6] (1662:1662:1662) (1764:1764:1764))
        (PORT d[7] (2099:2099:2099) (2166:2166:2166))
        (PORT d[8] (2100:2100:2100) (2197:2197:2197))
        (PORT d[9] (1855:1855:1855) (1940:1940:1940))
        (PORT d[10] (1820:1820:1820) (1889:1889:1889))
        (PORT d[11] (1974:1974:1974) (2009:2009:2009))
        (PORT d[12] (1846:1846:1846) (1921:1921:1921))
        (PORT clk (1758:1758:1758) (1758:1758:1758))
        (PORT stall (2495:2495:2495) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1758:1758:1758) (1758:1758:1758))
        (PORT d[0] (1422:1422:1422) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1526:1526:1526))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1515:1515:1515))
        (PORT d[1] (1765:1765:1765) (1829:1829:1829))
        (PORT d[2] (2968:2968:2968) (3122:3122:3122))
        (PORT d[3] (1935:1935:1935) (1982:1982:1982))
        (PORT d[4] (3872:3872:3872) (3940:3940:3940))
        (PORT d[5] (1963:1963:1963) (2011:2011:2011))
        (PORT d[6] (2310:2310:2310) (2304:2304:2304))
        (PORT d[7] (3383:3383:3383) (3505:3505:3505))
        (PORT d[8] (2793:2793:2793) (2992:2992:2992))
        (PORT d[9] (1925:1925:1925) (1940:1940:1940))
        (PORT d[10] (1724:1724:1724) (1788:1788:1788))
        (PORT d[11] (3423:3423:3423) (3604:3604:3604))
        (PORT d[12] (2660:2660:2660) (2890:2890:2890))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1812:1812:1812))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1825:1825:1825))
        (PORT d[0] (2276:2276:2276) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1521:1521:1521))
        (PORT d[1] (1482:1482:1482) (1531:1531:1531))
        (PORT d[2] (1208:1208:1208) (1255:1255:1255))
        (PORT d[3] (1281:1281:1281) (1354:1354:1354))
        (PORT d[4] (1260:1260:1260) (1319:1319:1319))
        (PORT d[5] (1473:1473:1473) (1510:1510:1510))
        (PORT d[6] (1281:1281:1281) (1343:1343:1343))
        (PORT d[7] (1571:1571:1571) (1619:1619:1619))
        (PORT d[8] (1714:1714:1714) (1747:1747:1747))
        (PORT d[9] (1504:1504:1504) (1574:1574:1574))
        (PORT d[10] (1502:1502:1502) (1551:1551:1551))
        (PORT d[11] (1514:1514:1514) (1577:1577:1577))
        (PORT d[12] (1470:1470:1470) (1505:1505:1505))
        (PORT clk (1760:1760:1760) (1759:1759:1759))
        (PORT stall (2479:2479:2479) (2396:2396:2396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1759:1759:1759))
        (PORT d[0] (1334:1334:1334) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (911:911:911) (973:973:973))
        (PORT datab (1019:1019:1019) (1118:1118:1118))
        (PORT datac (1421:1421:1421) (1438:1438:1438))
        (PORT datad (1129:1129:1129) (1126:1126:1126))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1496:1496:1496))
        (PORT clk (1796:1796:1796) (1825:1825:1825))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1757:1757:1757))
        (PORT d[1] (1504:1504:1504) (1563:1563:1563))
        (PORT d[2] (2987:2987:2987) (3131:3131:3131))
        (PORT d[3] (1417:1417:1417) (1465:1465:1465))
        (PORT d[4] (3864:3864:3864) (3943:3943:3943))
        (PORT d[5] (2256:2256:2256) (2307:2307:2307))
        (PORT d[6] (1619:1619:1619) (1634:1634:1634))
        (PORT d[7] (1691:1691:1691) (1743:1743:1743))
        (PORT d[8] (2799:2799:2799) (3000:3000:3000))
        (PORT d[9] (2214:2214:2214) (2239:2239:2239))
        (PORT d[10] (1750:1750:1750) (1817:1817:1817))
        (PORT d[11] (3702:3702:3702) (3884:3884:3884))
        (PORT d[12] (2663:2663:2663) (2893:2893:2893))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1427:1427:1427))
        (PORT clk (1793:1793:1793) (1823:1823:1823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1825:1825:1825))
        (PORT d[0] (1904:1904:1904) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1797:1797:1797) (1826:1826:1826))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1236:1236:1236))
        (PORT d[1] (1485:1485:1485) (1529:1529:1529))
        (PORT d[2] (1364:1364:1364) (1367:1367:1367))
        (PORT d[3] (1250:1250:1250) (1300:1300:1300))
        (PORT d[4] (994:994:994) (1038:1038:1038))
        (PORT d[5] (1533:1533:1533) (1577:1577:1577))
        (PORT d[6] (1301:1301:1301) (1358:1358:1358))
        (PORT d[7] (1248:1248:1248) (1287:1287:1287))
        (PORT d[8] (1655:1655:1655) (1686:1686:1686))
        (PORT d[9] (1483:1483:1483) (1544:1544:1544))
        (PORT d[10] (1232:1232:1232) (1282:1282:1282))
        (PORT d[11] (1495:1495:1495) (1548:1548:1548))
        (PORT d[12] (1200:1200:1200) (1229:1229:1229))
        (PORT clk (1760:1760:1760) (1759:1759:1759))
        (PORT stall (2232:2232:2232) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1759:1759:1759))
        (PORT d[0] (1139:1139:1139) (1132:1132:1132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1761:1761:1761) (1760:1760:1760))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3197:3197:3197))
        (PORT clk (1782:1782:1782) (1811:1811:1811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2456:2456:2456))
        (PORT d[1] (2052:2052:2052) (2215:2215:2215))
        (PORT d[2] (2280:2280:2280) (2455:2455:2455))
        (PORT d[3] (3414:3414:3414) (3569:3569:3569))
        (PORT d[4] (2041:2041:2041) (2169:2169:2169))
        (PORT d[5] (2261:2261:2261) (2339:2339:2339))
        (PORT d[6] (2632:2632:2632) (2651:2651:2651))
        (PORT d[7] (3473:3473:3473) (3627:3627:3627))
        (PORT d[8] (2153:2153:2153) (2286:2286:2286))
        (PORT d[9] (3095:3095:3095) (3206:3206:3206))
        (PORT d[10] (3283:3283:3283) (3435:3435:3435))
        (PORT d[11] (3157:3157:3157) (3321:3321:3321))
        (PORT d[12] (2618:2618:2618) (2838:2838:2838))
        (PORT clk (1779:1779:1779) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1910:1910:1910))
        (PORT clk (1779:1779:1779) (1809:1809:1809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1811:1811:1811))
        (PORT d[0] (2376:2376:2376) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1812:1812:1812))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1926:1926:1926))
        (PORT d[1] (1991:1991:1991) (2038:2038:2038))
        (PORT d[2] (2010:2010:2010) (2100:2100:2100))
        (PORT d[3] (2113:2113:2113) (2197:2197:2197))
        (PORT d[4] (1965:1965:1965) (1982:1982:1982))
        (PORT d[5] (2030:2030:2030) (2119:2119:2119))
        (PORT d[6] (1937:1937:1937) (2023:2023:2023))
        (PORT d[7] (2009:2009:2009) (2065:2065:2065))
        (PORT d[8] (2091:2091:2091) (2193:2193:2193))
        (PORT d[9] (1812:1812:1812) (1898:1898:1898))
        (PORT d[10] (1809:1809:1809) (1902:1902:1902))
        (PORT d[11] (1903:1903:1903) (1931:1931:1931))
        (PORT d[12] (1792:1792:1792) (1862:1862:1862))
        (PORT clk (1746:1746:1746) (1745:1745:1745))
        (PORT stall (2494:2494:2494) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1745:1745:1745))
        (PORT d[0] (1555:1555:1555) (1618:1618:1618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1747:1747:1747) (1746:1746:1746))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (972:972:972))
        (PORT datab (1015:1015:1015) (1109:1109:1109))
        (PORT datac (1098:1098:1098) (1096:1096:1096))
        (PORT datad (1483:1483:1483) (1520:1520:1520))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1728:1728:1728))
        (PORT clk (1809:1809:1809) (1842:1842:1842))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1203:1203:1203))
        (PORT d[1] (1462:1462:1462) (1508:1508:1508))
        (PORT d[2] (1442:1442:1442) (1497:1497:1497))
        (PORT d[3] (1234:1234:1234) (1269:1269:1269))
        (PORT d[4] (2573:2573:2573) (2734:2734:2734))
        (PORT d[5] (1677:1677:1677) (1702:1702:1702))
        (PORT d[6] (1865:1865:1865) (1895:1895:1895))
        (PORT d[7] (1228:1228:1228) (1302:1302:1302))
        (PORT d[8] (3070:3070:3070) (3280:3280:3280))
        (PORT d[9] (1675:1675:1675) (1695:1695:1695))
        (PORT d[10] (1255:1255:1255) (1314:1314:1314))
        (PORT d[11] (1530:1530:1530) (1606:1606:1606))
        (PORT d[12] (3115:3115:3115) (3338:3338:3338))
        (PORT clk (1806:1806:1806) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1355:1355:1355))
        (PORT clk (1806:1806:1806) (1840:1840:1840))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1842:1842:1842))
        (PORT d[0] (1881:1881:1881) (1844:1844:1844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1843:1843:1843))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1210:1210:1210))
        (PORT d[1] (1164:1164:1164) (1199:1199:1199))
        (PORT d[2] (926:926:926) (948:948:948))
        (PORT d[3] (967:967:967) (1015:1015:1015))
        (PORT d[4] (960:960:960) (994:994:994))
        (PORT d[5] (1175:1175:1175) (1197:1197:1197))
        (PORT d[6] (1287:1287:1287) (1342:1342:1342))
        (PORT d[7] (1233:1233:1233) (1259:1259:1259))
        (PORT d[8] (1188:1188:1188) (1213:1213:1213))
        (PORT d[9] (1209:1209:1209) (1244:1244:1244))
        (PORT d[10] (1199:1199:1199) (1221:1221:1221))
        (PORT d[11] (1214:1214:1214) (1262:1262:1262))
        (PORT d[12] (1210:1210:1210) (1229:1229:1229))
        (PORT clk (1773:1773:1773) (1776:1776:1776))
        (PORT stall (2475:2475:2475) (2391:2391:2391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1776:1776:1776))
        (PORT d[0] (1052:1052:1052) (1048:1048:1048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1777:1777:1777))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1685:1685:1685))
        (PORT clk (1801:1801:1801) (1830:1830:1830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1743:1743:1743))
        (PORT d[1] (1497:1497:1497) (1553:1553:1553))
        (PORT d[2] (1192:1192:1192) (1240:1240:1240))
        (PORT d[3] (1235:1235:1235) (1284:1284:1284))
        (PORT d[4] (3865:3865:3865) (3944:3944:3944))
        (PORT d[5] (1744:1744:1744) (1775:1775:1775))
        (PORT d[6] (1628:1628:1628) (1653:1653:1653))
        (PORT d[7] (1259:1259:1259) (1338:1338:1338))
        (PORT d[8] (3064:3064:3064) (3273:3273:3273))
        (PORT d[9] (2220:2220:2220) (2238:2238:2238))
        (PORT d[10] (1199:1199:1199) (1244:1244:1244))
        (PORT d[11] (1841:1841:1841) (1928:1928:1928))
        (PORT d[12] (1525:1525:1525) (1599:1599:1599))
        (PORT clk (1798:1798:1798) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1809:1809:1809))
        (PORT clk (1798:1798:1798) (1828:1828:1828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1830:1830:1830))
        (PORT d[0] (2306:2306:2306) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1831:1831:1831))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1235:1235:1235))
        (PORT d[1] (1224:1224:1224) (1264:1264:1264))
        (PORT d[2] (1193:1193:1193) (1219:1219:1219))
        (PORT d[3] (993:993:993) (1044:1044:1044))
        (PORT d[4] (973:973:973) (1022:1022:1022))
        (PORT d[5] (1201:1201:1201) (1229:1229:1229))
        (PORT d[6] (1301:1301:1301) (1381:1381:1381))
        (PORT d[7] (1268:1268:1268) (1308:1308:1308))
        (PORT d[8] (1388:1388:1388) (1406:1406:1406))
        (PORT d[9] (1253:1253:1253) (1299:1299:1299))
        (PORT d[10] (1176:1176:1176) (1206:1206:1206))
        (PORT d[11] (1227:1227:1227) (1287:1287:1287))
        (PORT d[12] (1199:1199:1199) (1228:1228:1228))
        (PORT clk (1765:1765:1765) (1764:1764:1764))
        (PORT stall (2452:2452:2452) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1764:1764:1764))
        (PORT d[0] (1259:1259:1259) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1765:1765:1765))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (968:968:968))
        (PORT datab (1008:1008:1008) (1105:1105:1105))
        (PORT datac (843:843:843) (828:828:828))
        (PORT datad (861:861:861) (853:853:853))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (1966:1966:1966))
        (PORT clk (1822:1822:1822) (1851:1851:1851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (884:884:884))
        (PORT d[1] (685:685:685) (728:728:728))
        (PORT d[2] (919:919:919) (943:943:943))
        (PORT d[3] (1193:1193:1193) (1257:1257:1257))
        (PORT d[4] (2882:2882:2882) (3074:3074:3074))
        (PORT d[5] (2262:2262:2262) (2309:2309:2309))
        (PORT d[6] (2185:2185:2185) (2232:2232:2232))
        (PORT d[7] (965:965:965) (1022:1022:1022))
        (PORT d[8] (2622:2622:2622) (2726:2726:2726))
        (PORT d[9] (1223:1223:1223) (1280:1280:1280))
        (PORT d[10] (918:918:918) (944:944:944))
        (PORT d[11] (1385:1385:1385) (1388:1388:1388))
        (PORT d[12] (1261:1261:1261) (1323:1323:1323))
        (PORT clk (1819:1819:1819) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1306:1306:1306))
        (PORT clk (1819:1819:1819) (1849:1849:1849))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1851:1851:1851))
        (PORT d[0] (1836:1836:1836) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1852:1852:1852))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (639:639:639) (646:646:646))
        (PORT d[1] (655:655:655) (658:658:658))
        (PORT d[2] (622:622:622) (604:604:604))
        (PORT d[3] (407:407:407) (431:431:431))
        (PORT d[4] (386:386:386) (407:407:407))
        (PORT d[5] (1186:1186:1186) (1210:1210:1210))
        (PORT d[6] (1147:1147:1147) (1127:1127:1127))
        (PORT d[7] (714:714:714) (731:731:731))
        (PORT d[8] (633:633:633) (650:650:650))
        (PORT d[9] (640:640:640) (638:638:638))
        (PORT d[10] (653:653:653) (664:664:664))
        (PORT d[11] (636:636:636) (646:646:646))
        (PORT d[12] (637:637:637) (644:644:644))
        (PORT clk (1786:1786:1786) (1785:1785:1785))
        (PORT stall (1835:1835:1835) (1814:1814:1814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1785:1785:1785))
        (PORT d[0] (1040:1040:1040) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1786:1786:1786))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2492:2492:2492))
        (PORT clk (1807:1807:1807) (1838:1838:1838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3134:3134:3134))
        (PORT d[1] (2687:2687:2687) (2819:2819:2819))
        (PORT d[2] (3030:3030:3030) (3215:3215:3215))
        (PORT d[3] (3736:3736:3736) (3920:3920:3920))
        (PORT d[4] (1531:1531:1531) (1597:1597:1597))
        (PORT d[5] (2025:2025:2025) (2106:2106:2106))
        (PORT d[6] (3550:3550:3550) (3625:3625:3625))
        (PORT d[7] (3998:3998:3998) (4128:4128:4128))
        (PORT d[8] (2406:2406:2406) (2544:2544:2544))
        (PORT d[9] (3134:3134:3134) (3219:3219:3219))
        (PORT d[10] (2626:2626:2626) (2776:2776:2776))
        (PORT d[11] (3960:3960:3960) (4137:4137:4137))
        (PORT d[12] (3198:3198:3198) (3441:3441:3441))
        (PORT clk (1804:1804:1804) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (1946:1946:1946))
        (PORT clk (1804:1804:1804) (1836:1836:1836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1838:1838:1838))
        (PORT d[0] (2451:2451:2451) (2440:2440:2440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1839:1839:1839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1839:1839:1839))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1581:1581:1581))
        (PORT d[1] (2006:2006:2006) (2046:2046:2046))
        (PORT d[2] (1486:1486:1486) (1531:1531:1531))
        (PORT d[3] (1750:1750:1750) (1794:1794:1794))
        (PORT d[4] (2129:2129:2129) (2230:2230:2230))
        (PORT d[5] (1974:1974:1974) (2008:2008:2008))
        (PORT d[6] (1683:1683:1683) (1716:1716:1716))
        (PORT d[7] (1940:1940:1940) (1962:1962:1962))
        (PORT d[8] (2129:2129:2129) (2235:2235:2235))
        (PORT d[9] (1843:1843:1843) (1917:1917:1917))
        (PORT d[10] (1610:1610:1610) (1671:1671:1671))
        (PORT d[11] (1762:1762:1762) (1817:1817:1817))
        (PORT d[12] (1517:1517:1517) (1578:1578:1578))
        (PORT clk (1771:1771:1771) (1772:1772:1772))
        (PORT stall (2515:2515:2515) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
      (HOLD stall (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1772:1772:1772))
        (PORT d[0] (1369:1369:1369) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1772:1772:1772) (1773:1773:1773))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (971:971:971))
        (PORT datab (1012:1012:1012) (1111:1111:1111))
        (PORT datac (822:822:822) (812:812:812))
        (PORT datad (1347:1347:1347) (1359:1359:1359))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1296:1296:1296))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1294:1294:1294))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (156:156:156) (185:185:185))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\MEM\|ram\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (240:240:240))
        (PORT datab (222:222:222) (291:291:291))
        (PORT datad (551:551:551) (556:556:556))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RDM\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1549:1549:1549))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (622:622:622) (625:625:625))
        (PORT sload (1270:1270:1270) (1297:1297:1297))
        (PORT ena (1185:1185:1185) (1179:1179:1179))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2736:2736:2736) (2838:2838:2838))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\UC\|writeOUT\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (251:251:251))
        (PORT datab (1057:1057:1057) (1051:1051:1051))
        (PORT datac (225:225:225) (300:300:300))
        (PORT datad (185:185:185) (213:213:213))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1515:1515:1515))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2207:2207:2207) (2224:2224:2224))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1279:1279:1279) (1327:1327:1327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1542:1542:1542))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1938:1938:1938) (1924:1924:1924))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (280:280:280))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1626:1626:1626) (1592:1592:1592))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2064:2064:2064) (2106:2106:2106))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1515:1515:1515))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2207:2207:2207) (2224:2224:2224))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2487:2487:2487) (2649:2649:2649))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1515:1515:1515))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2207:2207:2207) (2224:2224:2224))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1486:1486:1486) (1453:1453:1453))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1517:1517:1517) (1541:1541:1541))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1867:1867:1867) (1857:1857:1857))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (603:603:603) (628:628:628))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1626:1626:1626) (1592:1592:1592))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2507:2507:2507) (2535:2535:2535))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1512:1512:1512) (1531:1531:1531))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2507:2507:2507) (2538:2538:2538))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (870:870:870) (897:897:897))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1626:1626:1626) (1592:1592:1592))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2434:2434:2434) (2470:2470:2470))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1514:1514:1514) (1533:1533:1533))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2485:2485:2485) (2512:2512:2512))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1488:1488:1488) (1479:1479:1479))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1626:1626:1626) (1592:1592:1592))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2580:2580:2580) (2669:2669:2669))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1521:1521:1521) (1541:1541:1541))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2542:2542:2542) (2561:2561:2561))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1174:1174:1174) (1216:1216:1216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1548:1548:1548))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1626:1626:1626) (1592:1592:1592))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2188:2188:2188) (2165:2165:2165))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1515:1515:1515))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2207:2207:2207) (2224:2224:2224))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2490:2490:2490) (2585:2585:2585))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1496:1496:1496) (1515:1515:1515))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2207:2207:2207) (2224:2224:2224))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\OUT\|conteudo\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2977:2977:2977) (3065:3065:3065))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\OUT\|conteudo\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1541:1541:1541))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2410:2410:2410) (2377:2377:2377))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1557:1557:1557))
        (PORT asdata (1149:1149:1149) (1164:1164:1164))
        (PORT ena (1177:1177:1177) (1184:1184:1184))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1557:1557:1557))
        (PORT asdata (2101:2101:2101) (2135:2135:2135))
        (PORT ena (1177:1177:1177) (1184:1184:1184))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1522:1522:1522) (1547:1547:1547))
        (PORT asdata (1421:1421:1421) (1443:1443:1443))
        (PORT ena (1942:1942:1942) (1930:1930:1930))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1505:1505:1505) (1524:1524:1524))
        (PORT asdata (1419:1419:1419) (1463:1463:1463))
        (PORT ena (2353:2353:2353) (2325:2325:2325))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (292:292:292))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1530:1530:1530) (1552:1552:1552))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1272:1272:1272) (1295:1295:1295))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1533:1533:1533) (1557:1557:1557))
        (PORT asdata (1378:1378:1378) (1372:1372:1372))
        (PORT ena (1177:1177:1177) (1184:1184:1184))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1531:1531:1531) (1556:1556:1556))
        (PORT asdata (1467:1467:1467) (1501:1501:1501))
        (PORT ena (1175:1175:1175) (1193:1193:1193))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2508:2508:2508) (2429:2429:2429))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1527:1527:1527) (1551:1551:1551))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2655:2655:2655) (2577:2577:2577))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\RI\|conteudo\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2013:2013:2013) (2053:2053:2053))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\RI\|conteudo\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1523:1523:1523) (1542:1542:1542))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (2693:2693:2693) (2707:2707:2707))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|Mux15\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (468:468:468))
        (PORT datab (273:273:273) (357:357:357))
        (PORT datad (271:271:271) (359:359:359))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\DECOD\|operacao\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (1330:1330:1330) (1330:1330:1330))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
)
