//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Fri Apr 10 02:09:17 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 10 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 11 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 12 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\dpsram_c0\dpsram_c0_0\dpsram_c0_dpsram_c0_0_dpsram.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 14 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\fft_package.vhd "
// file 15 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\hard_mult_addsub_c0\hard_mult_addsub_c0_0\hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.vhd "
// file 16 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\twiddle_table.vhd "
// file 17 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\math_real.vhd "
// file 18 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\hard_mult_addsub_c1\hard_mult_addsub_c1_0\hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.vhd "
// file 19 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\fft_accel_system_sb\ccc_0\fft_accel_system_sb_ccc_0_fccc.vhd "
// file 20 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 21 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\fft_accel_system_sb_mss\fft_accel_system_sb_mss_syn.vhd "
// file 22 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd "
// file 23 "\e:\github_repos\sf2_mkr_kit_io_constraints\mss_to_io_interpreter.vhd "
// file 24 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 25 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 26 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\dpsram_c0\dpsram_c0.vhd "
// file 27 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\fft_sample_loader.vhd "
// file 28 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\hard_mult_addsub_c0\hard_mult_addsub_c0.vhd "
// file 29 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\fft_butterfly_hw_mathdsp.vhd "
// file 30 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\fft_transformer.vhd "
// file 31 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\fft_sample_outputer.vhd "
// file 32 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\fft.vhd "
// file 33 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\hard_mult_addsub_c1\hard_mult_addsub_c1.vhd "
// file 34 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\alpha_max_plus_beta_min.vhd "
// file 35 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\hdl\fft_apb_wrapper.vhd "
// file 36 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\fft_accel_system_sb\fabosc_0\fft_accel_system_sb_fabosc_0_osc.vhd "
// file 37 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\fft_accel_system_sb_mss\fft_accel_system_sb_mss.vhd "
// file 38 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd "
// file 39 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\fft_accel_system_sb\fft_accel_system_sb.vhd "
// file 40 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\component\work\fft_accel_system\fft_accel_system.vhd "
// file 41 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 42 "\e:\github_repos\sf2_fft_accelerator\fft_accelerator\designer\fft_accel_system\synthesis.fdc "

`timescale 100 ps/100 ps
module COREAPB3_MUXPTOB3 (
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  iPSELS_raw_0_a2_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY,
  smpl_data_stable,
  smpl_read
)
;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
input [15:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input iPSELS_raw_0_a2_0 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
input smpl_data_stable ;
input smpl_read ;
wire iPSELS_raw_0_a2_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
wire smpl_data_stable ;
wire smpl_read ;
wire GND ;
wire VCC ;
// @9:96
  CFG3 PREADY_0 (
	.A(smpl_read),
	.B(smpl_data_stable),
	.C(iPSELS_raw_0_a2_0),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY)
);
defparam PREADY_0.INIT=8'hDF;
// @9:96
  CFG2 \PRDATA[0]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[0])
);
defparam \PRDATA[0] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[1]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[1])
);
defparam \PRDATA[1] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[2]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[3]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[4]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[5]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[6]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[7]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[8]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[8]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[8])
);
defparam \PRDATA[8] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[9]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[9]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[9])
);
defparam \PRDATA[9] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[10]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[10]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[10])
);
defparam \PRDATA[10] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[11]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[11]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[11])
);
defparam \PRDATA[11] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[12]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[12]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[12])
);
defparam \PRDATA[12] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[13]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[13]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[13])
);
defparam \PRDATA[13] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[14]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[14]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[14])
);
defparam \PRDATA[14] .INIT=4'h8;
// @9:96
  CFG2 \PRDATA[15]  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[15]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[15])
);
defparam \PRDATA[15] .INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR,
  iPSELS_raw_0_a2_0,
  smpl_read,
  smpl_data_stable,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx
)
;
input [15:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
input [11:8] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR ;
output iPSELS_raw_0_a2_0 ;
input smpl_read ;
input smpl_data_stable ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire iPSELS_raw_0_a2_0 ;
wire smpl_read ;
wire smpl_data_stable ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire [0:0] iPSELS_raw_0_a2_1;
wire GND ;
wire VCC ;
// @24:647
  CFG4 \iPSELS_raw_0_a2[0]  (
	.A(iPSELS_raw_0_a2_1[0]),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[9]),
	.C(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[10]),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[8]),
	.Y(iPSELS_raw_0_a2_0)
);
defparam \iPSELS_raw_0_a2[0] .INIT=16'h0002;
// @24:647
  CFG2 \iPSELS_raw_0_a2_1_0[0]  (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11]),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.Y(iPSELS_raw_0_a2_1[0])
);
defparam \iPSELS_raw_0_a2_1_0[0] .INIT=4'h4;
// @24:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[15:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[15:0]),
	.iPSELS_raw_0_a2_0(iPSELS_raw_0_a2_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY),
	.smpl_data_stable(smpl_data_stable),
	.smpl_read(smpl_read)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreAPB3_C0 (
  iPSELS_raw_0_a2_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY,
  smpl_data_stable,
  smpl_read
)
;
output iPSELS_raw_0_a2_0 ;
input [11:8] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR ;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
input [15:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
input smpl_data_stable ;
input smpl_read ;
wire iPSELS_raw_0_a2_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
wire smpl_data_stable ;
wire smpl_read ;
wire GND ;
wire VCC ;
// @25:146
  CoreAPB3 CoreAPB3_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8]),
	.iPSELS_raw_0_a2_0(iPSELS_raw_0_a2_0),
	.smpl_read(smpl_read),
	.smpl_data_stable(smpl_data_stable),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module FFT_Accel_system_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FIC_0_LOCK,
  GMII_GTX_CLK_c,
  FFT_Accel_system_sb_0_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FIC_0_LOCK ;
output GMII_GTX_CLK_c ;
output FFT_Accel_system_sb_0_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire GMII_GTX_CLK_c ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @19:107
  CLKINT GL0_INST (
	.Y(FFT_Accel_system_sb_0_FIC_0_CLK),
	.A(GL0_net)
);
// @19:98
  CLKINT GL1_INST (
	.Y(GMII_GTX_CLK_c),
	.A(GL1_net)
);
//@39:413
//@39:413
// @19:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FIC_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044174000F18C6309C231839DEC0404101401301;
defparam CCC_INST.VCOFREQUENCY=500.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system_sb_CCC_0_FCCC */

module CoreResetP (
  POWER_ON_RESET_N,
  FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N,
  FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input POWER_ON_RESET_N ;
input FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
input FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
output ETH_NRESET_c ;
wire POWER_ON_RESET_N ;
wire FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire MSS_HPMS_READY_int_Z ;
wire mss_ready_select_Z ;
wire VCC ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire un6_fic_2_apb_m_preset_n_clk_base_Z ;
wire GND ;
wire mss_ready_state_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire RESET_N_M2F_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire MSS_HPMS_READY_int_3_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire N_419 ;
wire N_418 ;
wire N_417 ;
wire N_416 ;
wire N_415 ;
wire N_414 ;
wire N_413 ;
wire N_412 ;
wire N_411 ;
wire N_410 ;
wire N_409 ;
wire N_408 ;
wire N_407 ;
wire N_406 ;
wire N_405 ;
wire N_404 ;
wire N_403 ;
wire N_402 ;
wire N_401 ;
wire N_400 ;
wire N_399 ;
wire N_398 ;
wire N_397 ;
wire N_396 ;
wire N_395 ;
wire N_394 ;
wire N_393 ;
wire N_392 ;
wire N_391 ;
wire N_390 ;
wire N_389 ;
wire N_388 ;
wire N_387 ;
wire N_386 ;
wire N_385 ;
wire N_384 ;
wire N_383 ;
wire N_382 ;
wire N_381 ;
wire N_380 ;
wire N_379 ;
wire N_378 ;
wire N_377 ;
wire N_376 ;
wire N_375 ;
wire N_374 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire N_367 ;
wire N_366 ;
wire N_365 ;
wire N_364 ;
wire N_363 ;
wire N_362 ;
wire N_361 ;
wire N_360 ;
wire N_359 ;
wire N_358 ;
wire N_357 ;
wire N_356 ;
wire N_355 ;
wire N_354 ;
wire N_353 ;
wire N_352 ;
wire N_351 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
wire N_330 ;
wire N_329 ;
wire N_328 ;
  CLKINT MSS_HPMS_READY_int_RNIDMB8 (
	.Y(ETH_NRESET_c),
	.A(MSS_HPMS_READY_int_Z)
);
// @38:593
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un6_fic_2_apb_m_preset_n_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:593
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:565
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:577
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:608
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:553
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:565
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:577
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:553
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:600
  CFG2 un6_fic_2_apb_m_preset_n_clk_base (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(un6_fic_2_apb_m_preset_n_clk_base_Z)
);
defparam un6_fic_2_apb_m_preset_n_clk_base.INIT=4'h8;
// @38:611
  CFG3 MSS_HPMS_READY_int_3 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_3_Z)
);
defparam MSS_HPMS_READY_int_3.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP */

module FFT_Accel_system_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @36:53
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system_sb_FABOSC_0_OSC */

module FFT_Accel_system_sb_MSS (
  GMII_RXD_c,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  GMII_TXD_c,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  GMII_TX_CLK_c,
  GMII_RX_ER_c,
  GMII_RX_DV_c,
  GMII_RX_CLK_c,
  USB_UART_TXD_c,
  GMII_MDIO_in,
  GMII_GTX_CLK_c,
  FIC_0_LOCK,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY,
  MDINT_c,
  GMII_CRS_c,
  GMII_COL_c,
  GMII_TX_ER_c,
  GMII_TX_EN_c,
  USB_UART_RXD_c,
  FFT_Accel_system_sb_0_MAC_GMII_MDO,
  FFT_Accel_system_sb_0_MAC_GMII_MDO_EN,
  GMII_MDC_c,
  FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N
)
;
input [7:0] GMII_RXD_c ;
input [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
output [7:0] GMII_TXD_c ;
output [15:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [11:8] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR ;
output [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input GMII_TX_CLK_c ;
input GMII_RX_ER_c ;
input GMII_RX_DV_c ;
input GMII_RX_CLK_c ;
input USB_UART_TXD_c ;
input GMII_MDIO_in ;
input GMII_GTX_CLK_c ;
input FIC_0_LOCK ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
input MDINT_c ;
input GMII_CRS_c ;
input GMII_COL_c ;
output GMII_TX_ER_c ;
output GMII_TX_EN_c ;
output USB_UART_RXD_c ;
output FFT_Accel_system_sb_0_MAC_GMII_MDO ;
output FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
output GMII_MDC_c ;
output FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
output CoreAPB3_C0_0_APBmslave0_PWRITE ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PENABLE ;
output FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire GMII_TX_CLK_c ;
wire GMII_RX_ER_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_CLK_c ;
wire USB_UART_TXD_c ;
wire GMII_MDIO_in ;
wire GMII_GTX_CLK_c ;
wire FIC_0_LOCK ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
wire MDINT_c ;
wire GMII_CRS_c ;
wire GMII_COL_c ;
wire GMII_TX_ER_c ;
wire GMII_TX_EN_c ;
wire USB_UART_RXD_c ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
wire GMII_MDC_c ;
wire FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [31:16] FIC_0_APB_M_PWDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire GPIO_3_M2F ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire GPIO_4_M2F ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire GPIO_2_M2F ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire GPIO_1_M2F ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire GPIO_0_M2F ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire GPIO_5_M2F ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire GPIO_6_M2F ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire GPIO_7_M2F ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @37:778
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(GPIO_3_M2F),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(GPIO_4_M2F),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(GPIO_2_M2F),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:12], FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8], FIC_0_APB_M_PADDR[7:5], CoreAPB3_C0_0_APBmslave0_PADDR[4:2], FIC_0_APB_M_PADDR[1:0]}),
	.F_HM0_ENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.F_HM0_SEL(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({FIC_0_APB_M_PWDATA[31:16], CoreAPB3_C0_0_APBmslave0_PWDATA[15:0]}),
	.F_HM0_WRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(GPIO_1_M2F),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(GPIO_0_M2F),
	.MDCF(GMII_MDC_c),
	.MDOENF(FFT_Accel_system_sb_0_MAC_GMII_MDO_EN),
	.MDOF(FFT_Accel_system_sb_0_MAC_GMII_MDO),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(USB_UART_RXD_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(GPIO_5_M2F),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(GPIO_6_M2F),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(GPIO_7_M2F),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(GMII_TX_EN_c),
	.TX_ERRF(GMII_TX_ER_c),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(GMII_TXD_c[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(GMII_COL_c),
	.CRSF(GMII_CRS_c),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, MDINT_c}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[15:0]}),
	.F_HM0_READY(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(FIC_0_LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(GMII_GTX_CLK_c),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(GMII_MDIO_in),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(USB_UART_TXD_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(GMII_RX_CLK_c),
	.RX_DVF(GMII_RX_DV_c),
	.RX_ERRF(GMII_RX_ER_c),
	.RX_EV(VCC),
	.RXDF(GMII_RXD_c[7:0]),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(GMII_TX_CLK_c),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(FFT_Accel_system_sb_0_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006092C0104243FFFFE4000000000000100000000F0F01C000001825FC0010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system_sb_MSS */

module FFT_Accel_system_sb (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  GMII_TXD_c,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA,
  GMII_RXD_c,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  GMII_MDC_c,
  FFT_Accel_system_sb_0_MAC_GMII_MDO_EN,
  FFT_Accel_system_sb_0_MAC_GMII_MDO,
  USB_UART_RXD_c,
  GMII_TX_EN_c,
  GMII_TX_ER_c,
  GMII_COL_c,
  GMII_CRS_c,
  MDINT_c,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY,
  GMII_MDIO_in,
  USB_UART_TXD_c,
  GMII_RX_CLK_c,
  GMII_RX_DV_c,
  GMII_RX_ER_c,
  GMII_TX_CLK_c,
  ETH_NRESET_c,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  GMII_GTX_CLK_c,
  DEVRST_N
)
;
output [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
output [11:8] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR ;
output [15:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [7:0] GMII_TXD_c ;
input [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA ;
input [7:0] GMII_RXD_c ;
output CoreAPB3_C0_0_APBmslave0_PENABLE ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
output CoreAPB3_C0_0_APBmslave0_PWRITE ;
output GMII_MDC_c ;
output FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
output FFT_Accel_system_sb_0_MAC_GMII_MDO ;
output USB_UART_RXD_c ;
output GMII_TX_EN_c ;
output GMII_TX_ER_c ;
input GMII_COL_c ;
input GMII_CRS_c ;
input MDINT_c ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
input GMII_MDIO_in ;
input USB_UART_TXD_c ;
input GMII_RX_CLK_c ;
input GMII_RX_DV_c ;
input GMII_RX_ER_c ;
input GMII_TX_CLK_c ;
output ETH_NRESET_c ;
output FFT_Accel_system_sb_0_FIC_0_CLK ;
output GMII_GTX_CLK_c ;
input DEVRST_N ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire GMII_MDC_c ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO ;
wire USB_UART_RXD_c ;
wire GMII_TX_EN_c ;
wire GMII_TX_ER_c ;
wire GMII_COL_c ;
wire GMII_CRS_c ;
wire MDINT_c ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
wire GMII_MDIO_in ;
wire USB_UART_TXD_c ;
wire GMII_RX_CLK_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_ER_c ;
wire GMII_TX_CLK_c ;
wire ETH_NRESET_c ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire GMII_GTX_CLK_c ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire GND ;
wire VCC ;
// @39:586
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @39:413
  FFT_Accel_system_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FIC_0_LOCK(FIC_0_LOCK),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK)
);
// @39:423
  CoreResetP CORERESETP_0 (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @39:519
  FFT_Accel_system_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @39:532
  FFT_Accel_system_sb_MSS FFT_Accel_system_sb_MSS_0 (
	.GMII_RXD_c(GMII_RXD_c[7:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[15:0]),
	.GMII_TXD_c(GMII_TXD_c[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.GMII_TX_CLK_c(GMII_TX_CLK_c),
	.GMII_RX_ER_c(GMII_RX_ER_c),
	.GMII_RX_DV_c(GMII_RX_DV_c),
	.GMII_RX_CLK_c(GMII_RX_CLK_c),
	.USB_UART_TXD_c(USB_UART_TXD_c),
	.GMII_MDIO_in(GMII_MDIO_in),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.FIC_0_LOCK(FIC_0_LOCK),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY),
	.MDINT_c(MDINT_c),
	.GMII_CRS_c(GMII_CRS_c),
	.GMII_COL_c(GMII_COL_c),
	.GMII_TX_ER_c(GMII_TX_ER_c),
	.GMII_TX_EN_c(GMII_TX_EN_c),
	.USB_UART_RXD_c(USB_UART_RXD_c),
	.FFT_Accel_system_sb_0_MAC_GMII_MDO(FFT_Accel_system_sb_0_MAC_GMII_MDO),
	.FFT_Accel_system_sb_0_MAC_GMII_MDO_EN(FFT_Accel_system_sb_0_MAC_GMII_MDO_EN),
	.GMII_MDC_c(GMII_MDC_c),
	.FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system_sb */

module FFT_Sample_Loader (
  mag_result_corrected_0,
  APB_regs_0_0,
  APB_regs_0_8,
  APB_regs_0_7,
  APB_regs_0_13,
  APB_regs_0_12,
  APB_regs_0_11,
  APB_regs_2,
  FFT_out_dat_real,
  FFT_out_dat_imag,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  APB_regs_7,
  i_comp_ram_dat_w_0,
  APB_regs_3,
  i_comp_ram_adr_0,
  i_comp_ram_adr_start,
  i_comp_ram_w_en_0,
  PRDATA_sig_11_m_fast,
  N_208,
  N_182,
  N_209,
  N_183,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  PRDATA_sig_0_sn_N_9_mux,
  N_314,
  N_478,
  N_315,
  N_479,
  N_316,
  N_480,
  i_comp_ram_ready,
  i_comp_ram_stable,
  FFT_in_w_ready,
  FFT_in_full,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c,
  PRDATA_sig_0_sn_N_8
)
;
input mag_result_corrected_0 ;
input APB_regs_0_0 ;
input APB_regs_0_8 ;
input APB_regs_0_7 ;
input APB_regs_0_13 ;
input APB_regs_0_12 ;
input APB_regs_0_11 ;
input [13:0] APB_regs_2 ;
input [8:7] FFT_out_dat_real ;
input [8:7] FFT_out_dat_imag ;
input [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [8:7] APB_regs_7 ;
output [17:0] i_comp_ram_dat_w_0 ;
input [8:0] APB_regs_3 ;
output [9:0] i_comp_ram_adr_0 ;
output [9:0] i_comp_ram_adr_start ;
output i_comp_ram_w_en_0 ;
output [8:7] PRDATA_sig_11_m_fast ;
output N_208 ;
input N_182 ;
output N_209 ;
input N_183 ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input PRDATA_sig_0_sn_N_9_mux ;
output N_314 ;
input N_478 ;
output N_315 ;
input N_479 ;
output N_316 ;
input N_480 ;
input i_comp_ram_ready ;
input i_comp_ram_stable ;
output FFT_in_w_ready ;
output FFT_in_full ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
input PRDATA_sig_0_sn_N_8 ;
wire mag_result_corrected_0 ;
wire APB_regs_0_0 ;
wire APB_regs_0_8 ;
wire APB_regs_0_7 ;
wire APB_regs_0_13 ;
wire APB_regs_0_12 ;
wire APB_regs_0_11 ;
wire i_comp_ram_w_en_0 ;
wire N_208 ;
wire N_182 ;
wire N_209 ;
wire N_183 ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire PRDATA_sig_0_sn_N_9_mux ;
wire N_314 ;
wire N_478 ;
wire N_315 ;
wire N_479 ;
wire N_316 ;
wire N_480 ;
wire i_comp_ram_ready ;
wire i_comp_ram_stable ;
wire FFT_in_w_ready ;
wire FFT_in_full ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire PRDATA_sig_0_sn_N_8 ;
wire [1:0] load_state;
wire [0:0] load_state_ns;
wire [9:0] ram_adr_start_sig_s;
wire [9:0] mem_adr_s;
wire [8:0] ram_adr_start_sig_cry;
wire [0:0] ram_adr_start_sig_RNI2SSV1_Y;
wire [1:1] ram_adr_start_sig_RNINEO33_Y;
wire [2:2] ram_adr_start_sig_RNID2K74_Y;
wire [3:3] ram_adr_start_sig_RNI4NFB5_Y;
wire [4:4] ram_adr_start_sig_RNISCBF6_Y;
wire [5:5] ram_adr_start_sig_RNIL37J7_Y;
wire [6:6] ram_adr_start_sig_RNIFR2N8_Y;
wire [7:7] ram_adr_start_sig_RNIAKUQ9_Y;
wire [9:9] ram_adr_start_sig_RNO_FCO;
wire [9:9] ram_adr_start_sig_RNO_Y;
wire [8:8] ram_adr_start_sig_RNI6EQUA_Y;
wire [0:0] mem_adr_cry_cy_S;
wire [0:0] mem_adr_cry_cy_Y;
wire [8:0] mem_adr_cry;
wire [8:0] mem_adr_cry_Y;
wire [9:9] mem_adr_s_FCO;
wire [9:9] mem_adr_s_Y;
wire N_216 ;
wire N_199 ;
wire N_215 ;
wire N_198 ;
wire VCC ;
wire GND ;
wire N_87_i ;
wire un1_load_state_Z ;
wire input_w_en_last_Z ;
wire N_89_1 ;
wire N_63_i ;
wire ram_adr_start_sige ;
wire mem_adre ;
wire ram_adr_start_sig_cry_cy ;
wire ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_S ;
wire ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y ;
wire un1_load_state_0_59_a3_4 ;
wire un1_load_state_0_59_a3_4_0 ;
wire un1_load_state_0_59_a3_5 ;
wire mem_adr_cry_cy ;
wire un6_input_w_en_last ;
wire N_174 ;
wire N_173 ;
wire N_156 ;
wire N_155 ;
wire N_145 ;
wire N_144 ;
wire N_304 ;
wire N_303 ;
wire N_302 ;
wire ram_adr_start_sig_2_sqmuxa_5_Z ;
wire ram_adr_start_sig_2_sqmuxa_4_Z ;
wire ram_adr_start_sig_2_sqmuxa_8_Z ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[8]  (
	.A(N_216),
	.B(N_199),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[8])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[8] .INIT=8'hCA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[7]  (
	.A(N_215),
	.B(N_198),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[7])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[7] .INIT=8'hCA;
// @27:195
  SLE \load_state[0]  (
	.Q(load_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(load_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \load_state[1]  (
	.Q(load_state[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_87_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE data_in_full (
	.Q(FFT_in_full),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(load_state[1]),
	.EN(un1_load_state_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:143
  SLE input_w_en_last (
	.Q(input_w_en_last_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(APB_regs_0_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE input_w_ready_sig (
	.Q(FFT_in_w_ready),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_89_1),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_w_en_sig[0]  (
	.Q(i_comp_ram_w_en_0),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_63_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[0]  (
	.Q(i_comp_ram_adr_start[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[0]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[1]  (
	.Q(i_comp_ram_adr_start[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[1]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[2]  (
	.Q(i_comp_ram_adr_start[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[2]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[3]  (
	.Q(i_comp_ram_adr_start[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[3]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[4]  (
	.Q(i_comp_ram_adr_start[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[4]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[5]  (
	.Q(i_comp_ram_adr_start[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[5]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[6]  (
	.Q(i_comp_ram_adr_start[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[6]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[7]  (
	.Q(i_comp_ram_adr_start[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[7]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[8]  (
	.Q(i_comp_ram_adr_start[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[8]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \ram_adr_start_sig[9]  (
	.Q(i_comp_ram_adr_start[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[9]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[0]  (
	.Q(i_comp_ram_adr_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[0]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[1]  (
	.Q(i_comp_ram_adr_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[1]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[2]  (
	.Q(i_comp_ram_adr_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[2]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[3]  (
	.Q(i_comp_ram_adr_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[3]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[4]  (
	.Q(i_comp_ram_adr_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[4]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[5]  (
	.Q(i_comp_ram_adr_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[5]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[6]  (
	.Q(i_comp_ram_adr_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[6]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[7]  (
	.Q(i_comp_ram_adr_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[7]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[8]  (
	.Q(i_comp_ram_adr_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[8]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  SLE \mem_adr[9]  (
	.Q(i_comp_ram_adr_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[9]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @27:195
  ARI1 ram_adr_start_sig_2_sqmuxa_4_RNIEA1S (
	.FCO(ram_adr_start_sig_cry_cy),
	.S(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_S),
	.Y(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.B(load_state[1]),
	.C(un1_load_state_0_59_a3_4),
	.D(un1_load_state_0_59_a3_4_0),
	.A(un1_load_state_0_59_a3_5),
	.FCI(VCC)
);
defparam ram_adr_start_sig_2_sqmuxa_4_RNIEA1S.INIT=20'h42AAA;
// @27:195
  ARI1 \ram_adr_start_sig_RNI2SSV1[0]  (
	.FCO(ram_adr_start_sig_cry[0]),
	.S(ram_adr_start_sig_s[0]),
	.Y(ram_adr_start_sig_RNI2SSV1_Y[0]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[0]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry_cy)
);
defparam \ram_adr_start_sig_RNI2SSV1[0] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNINEO33[1]  (
	.FCO(ram_adr_start_sig_cry[1]),
	.S(ram_adr_start_sig_s[1]),
	.Y(ram_adr_start_sig_RNINEO33_Y[1]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[1]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[0])
);
defparam \ram_adr_start_sig_RNINEO33[1] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNID2K74[2]  (
	.FCO(ram_adr_start_sig_cry[2]),
	.S(ram_adr_start_sig_s[2]),
	.Y(ram_adr_start_sig_RNID2K74_Y[2]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[2]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[1])
);
defparam \ram_adr_start_sig_RNID2K74[2] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNI4NFB5[3]  (
	.FCO(ram_adr_start_sig_cry[3]),
	.S(ram_adr_start_sig_s[3]),
	.Y(ram_adr_start_sig_RNI4NFB5_Y[3]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[3]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[2])
);
defparam \ram_adr_start_sig_RNI4NFB5[3] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNISCBF6[4]  (
	.FCO(ram_adr_start_sig_cry[4]),
	.S(ram_adr_start_sig_s[4]),
	.Y(ram_adr_start_sig_RNISCBF6_Y[4]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[4]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[3])
);
defparam \ram_adr_start_sig_RNISCBF6[4] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNIL37J7[5]  (
	.FCO(ram_adr_start_sig_cry[5]),
	.S(ram_adr_start_sig_s[5]),
	.Y(ram_adr_start_sig_RNIL37J7_Y[5]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[5]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[4])
);
defparam \ram_adr_start_sig_RNIL37J7[5] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNIFR2N8[6]  (
	.FCO(ram_adr_start_sig_cry[6]),
	.S(ram_adr_start_sig_s[6]),
	.Y(ram_adr_start_sig_RNIFR2N8_Y[6]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[6]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[5])
);
defparam \ram_adr_start_sig_RNIFR2N8[6] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNIAKUQ9[7]  (
	.FCO(ram_adr_start_sig_cry[7]),
	.S(ram_adr_start_sig_s[7]),
	.Y(ram_adr_start_sig_RNIAKUQ9_Y[7]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[7]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[6])
);
defparam \ram_adr_start_sig_RNIAKUQ9[7] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNO[9]  (
	.FCO(ram_adr_start_sig_RNO_FCO[9]),
	.S(ram_adr_start_sig_s[9]),
	.Y(ram_adr_start_sig_RNO_Y[9]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[9]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[8])
);
defparam \ram_adr_start_sig_RNO[9] .INIT=20'h48800;
// @27:195
  ARI1 \ram_adr_start_sig_RNI6EQUA[8]  (
	.FCO(ram_adr_start_sig_cry[8]),
	.S(ram_adr_start_sig_s[8]),
	.Y(ram_adr_start_sig_RNI6EQUA_Y[8]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_start[8]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[7])
);
defparam \ram_adr_start_sig_RNI6EQUA[8] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry_cy[0]  (
	.FCO(mem_adr_cry_cy),
	.S(mem_adr_cry_cy_S[0]),
	.Y(mem_adr_cry_cy_Y[0]),
	.B(load_state[1]),
	.C(un1_load_state_0_59_a3_4),
	.D(un1_load_state_0_59_a3_4_0),
	.A(un1_load_state_0_59_a3_5),
	.FCI(VCC)
);
defparam \mem_adr_cry_cy[0] .INIT=20'h42AAA;
// @27:195
  ARI1 \mem_adr_cry[0]  (
	.FCO(mem_adr_cry[0]),
	.S(mem_adr_s[0]),
	.Y(mem_adr_cry_Y[0]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry_cy)
);
defparam \mem_adr_cry[0] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry[1]  (
	.FCO(mem_adr_cry[1]),
	.S(mem_adr_s[1]),
	.Y(mem_adr_cry_Y[1]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[0])
);
defparam \mem_adr_cry[1] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry[2]  (
	.FCO(mem_adr_cry[2]),
	.S(mem_adr_s[2]),
	.Y(mem_adr_cry_Y[2]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[2]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[1])
);
defparam \mem_adr_cry[2] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry[3]  (
	.FCO(mem_adr_cry[3]),
	.S(mem_adr_s[3]),
	.Y(mem_adr_cry_Y[3]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[3]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[2])
);
defparam \mem_adr_cry[3] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry[4]  (
	.FCO(mem_adr_cry[4]),
	.S(mem_adr_s[4]),
	.Y(mem_adr_cry_Y[4]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[4]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[3])
);
defparam \mem_adr_cry[4] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry[5]  (
	.FCO(mem_adr_cry[5]),
	.S(mem_adr_s[5]),
	.Y(mem_adr_cry_Y[5]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[5]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[4])
);
defparam \mem_adr_cry[5] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry[6]  (
	.FCO(mem_adr_cry[6]),
	.S(mem_adr_s[6]),
	.Y(mem_adr_cry_Y[6]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[6]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[5])
);
defparam \mem_adr_cry[6] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry[7]  (
	.FCO(mem_adr_cry[7]),
	.S(mem_adr_s[7]),
	.Y(mem_adr_cry_Y[7]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[7]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[6])
);
defparam \mem_adr_cry[7] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_s[9]  (
	.FCO(mem_adr_s_FCO[9]),
	.S(mem_adr_s[9]),
	.Y(mem_adr_s_Y[9]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[9]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[8])
);
defparam \mem_adr_s[9] .INIT=20'h48800;
// @27:195
  ARI1 \mem_adr_cry[8]  (
	.FCO(mem_adr_cry[8]),
	.S(mem_adr_s[8]),
	.Y(mem_adr_cry_Y[8]),
	.B(ram_adr_start_sig_2_sqmuxa_4_RNIEA1S_Y),
	.C(i_comp_ram_adr_0[8]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[7])
);
defparam \mem_adr_cry[8] .INIT=20'h48800;
// @27:228
  CFG2 ram_adr_start_sig_2_sqmuxa_4 (
	.A(i_comp_ram_adr_0[8]),
	.B(i_comp_ram_adr_0[9]),
	.Y(un1_load_state_0_59_a3_4)
);
defparam ram_adr_start_sig_2_sqmuxa_4.INIT=4'h8;
// @27:221
  CFG2 \p_load_state_manager.un6_input_w_en_last  (
	.A(APB_regs_0_0),
	.B(input_w_en_last_Z),
	.Y(un6_input_w_en_last)
);
defparam \p_load_state_manager.un6_input_w_en_last .INIT=4'h2;
// @27:261
  CFG2 \ram_dat_w_sig_0[0]  (
	.A(load_state[1]),
	.B(APB_regs_2[0]),
	.Y(i_comp_ram_dat_w_0[0])
);
defparam \ram_dat_w_sig_0[0] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[3]  (
	.A(load_state[1]),
	.B(APB_regs_2[3]),
	.Y(i_comp_ram_dat_w_0[3])
);
defparam \ram_dat_w_sig_0[3] .INIT=4'h8;
// @27:195
  CFG2 \load_state_ns_0_a3_0_1[0]  (
	.A(load_state[1]),
	.B(load_state[0]),
	.Y(N_89_1)
);
defparam \load_state_ns_0_a3_0_1[0] .INIT=4'h2;
// @27:261
  CFG2 \ram_dat_w_sig_0[15]  (
	.A(load_state[1]),
	.B(APB_regs_3[6]),
	.Y(i_comp_ram_dat_w_0[15])
);
defparam \ram_dat_w_sig_0[15] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[12]  (
	.A(load_state[1]),
	.B(APB_regs_3[3]),
	.Y(i_comp_ram_dat_w_0[12])
);
defparam \ram_dat_w_sig_0[12] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[5]  (
	.A(load_state[1]),
	.B(APB_regs_2[5]),
	.Y(i_comp_ram_dat_w_0[5])
);
defparam \ram_dat_w_sig_0[5] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[17]  (
	.A(load_state[1]),
	.B(APB_regs_3[8]),
	.Y(i_comp_ram_dat_w_0[17])
);
defparam \ram_dat_w_sig_0[17] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[14]  (
	.A(load_state[1]),
	.B(APB_regs_3[5]),
	.Y(i_comp_ram_dat_w_0[14])
);
defparam \ram_dat_w_sig_0[14] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[10]  (
	.A(load_state[1]),
	.B(APB_regs_3[1]),
	.Y(i_comp_ram_dat_w_0[10])
);
defparam \ram_dat_w_sig_0[10] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[9]  (
	.A(load_state[1]),
	.B(APB_regs_3[0]),
	.Y(i_comp_ram_dat_w_0[9])
);
defparam \ram_dat_w_sig_0[9] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[8]  (
	.A(load_state[1]),
	.B(APB_regs_2[8]),
	.Y(i_comp_ram_dat_w_0[8])
);
defparam \ram_dat_w_sig_0[8] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[6]  (
	.A(load_state[1]),
	.B(APB_regs_2[6]),
	.Y(i_comp_ram_dat_w_0[6])
);
defparam \ram_dat_w_sig_0[6] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[13]  (
	.A(load_state[1]),
	.B(APB_regs_3[4]),
	.Y(i_comp_ram_dat_w_0[13])
);
defparam \ram_dat_w_sig_0[13] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[4]  (
	.A(load_state[1]),
	.B(APB_regs_2[4]),
	.Y(i_comp_ram_dat_w_0[4])
);
defparam \ram_dat_w_sig_0[4] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[16]  (
	.A(load_state[1]),
	.B(APB_regs_3[7]),
	.Y(i_comp_ram_dat_w_0[16])
);
defparam \ram_dat_w_sig_0[16] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[7]  (
	.A(load_state[1]),
	.B(APB_regs_2[7]),
	.Y(i_comp_ram_dat_w_0[7])
);
defparam \ram_dat_w_sig_0[7] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[1]  (
	.A(load_state[1]),
	.B(APB_regs_2[1]),
	.Y(i_comp_ram_dat_w_0[1])
);
defparam \ram_dat_w_sig_0[1] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[2]  (
	.A(load_state[1]),
	.B(APB_regs_2[2]),
	.Y(i_comp_ram_dat_w_0[2])
);
defparam \ram_dat_w_sig_0[2] .INIT=4'h8;
// @27:261
  CFG2 \ram_dat_w_sig_0[11]  (
	.A(load_state[1]),
	.B(APB_regs_3[2]),
	.Y(i_comp_ram_dat_w_0[11])
);
defparam \ram_dat_w_sig_0[11] .INIT=4'h8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[8]  (
	.A(APB_regs_7[8]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[8]),
	.Y(N_174)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[8] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[7]  (
	.A(APB_regs_7[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[7]),
	.Y(N_173)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[7] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[8]  (
	.A(APB_regs_2[8]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(APB_regs_0_8),
	.Y(N_156)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[8] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[7]  (
	.A(APB_regs_2[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(APB_regs_0_7),
	.Y(N_155)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[7] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[8]  (
	.A(FFT_out_dat_imag[8]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[8]),
	.Y(N_145)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[8] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[7]  (
	.A(FFT_out_dat_imag[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[7]),
	.Y(N_144)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[7] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_2[13]  (
	.A(APB_regs_2[13]),
	.B(APB_regs_0_13),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_304)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_2[13] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_2[12]  (
	.A(APB_regs_2[12]),
	.B(APB_regs_0_12),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_303)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_2[12] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_2[11]  (
	.A(APB_regs_2[11]),
	.B(APB_regs_0_11),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_302)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_2[11] .INIT=8'hAC;
// @27:228
  CFG4 ram_adr_start_sig_2_sqmuxa_5 (
	.A(i_comp_ram_adr_0[7]),
	.B(i_comp_ram_adr_0[5]),
	.C(i_comp_ram_adr_0[4]),
	.D(i_comp_ram_adr_0[3]),
	.Y(ram_adr_start_sig_2_sqmuxa_5_Z)
);
defparam ram_adr_start_sig_2_sqmuxa_5.INIT=16'h8000;
// @27:228
  CFG3 ram_adr_start_sig_2_sqmuxa_4_0 (
	.A(i_comp_ram_w_en_0),
	.B(i_comp_ram_adr_0[2]),
	.C(i_comp_ram_adr_0[0]),
	.Y(ram_adr_start_sig_2_sqmuxa_4_Z)
);
defparam ram_adr_start_sig_2_sqmuxa_4_0.INIT=8'h80;
// @32:592
  CFG4 \mem_adr_RNIEHK6[4]  (
	.A(i_comp_ram_adr_0[7]),
	.B(i_comp_ram_adr_0[6]),
	.C(i_comp_ram_adr_0[5]),
	.D(i_comp_ram_adr_0[4]),
	.Y(un1_load_state_0_59_a3_5)
);
defparam \mem_adr_RNIEHK6[4] .INIT=16'h8000;
// @32:592
  CFG4 \mem_adr_RNIU0K6[0]  (
	.A(i_comp_ram_adr_0[3]),
	.B(i_comp_ram_adr_0[2]),
	.C(i_comp_ram_adr_0[1]),
	.D(i_comp_ram_adr_0[0]),
	.Y(un1_load_state_0_59_a3_4_0)
);
defparam \mem_adr_RNIU0K6[0] .INIT=16'h8000;
// @27:195
  CFG2 \ram_w_en_sig_RNO[0]  (
	.A(load_state[1]),
	.B(load_state[0]),
	.Y(N_63_i)
);
defparam \ram_w_en_sig_RNO[0] .INIT=4'h8;
// @27:195
  CFG2 \load_state_RNO[1]  (
	.A(i_comp_ram_stable),
	.B(i_comp_ram_ready),
	.Y(N_87_i)
);
defparam \load_state_RNO[1] .INIT=4'h8;
// @27:228
  CFG4 ram_adr_start_sig_2_sqmuxa_8 (
	.A(i_comp_ram_adr_0[1]),
	.B(i_comp_ram_adr_0[6]),
	.C(un1_load_state_0_59_a3_4),
	.D(ram_adr_start_sig_2_sqmuxa_5_Z),
	.Y(ram_adr_start_sig_2_sqmuxa_8_Z)
);
defparam ram_adr_start_sig_2_sqmuxa_8.INIT=16'h8000;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[8]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_174),
	.C(N_156),
	.Y(N_199)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[8] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[7]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_173),
	.C(N_155),
	.Y(N_198)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[7] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_5[13]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_480),
	.C(N_304),
	.Y(N_316)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_5[13] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_5[12]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_479),
	.C(N_303),
	.Y(N_315)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_5[12] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_5[11]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_478),
	.C(N_302),
	.Y(N_314)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_5[11] .INIT=8'hD8;
// @27:195
  CFG4 \load_state_ns_0[0]  (
	.A(i_comp_ram_stable),
	.B(i_comp_ram_ready),
	.C(N_89_1),
	.D(un6_input_w_en_last),
	.Y(load_state_ns[0])
);
defparam \load_state_ns_0[0] .INIT=16'hA222;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[8]  (
	.A(N_145),
	.B(PRDATA_sig_0_sn_N_9_mux),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_216)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[8] .INIT=8'h08;
// @27:204
  CFG4 un1_load_state (
	.A(load_state[0]),
	.B(load_state[1]),
	.C(ram_adr_start_sig_2_sqmuxa_4_Z),
	.D(ram_adr_start_sig_2_sqmuxa_8_Z),
	.Y(un1_load_state_Z)
);
defparam un1_load_state.INIT=16'h5111;
// @32:592
  CFG3 un1_load_state_RNIO97S (
	.A(un1_load_state_Z),
	.B(i_comp_ram_w_en_0),
	.C(load_state[0]),
	.Y(mem_adre)
);
defparam un1_load_state_RNIO97S.INIT=8'hAE;
// @32:592
  CFG4 un1_load_state_RNIJBKS (
	.A(i_comp_ram_w_en_0),
	.B(FFT_in_full),
	.C(un1_load_state_Z),
	.D(load_state[0]),
	.Y(ram_adr_start_sige)
);
defparam un1_load_state_RNIJBKS.INIT=16'hF0F8;
// @35:170
  CFG4 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[7]  (
	.A(N_144),
	.B(PRDATA_sig_0_sn_N_9_mux),
	.C(mag_result_corrected_0),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_215)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[7] .INIT=16'hC088;
// @35:170
  CFG4 data_in_full_RNI6CDT (
	.A(FFT_in_full),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(N_183),
	.D(PRDATA_sig_0_sn_N_9_mux),
	.Y(N_209)
);
defparam data_in_full_RNI6CDT.INIT=16'hF022;
// @35:170
  CFG4 input_w_ready_sig_RNIUEBJ1 (
	.A(FFT_in_w_ready),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(N_182),
	.D(PRDATA_sig_0_sn_N_9_mux),
	.Y(N_208)
);
defparam input_w_ready_sig_RNIUEBJ1.INIT=16'hF022;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Sample_Loader */

module FFT_Sample_Outputer (
  mag_result_corrected_3,
  mag_result_corrected_0,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  ram_valid_0,
  A_DOUT_1,
  A_DOUT_0,
  o_comp_ram_ready_0,
  o_comp_ram_index_0,
  PRDATA_sig_0_4_1_0_0,
  FFT_out_dat_real,
  FFT_out_dat_imag,
  N_212,
  PRDATA_sig_0_sn_N_9_mux,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  AMpBM_0_out_valid_sig,
  N_183,
  i_comp_ram_stable,
  o_comp_ram_ready_1_iv_0,
  N_524,
  N_529,
  N_143,
  output_ready_1z,
  FFT_out_r_en,
  FFT_out_valid,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input mag_result_corrected_3 ;
input mag_result_corrected_0 ;
input [3:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input ram_valid_0 ;
input [17:0] A_DOUT_1 ;
input [17:0] A_DOUT_0 ;
input o_comp_ram_ready_0 ;
input o_comp_ram_index_0 ;
output PRDATA_sig_0_4_1_0_0 ;
output [8:0] FFT_out_dat_real ;
output [8:0] FFT_out_dat_imag ;
output N_212 ;
input PRDATA_sig_0_sn_N_9_mux ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input AMpBM_0_out_valid_sig ;
output N_183 ;
input i_comp_ram_stable ;
input o_comp_ram_ready_1_iv_0 ;
input N_524 ;
input N_529 ;
output N_143 ;
output output_ready_1z ;
input FFT_out_r_en ;
output FFT_out_valid ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire mag_result_corrected_3 ;
wire mag_result_corrected_0 ;
wire ram_valid_0 ;
wire o_comp_ram_ready_0 ;
wire o_comp_ram_index_0 ;
wire PRDATA_sig_0_4_1_0_0 ;
wire N_212 ;
wire PRDATA_sig_0_sn_N_9_mux ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire AMpBM_0_out_valid_sig ;
wire N_183 ;
wire i_comp_ram_stable ;
wire o_comp_ram_ready_1_iv_0 ;
wire N_524 ;
wire N_529 ;
wire N_143 ;
wire output_ready_1z ;
wire FFT_out_r_en ;
wire FFT_out_valid ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [0:0] output_imag_3;
wire [4:4] output_real_4;
wire VCC ;
wire N_41_i ;
wire output_imag_1_sqmuxa_i ;
wire GND ;
wire N_10_i ;
wire N_24_i ;
wire N_22_i ;
wire N_330_i ;
wire N_329_i ;
wire N_328_i ;
wire N_39_i ;
wire N_327_i ;
wire N_424_i ;
wire N_36_i ;
wire N_34_i ;
wire N_32_i ;
wire N_30_i ;
wire N_28_i ;
wire N_326_i ;
wire N_652 ;
wire output_valid_sig_2_sqmuxa_i_Z ;
wire output_en_last_Z ;
wire N_427 ;
wire N_428 ;
wire N_141 ;
wire N_138 ;
wire N_186 ;
// @31:173
  SLE \output_real[8]  (
	.Q(FFT_out_dat_real[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_41_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[0]  (
	.Q(FFT_out_dat_imag[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(output_imag_3[0]),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[1]  (
	.Q(FFT_out_dat_imag[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_10_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[2]  (
	.Q(FFT_out_dat_imag[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_24_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[3]  (
	.Q(FFT_out_dat_imag[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_22_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[4]  (
	.Q(FFT_out_dat_imag[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_330_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[5]  (
	.Q(FFT_out_dat_imag[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_329_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[6]  (
	.Q(FFT_out_dat_imag[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_328_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[7]  (
	.Q(FFT_out_dat_imag[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_39_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_imag[8]  (
	.Q(FFT_out_dat_imag[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_327_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_real[0]  (
	.Q(FFT_out_dat_real[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_424_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_real[1]  (
	.Q(FFT_out_dat_real[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_36_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_real[2]  (
	.Q(FFT_out_dat_real[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_34_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_real[3]  (
	.Q(FFT_out_dat_real[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_32_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_real[4]  (
	.Q(FFT_out_dat_real[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(output_real_4[4]),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_real[5]  (
	.Q(FFT_out_dat_real[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_30_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_real[6]  (
	.Q(FFT_out_dat_real[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_28_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE \output_real[7]  (
	.Q(FFT_out_dat_real[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_326_i),
	.EN(output_imag_1_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:173
  SLE output_valid_sig (
	.Q(FFT_out_valid),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_652),
	.EN(output_valid_sig_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:114
  SLE output_en_last (
	.Q(output_en_last_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_r_en),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:170
  CFG3 \output_real_RNIRTIQ[0]  (
	.A(FFT_out_dat_imag[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[0]),
	.Y(PRDATA_sig_0_4_1_0_0)
);
defparam \output_real_RNIRTIQ[0] .INIT=8'h47;
// @31:178
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_imag_3_i_0_o2[2]  (
	.A(output_ready_1z),
	.B(o_comp_ram_index_0),
	.Y(N_427)
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3_i_0_o2[2] .INIT=4'hD;
// @31:178
  CFG2 \gen_out_yes_buffer.p_output_buffer.output_real_4_i_0_o2[7]  (
	.A(output_ready_1z),
	.B(o_comp_ram_index_0),
	.Y(N_428)
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4_i_0_o2[7] .INIT=4'hD;
// @35:170
  CFG3 \output_real_RNI36JQ[4]  (
	.A(FFT_out_dat_imag[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[4]),
	.Y(N_141)
);
defparam \output_real_RNI36JQ[4] .INIT=8'hB8;
// @35:170
  CFG3 \output_real_RNITVIQ[1]  (
	.A(FFT_out_dat_imag[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[1]),
	.Y(N_138)
);
defparam \output_real_RNITVIQ[1] .INIT=8'hB8;
// @35:170
  CFG3 \output_real_RNI7AJQ[6]  (
	.A(FFT_out_dat_imag[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[6]),
	.Y(N_143)
);
defparam \output_real_RNI7AJQ[6] .INIT=8'hB8;
// @31:178
  CFG3 \gen_out_yes_buffer.p_output_buffer.output_imag_3[0]  (
	.A(o_comp_ram_index_0),
	.B(N_529),
	.C(output_ready_1z),
	.Y(output_imag_3[0])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_imag_3[0] .INIT=8'h40;
// @31:178
  CFG3 \gen_out_yes_buffer.p_output_buffer.output_real_4[4]  (
	.A(o_comp_ram_index_0),
	.B(N_524),
	.C(output_ready_1z),
	.Y(output_real_4[4])
);
defparam \gen_out_yes_buffer.p_output_buffer.output_real_4[4] .INIT=8'h40;
// @31:173
  CFG4 \output_real_RNO[7]  (
	.A(A_DOUT_0[7]),
	.B(N_428),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[7]),
	.Y(N_326_i)
);
defparam \output_real_RNO[7] .INIT=16'h3202;
// @31:173
  CFG4 \output_real_RNO[6]  (
	.A(A_DOUT_0[6]),
	.B(N_428),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[6]),
	.Y(N_28_i)
);
defparam \output_real_RNO[6] .INIT=16'h3202;
// @31:173
  CFG4 \output_real_RNO[5]  (
	.A(A_DOUT_0[5]),
	.B(N_428),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[5]),
	.Y(N_30_i)
);
defparam \output_real_RNO[5] .INIT=16'h3202;
// @31:173
  CFG4 \output_real_RNO[3]  (
	.A(A_DOUT_0[3]),
	.B(N_428),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[3]),
	.Y(N_32_i)
);
defparam \output_real_RNO[3] .INIT=16'h3202;
// @31:173
  CFG4 \output_real_RNO[2]  (
	.A(A_DOUT_0[2]),
	.B(N_428),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[2]),
	.Y(N_34_i)
);
defparam \output_real_RNO[2] .INIT=16'h3202;
// @31:173
  CFG4 \output_real_RNO[1]  (
	.A(A_DOUT_0[1]),
	.B(N_428),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[1]),
	.Y(N_36_i)
);
defparam \output_real_RNO[1] .INIT=16'h3202;
// @31:173
  CFG4 \output_real_RNO[0]  (
	.A(A_DOUT_0[0]),
	.B(N_428),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[0]),
	.Y(N_424_i)
);
defparam \output_real_RNO[0] .INIT=16'h3202;
// @31:173
  CFG4 \output_imag_RNO[8]  (
	.A(A_DOUT_0[17]),
	.B(N_427),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[17]),
	.Y(N_327_i)
);
defparam \output_imag_RNO[8] .INIT=16'h3202;
// @31:173
  CFG4 \output_imag_RNO[7]  (
	.A(A_DOUT_0[16]),
	.B(N_427),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[16]),
	.Y(N_39_i)
);
defparam \output_imag_RNO[7] .INIT=16'h3202;
// @31:173
  CFG4 \output_imag_RNO[6]  (
	.A(A_DOUT_0[15]),
	.B(N_427),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[15]),
	.Y(N_328_i)
);
defparam \output_imag_RNO[6] .INIT=16'h3202;
// @31:173
  CFG4 \output_imag_RNO[5]  (
	.A(A_DOUT_0[14]),
	.B(N_427),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[14]),
	.Y(N_329_i)
);
defparam \output_imag_RNO[5] .INIT=16'h3202;
// @31:173
  CFG4 \output_imag_RNO[4]  (
	.A(A_DOUT_0[13]),
	.B(N_427),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[13]),
	.Y(N_330_i)
);
defparam \output_imag_RNO[4] .INIT=16'h3202;
// @31:173
  CFG4 \output_imag_RNO[3]  (
	.A(A_DOUT_0[12]),
	.B(N_427),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[12]),
	.Y(N_22_i)
);
defparam \output_imag_RNO[3] .INIT=16'h3202;
// @31:173
  CFG4 \output_imag_RNO[2]  (
	.A(A_DOUT_0[11]),
	.B(N_427),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[11]),
	.Y(N_24_i)
);
defparam \output_imag_RNO[2] .INIT=16'h3202;
// @31:173
  CFG4 \output_imag_RNO[1]  (
	.A(A_DOUT_0[10]),
	.B(N_427),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[10]),
	.Y(N_10_i)
);
defparam \output_imag_RNO[1] .INIT=16'h3202;
// @31:173
  CFG4 \output_real_RNO[8]  (
	.A(A_DOUT_0[8]),
	.B(N_428),
	.C(o_comp_ram_ready_0),
	.D(A_DOUT_1[8]),
	.Y(N_41_i)
);
defparam \output_real_RNO[8] .INIT=16'h3202;
// @31:196
  CFG4 output_ready (
	.A(o_comp_ram_ready_1_iv_0),
	.B(o_comp_ram_ready_0),
	.C(ram_valid_0),
	.D(i_comp_ram_stable),
	.Y(output_ready_1z)
);
defparam output_ready.INIT=16'hEA00;
// @31:173
  CFG2 output_valid_sig_0_sqmuxa_0_121_a2 (
	.A(output_ready_1z),
	.B(FFT_out_r_en),
	.Y(N_652)
);
defparam output_valid_sig_0_sqmuxa_0_121_a2.INIT=4'h8;
// @35:170
  CFG3 \output_real_RNI0H6R[4]  (
	.A(mag_result_corrected_3),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(N_141),
	.Y(N_186)
);
defparam \output_real_RNI0H6R[4] .INIT=8'hB8;
// @35:170
  CFG3 \output_real_RNIN76R[1]  (
	.A(mag_result_corrected_0),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(N_138),
	.Y(N_183)
);
defparam \output_real_RNIN76R[1] .INIT=8'hB8;
// @31:173
  CFG3 output_valid_sig_2_sqmuxa_i (
	.A(output_ready_1z),
	.B(output_en_last_Z),
	.C(FFT_out_r_en),
	.Y(output_valid_sig_2_sqmuxa_i_Z)
);
defparam output_valid_sig_2_sqmuxa_i.INIT=8'h7D;
// @31:173
  CFG3 output_en_last_RNIO3FF (
	.A(output_ready_1z),
	.B(output_en_last_Z),
	.C(FFT_out_r_en),
	.Y(output_imag_1_sqmuxa_i)
);
defparam output_en_last_RNIO3FF.INIT=8'h75;
// @35:170
  CFG4 \output_real_RNIL90D1[4]  (
	.A(AMpBM_0_out_valid_sig),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(N_186),
	.D(PRDATA_sig_0_sn_N_9_mux),
	.Y(N_212)
);
defparam \output_real_RNIL90D1[4] .INIT=16'hF022;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Sample_Outputer */

module Twiddle_table (
  twiddle_index,
  N_303_reto,
  N_302_reto,
  N_301_reto,
  N_300_reto,
  N_299_reto,
  N_298_reto,
  N_297_reto,
  N_296_reto,
  N_295_reto,
  N_294_reto,
  N_293_reto,
  N_292_reto,
  N_308_reto,
  N_307_reto,
  N_306_reto,
  N_305_reto,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  N_304_reto
)
;
input [8:0] twiddle_index ;
output N_303_reto ;
output N_302_reto ;
output N_301_reto ;
output N_300_reto ;
output N_299_reto ;
output N_298_reto ;
output N_297_reto ;
output N_296_reto ;
output N_295_reto ;
output N_294_reto ;
output N_293_reto ;
output N_292_reto ;
output N_308_reto ;
output N_307_reto ;
output N_306_reto ;
output N_305_reto ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
output N_304_reto ;
wire N_303_reto ;
wire N_302_reto ;
wire N_301_reto ;
wire N_300_reto ;
wire N_299_reto ;
wire N_298_reto ;
wire N_297_reto ;
wire N_296_reto ;
wire N_295_reto ;
wire N_294_reto ;
wire N_293_reto ;
wire N_292_reto ;
wire N_308_reto ;
wire N_307_reto ;
wire N_306_reto ;
wire N_305_reto ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire N_304_reto ;
wire VCC ;
wire m411 ;
wire GND ;
wire m426 ;
wire m435 ;
wire m442 ;
wire m445 ;
wire N_93_i ;
wire m159 ;
wire m217 ;
wire m260 ;
wire m295 ;
wire m317 ;
wire m330 ;
wire m336 ;
wire N_460_mux_i ;
wire m340 ;
wire N_372_i ;
wire m394 ;
wire m91_2_1_0_0_co1 ;
wire m91_2_1_0_wmux_0_S ;
wire m91_2_1_0_wmux_0_Y ;
wire N_65_i ;
wire m68 ;
wire m91_2_1_0_0_y0 ;
wire m91_2_1_0_0_co0 ;
wire m91_2_1_0_0_wmux_S ;
wire i3_mux_0_i_0 ;
wire i3_mux_1_i_0 ;
wire m425_2_1_1_1_co1 ;
wire m425_2_1_1_wmux_0_S ;
wire m425_2_1_1_wmux_0_Y ;
wire m425_1_0 ;
wire N_455_mux ;
wire m425_2_1_1_1_y0 ;
wire m425_2_1_1_1_co0 ;
wire m425_2_1_1_1_wmux_S ;
wire i4_mux_15_i ;
wire m418_1_0_wmux_0_Y ;
wire m238_1_0_0_co1 ;
wire m238_1_0_0_wmux_0_S ;
wire m238_1_0_0_wmux_0_Y ;
wire N_234_i ;
wire m235 ;
wire m238_1_0_0_y0 ;
wire m238_1_0_0_co0 ;
wire m238_1_0_0_wmux_S ;
wire N_228_i ;
wire m230 ;
wire m26_1_0_co1 ;
wire m26_1_0_wmux_0_S ;
wire m26_1_0_wmux_0_Y ;
wire N_24_i ;
wire m24 ;
wire m26_1_0_y0 ;
wire m26_1_0_co0 ;
wire m26_1_0_wmux_S ;
wire N_22_i ;
wire N_14_i ;
wire m354_1_0_co1 ;
wire m354_1_0_wmux_0_S ;
wire m354_1_0_wmux_0_Y ;
wire m17 ;
wire N_44_i ;
wire m354_1_0_y0 ;
wire m354_1_0_co0 ;
wire m354_1_0_wmux_S ;
wire N_45_i ;
wire N_113_i ;
wire m19_1_0_co1 ;
wire m19_1_0_wmux_0_S ;
wire m19_1_0_wmux_0_Y ;
wire m19_1_0_y0 ;
wire m19_1_0_co0 ;
wire m19_1_0_wmux_S ;
wire m14 ;
wire m150_1_0_co1 ;
wire m150_1_0_wmux_0_S ;
wire m150_1_0_wmux_0_Y ;
wire m13 ;
wire m150_1_0_y0 ;
wire m150_1_0_co0 ;
wire m150_1_0_wmux_S ;
wire m102 ;
wire m99_1_0_co1 ;
wire m99_1_0_wmux_0_S ;
wire m99_1_0_wmux_0_Y ;
wire N_38_i ;
wire m97 ;
wire m99_1_0_y0 ;
wire m99_1_0_co0 ;
wire m99_1_0_wmux_S ;
wire m95 ;
wire m6 ;
wire m115_1_0_co1 ;
wire m115_1_0_wmux_0_S ;
wire m115_1_0_wmux_0_Y ;
wire m113 ;
wire m115_1_0_y0 ;
wire m115_1_0_co0 ;
wire m115_1_0_wmux_S ;
wire m44 ;
wire N_49_i ;
wire m247_1_0_co1 ;
wire m247_1_0_wmux_0_S ;
wire m247_1_0_wmux_0_Y ;
wire m222 ;
wire m35 ;
wire m247_1_0_y0 ;
wire m247_1_0_co0 ;
wire m247_1_0_wmux_S ;
wire N_67_i ;
wire m84_1_0_co1 ;
wire m84_1_0_wmux_0_S ;
wire m84_1_0_wmux_0_Y ;
wire N_83_i ;
wire m84_1_0_y0 ;
wire m84_1_0_co0 ;
wire m84_1_0_wmux_S ;
wire m379_1_0_co1 ;
wire m379_1_0_wmux_0_S ;
wire m379_1_0_wmux_0_Y ;
wire m202 ;
wire m379_1_0_y0 ;
wire m379_1_0_co0 ;
wire m379_1_0_wmux_S ;
wire N_119_i ;
wire m40 ;
wire m172_1_0_co1 ;
wire m172_1_0_wmux_0_S ;
wire m172_1_0_wmux_0_Y ;
wire N_98_i ;
wire m172_1_0_y0 ;
wire m172_1_0_co0 ;
wire m172_1_0_wmux_S ;
wire m118 ;
wire N_123_i ;
wire m418_1_0_co1 ;
wire m418_1_0_wmux_0_S ;
wire N_270_i ;
wire N_2_i ;
wire m418_1_0_y0 ;
wire m418_1_0_co0 ;
wire m418_1_0_wmux_S ;
wire m3 ;
wire N_28_i ;
wire m215_1_0_co1 ;
wire m215_1_0_wmux_0_S ;
wire m215_1_0_wmux_0_Y ;
wire N_213_i ;
wire m213 ;
wire m215_1_0_y0 ;
wire m215_1_0_co0 ;
wire m215_1_0_wmux_S ;
wire i3_mux_7_i_0 ;
wire N_209_i_0 ;
wire m110_1_0_co1 ;
wire m110_1_0_wmux_0_S ;
wire m110_1_0_wmux_0_Y ;
wire m104 ;
wire i3_mux_2 ;
wire m110_1_0_y0 ;
wire m110_1_0_co0 ;
wire m110_1_0_wmux_S ;
wire N_95_i ;
wire m392_1_0_co1 ;
wire m392_1_0_wmux_0_S ;
wire m392_1_0_wmux_0_Y ;
wire N_390_i ;
wire m390 ;
wire m392_1_0_y0 ;
wire m392_1_0_co0 ;
wire m392_1_0_wmux_S ;
wire i3_mux_10_i_0 ;
wire N_387_i_0 ;
wire m56_1_0_co1 ;
wire m56_1_0_wmux_0_S ;
wire m56_1_0_wmux_0_Y ;
wire i3_mux_i ;
wire i3_mux_0 ;
wire m56_1_0_y0 ;
wire m56_1_0_co0 ;
wire m56_1_0_wmux_S ;
wire N_40_i_0 ;
wire N_47_i_0 ;
wire m130_1_0_co1 ;
wire m130_1_0_wmux_0_S ;
wire m130_1_0_wmux_0_Y ;
wire i3_mux_3 ;
wire m128 ;
wire m130_1_0_y0 ;
wire m130_1_0_co0 ;
wire m130_1_0_wmux_S ;
wire m120 ;
wire m294_1_0_co1 ;
wire m294_1_0_wmux_0_S ;
wire m294_1_0_wmux_0_Y ;
wire N_291_i ;
wire N_453_mux ;
wire m294_1_0_y0 ;
wire m294_1_0_co0 ;
wire m294_1_0_wmux_S ;
wire i4_mux_14 ;
wire m286 ;
wire m259_1_0_co1 ;
wire m259_1_0_wmux_0_S ;
wire m259_1_0_wmux_0_Y ;
wire m254 ;
wire m257 ;
wire m259_1_0_y0 ;
wire m259_1_0_co0 ;
wire m259_1_0_wmux_S ;
wire i4_mux_12 ;
wire N_249_i_0 ;
wire m410_1_0_co1 ;
wire m410_1_0_wmux_0_S ;
wire m410_1_0_wmux_0_Y ;
wire m406 ;
wire m408 ;
wire m410_1_0_y0 ;
wire m410_1_0_co0 ;
wire m410_1_0_wmux_S ;
wire N_399_i_0 ;
wire N_403_i_0 ;
wire m201_1_0_co1 ;
wire m201_1_0_wmux_0_S ;
wire m201_1_0_wmux_0_Y ;
wire m196 ;
wire m199 ;
wire m201_1_0_y0 ;
wire m201_1_0_co0 ;
wire m201_1_0_wmux_S ;
wire N_191_i_0 ;
wire i3_mux_6_i_0 ;
wire m381_1_0_co1 ;
wire m381_1_0_wmux_0_S ;
wire m381_1_0_wmux_0_Y ;
wire N_377_i ;
wire m381_1_0_y0 ;
wire m381_1_0_co0 ;
wire m381_1_0_wmux_S ;
wire m372 ;
wire m374 ;
wire m370_2_1_0_wmux_3_FCO ;
wire m370_2_1_0_wmux_3_S ;
wire m370_2_1_0_wmux_3_Y ;
wire m370_2_1_0_y1 ;
wire m370_2_1_0_y3 ;
wire m370_2_1_0_co1_0 ;
wire m370_2_1_0_wmux_2_S ;
wire m365_2 ;
wire m367 ;
wire m370_2_1_0_y0_0 ;
wire m370_2_1_0_co0_0 ;
wire m370_2_1_0_wmux_1_S ;
wire i3_mux_9 ;
wire m361 ;
wire m370_2_1_0_co1 ;
wire m370_2_1_0_wmux_0_S ;
wire N_352_i ;
wire m370_2_1_0_y0 ;
wire m370_2_1_0_co0 ;
wire m370_2_1_0_wmux_S ;
wire N_343_i_0 ;
wire i3_mux_8_i_0 ;
wire m158_2_1_0_wmux_3_FCO ;
wire m158_2_1_0_wmux_3_S ;
wire m158_2_1_0_wmux_3_Y ;
wire m158_2_1_0_y1 ;
wire m158_2_1_0_y3 ;
wire m158_2_1_0_co1_0 ;
wire m158_2_1_0_wmux_2_S ;
wire N_154_i ;
wire m155 ;
wire m158_2_1_0_y0_0 ;
wire m158_2_1_0_co0_0 ;
wire m158_2_1_0_wmux_1_S ;
wire i3_mux_5 ;
wire m158_2_1_0_co1 ;
wire m158_2_1_0_wmux_0_S ;
wire m137 ;
wire m141_2 ;
wire m158_2_1_0_y0 ;
wire m158_2_1_0_co0 ;
wire m158_2_1_0_wmux_S ;
wire i3_mux_4 ;
wire m1 ;
wire m169_2_1 ;
wire m435_1_1 ;
wire m435_1_0 ;
wire m304 ;
wire m298 ;
wire m432 ;
wire m431_2_1 ;
wire m317_2 ;
wire m317_1_1 ;
wire m313 ;
wire m330_1_0 ;
wire m323 ;
wire N_450_mux ;
wire m326 ;
wire m445_1_1 ;
wire N_458_mux ;
wire m444_e ;
wire m296 ;
wire N_399_i_1_1 ;
wire m239 ;
wire m396 ;
wire m241 ;
wire m323_1_1 ;
wire m323_2 ;
wire m299 ;
wire m326_1_0 ;
wire m326_1 ;
wire m306 ;
wire m441_1_0 ;
wire m441_1 ;
wire m441 ;
wire N_191_i_1_0 ;
wire m11 ;
wire m189 ;
wire m220 ;
wire m272_1_2 ;
wire m4 ;
wire m272 ;
wire m267 ;
wire N_390_i_1_1 ;
wire m205_2 ;
wire N_343_i_1_0 ;
wire m23 ;
wire m37 ;
wire m46_2 ;
wire N_47_i_1_0 ;
wire m43 ;
wire m41 ;
wire N_228_i_1_1 ;
wire m154 ;
wire m282_1_1 ;
wire m282_1_0 ;
wire m274_e ;
wire m93 ;
wire m276_1_1 ;
wire m276_1_0 ;
wire i4_mux_13 ;
wire m268 ;
wire m374_1 ;
wire m176_2 ;
wire m176_1 ;
wire m235_1_1 ;
wire m134_1 ;
wire m229 ;
wire m104_1_1 ;
wire m51_2 ;
wire m137_1_1 ;
wire m137_0 ;
wire m117 ;
wire m199_1_2 ;
wire m303_1 ;
wire m303_1_0 ;
wire m303 ;
wire m7 ;
wire m183_1_2 ;
wire m183 ;
wire m196_2 ;
wire m196_1_0 ;
wire m196_1 ;
wire m180_1 ;
wire m178 ;
wire m180 ;
wire m414_1_2 ;
wire m27 ;
wire i5_mux_5 ;
wire m250 ;
wire m128_0 ;
wire m128_1_1 ;
wire m75 ;
wire m308_1_1 ;
wire m308 ;
wire m210 ;
wire m401_1_2 ;
wire m401 ;
wire m243_1_2 ;
wire m207 ;
wire m120_1_2 ;
wire N_154_i_1_0 ;
wire i3_mux_7_i_1 ;
wire N_213_i_1_1 ;
wire m134_0 ;
wire m68_0 ;
wire i3_mux_10_i_1 ;
wire m85 ;
wire N_387_i_1_0 ;
wire m345_1 ;
wire m66 ;
wire m206 ;
wire i3_mux_8_i_1 ;
wire i3_mux_6_i_1_1 ;
wire m79_1_2 ;
wire m79 ;
wire m12 ;
wire m285_1_1 ;
wire m285 ;
wire m68_1_1 ;
wire m266_1_1 ;
wire m263 ;
wire m266 ;
wire m31_1_0 ;
wire m31 ;
wire m125_1_0 ;
wire m87_1_0 ;
wire m87 ;
wire m60_0 ;
wire m108_1_0 ;
wire m60 ;
wire m51_0 ;
wire m359_1_0 ;
wire m51 ;
wire m147_1_1 ;
wire m63_1_2 ;
wire m63 ;
wire m185_1_1_1 ;
wire m185_1_1 ;
wire m185_1 ;
wire m33_1_1 ;
wire m33_1 ;
wire m9 ;
wire m365_1_1 ;
wire m365_1 ;
wire m141_1_1 ;
wire m141_1 ;
wire m349_2_1_0 ;
wire m5 ;
wire m349_2 ;
wire m91_1_0 ;
wire m91_2_0_1 ;
wire m91_2_0 ;
wire m169_2 ;
wire m169_2_0_1 ;
wire m164 ;
wire m169_2_0 ;
wire m167_e ;
wire m238_2_1 ;
wire m223 ;
wire N_220_i ;
wire m238_2 ;
wire m431_1 ;
wire m431_2_1_0 ;
wire m431_2 ;
wire m431_2_0 ;
wire m431_1_0 ;
wire m311 ;
wire N_428_i ;
wire N_421_i_0 ;
wire N_312_i_0 ;
wire m238_2_1_0 ;
wire m169_2_1_0 ;
wire m91_2_1 ;
wire m74 ;
wire m33_2 ;
wire m185_2 ;
wire m54_1 ;
wire m54_2 ;
wire m54 ;
wire m54_0 ;
wire m393 ;
wire m216 ;
wire m186 ;
wire m131 ;
wire m57 ;
wire m51_1 ;
wire m60_2 ;
wire m72 ;
wire m60_1 ;
wire m134_2 ;
wire m361_0 ;
wire m314 ;
wire m284 ;
wire N_448_mux ;
wire m404 ;
wire m366 ;
wire m350 ;
wire m255 ;
wire m253 ;
wire m228 ;
wire m197 ;
wire m181 ;
wire m163 ;
wire m42 ;
wire m36 ;
wire m175 ;
wire m333 ;
wire m309 ;
wire m405 ;
wire m399 ;
wire m271 ;
wire m244 ;
wire m312 ;
wire m300 ;
wire m334 ;
wire m277 ;
wire m278 ;
// @16:215
  SLE \sin_twid_1_0_dreg[12]  (
	.Q(N_304_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m411),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[13]  (
	.Q(N_305_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m426),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[14]  (
	.Q(N_306_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m435),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[15]  (
	.Q(N_307_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m442),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[16]  (
	.Q(N_308_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m445),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[0]  (
	.Q(N_292_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_93_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[1]  (
	.Q(N_293_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m159),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[2]  (
	.Q(N_294_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m217),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[3]  (
	.Q(N_295_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m260),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[4]  (
	.Q(N_296_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m295),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[5]  (
	.Q(N_297_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m317),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[6]  (
	.Q(N_298_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m330),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[7]  (
	.Q(N_299_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m336),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[8]  (
	.Q(N_300_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_460_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[9]  (
	.Q(N_301_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m340),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[10]  (
	.Q(N_302_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_372_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  SLE \sin_twid_1_0_dreg[11]  (
	.Q(N_303_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m394),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m91_2_1_0_wmux_0  (
	.FCO(m91_2_1_0_0_co1),
	.S(m91_2_1_0_wmux_0_S),
	.Y(m91_2_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_65_i),
	.D(m68),
	.A(m91_2_1_0_0_y0),
	.FCI(m91_2_1_0_0_co0)
);
defparam \sin_twid_1_0_16_0_.m91_2_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m91_2_1_0_0_wmux  (
	.FCO(m91_2_1_0_0_co0),
	.S(m91_2_1_0_0_wmux_S),
	.Y(m91_2_1_0_0_y0),
	.B(twiddle_index[6]),
	.C(i3_mux_0_i_0),
	.D(i3_mux_1_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m91_2_1_0_0_wmux .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m425_2_1_1_wmux_0  (
	.FCO(m425_2_1_1_1_co1),
	.S(m425_2_1_1_wmux_0_S),
	.Y(m425_2_1_1_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m425_1_0),
	.D(N_455_mux),
	.A(m425_2_1_1_1_y0),
	.FCI(m425_2_1_1_1_co0)
);
defparam \sin_twid_1_0_16_0_.m425_2_1_1_wmux_0 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m425_2_1_1_1_wmux  (
	.FCO(m425_2_1_1_1_co0),
	.S(m425_2_1_1_1_wmux_S),
	.Y(m425_2_1_1_1_y0),
	.B(twiddle_index[7]),
	.C(i4_mux_15_i),
	.D(m418_1_0_wmux_0_Y),
	.A(twiddle_index[6]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m425_2_1_1_1_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m238_1_0_0_wmux_0  (
	.FCO(m238_1_0_0_co1),
	.S(m238_1_0_0_wmux_0_S),
	.Y(m238_1_0_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_234_i),
	.D(m235),
	.A(m238_1_0_0_y0),
	.FCI(m238_1_0_0_co0)
);
defparam \sin_twid_1_0_16_0_.m238_1_0_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m238_1_0_0_wmux  (
	.FCO(m238_1_0_0_co0),
	.S(m238_1_0_0_wmux_S),
	.Y(m238_1_0_0_y0),
	.B(twiddle_index[6]),
	.C(N_228_i),
	.D(m230),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m238_1_0_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m26_1_0_wmux_0  (
	.FCO(m26_1_0_co1),
	.S(m26_1_0_wmux_0_S),
	.Y(m26_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_24_i),
	.D(m24),
	.A(m26_1_0_y0),
	.FCI(m26_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m26_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m26_1_0_wmux  (
	.FCO(m26_1_0_co0),
	.S(m26_1_0_wmux_S),
	.Y(m26_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_22_i),
	.D(N_14_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m26_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m354_1_0_wmux_0  (
	.FCO(m354_1_0_co1),
	.S(m354_1_0_wmux_0_S),
	.Y(m354_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(m17),
	.D(N_44_i),
	.A(m354_1_0_y0),
	.FCI(m354_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m354_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m354_1_0_wmux  (
	.FCO(m354_1_0_co0),
	.S(m354_1_0_wmux_S),
	.Y(m354_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_45_i),
	.D(N_113_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m354_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m19_1_0_wmux_0  (
	.FCO(m19_1_0_co1),
	.S(m19_1_0_wmux_0_S),
	.Y(m19_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.D(m17),
	.A(m19_1_0_y0),
	.FCI(m19_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m19_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m19_1_0_wmux  (
	.FCO(m19_1_0_co0),
	.S(m19_1_0_wmux_S),
	.Y(m19_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_14_i),
	.D(m14),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m19_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m150_1_0_wmux_0  (
	.FCO(m150_1_0_co1),
	.S(m150_1_0_wmux_0_S),
	.Y(m150_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_22_i),
	.D(m13),
	.A(m150_1_0_y0),
	.FCI(m150_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m150_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m150_1_0_wmux  (
	.FCO(m150_1_0_co0),
	.S(m150_1_0_wmux_S),
	.Y(m150_1_0_y0),
	.B(twiddle_index[4]),
	.C(m17),
	.D(m102),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m150_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m99_1_0_wmux_0  (
	.FCO(m99_1_0_co1),
	.S(m99_1_0_wmux_0_S),
	.Y(m99_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_38_i),
	.D(m97),
	.A(m99_1_0_y0),
	.FCI(m99_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m99_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m99_1_0_wmux  (
	.FCO(m99_1_0_co0),
	.S(m99_1_0_wmux_S),
	.Y(m99_1_0_y0),
	.B(twiddle_index[4]),
	.C(m95),
	.D(m6),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m99_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m115_1_0_wmux_0  (
	.FCO(m115_1_0_co1),
	.S(m115_1_0_wmux_0_S),
	.Y(m115_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_113_i),
	.D(m113),
	.A(m115_1_0_y0),
	.FCI(m115_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m115_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m115_1_0_wmux  (
	.FCO(m115_1_0_co0),
	.S(m115_1_0_wmux_S),
	.Y(m115_1_0_y0),
	.B(twiddle_index[4]),
	.C(m44),
	.D(N_49_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m115_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m247_1_0_wmux_0  (
	.FCO(m247_1_0_co1),
	.S(m247_1_0_wmux_0_S),
	.Y(m247_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(m222),
	.D(m35),
	.A(m247_1_0_y0),
	.FCI(m247_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m247_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m247_1_0_wmux  (
	.FCO(m247_1_0_co0),
	.S(m247_1_0_wmux_S),
	.Y(m247_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_67_i),
	.D(m95),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m247_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m84_1_0_wmux_0  (
	.FCO(m84_1_0_co1),
	.S(m84_1_0_wmux_0_S),
	.Y(m84_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_83_i),
	.D(m17),
	.A(m84_1_0_y0),
	.FCI(m84_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m84_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m84_1_0_wmux  (
	.FCO(m84_1_0_co0),
	.S(m84_1_0_wmux_S),
	.Y(m84_1_0_y0),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.D(m14),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m84_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m379_1_0_wmux_0  (
	.FCO(m379_1_0_co1),
	.S(m379_1_0_wmux_0_S),
	.Y(m379_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(m97),
	.D(m202),
	.A(m379_1_0_y0),
	.FCI(m379_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m379_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m379_1_0_wmux  (
	.FCO(m379_1_0_co0),
	.S(m379_1_0_wmux_S),
	.Y(m379_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_119_i),
	.D(m40),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m379_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m172_1_0_wmux_0  (
	.FCO(m172_1_0_co1),
	.S(m172_1_0_wmux_0_S),
	.Y(m172_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_98_i),
	.D(m13),
	.A(m172_1_0_y0),
	.FCI(m172_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m172_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m172_1_0_wmux  (
	.FCO(m172_1_0_co0),
	.S(m172_1_0_wmux_S),
	.Y(m172_1_0_y0),
	.B(twiddle_index[4]),
	.C(m118),
	.D(N_123_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m172_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m418_1_0_wmux_0  (
	.FCO(m418_1_0_co1),
	.S(m418_1_0_wmux_0_S),
	.Y(m418_1_0_wmux_0_Y),
	.B(twiddle_index[5]),
	.C(N_270_i),
	.D(N_2_i),
	.A(m418_1_0_y0),
	.FCI(m418_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m418_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m418_1_0_wmux  (
	.FCO(m418_1_0_co0),
	.S(m418_1_0_wmux_S),
	.Y(m418_1_0_y0),
	.B(twiddle_index[5]),
	.C(m3),
	.D(N_28_i),
	.A(twiddle_index[4]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m418_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m215_1_0_wmux_0  (
	.FCO(m215_1_0_co1),
	.S(m215_1_0_wmux_0_S),
	.Y(m215_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_213_i),
	.D(m213),
	.A(m215_1_0_y0),
	.FCI(m215_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m215_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m215_1_0_wmux  (
	.FCO(m215_1_0_co0),
	.S(m215_1_0_wmux_S),
	.Y(m215_1_0_y0),
	.B(twiddle_index[6]),
	.C(i3_mux_7_i_0),
	.D(N_209_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m215_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m110_1_0_wmux_0  (
	.FCO(m110_1_0_co1),
	.S(m110_1_0_wmux_0_S),
	.Y(m110_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(m104),
	.D(i3_mux_2),
	.A(m110_1_0_y0),
	.FCI(m110_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m110_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m110_1_0_wmux  (
	.FCO(m110_1_0_co0),
	.S(m110_1_0_wmux_S),
	.Y(m110_1_0_y0),
	.B(twiddle_index[6]),
	.C(N_95_i),
	.D(m99_1_0_wmux_0_Y),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m110_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m392_1_0_wmux_0  (
	.FCO(m392_1_0_co1),
	.S(m392_1_0_wmux_0_S),
	.Y(m392_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_390_i),
	.D(m390),
	.A(m392_1_0_y0),
	.FCI(m392_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m392_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m392_1_0_wmux  (
	.FCO(m392_1_0_co0),
	.S(m392_1_0_wmux_S),
	.Y(m392_1_0_y0),
	.B(twiddle_index[6]),
	.C(i3_mux_10_i_0),
	.D(N_387_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m392_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m56_1_0_wmux_0  (
	.FCO(m56_1_0_co1),
	.S(m56_1_0_wmux_0_S),
	.Y(m56_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(i3_mux_i),
	.D(i3_mux_0),
	.A(m56_1_0_y0),
	.FCI(m56_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m56_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m56_1_0_wmux  (
	.FCO(m56_1_0_co0),
	.S(m56_1_0_wmux_S),
	.Y(m56_1_0_y0),
	.B(twiddle_index[6]),
	.C(N_40_i_0),
	.D(N_47_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m56_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m130_1_0_wmux_0  (
	.FCO(m130_1_0_co1),
	.S(m130_1_0_wmux_0_S),
	.Y(m130_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(i3_mux_3),
	.D(m128),
	.A(m130_1_0_y0),
	.FCI(m130_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m130_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m130_1_0_wmux  (
	.FCO(m130_1_0_co0),
	.S(m130_1_0_wmux_S),
	.Y(m130_1_0_y0),
	.B(twiddle_index[6]),
	.C(m115_1_0_wmux_0_Y),
	.D(m120),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m130_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m294_1_0_wmux_0  (
	.FCO(m294_1_0_co1),
	.S(m294_1_0_wmux_0_S),
	.Y(m294_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(N_291_i),
	.D(N_453_mux),
	.A(m294_1_0_y0),
	.FCI(m294_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m294_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m294_1_0_wmux  (
	.FCO(m294_1_0_co0),
	.S(m294_1_0_wmux_S),
	.Y(m294_1_0_y0),
	.B(twiddle_index[7]),
	.C(i4_mux_14),
	.D(m286),
	.A(twiddle_index[6]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m294_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m259_1_0_wmux_0  (
	.FCO(m259_1_0_co1),
	.S(m259_1_0_wmux_0_S),
	.Y(m259_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m254),
	.D(m257),
	.A(m259_1_0_y0),
	.FCI(m259_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m259_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m259_1_0_wmux  (
	.FCO(m259_1_0_co0),
	.S(m259_1_0_wmux_S),
	.Y(m259_1_0_y0),
	.B(twiddle_index[7]),
	.C(i4_mux_12),
	.D(N_249_i_0),
	.A(twiddle_index[6]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m259_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m410_1_0_wmux_0  (
	.FCO(m410_1_0_co1),
	.S(m410_1_0_wmux_0_S),
	.Y(m410_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m406),
	.D(m408),
	.A(m410_1_0_y0),
	.FCI(m410_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m410_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m410_1_0_wmux  (
	.FCO(m410_1_0_co0),
	.S(m410_1_0_wmux_S),
	.Y(m410_1_0_y0),
	.B(twiddle_index[7]),
	.C(N_399_i_0),
	.D(N_403_i_0),
	.A(twiddle_index[6]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m410_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m201_1_0_wmux_0  (
	.FCO(m201_1_0_co1),
	.S(m201_1_0_wmux_0_S),
	.Y(m201_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(m196),
	.D(m199),
	.A(m201_1_0_y0),
	.FCI(m201_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m201_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m201_1_0_wmux  (
	.FCO(m201_1_0_co0),
	.S(m201_1_0_wmux_S),
	.Y(m201_1_0_y0),
	.B(twiddle_index[6]),
	.C(N_191_i_0),
	.D(i3_mux_6_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m201_1_0_wmux .INIT=20'h0FA44;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m381_1_0_wmux_0  (
	.FCO(m381_1_0_co1),
	.S(m381_1_0_wmux_0_S),
	.Y(m381_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_377_i),
	.D(m379_1_0_wmux_0_Y),
	.A(m381_1_0_y0),
	.FCI(m381_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m381_1_0_wmux_0 .INIT=20'h0F588;
// @16:215
  ARI1 \sin_twid_1_0_16_0_.m381_1_0_wmux  (
	.FCO(m381_1_0_co0),
	.S(m381_1_0_wmux_S),
	.Y(m381_1_0_y0),
	.B(twiddle_index[6]),
	.C(m372),
	.D(m374),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m381_1_0_wmux .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux_3  (
	.FCO(m370_2_1_0_wmux_3_FCO),
	.S(m370_2_1_0_wmux_3_S),
	.Y(m370_2_1_0_wmux_3_Y),
	.B(m370_2_1_0_y1),
	.C(twiddle_index[7]),
	.D(VCC),
	.A(m370_2_1_0_y3),
	.FCI(m370_2_1_0_co1_0)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux_3 .INIT=20'h0EC2C;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux_2  (
	.FCO(m370_2_1_0_co1_0),
	.S(m370_2_1_0_wmux_2_S),
	.Y(m370_2_1_0_y3),
	.B(twiddle_index[6]),
	.C(m365_2),
	.D(m367),
	.A(m370_2_1_0_y0_0),
	.FCI(m370_2_1_0_co0_0)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux_2 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux_1  (
	.FCO(m370_2_1_0_co0_0),
	.S(m370_2_1_0_wmux_1_S),
	.Y(m370_2_1_0_y0_0),
	.B(twiddle_index[6]),
	.C(i3_mux_9),
	.D(m361),
	.A(twiddle_index[5]),
	.FCI(m370_2_1_0_co1)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux_1 .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux_0  (
	.FCO(m370_2_1_0_co1),
	.S(m370_2_1_0_wmux_0_S),
	.Y(m370_2_1_0_y1),
	.B(twiddle_index[6]),
	.C(N_352_i),
	.D(m354_1_0_wmux_0_Y),
	.A(m370_2_1_0_y0),
	.FCI(m370_2_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux_0 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux  (
	.FCO(m370_2_1_0_co0),
	.S(m370_2_1_0_wmux_S),
	.Y(m370_2_1_0_y0),
	.B(twiddle_index[6]),
	.C(N_343_i_0),
	.D(i3_mux_8_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux_3  (
	.FCO(m158_2_1_0_wmux_3_FCO),
	.S(m158_2_1_0_wmux_3_S),
	.Y(m158_2_1_0_wmux_3_Y),
	.B(m158_2_1_0_y1),
	.C(twiddle_index[7]),
	.D(VCC),
	.A(m158_2_1_0_y3),
	.FCI(m158_2_1_0_co1_0)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux_3 .INIT=20'h0EC2C;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux_2  (
	.FCO(m158_2_1_0_co1_0),
	.S(m158_2_1_0_wmux_2_S),
	.Y(m158_2_1_0_y3),
	.B(twiddle_index[6]),
	.C(N_154_i),
	.D(m155),
	.A(m158_2_1_0_y0_0),
	.FCI(m158_2_1_0_co0_0)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux_2 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux_1  (
	.FCO(m158_2_1_0_co0_0),
	.S(m158_2_1_0_wmux_1_S),
	.Y(m158_2_1_0_y0_0),
	.B(twiddle_index[6]),
	.C(i3_mux_5),
	.D(m150_1_0_wmux_0_Y),
	.A(twiddle_index[5]),
	.FCI(m158_2_1_0_co1)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux_1 .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux_0  (
	.FCO(m158_2_1_0_co1),
	.S(m158_2_1_0_wmux_0_S),
	.Y(m158_2_1_0_y1),
	.B(twiddle_index[6]),
	.C(m137),
	.D(m141_2),
	.A(m158_2_1_0_y0),
	.FCI(m158_2_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux_0 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux  (
	.FCO(m158_2_1_0_co0),
	.S(m158_2_1_0_wmux_S),
	.Y(m158_2_1_0_y0),
	.B(twiddle_index[6]),
	.C(m128),
	.D(i3_mux_4),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux .INIT=20'h0FA44;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m17  (
	.A(twiddle_index[1]),
	.B(twiddle_index[3]),
	.C(twiddle_index[2]),
	.Y(m17)
);
defparam \sin_twid_1_0_16_0_.m17 .INIT=8'h62;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m169_2_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[3]),
	.C(twiddle_index[4]),
	.D(m1),
	.Y(m169_2_1)
);
defparam \sin_twid_1_0_16_0_.m169_2_1_0 .INIT=16'h2777;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m435  (
	.A(twiddle_index[8]),
	.B(m435_1_1),
	.C(m435_1_0),
	.Y(m435)
);
defparam \sin_twid_1_0_16_0_.m435 .INIT=8'h27;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m435_1_1  (
	.A(m304),
	.B(twiddle_index[7]),
	.C(m298),
	.Y(m435_1_1)
);
defparam \sin_twid_1_0_16_0_.m435_1_1 .INIT=8'h74;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m435_1_0  (
	.A(twiddle_index[7]),
	.B(twiddle_index[6]),
	.C(m432),
	.D(m431_2_1),
	.Y(m435_1_0)
);
defparam \sin_twid_1_0_16_0_.m435_1_0 .INIT=16'h7520;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m317  (
	.A(m317_2),
	.B(twiddle_index[8]),
	.C(m317_1_1),
	.D(m313),
	.Y(m317)
);
defparam \sin_twid_1_0_16_0_.m317 .INIT=16'hEBAB;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m317_1_1  (
	.A(twiddle_index[7]),
	.B(twiddle_index[8]),
	.C(m304),
	.D(m298),
	.Y(m317_1_1)
);
defparam \sin_twid_1_0_16_0_.m317_1_1 .INIT=16'h5746;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m330  (
	.A(twiddle_index[8]),
	.B(m330_1_0),
	.C(m323),
	.Y(m330)
);
defparam \sin_twid_1_0_16_0_.m330 .INIT=8'h72;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m330_1_0  (
	.A(twiddle_index[7]),
	.B(N_450_mux),
	.C(m326),
	.Y(m330_1_0)
);
defparam \sin_twid_1_0_16_0_.m330_1_0 .INIT=8'h72;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m445  (
	.A(m445_1_1),
	.B(N_458_mux),
	.C(twiddle_index[8]),
	.D(m444_e),
	.Y(m445)
);
defparam \sin_twid_1_0_16_0_.m445 .INIT=16'hF5C5;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m445_1_1  (
	.A(twiddle_index[7]),
	.B(twiddle_index[5]),
	.C(m444_e),
	.D(m296),
	.Y(m445_1_1)
);
defparam \sin_twid_1_0_16_0_.m445_1_1 .INIT=16'h0515;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_399_i  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(N_399_i_1_1),
	.D(m239),
	.Y(N_399_i_0)
);
defparam \sin_twid_1_0_16_0_.N_399_i .INIT=16'hA4B5;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_399_i_1_1  (
	.A(twiddle_index[5]),
	.B(m396),
	.C(m241),
	.Y(N_399_i_1_1)
);
defparam \sin_twid_1_0_16_0_.N_399_i_1_1 .INIT=8'h27;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m323  (
	.A(m323_1_1),
	.B(twiddle_index[7]),
	.C(m323_2),
	.D(m299),
	.Y(m323)
);
defparam \sin_twid_1_0_16_0_.m323 .INIT=16'hF2FA;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m323_1_1  (
	.A(twiddle_index[7]),
	.B(twiddle_index[6]),
	.C(twiddle_index[5]),
	.D(m296),
	.Y(m323_1_1)
);
defparam \sin_twid_1_0_16_0_.m323_1_1 .INIT=16'h3575;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m326  (
	.A(twiddle_index[6]),
	.B(m326_1_0),
	.C(m326_1),
	.Y(m326)
);
defparam \sin_twid_1_0_16_0_.m326 .INIT=8'hF1;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m326_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m306),
	.D(m3),
	.Y(m326_1_0)
);
defparam \sin_twid_1_0_16_0_.m326_1_0 .INIT=16'h6745;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m441  (
	.A(twiddle_index[7]),
	.B(m441_1_0),
	.C(m441_1),
	.Y(m441)
);
defparam \sin_twid_1_0_16_0_.m441 .INIT=8'hF1;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m441_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m296),
	.D(m213),
	.Y(m441_1_0)
);
defparam \sin_twid_1_0_16_0_.m441_1_0 .INIT=16'h0426;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_191_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m17),
	.D(N_191_i_1_0),
	.Y(N_191_i_0)
);
defparam \sin_twid_1_0_16_0_.N_191_i .INIT=16'hCD23;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_191_i_1_0  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m11),
	.D(m189),
	.Y(N_191_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_191_i_1_0 .INIT=16'h12DE;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m272  (
	.A(m220),
	.B(m272_1_2),
	.C(twiddle_index[5]),
	.D(m4),
	.Y(m272)
);
defparam \sin_twid_1_0_16_0_.m272 .INIT=16'h2CEC;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m272_1_2  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(N_270_i),
	.D(m267),
	.Y(m272_1_2)
);
defparam \sin_twid_1_0_16_0_.m272_1_2 .INIT=16'h3726;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_390_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[4]),
	.C(m3),
	.D(N_390_i_1_1),
	.Y(N_390_i)
);
defparam \sin_twid_1_0_16_0_.N_390_i .INIT=16'h0CBB;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_390_i_1_1  (
	.A(twiddle_index[4]),
	.B(m222),
	.C(twiddle_index[3]),
	.D(twiddle_index[0]),
	.Y(N_390_i_1_1)
);
defparam \sin_twid_1_0_16_0_.N_390_i_1_1 .INIT=16'h11AF;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_343_i  (
	.A(twiddle_index[4]),
	.B(m205_2),
	.C(N_343_i_1_0),
	.D(m23),
	.Y(N_343_i_0)
);
defparam \sin_twid_1_0_16_0_.N_343_i .INIT=16'h3212;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_343_i_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m24),
	.D(m37),
	.Y(N_343_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_343_i_1_0 .INIT=16'h3276;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_47_i  (
	.A(twiddle_index[4]),
	.B(m46_2),
	.C(N_47_i_1_0),
	.D(m43),
	.Y(N_47_i_0)
);
defparam \sin_twid_1_0_16_0_.N_47_i .INIT=16'h0323;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_47_i_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m40),
	.D(m41),
	.Y(N_47_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_47_i_1_0 .INIT=16'h3276;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_228_i  (
	.A(N_228_i_1_1),
	.B(m154),
	.C(twiddle_index[4]),
	.D(m95),
	.Y(N_228_i)
);
defparam \sin_twid_1_0_16_0_.N_228_i .INIT=16'h8ADA;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_228_i_1_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m11),
	.D(m35),
	.Y(N_228_i_1_1)
);
defparam \sin_twid_1_0_16_0_.N_228_i_1_1 .INIT=16'h5746;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m282  (
	.A(m282_1_1),
	.B(m282_1_0),
	.C(twiddle_index[4]),
	.D(m267),
	.Y(i4_mux_14)
);
defparam \sin_twid_1_0_16_0_.m282 .INIT=16'hA353;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m282_1_1  (
	.A(m274_e),
	.B(twiddle_index[5]),
	.Y(m282_1_1)
);
defparam \sin_twid_1_0_16_0_.m282_1_1 .INIT=4'h4;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m282_1_0  (
	.A(twiddle_index[5]),
	.B(m274_e),
	.C(m93),
	.D(m3),
	.Y(m282_1_0)
);
defparam \sin_twid_1_0_16_0_.m282_1_0 .INIT=16'h2E1D;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m276  (
	.A(m276_1_1),
	.B(twiddle_index[4]),
	.C(m276_1_0),
	.D(m220),
	.Y(i4_mux_13)
);
defparam \sin_twid_1_0_16_0_.m276 .INIT=16'h8B47;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m276_1_1  (
	.A(m274_e),
	.B(twiddle_index[5]),
	.Y(m276_1_1)
);
defparam \sin_twid_1_0_16_0_.m276_1_1 .INIT=4'h4;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m276_1_0  (
	.A(twiddle_index[5]),
	.B(m268),
	.C(m274_e),
	.D(m93),
	.Y(m276_1_0)
);
defparam \sin_twid_1_0_16_0_.m276_1_0 .INIT=16'h3A35;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m374  (
	.A(twiddle_index[4]),
	.B(m374_1),
	.C(m176_2),
	.D(m176_1),
	.Y(m374)
);
defparam \sin_twid_1_0_16_0_.m374 .INIT=16'hFFF4;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m374_1_0  (
	.A(twiddle_index[0]),
	.B(m113),
	.C(m44),
	.Y(m374_1)
);
defparam \sin_twid_1_0_16_0_.m374_1_0 .INIT=8'h1B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m235  (
	.A(m235_1_1),
	.B(m134_1),
	.C(twiddle_index[0]),
	.D(m35),
	.Y(m235)
);
defparam \sin_twid_1_0_16_0_.m235 .INIT=16'hDDCD;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m235_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m6),
	.D(m229),
	.Y(m235_1_1)
);
defparam \sin_twid_1_0_16_0_.m235_1_0 .INIT=16'h5476;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m104  (
	.A(m104_1_1),
	.B(m51_2),
	.C(twiddle_index[4]),
	.D(m102),
	.Y(m104)
);
defparam \sin_twid_1_0_16_0_.m104 .INIT=16'hCEEE;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m104_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m40),
	.D(m41),
	.Y(m104_1_1)
);
defparam \sin_twid_1_0_16_0_.m104_1_1 .INIT=16'h2367;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m137  (
	.A(m137_1_1),
	.B(m137_0),
	.C(twiddle_index[4]),
	.D(m118),
	.Y(m137)
);
defparam \sin_twid_1_0_16_0_.m137 .INIT=16'hDDDC;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m137_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m13),
	.D(m41),
	.Y(m137_1_1)
);
defparam \sin_twid_1_0_16_0_.m137_1_1 .INIT=16'h193B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m199  (
	.A(twiddle_index[4]),
	.B(m117),
	.C(m199_1_2),
	.D(m97),
	.Y(m199)
);
defparam \sin_twid_1_0_16_0_.m199 .INIT=16'h8F85;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m199_1_2  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m13),
	.D(m41),
	.Y(m199_1_2)
);
defparam \sin_twid_1_0_16_0_.m199_1_2 .INIT=16'h3726;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m303  (
	.A(m303_1),
	.B(twiddle_index[4]),
	.C(m303_1_0),
	.D(m220),
	.Y(m303)
);
defparam \sin_twid_1_0_16_0_.m303 .INIT=16'hBAFA;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m303_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[1]),
	.C(twiddle_index[4]),
	.D(m7),
	.Y(m303_1_0)
);
defparam \sin_twid_1_0_16_0_.m303_1_0 .INIT=16'h5150;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m183  (
	.A(m183_1_2),
	.B(N_113_i),
	.C(twiddle_index[4]),
	.D(m14),
	.Y(m183)
);
defparam \sin_twid_1_0_16_0_.m183 .INIT=16'hBA1A;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m183_1_2  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m44),
	.D(m102),
	.Y(m183_1_2)
);
defparam \sin_twid_1_0_16_0_.m183_1_2 .INIT=16'h4657;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m196  (
	.A(m196_2),
	.B(twiddle_index[4]),
	.C(m196_1_0),
	.D(m196_1),
	.Y(m196)
);
defparam \sin_twid_1_0_16_0_.m196 .INIT=16'hFFBA;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m196_1_0  (
	.A(N_113_i),
	.B(twiddle_index[0]),
	.C(m40),
	.Y(m196_1_0)
);
defparam \sin_twid_1_0_16_0_.m196_1_0 .INIT=8'h2E;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m180  (
	.A(m180_1),
	.B(m46_2),
	.C(twiddle_index[4]),
	.D(m178),
	.Y(m180)
);
defparam \sin_twid_1_0_16_0_.m180 .INIT=16'hEEEF;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m414  (
	.A(m414_1_2),
	.B(m27),
	.C(twiddle_index[0]),
	.D(m7),
	.Y(i5_mux_5)
);
defparam \sin_twid_1_0_16_0_.m414 .INIT=16'h585D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m414_1_2  (
	.A(twiddle_index[5]),
	.B(twiddle_index[0]),
	.C(m250),
	.Y(m414_1_2)
);
defparam \sin_twid_1_0_16_0_.m414_1_2 .INIT=8'h59;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m128  (
	.A(m128_0),
	.B(twiddle_index[0]),
	.C(m128_1_1),
	.D(m37),
	.Y(m128)
);
defparam \sin_twid_1_0_16_0_.m128 .INIT=16'hABAF;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m128_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m24),
	.D(m75),
	.Y(m128_1_1)
);
defparam \sin_twid_1_0_16_0_.m128_1_1 .INIT=16'h5746;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m308  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(m308_1_1),
	.D(m3),
	.Y(m308)
);
defparam \sin_twid_1_0_16_0_.m308 .INIT=16'h6521;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m308_1_1  (
	.A(twiddle_index[4]),
	.B(m306),
	.C(m267),
	.Y(m308_1_1)
);
defparam \sin_twid_1_0_16_0_.m308_1_1 .INIT=8'h1B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m401  (
	.A(m210),
	.B(m401_1_2),
	.C(twiddle_index[4]),
	.D(m95),
	.Y(m401)
);
defparam \sin_twid_1_0_16_0_.m401 .INIT=16'hC7C4;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m401_1_2  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m11),
	.D(m35),
	.Y(m401_1_2)
);
defparam \sin_twid_1_0_16_0_.m401_1_2 .INIT=16'h5D19;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m243  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m243_1_2),
	.D(m207),
	.Y(i4_mux_12)
);
defparam \sin_twid_1_0_16_0_.m243 .INIT=16'h0E1F;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m243_1_2  (
	.A(twiddle_index[4]),
	.B(m241),
	.C(m239),
	.Y(m243_1_2)
);
defparam \sin_twid_1_0_16_0_.m243_1_2 .INIT=8'h1B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m120  (
	.A(m41),
	.B(twiddle_index[4]),
	.C(m120_1_2),
	.D(m13),
	.Y(m120)
);
defparam \sin_twid_1_0_16_0_.m120 .INIT=16'h2F2C;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m120_1_2  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m117),
	.D(m118),
	.Y(m120_1_2)
);
defparam \sin_twid_1_0_16_0_.m120_1_2 .INIT=16'h51D9;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_154_i  (
	.A(N_154_i_1_0),
	.B(m137_0),
	.C(twiddle_index[4]),
	.D(m24),
	.Y(N_154_i)
);
defparam \sin_twid_1_0_16_0_.N_154_i .INIT=16'h0131;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.N_154_i_1_0  (
	.A(m118),
	.B(twiddle_index[0]),
	.Y(N_154_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_154_i_1_0 .INIT=4'h4;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_7_i  (
	.A(twiddle_index[0]),
	.B(m128_0),
	.C(m205_2),
	.D(i3_mux_7_i_1),
	.Y(i3_mux_7_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_7_i .INIT=16'h0302;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.i3_mux_7_i_1  (
	.A(twiddle_index[4]),
	.B(m202),
	.C(m23),
	.Y(i3_mux_7_i_1)
);
defparam \sin_twid_1_0_16_0_.i3_mux_7_i_1 .INIT=8'h1B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_213_i  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m154),
	.D(N_213_i_1_1),
	.Y(N_213_i)
);
defparam \sin_twid_1_0_16_0_.N_213_i .INIT=16'hEF01;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_213_i_1_1  (
	.A(m210),
	.B(twiddle_index[4]),
	.C(m93),
	.Y(N_213_i_1_1)
);
defparam \sin_twid_1_0_16_0_.N_213_i_1_1 .INIT=8'h1D;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_10_i  (
	.A(twiddle_index[0]),
	.B(m134_0),
	.C(m68_0),
	.D(i3_mux_10_i_1),
	.Y(i3_mux_10_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_10_i .INIT=16'h0301;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.i3_mux_10_i_1  (
	.A(m85),
	.B(twiddle_index[4]),
	.C(m37),
	.Y(i3_mux_10_i_1)
);
defparam \sin_twid_1_0_16_0_.i3_mux_10_i_1 .INIT=8'h47;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_387_i  (
	.A(N_387_i_1_0),
	.B(m345_1),
	.C(twiddle_index[4]),
	.D(m66),
	.Y(N_387_i_0)
);
defparam \sin_twid_1_0_16_0_.N_387_i .INIT=16'h0131;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.N_387_i_1_0  (
	.A(m206),
	.B(twiddle_index[0]),
	.Y(N_387_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_387_i_1_0 .INIT=4'h1;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_8_i  (
	.A(m137_0),
	.B(m345_1),
	.C(twiddle_index[4]),
	.D(i3_mux_8_i_1),
	.Y(i3_mux_8_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_8_i .INIT=16'h1101;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.i3_mux_8_i_1  (
	.A(m202),
	.B(twiddle_index[0]),
	.C(m37),
	.Y(i3_mux_8_i_1)
);
defparam \sin_twid_1_0_16_0_.i3_mux_8_i_1 .INIT=8'h47;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_6_i  (
	.A(m113),
	.B(twiddle_index[0]),
	.C(i3_mux_6_i_1_1),
	.D(m14),
	.Y(i3_mux_6_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_6_i .INIT=16'hC707;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_6_i_1_1  (
	.A(twiddle_index[4]),
	.B(m11),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(i3_mux_6_i_1_1)
);
defparam \sin_twid_1_0_16_0_.i3_mux_6_i_1_1 .INIT=16'h553C;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m79  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m40),
	.D(m79_1_2),
	.Y(m79)
);
defparam \sin_twid_1_0_16_0_.m79 .INIT=16'hE691;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m79_1_2  (
	.A(twiddle_index[4]),
	.B(twiddle_index[1]),
	.C(m12),
	.D(m75),
	.Y(m79_1_2)
);
defparam \sin_twid_1_0_16_0_.m79_1_2 .INIT=16'h287D;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m285  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m285_1_1),
	.Y(m285)
);
defparam \sin_twid_1_0_16_0_.m285 .INIT=16'h7F0C;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m285_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m7),
	.D(m268),
	.Y(m285_1_1)
);
defparam \sin_twid_1_0_16_0_.m285_1_1 .INIT=16'h3276;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m68  (
	.A(m68_0),
	.B(twiddle_index[4]),
	.C(m68_1_1),
	.D(m37),
	.Y(m68)
);
defparam \sin_twid_1_0_16_0_.m68 .INIT=16'hAEAF;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m68_1_1  (
	.A(twiddle_index[4]),
	.B(m66),
	.C(twiddle_index[0]),
	.Y(m68_1_1)
);
defparam \sin_twid_1_0_16_0_.m68_1_1 .INIT=8'h2D;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m266  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m266_1_1),
	.D(m263),
	.Y(m266)
);
defparam \sin_twid_1_0_16_0_.m266 .INIT=16'h286C;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m266_1_1  (
	.A(twiddle_index[6]),
	.B(twiddle_index[4]),
	.C(m27),
	.D(m3),
	.Y(m266_1_1)
);
defparam \sin_twid_1_0_16_0_.m266_1_1 .INIT=16'h286C;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m31  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m27),
	.D(m31_1_0),
	.Y(m31)
);
defparam \sin_twid_1_0_16_0_.m31 .INIT=16'hBA10;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m31_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[1]),
	.C(m1),
	.D(m7),
	.Y(m31_1_0)
);
defparam \sin_twid_1_0_16_0_.m31_1_1 .INIT=16'h2A7F;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m125  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(N_123_i),
	.D(m125_1_0),
	.Y(i3_mux_3)
);
defparam \sin_twid_1_0_16_0_.m125 .INIT=16'h20FD;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m125_1_0  (
	.A(twiddle_index[2]),
	.B(twiddle_index[0]),
	.C(m6),
	.Y(m125_1_0)
);
defparam \sin_twid_1_0_16_0_.m125_1_0 .INIT=8'h1D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m87  (
	.A(twiddle_index[0]),
	.B(m87_1_0),
	.C(m85),
	.Y(m87)
);
defparam \sin_twid_1_0_16_0_.m87 .INIT=8'h8D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m87_1_0  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m1),
	.Y(m87_1_0)
);
defparam \sin_twid_1_0_16_0_.m87_1_0 .INIT=8'h74;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m108  (
	.A(m60_0),
	.B(m108_1_0),
	.C(twiddle_index[0]),
	.D(m60),
	.Y(i3_mux_2)
);
defparam \sin_twid_1_0_16_0_.m108 .INIT=16'hFFEA;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m108_1_0  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m43),
	.Y(m108_1_0)
);
defparam \sin_twid_1_0_16_0_.m108_1_0 .INIT=16'h3B08;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m359  (
	.A(m51_0),
	.B(m359_1_0),
	.C(twiddle_index[0]),
	.D(m51),
	.Y(i3_mux_9)
);
defparam \sin_twid_1_0_16_0_.m359 .INIT=16'hFFEA;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m359_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[1]),
	.C(m1),
	.D(m7),
	.Y(m359_1_0)
);
defparam \sin_twid_1_0_16_0_.m359_1_0 .INIT=16'h7D6C;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m147  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m147_1_1),
	.Y(i3_mux_5)
);
defparam \sin_twid_1_0_16_0_.m147 .INIT=16'h8455;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m147_1_1  (
	.A(twiddle_index[4]),
	.B(m7),
	.C(twiddle_index[0]),
	.Y(m147_1_1)
);
defparam \sin_twid_1_0_16_0_.m147_1_1 .INIT=8'h0E;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m63  (
	.A(m63_1_2),
	.B(twiddle_index[0]),
	.C(m44),
	.Y(m63)
);
defparam \sin_twid_1_0_16_0_.m63 .INIT=8'h2E;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m63_1_2  (
	.A(twiddle_index[1]),
	.B(m7),
	.C(m1),
	.Y(m63_1_2)
);
defparam \sin_twid_1_0_16_0_.m63_1_2 .INIT=8'h4E;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m185_1_1  (
	.A(m176_2),
	.B(twiddle_index[4]),
	.C(m185_1_1_1),
	.D(m176_1),
	.Y(m185_1_1)
);
defparam \sin_twid_1_0_16_0_.m185_1_1 .INIT=16'h0054;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m185_1_1_1  (
	.A(m40),
	.B(twiddle_index[0]),
	.C(m13),
	.Y(m185_1_1_1)
);
defparam \sin_twid_1_0_16_0_.m185_1_1_1 .INIT=8'h47;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m185_1  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m185_1_1),
	.D(m172_1_0_wmux_0_Y),
	.Y(m185_1)
);
defparam \sin_twid_1_0_16_0_.m185_1 .INIT=16'h8C9D;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m33_1  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m33_1_1),
	.D(m19_1_0_wmux_0_Y),
	.Y(m33_1)
);
defparam \sin_twid_1_0_16_0_.m33_1 .INIT=16'h98DC;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m33_1_1  (
	.A(twiddle_index[4]),
	.B(m9),
	.C(m4),
	.Y(m33_1_1)
);
defparam \sin_twid_1_0_16_0_.m33_1_1 .INIT=8'h27;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m365_1  (
	.A(twiddle_index[4]),
	.B(m365_1_1),
	.C(twiddle_index[2]),
	.D(twiddle_index[0]),
	.Y(m365_1)
);
defparam \sin_twid_1_0_16_0_.m365_1 .INIT=16'hBE05;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m365_1_1  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m365_1_1)
);
defparam \sin_twid_1_0_16_0_.m365_1_1 .INIT=8'h1F;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m141_1  (
	.A(twiddle_index[4]),
	.B(m141_1_1),
	.C(twiddle_index[3]),
	.D(twiddle_index[0]),
	.Y(m141_1)
);
defparam \sin_twid_1_0_16_0_.m141_1 .INIT=16'hBE41;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m141_1_1  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m141_1_1)
);
defparam \sin_twid_1_0_16_0_.m141_1_1 .INIT=8'h46;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m349_2  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m349_2_1_0),
	.D(m5),
	.Y(m349_2)
);
defparam \sin_twid_1_0_16_0_.m349_2 .INIT=16'h9786;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m349_2_1_0  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m349_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m349_2_1_0 .INIT=16'h6340;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m91_2_0  (
	.A(m84_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(m91_1_0),
	.D(m91_2_0_1),
	.Y(m91_2_0)
);
defparam \sin_twid_1_0_16_0_.m91_2_0 .INIT=16'h34F4;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m91_2_0_1  (
	.A(m87),
	.B(twiddle_index[4]),
	.C(m27),
	.Y(m91_2_0_1)
);
defparam \sin_twid_1_0_16_0_.m91_2_0_1 .INIT=8'h2E;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m169_2  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m169_2_1),
	.D(m154),
	.Y(m169_2)
);
defparam \sin_twid_1_0_16_0_.m169_2 .INIT=16'hAD25;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m169_2_0  (
	.A(twiddle_index[5]),
	.B(m169_2_0_1),
	.C(m164),
	.Y(m169_2_0)
);
defparam \sin_twid_1_0_16_0_.m169_2_0 .INIT=8'hD8;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m169_2_0_1  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m167_e),
	.D(m5),
	.Y(m169_2_0_1)
);
defparam \sin_twid_1_0_16_0_.m169_2_0_1 .INIT=16'h4676;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m238_2_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m222),
	.D(m93),
	.Y(m238_2_1)
);
defparam \sin_twid_1_0_16_0_.m238_2_1_0 .INIT=16'h1B5F;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m238_2  (
	.A(m238_2_1),
	.B(twiddle_index[6]),
	.C(m223),
	.D(N_220_i),
	.Y(m238_2)
);
defparam \sin_twid_1_0_16_0_.m238_2 .INIT=16'hF7C4;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m431_2  (
	.A(m431_1),
	.B(m431_2_1_0),
	.C(twiddle_index[5]),
	.D(twiddle_index[3]),
	.Y(m431_2)
);
defparam \sin_twid_1_0_16_0_.m431_2 .INIT=16'h9AAA;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m431_2_1_0  (
	.A(twiddle_index[0]),
	.B(m431_1),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m431_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m431_2_1_0 .INIT=16'h4CCF;
  CFG3 \sin_twid_1_0_16_0_.m431_2_1  (
	.A(m431_2),
	.B(twiddle_index[6]),
	.C(m431_2_0),
	.Y(m431_2_1)
);
defparam \sin_twid_1_0_16_0_.m431_2_1 .INIT=8'hE2;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m431_2_0  (
	.A(m431_1_0),
	.B(m311),
	.C(twiddle_index[5]),
	.Y(m431_2_0)
);
defparam \sin_twid_1_0_16_0_.m431_2_0 .INIT=8'hCA;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m431_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m296),
	.Y(m431_1_0)
);
defparam \sin_twid_1_0_16_0_.m431_1_0 .INIT=8'hD8;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m431_1  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(N_428_i),
	.Y(m431_1)
);
defparam \sin_twid_1_0_16_0_.m431_1 .INIT=8'hD8;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m425_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(N_421_i_0),
	.D(N_312_i_0),
	.Y(m425_1_0)
);
defparam \sin_twid_1_0_16_0_.m425_1_0 .INIT=16'hBA98;
  CFG3 \sin_twid_1_0_16_0_.m238_2_1  (
	.A(twiddle_index[7]),
	.B(m238_2),
	.C(m238_1_0_0_wmux_0_Y),
	.Y(m238_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m238_2_1 .INIT=8'hE4;
  CFG3 \sin_twid_1_0_16_0_.m169_2_1  (
	.A(twiddle_index[6]),
	.B(m169_2),
	.C(m169_2_0),
	.Y(m169_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m169_2_1 .INIT=8'hE4;
  CFG3 \sin_twid_1_0_16_0_.m91_2_1  (
	.A(m91_2_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m91_2_0),
	.Y(m91_2_1)
);
defparam \sin_twid_1_0_16_0_.m91_2_1 .INIT=8'hE2;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m91_1_0  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m79),
	.D(m74),
	.Y(m91_1_0)
);
defparam \sin_twid_1_0_16_0_.m91_1_0 .INIT=16'hD9C8;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m141_2  (
	.A(twiddle_index[4]),
	.B(m141_1),
	.C(m17),
	.D(m43),
	.Y(m141_2)
);
defparam \sin_twid_1_0_16_0_.m141_2 .INIT=16'hE6C4;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m365_2  (
	.A(m365_1),
	.B(m23),
	.C(twiddle_index[4]),
	.D(N_67_i),
	.Y(m365_2)
);
defparam \sin_twid_1_0_16_0_.m365_2 .INIT=16'hDA8A;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m33_2  (
	.A(m26_1_0_wmux_0_Y),
	.B(m33_1),
	.C(twiddle_index[6]),
	.D(m31),
	.Y(m33_2)
);
defparam \sin_twid_1_0_16_0_.m33_2 .INIT=16'hEC2C;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m185_2  (
	.A(m180),
	.B(twiddle_index[6]),
	.C(m185_1),
	.D(m183),
	.Y(m185_2)
);
defparam \sin_twid_1_0_16_0_.m185_2 .INIT=16'hF838;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m54_i  (
	.A(m54_1),
	.B(m54_2),
	.C(m54),
	.D(m54_0),
	.Y(i3_mux_0_i_0)
);
defparam \sin_twid_1_0_16_0_.m54_i .INIT=16'h0001;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m311_i  (
	.A(twiddle_index[4]),
	.B(m1),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(N_312_i_0)
);
defparam \sin_twid_1_0_16_0_.m311_i .INIT=16'hEAAA;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m13_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_14_i)
);
defparam \sin_twid_1_0_16_0_.m13_i .INIT=8'hB6;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m118_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_119_i)
);
defparam \sin_twid_1_0_16_0_.m118_i .INIT=8'hC9;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m97_i  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(N_98_i)
);
defparam \sin_twid_1_0_16_0_.m97_i .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m23_i  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(N_24_i)
);
defparam \sin_twid_1_0_16_0_.m23_i .INIT=8'hB8;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m43_i  (
	.A(m7),
	.B(twiddle_index[1]),
	.Y(N_44_i)
);
defparam \sin_twid_1_0_16_0_.m43_i .INIT=4'h9;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m432  (
	.A(m311),
	.B(twiddle_index[5]),
	.C(m4),
	.Y(m432)
);
defparam \sin_twid_1_0_16_0_.m432 .INIT=8'h9B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m359_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m51_0)
);
defparam \sin_twid_1_0_16_0_.m359_1 .INIT=8'h04;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m359_0  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m51)
);
defparam \sin_twid_1_0_16_0_.m359_0 .INIT=8'h01;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m108_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m60_0)
);
defparam \sin_twid_1_0_16_0_.m108_1 .INIT=8'h40;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m108_0  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m60)
);
defparam \sin_twid_1_0_16_0_.m108_0 .INIT=8'h10;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m68_0  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.Y(m68_0)
);
defparam \sin_twid_1_0_16_0_.m68_0 .INIT=8'h01;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m205_3  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.Y(m205_2)
);
defparam \sin_twid_1_0_16_0_.m205_3 .INIT=8'h08;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m134_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.Y(m134_0)
);
defparam \sin_twid_1_0_16_0_.m134_1 .INIT=8'h04;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m128_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.Y(m128_0)
);
defparam \sin_twid_1_0_16_0_.m128_1 .INIT=8'h02;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m444_e  (
	.A(twiddle_index[6]),
	.B(twiddle_index[7]),
	.Y(m444_e)
);
defparam \sin_twid_1_0_16_0_.m444_e .INIT=4'h2;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m274_e  (
	.A(twiddle_index[0]),
	.B(twiddle_index[5]),
	.Y(m274_e)
);
defparam \sin_twid_1_0_16_0_.m274_e .INIT=4'h1;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m167_e  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.Y(m167_e)
);
defparam \sin_twid_1_0_16_0_.m167_e .INIT=4'h4;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m44  (
	.A(twiddle_index[1]),
	.B(twiddle_index[3]),
	.Y(m44)
);
defparam \sin_twid_1_0_16_0_.m44 .INIT=4'h9;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m37  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(m37)
);
defparam \sin_twid_1_0_16_0_.m37 .INIT=4'h9;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m12  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m12)
);
defparam \sin_twid_1_0_16_0_.m12 .INIT=4'h2;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m11  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m11)
);
defparam \sin_twid_1_0_16_0_.m11 .INIT=4'h9;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m7  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m7)
);
defparam \sin_twid_1_0_16_0_.m7 .INIT=4'h1;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m5  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m5)
);
defparam \sin_twid_1_0_16_0_.m5 .INIT=4'h4;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m1  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m1)
);
defparam \sin_twid_1_0_16_0_.m1 .INIT=4'h8;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m411  (
	.A(twiddle_index[8]),
	.B(m410_1_0_wmux_0_Y),
	.C(m238_2_1_0),
	.Y(m411)
);
defparam \sin_twid_1_0_16_0_.m411 .INIT=8'hB1;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m393  (
	.A(m392_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m381_1_0_wmux_0_Y),
	.Y(m393)
);
defparam \sin_twid_1_0_16_0_.m393 .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m260  (
	.A(twiddle_index[8]),
	.B(m259_1_0_wmux_0_Y),
	.C(m238_2_1_0),
	.Y(m260)
);
defparam \sin_twid_1_0_16_0_.m260 .INIT=8'hD8;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m216  (
	.A(m215_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m201_1_0_wmux_0_Y),
	.Y(m216)
);
defparam \sin_twid_1_0_16_0_.m216 .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m186  (
	.A(m185_2),
	.B(twiddle_index[7]),
	.C(m169_2_1_0),
	.Y(m186)
);
defparam \sin_twid_1_0_16_0_.m186 .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m131  (
	.A(twiddle_index[7]),
	.B(m130_1_0_wmux_0_Y),
	.C(m110_1_0_wmux_0_Y),
	.Y(m131)
);
defparam \sin_twid_1_0_16_0_.m131 .INIT=8'h8D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m57  (
	.A(m56_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m33_2),
	.Y(m57)
);
defparam \sin_twid_1_0_16_0_.m57 .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m54_3  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m54_2)
);
defparam \sin_twid_1_0_16_0_.m54_3 .INIT=8'h08;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m54_2  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m54_1)
);
defparam \sin_twid_1_0_16_0_.m54_2 .INIT=8'h20;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m54_0  (
	.A(twiddle_index[4]),
	.B(m44),
	.C(twiddle_index[0]),
	.Y(m54)
);
defparam \sin_twid_1_0_16_0_.m54_0 .INIT=8'h01;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m180_3  (
	.A(twiddle_index[4]),
	.B(m44),
	.C(twiddle_index[0]),
	.Y(m46_2)
);
defparam \sin_twid_1_0_16_0_.m180_3 .INIT=8'h20;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m137_0  (
	.A(twiddle_index[4]),
	.B(m37),
	.C(twiddle_index[0]),
	.Y(m137_0)
);
defparam \sin_twid_1_0_16_0_.m137_0 .INIT=8'h04;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.N_45_i  (
	.A(twiddle_index[1]),
	.B(twiddle_index[3]),
	.Y(N_45_i)
);
defparam \sin_twid_1_0_16_0_.N_45_i .INIT=4'h6;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.N_2_i  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(N_2_i)
);
defparam \sin_twid_1_0_16_0_.N_2_i .INIT=4'h7;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.N_38_i  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(N_38_i)
);
defparam \sin_twid_1_0_16_0_.N_38_i .INIT=4'h6;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m43  (
	.A(m7),
	.B(twiddle_index[1]),
	.Y(m43)
);
defparam \sin_twid_1_0_16_0_.m43 .INIT=4'h6;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m268  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m268)
);
defparam \sin_twid_1_0_16_0_.m268 .INIT=8'h7E;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m250  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m250)
);
defparam \sin_twid_1_0_16_0_.m250 .INIT=8'h6E;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m222  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m222)
);
defparam \sin_twid_1_0_16_0_.m222 .INIT=8'h6A;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m210  (
	.A(twiddle_index[3]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(m210)
);
defparam \sin_twid_1_0_16_0_.m210 .INIT=8'h74;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m206  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m206)
);
defparam \sin_twid_1_0_16_0_.m206 .INIT=8'h42;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m202  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m5),
	.Y(m202)
);
defparam \sin_twid_1_0_16_0_.m202 .INIT=8'h74;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m154  (
	.A(twiddle_index[3]),
	.B(twiddle_index[1]),
	.C(m11),
	.Y(m154)
);
defparam \sin_twid_1_0_16_0_.m154 .INIT=8'h47;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m122  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(N_123_i)
);
defparam \sin_twid_1_0_16_0_.m122 .INIT=8'h1D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m118  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m118)
);
defparam \sin_twid_1_0_16_0_.m118 .INIT=8'h36;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m117  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m117)
);
defparam \sin_twid_1_0_16_0_.m117 .INIT=8'h2C;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m113  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m113)
);
defparam \sin_twid_1_0_16_0_.m113 .INIT=8'h65;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m112  (
	.A(twiddle_index[3]),
	.B(twiddle_index[1]),
	.C(m11),
	.Y(N_113_i)
);
defparam \sin_twid_1_0_16_0_.m112 .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m102  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m102)
);
defparam \sin_twid_1_0_16_0_.m102 .INIT=8'h61;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m97  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(m97)
);
defparam \sin_twid_1_0_16_0_.m97 .INIT=8'h74;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m95  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m95)
);
defparam \sin_twid_1_0_16_0_.m95 .INIT=8'h2B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m93  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m93)
);
defparam \sin_twid_1_0_16_0_.m93 .INIT=8'h76;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m85  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(m85)
);
defparam \sin_twid_1_0_16_0_.m85 .INIT=8'hD1;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m75  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m75)
);
defparam \sin_twid_1_0_16_0_.m75 .INIT=8'h39;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m66  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m66)
);
defparam \sin_twid_1_0_16_0_.m66 .INIT=8'h46;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m41  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m41)
);
defparam \sin_twid_1_0_16_0_.m41 .INIT=8'h24;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m40  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m40)
);
defparam \sin_twid_1_0_16_0_.m40 .INIT=8'h6D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m35  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m35)
);
defparam \sin_twid_1_0_16_0_.m35 .INIT=8'h62;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m27  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m27)
);
defparam \sin_twid_1_0_16_0_.m27 .INIT=8'h15;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m24  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m24)
);
defparam \sin_twid_1_0_16_0_.m24 .INIT=8'h63;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m23  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(m23)
);
defparam \sin_twid_1_0_16_0_.m23 .INIT=8'h47;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m14  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m14)
);
defparam \sin_twid_1_0_16_0_.m14 .INIT=8'h1A;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m13  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m13)
);
defparam \sin_twid_1_0_16_0_.m13 .INIT=8'h49;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m6  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m6)
);
defparam \sin_twid_1_0_16_0_.m6 .INIT=8'h23;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m3  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m3)
);
defparam \sin_twid_1_0_16_0_.m3 .INIT=8'h57;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m51_2  (
	.A(twiddle_index[4]),
	.B(m1),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m51_1)
);
defparam \sin_twid_1_0_16_0_.m51_2 .INIT=16'h4100;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m60_3  (
	.A(twiddle_index[4]),
	.B(m43),
	.C(twiddle_index[0]),
	.Y(m60_2)
);
defparam \sin_twid_1_0_16_0_.m60_3 .INIT=8'h20;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m180_2  (
	.A(twiddle_index[4]),
	.B(m11),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m180_1)
);
defparam \sin_twid_1_0_16_0_.m180_2 .INIT=16'h0082;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m303_2  (
	.A(twiddle_index[3]),
	.B(twiddle_index[5]),
	.C(twiddle_index[4]),
	.D(twiddle_index[2]),
	.Y(m303_1)
);
defparam \sin_twid_1_0_16_0_.m303_2 .INIT=16'h040C;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.N_49_i  (
	.A(m1),
	.B(twiddle_index[1]),
	.Y(N_49_i)
);
defparam \sin_twid_1_0_16_0_.N_49_i .INIT=4'h6;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m328  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(twiddle_index[4]),
	.D(m1),
	.Y(N_450_mux)
);
defparam \sin_twid_1_0_16_0_.m328 .INIT=16'h0001;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m394  (
	.A(m393),
	.B(twiddle_index[8]),
	.C(m186),
	.Y(m394)
);
defparam \sin_twid_1_0_16_0_.m394 .INIT=8'hD1;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m340  (
	.A(m91_2_1),
	.B(twiddle_index[8]),
	.C(m57),
	.Y(m340)
);
defparam \sin_twid_1_0_16_0_.m340 .INIT=8'hD1;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m306  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m306)
);
defparam \sin_twid_1_0_16_0_.m306 .INIT=16'h0001;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m263  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(twiddle_index[3]),
	.D(twiddle_index[2]),
	.Y(m263)
);
defparam \sin_twid_1_0_16_0_.m263 .INIT=16'hCCC8;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m217  (
	.A(twiddle_index[8]),
	.B(m216),
	.C(m186),
	.Y(m217)
);
defparam \sin_twid_1_0_16_0_.m217 .INIT=8'hD8;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m159  (
	.A(twiddle_index[8]),
	.B(m158_2_1_0_wmux_3_Y),
	.C(m131),
	.Y(m159)
);
defparam \sin_twid_1_0_16_0_.m159 .INIT=8'h8D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m72  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m7),
	.Y(m72)
);
defparam \sin_twid_1_0_16_0_.m72 .INIT=8'h9C;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m54_1  (
	.A(twiddle_index[4]),
	.B(m17),
	.C(twiddle_index[0]),
	.Y(m54_0)
);
defparam \sin_twid_1_0_16_0_.m54_1 .INIT=8'h02;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m51_3  (
	.A(twiddle_index[4]),
	.B(m14),
	.C(twiddle_index[0]),
	.Y(m51_2)
);
defparam \sin_twid_1_0_16_0_.m51_3 .INIT=8'h80;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m345_2  (
	.A(twiddle_index[4]),
	.B(m23),
	.C(twiddle_index[0]),
	.Y(m345_1)
);
defparam \sin_twid_1_0_16_0_.m345_2 .INIT=8'h40;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m60_2  (
	.A(twiddle_index[4]),
	.B(m17),
	.C(twiddle_index[0]),
	.Y(m60_1)
);
defparam \sin_twid_1_0_16_0_.m60_2 .INIT=8'h10;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m134_3  (
	.A(twiddle_index[4]),
	.B(m117),
	.C(twiddle_index[0]),
	.Y(m134_2)
);
defparam \sin_twid_1_0_16_0_.m134_3 .INIT=8'h80;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m134_2  (
	.A(twiddle_index[4]),
	.B(m24),
	.C(twiddle_index[0]),
	.Y(m134_1)
);
defparam \sin_twid_1_0_16_0_.m134_2 .INIT=8'h10;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m361_0  (
	.A(twiddle_index[4]),
	.B(m102),
	.C(twiddle_index[0]),
	.Y(m361_0)
);
defparam \sin_twid_1_0_16_0_.m361_0 .INIT=8'h04;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_28_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_28_i)
);
defparam \sin_twid_1_0_16_0_.N_28_i .INIT=8'hEA;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_83_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[1]),
	.C(m5),
	.Y(N_83_i)
);
defparam \sin_twid_1_0_16_0_.N_83_i .INIT=8'h2E;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_67_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_67_i)
);
defparam \sin_twid_1_0_16_0_.N_67_i .INIT=8'hB9;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_22_i  (
	.A(m11),
	.B(twiddle_index[1]),
	.C(m5),
	.Y(N_22_i)
);
defparam \sin_twid_1_0_16_0_.N_22_i .INIT=8'h2E;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m314  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m1),
	.Y(m314)
);
defparam \sin_twid_1_0_16_0_.m314 .INIT=8'h76;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m296  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(twiddle_index[3]),
	.D(twiddle_index[2]),
	.Y(m296)
);
defparam \sin_twid_1_0_16_0_.m296 .INIT=16'hC8C0;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m284  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m284)
);
defparam \sin_twid_1_0_16_0_.m284 .INIT=16'h777F;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m213  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(twiddle_index[3]),
	.D(twiddle_index[2]),
	.Y(m213)
);
defparam \sin_twid_1_0_16_0_.m213 .INIT=16'h0313;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_372_i  (
	.A(m370_2_1_0_wmux_3_Y),
	.B(twiddle_index[8]),
	.C(m131),
	.Y(N_372_i)
);
defparam \sin_twid_1_0_16_0_.N_372_i .INIT=8'h1D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_93_i  (
	.A(m91_2_1),
	.B(twiddle_index[8]),
	.C(m57),
	.Y(N_93_i)
);
defparam \sin_twid_1_0_16_0_.N_93_i .INIT=8'h74;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m252  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m11),
	.D(m250),
	.Y(N_448_mux)
);
defparam \sin_twid_1_0_16_0_.m252 .INIT=16'h2F0D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m404  (
	.A(m154),
	.B(twiddle_index[0]),
	.C(m11),
	.Y(m404)
);
defparam \sin_twid_1_0_16_0_.m404 .INIT=8'h8B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m396  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m396)
);
defparam \sin_twid_1_0_16_0_.m396 .INIT=16'h39B9;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m366  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m366)
);
defparam \sin_twid_1_0_16_0_.m366 .INIT=16'h6EEA;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m350  (
	.A(m40),
	.B(twiddle_index[0]),
	.C(m13),
	.Y(m350)
);
defparam \sin_twid_1_0_16_0_.m350 .INIT=8'h8B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m311  (
	.A(twiddle_index[4]),
	.B(m1),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m311)
);
defparam \sin_twid_1_0_16_0_.m311 .INIT=16'h1555;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m269  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(N_270_i)
);
defparam \sin_twid_1_0_16_0_.m269 .INIT=16'h8101;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m267  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m267)
);
defparam \sin_twid_1_0_16_0_.m267 .INIT=16'h1115;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m255  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m255)
);
defparam \sin_twid_1_0_16_0_.m255 .INIT=16'h5557;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m253  (
	.A(m27),
	.B(twiddle_index[4]),
	.C(m1),
	.Y(m253)
);
defparam \sin_twid_1_0_16_0_.m253 .INIT=8'h2E;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m241  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m241)
);
defparam \sin_twid_1_0_16_0_.m241 .INIT=16'h39BD;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m239  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m239)
);
defparam \sin_twid_1_0_16_0_.m239 .INIT=16'h4642;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m229  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m229)
);
defparam \sin_twid_1_0_16_0_.m229 .INIT=16'h6223;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m228  (
	.A(twiddle_index[0]),
	.B(m66),
	.C(m35),
	.Y(m228)
);
defparam \sin_twid_1_0_16_0_.m228 .INIT=8'hD8;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m220  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m220)
);
defparam \sin_twid_1_0_16_0_.m220 .INIT=16'h1555;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m207  (
	.A(twiddle_index[0]),
	.B(m206),
	.C(m24),
	.Y(m207)
);
defparam \sin_twid_1_0_16_0_.m207 .INIT=8'hD8;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m197  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m197)
);
defparam \sin_twid_1_0_16_0_.m197 .INIT=16'h49DB;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m181  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m181)
);
defparam \sin_twid_1_0_16_0_.m181 .INIT=16'h5A9E;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m178  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m178)
);
defparam \sin_twid_1_0_16_0_.m178 .INIT=16'h2569;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m163  (
	.A(twiddle_index[0]),
	.B(m95),
	.C(m35),
	.Y(m163)
);
defparam \sin_twid_1_0_16_0_.m163 .INIT=8'hE4;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m155  (
	.A(m154),
	.B(twiddle_index[4]),
	.C(m27),
	.Y(m155)
);
defparam \sin_twid_1_0_16_0_.m155 .INIT=8'hD1;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m42  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m42)
);
defparam \sin_twid_1_0_16_0_.m42 .INIT=16'h2492;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m4  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m4)
);
defparam \sin_twid_1_0_16_0_.m4 .INIT=16'h5777;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m36  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m36)
);
defparam \sin_twid_1_0_16_0_.m36 .INIT=16'h62D5;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m189  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m189)
);
defparam \sin_twid_1_0_16_0_.m189 .INIT=16'h6579;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m54  (
	.A(m54_1),
	.B(m54_2),
	.C(m54),
	.D(m54_0),
	.Y(i3_mux_0)
);
defparam \sin_twid_1_0_16_0_.m54 .INIT=16'hFFFE;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m175  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m175)
);
defparam \sin_twid_1_0_16_0_.m175 .INIT=16'h5B9A;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m9  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m9)
);
defparam \sin_twid_1_0_16_0_.m9 .INIT=16'h1CDC;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m134  (
	.A(m134_0),
	.B(m68_0),
	.C(m134_2),
	.D(m134_1),
	.Y(i3_mux_4)
);
defparam \sin_twid_1_0_16_0_.m134 .INIT=16'hFFFE;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.N_95_i  (
	.A(m93),
	.B(twiddle_index[4]),
	.Y(N_95_i)
);
defparam \sin_twid_1_0_16_0_.N_95_i .INIT=4'h7;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m74  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m72),
	.Y(m74)
);
defparam \sin_twid_1_0_16_0_.m74 .INIT=16'h7B48;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m196_3  (
	.A(twiddle_index[4]),
	.B(m41),
	.C(twiddle_index[0]),
	.Y(m196_2)
);
defparam \sin_twid_1_0_16_0_.m196_3 .INIT=8'h80;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m196_2  (
	.A(twiddle_index[4]),
	.B(m40),
	.C(twiddle_index[0]),
	.Y(m196_1)
);
defparam \sin_twid_1_0_16_0_.m196_2 .INIT=8'h08;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m223_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m220),
	.Y(m223)
);
defparam \sin_twid_1_0_16_0_.m223_0 .INIT=8'h10;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m423  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m220),
	.Y(N_455_mux)
);
defparam \sin_twid_1_0_16_0_.m423 .INIT=8'h10;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m292  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m255),
	.Y(N_453_mux)
);
defparam \sin_twid_1_0_16_0_.m292 .INIT=8'h10;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m390  (
	.A(m267),
	.B(twiddle_index[4]),
	.Y(m390)
);
defparam \sin_twid_1_0_16_0_.m390 .INIT=4'h2;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.m367  (
	.A(m366),
	.B(twiddle_index[4]),
	.Y(m367)
);
defparam \sin_twid_1_0_16_0_.m367 .INIT=4'h2;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m333  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m306),
	.Y(m333)
);
defparam \sin_twid_1_0_16_0_.m333 .INIT=8'h10;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m309  (
	.A(twiddle_index[4]),
	.B(m27),
	.C(twiddle_index[3]),
	.D(twiddle_index[0]),
	.Y(m309)
);
defparam \sin_twid_1_0_16_0_.m309 .INIT=16'h22A0;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m299  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m3),
	.Y(m299)
);
defparam \sin_twid_1_0_16_0_.m299 .INIT=16'h2301;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m176_3  (
	.A(twiddle_index[4]),
	.B(m175),
	.C(twiddle_index[0]),
	.Y(m176_2)
);
defparam \sin_twid_1_0_16_0_.m176_3 .INIT=8'h80;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m176_2  (
	.A(twiddle_index[4]),
	.B(m175),
	.C(twiddle_index[0]),
	.Y(m176_1)
);
defparam \sin_twid_1_0_16_0_.m176_2 .INIT=8'h08;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m317_3  (
	.A(twiddle_index[8]),
	.B(twiddle_index[7]),
	.C(twiddle_index[6]),
	.D(m314),
	.Y(m317_2)
);
defparam \sin_twid_1_0_16_0_.m317_3 .INIT=16'h0800;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_i  (
	.A(m51),
	.B(m51_0),
	.C(m51_1),
	.D(m51_2),
	.Y(i3_mux_i)
);
defparam \sin_twid_1_0_16_0_.i3_mux_i .INIT=16'h0001;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_1_i  (
	.A(m60),
	.B(m60_0),
	.C(m60_1),
	.D(m60_2),
	.Y(i3_mux_1_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_1_i .INIT=16'h0001;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m405  (
	.A(twiddle_index[4]),
	.B(m366),
	.C(m3),
	.Y(m405)
);
defparam \sin_twid_1_0_16_0_.m405 .INIT=8'hB1;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m399  (
	.A(twiddle_index[4]),
	.B(m239),
	.C(m35),
	.Y(m399)
);
defparam \sin_twid_1_0_16_0_.m399 .INIT=8'hB1;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m271  (
	.A(m220),
	.B(twiddle_index[4]),
	.C(m4),
	.Y(m271)
);
defparam \sin_twid_1_0_16_0_.m271 .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m254  (
	.A(twiddle_index[5]),
	.B(N_448_mux),
	.C(m253),
	.Y(m254)
);
defparam \sin_twid_1_0_16_0_.m254 .INIT=8'hB1;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m244  (
	.A(twiddle_index[4]),
	.B(m228),
	.C(m163),
	.Y(m244)
);
defparam \sin_twid_1_0_16_0_.m244 .INIT=8'hB1;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m230  (
	.A(twiddle_index[4]),
	.B(m229),
	.C(m228),
	.Y(m230)
);
defparam \sin_twid_1_0_16_0_.m230 .INIT=8'h8D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m164  (
	.A(m163),
	.B(twiddle_index[4]),
	.C(m6),
	.Y(m164)
);
defparam \sin_twid_1_0_16_0_.m164 .INIT=8'hD1;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m361  (
	.A(m196_2),
	.B(m196_1),
	.C(m361_0),
	.D(m60_1),
	.Y(m361)
);
defparam \sin_twid_1_0_16_0_.m361 .INIT=16'hFFFE;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_220_i  (
	.A(twiddle_index[5]),
	.B(twiddle_index[3]),
	.C(twiddle_index[4]),
	.D(m3),
	.Y(N_220_i)
);
defparam \sin_twid_1_0_16_0_.N_220_i .INIT=16'h57F7;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_234_i  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m24),
	.D(m95),
	.Y(N_234_i)
);
defparam \sin_twid_1_0_16_0_.N_234_i .INIT=16'hA695;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_428_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m7),
	.D(m27),
	.Y(N_428_i)
);
defparam \sin_twid_1_0_16_0_.N_428_i .INIT=16'hF7B3;
// @16:215
  CFG2 \sin_twid_1_0_16_0_.N_421_i  (
	.A(m4),
	.B(twiddle_index[4]),
	.Y(N_421_i_0)
);
defparam \sin_twid_1_0_16_0_.N_421_i .INIT=4'h9;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m372  (
	.A(m189),
	.B(twiddle_index[4]),
	.C(m181),
	.Y(m372)
);
defparam \sin_twid_1_0_16_0_.m372 .INIT=8'hD1;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m298  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m296),
	.D(m263),
	.Y(m298)
);
defparam \sin_twid_1_0_16_0_.m298 .INIT=16'h4C08;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_377_i  (
	.A(twiddle_index[4]),
	.B(m197),
	.C(m178),
	.Y(N_377_i)
);
defparam \sin_twid_1_0_16_0_.N_377_i .INIT=8'h27;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_291_i  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m284),
	.D(m1),
	.Y(N_291_i)
);
defparam \sin_twid_1_0_16_0_.N_291_i .INIT=16'hD9C8;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_352_i  (
	.A(m350),
	.B(twiddle_index[4]),
	.C(m349_2),
	.Y(N_352_i)
);
defparam \sin_twid_1_0_16_0_.N_352_i .INIT=8'h74;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_209_i  (
	.A(m207),
	.B(twiddle_index[4]),
	.C(m35),
	.Y(N_209_i_0)
);
defparam \sin_twid_1_0_16_0_.N_209_i .INIT=8'h2E;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_65_i  (
	.A(m63),
	.B(twiddle_index[4]),
	.C(m42),
	.Y(N_65_i)
);
defparam \sin_twid_1_0_16_0_.N_65_i .INIT=8'h2E;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m408  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m255),
	.D(m220),
	.Y(m408)
);
defparam \sin_twid_1_0_16_0_.m408 .INIT=16'h4051;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m312  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(m311),
	.D(m220),
	.Y(m312)
);
defparam \sin_twid_1_0_16_0_.m312 .INIT=16'hC0E2;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m300  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m263),
	.D(m4),
	.Y(m300)
);
defparam \sin_twid_1_0_16_0_.m300 .INIT=16'h7250;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m257  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(m255),
	.D(m1),
	.Y(m257)
);
defparam \sin_twid_1_0_16_0_.m257 .INIT=16'h0123;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m441_2  (
	.A(twiddle_index[7]),
	.B(twiddle_index[6]),
	.C(twiddle_index[5]),
	.D(m299),
	.Y(m441_1)
);
defparam \sin_twid_1_0_16_0_.m441_2 .INIT=16'h0200;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m326_2  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(twiddle_index[4]),
	.D(m220),
	.Y(m326_1)
);
defparam \sin_twid_1_0_16_0_.m326_2 .INIT=16'h2202;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m323_3  (
	.A(twiddle_index[7]),
	.B(twiddle_index[6]),
	.C(twiddle_index[5]),
	.D(m309),
	.Y(m323_2)
);
defparam \sin_twid_1_0_16_0_.m323_3 .INIT=16'h0008;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_40_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m36),
	.D(m37),
	.Y(N_40_i_0)
);
defparam \sin_twid_1_0_16_0_.N_40_i .INIT=16'h8B47;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m406  (
	.A(twiddle_index[5]),
	.B(m405),
	.C(m404),
	.Y(m406)
);
defparam \sin_twid_1_0_16_0_.m406 .INIT=8'h8D;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m286  (
	.A(m285),
	.B(twiddle_index[5]),
	.C(m271),
	.Y(m286)
);
defparam \sin_twid_1_0_16_0_.m286 .INIT=8'h8B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.N_460_mux_i  (
	.A(twiddle_index[8]),
	.B(twiddle_index[7]),
	.C(twiddle_index[6]),
	.D(m333),
	.Y(N_460_mux_i)
);
defparam \sin_twid_1_0_16_0_.N_460_mux_i .INIT=16'hA8AA;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m332  (
	.A(twiddle_index[7]),
	.B(twiddle_index[6]),
	.C(twiddle_index[5]),
	.D(m299),
	.Y(N_458_mux)
);
defparam \sin_twid_1_0_16_0_.m332 .INIT=16'h7757;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m334  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m333),
	.D(m309),
	.Y(m334)
);
defparam \sin_twid_1_0_16_0_.m334 .INIT=16'h0527;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_249_i  (
	.A(twiddle_index[5]),
	.B(m247_1_0_wmux_0_Y),
	.C(m244),
	.Y(N_249_i_0)
);
defparam \sin_twid_1_0_16_0_.N_249_i .INIT=8'h72;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m313  (
	.A(m312),
	.B(twiddle_index[6]),
	.C(m308),
	.Y(m313)
);
defparam \sin_twid_1_0_16_0_.m313 .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m304  (
	.A(m303),
	.B(twiddle_index[6]),
	.C(m300),
	.Y(m304)
);
defparam \sin_twid_1_0_16_0_.m304 .INIT=8'h8B;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.i4_mux_15_i  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(i5_mux_5),
	.D(m3),
	.Y(i4_mux_15_i)
);
defparam \sin_twid_1_0_16_0_.i4_mux_15_i .INIT=16'h1B4E;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.N_403_i  (
	.A(m401),
	.B(twiddle_index[5]),
	.C(m399),
	.Y(N_403_i_0)
);
defparam \sin_twid_1_0_16_0_.N_403_i .INIT=8'h74;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m277  (
	.A(twiddle_index[6]),
	.B(i4_mux_13),
	.C(m272),
	.Y(m277)
);
defparam \sin_twid_1_0_16_0_.m277 .INIT=8'hD8;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m442  (
	.A(m441),
	.B(twiddle_index[8]),
	.C(m323),
	.Y(m442)
);
defparam \sin_twid_1_0_16_0_.m442 .INIT=8'hD1;
// @16:215
  CFG4 \sin_twid_1_0_16_0_.m336  (
	.A(twiddle_index[7]),
	.B(twiddle_index[8]),
	.C(N_458_mux),
	.D(m334),
	.Y(m336)
);
defparam \sin_twid_1_0_16_0_.m336 .INIT=16'h7430;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m278  (
	.A(m277),
	.B(twiddle_index[7]),
	.C(m266),
	.Y(m278)
);
defparam \sin_twid_1_0_16_0_.m278 .INIT=8'h8B;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m426  (
	.A(twiddle_index[8]),
	.B(m425_2_1_1_wmux_0_Y),
	.C(m278),
	.Y(m426)
);
defparam \sin_twid_1_0_16_0_.m426 .INIT=8'hB1;
// @16:215
  CFG3 \sin_twid_1_0_16_0_.m295  (
	.A(twiddle_index[8]),
	.B(m294_1_0_wmux_0_Y),
	.C(m278),
	.Y(m295)
);
defparam \sin_twid_1_0_16_0_.m295 .INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Twiddle_table */

module HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 (
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag,
  bf0_imag_b_in,
  bf0_real_b_in,
  temp_real_0,
  temp_real_1,
  temp_real_2,
  temp_real_3,
  temp_real_4,
  temp_real_5,
  temp_real_6,
  temp_real_7,
  temp_real_8,
  temp_real_9,
  temp_real_10,
  temp_real_11,
  temp_real_12,
  temp_real_13,
  temp_real_14,
  temp_real_15,
  temp_real_16,
  temp_real_34
)
;
input [8:0] bf0_twiddle_cos_real ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
output temp_real_0 ;
output temp_real_1 ;
output temp_real_2 ;
output temp_real_3 ;
output temp_real_4 ;
output temp_real_5 ;
output temp_real_6 ;
output temp_real_7 ;
output temp_real_8 ;
output temp_real_9 ;
output temp_real_10 ;
output temp_real_11 ;
output temp_real_12 ;
output temp_real_13 ;
output temp_real_14 ;
output temp_real_15 ;
output temp_real_16 ;
output temp_real_34 ;
wire temp_real_0 ;
wire temp_real_1 ;
wire temp_real_2 ;
wire temp_real_3 ;
wire temp_real_4 ;
wire temp_real_5 ;
wire temp_real_6 ;
wire temp_real_7 ;
wire temp_real_8 ;
wire temp_real_9 ;
wire temp_real_10 ;
wire temp_real_11 ;
wire temp_real_12 ;
wire temp_real_13 ;
wire temp_real_14 ;
wire temp_real_15 ;
wire temp_real_16 ;
wire temp_real_34 ;
wire [43:0] CDOUT;
wire [8:0] U0_P;
wire [33:17] P;
wire U0_OVFL_CARRYOUT ;
wire GND ;
wire VCC ;
// @15:103
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT),
	.P({temp_real_34, P[33:17], temp_real_16, temp_real_15, temp_real_14, temp_real_13, temp_real_12, temp_real_11, temp_real_10, temp_real_9, temp_real_8, temp_real_7, temp_real_6, temp_real_5, temp_real_4, temp_real_3, temp_real_2, temp_real_1, temp_real_0, U0_P[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({bf0_imag_b_in[8:0], bf0_real_b_in[8:0]}),
	.B({bf0_twiddle_cos_real[8:0], GND, bf0_twiddle_sin_imag[7:0]}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 */

module HARD_MULT_ADDSUB_C0_1 (
  temp_real_0,
  temp_real_1,
  temp_real_2,
  temp_real_3,
  temp_real_4,
  temp_real_5,
  temp_real_6,
  temp_real_7,
  temp_real_8,
  temp_real_9,
  temp_real_10,
  temp_real_11,
  temp_real_12,
  temp_real_13,
  temp_real_14,
  temp_real_15,
  temp_real_16,
  temp_real_34,
  bf0_real_b_in,
  bf0_imag_b_in,
  bf0_twiddle_sin_imag,
  bf0_twiddle_cos_real
)
;
output temp_real_0 ;
output temp_real_1 ;
output temp_real_2 ;
output temp_real_3 ;
output temp_real_4 ;
output temp_real_5 ;
output temp_real_6 ;
output temp_real_7 ;
output temp_real_8 ;
output temp_real_9 ;
output temp_real_10 ;
output temp_real_11 ;
output temp_real_12 ;
output temp_real_13 ;
output temp_real_14 ;
output temp_real_15 ;
output temp_real_16 ;
output temp_real_34 ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_imag_b_in ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_twiddle_cos_real ;
wire temp_real_0 ;
wire temp_real_1 ;
wire temp_real_2 ;
wire temp_real_3 ;
wire temp_real_4 ;
wire temp_real_5 ;
wire temp_real_6 ;
wire temp_real_7 ;
wire temp_real_8 ;
wire temp_real_9 ;
wire temp_real_10 ;
wire temp_real_11 ;
wire temp_real_12 ;
wire temp_real_13 ;
wire temp_real_14 ;
wire temp_real_15 ;
wire temp_real_16 ;
wire temp_real_34 ;
wire GND ;
wire VCC ;
// @28:83
  HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 HARD_MULT_ADDSUB_C0_0 (
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.temp_real_0(temp_real_0),
	.temp_real_1(temp_real_1),
	.temp_real_2(temp_real_2),
	.temp_real_3(temp_real_3),
	.temp_real_4(temp_real_4),
	.temp_real_5(temp_real_5),
	.temp_real_6(temp_real_6),
	.temp_real_7(temp_real_7),
	.temp_real_8(temp_real_8),
	.temp_real_9(temp_real_9),
	.temp_real_10(temp_real_10),
	.temp_real_11(temp_real_11),
	.temp_real_12(temp_real_12),
	.temp_real_13(temp_real_13),
	.temp_real_14(temp_real_14),
	.temp_real_15(temp_real_15),
	.temp_real_16(temp_real_16),
	.temp_real_34(temp_real_34)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_1 */

module HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 (
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag_1comp,
  bf0_real_b_in,
  bf0_imag_b_in,
  temp_imag_0,
  temp_imag_1,
  temp_imag_2,
  temp_imag_3,
  temp_imag_4,
  temp_imag_5,
  temp_imag_6,
  temp_imag_7,
  temp_imag_8,
  temp_imag_9,
  temp_imag_10,
  temp_imag_11,
  temp_imag_12,
  temp_imag_13,
  temp_imag_14,
  temp_imag_15,
  temp_imag_16,
  temp_imag_34
)
;
input [8:0] bf0_twiddle_cos_real ;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_imag_b_in ;
output temp_imag_0 ;
output temp_imag_1 ;
output temp_imag_2 ;
output temp_imag_3 ;
output temp_imag_4 ;
output temp_imag_5 ;
output temp_imag_6 ;
output temp_imag_7 ;
output temp_imag_8 ;
output temp_imag_9 ;
output temp_imag_10 ;
output temp_imag_11 ;
output temp_imag_12 ;
output temp_imag_13 ;
output temp_imag_14 ;
output temp_imag_15 ;
output temp_imag_16 ;
output temp_imag_34 ;
wire temp_imag_0 ;
wire temp_imag_1 ;
wire temp_imag_2 ;
wire temp_imag_3 ;
wire temp_imag_4 ;
wire temp_imag_5 ;
wire temp_imag_6 ;
wire temp_imag_7 ;
wire temp_imag_8 ;
wire temp_imag_9 ;
wire temp_imag_10 ;
wire temp_imag_11 ;
wire temp_imag_12 ;
wire temp_imag_13 ;
wire temp_imag_14 ;
wire temp_imag_15 ;
wire temp_imag_16 ;
wire temp_imag_34 ;
wire [43:0] CDOUT;
wire [8:0] U0_P_0;
wire [33:17] P;
wire U0_OVFL_CARRYOUT_0 ;
wire GND ;
wire VCC ;
// @15:103
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT_0),
	.P({temp_imag_34, P[33:17], temp_imag_16, temp_imag_15, temp_imag_14, temp_imag_13, temp_imag_12, temp_imag_11, temp_imag_10, temp_imag_9, temp_imag_8, temp_imag_7, temp_imag_6, temp_imag_5, temp_imag_4, temp_imag_3, temp_imag_2, temp_imag_1, temp_imag_0, U0_P_0[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({bf0_real_b_in[8:0], bf0_imag_b_in[8:0]}),
	.B({bf0_twiddle_cos_real[8:0], bf0_twiddle_sin_imag_1comp[8:0]}),
	.C({bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8:0], GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 */

module HARD_MULT_ADDSUB_C0_0 (
  temp_imag_0,
  temp_imag_1,
  temp_imag_2,
  temp_imag_3,
  temp_imag_4,
  temp_imag_5,
  temp_imag_6,
  temp_imag_7,
  temp_imag_8,
  temp_imag_9,
  temp_imag_10,
  temp_imag_11,
  temp_imag_12,
  temp_imag_13,
  temp_imag_14,
  temp_imag_15,
  temp_imag_16,
  temp_imag_34,
  bf0_imag_b_in,
  bf0_real_b_in,
  bf0_twiddle_sin_imag_1comp,
  bf0_twiddle_cos_real
)
;
output temp_imag_0 ;
output temp_imag_1 ;
output temp_imag_2 ;
output temp_imag_3 ;
output temp_imag_4 ;
output temp_imag_5 ;
output temp_imag_6 ;
output temp_imag_7 ;
output temp_imag_8 ;
output temp_imag_9 ;
output temp_imag_10 ;
output temp_imag_11 ;
output temp_imag_12 ;
output temp_imag_13 ;
output temp_imag_14 ;
output temp_imag_15 ;
output temp_imag_16 ;
output temp_imag_34 ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_twiddle_cos_real ;
wire temp_imag_0 ;
wire temp_imag_1 ;
wire temp_imag_2 ;
wire temp_imag_3 ;
wire temp_imag_4 ;
wire temp_imag_5 ;
wire temp_imag_6 ;
wire temp_imag_7 ;
wire temp_imag_8 ;
wire temp_imag_9 ;
wire temp_imag_10 ;
wire temp_imag_11 ;
wire temp_imag_12 ;
wire temp_imag_13 ;
wire temp_imag_14 ;
wire temp_imag_15 ;
wire temp_imag_16 ;
wire temp_imag_34 ;
wire GND ;
wire VCC ;
// @28:83
  HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 HARD_MULT_ADDSUB_C0_0 (
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.temp_imag_0(temp_imag_0),
	.temp_imag_1(temp_imag_1),
	.temp_imag_2(temp_imag_2),
	.temp_imag_3(temp_imag_3),
	.temp_imag_4(temp_imag_4),
	.temp_imag_5(temp_imag_5),
	.temp_imag_6(temp_imag_6),
	.temp_imag_7(temp_imag_7),
	.temp_imag_8(temp_imag_8),
	.temp_imag_9(temp_imag_9),
	.temp_imag_10(temp_imag_10),
	.temp_imag_11(temp_imag_11),
	.temp_imag_12(temp_imag_12),
	.temp_imag_13(temp_imag_13),
	.temp_imag_14(temp_imag_14),
	.temp_imag_15(temp_imag_15),
	.temp_imag_16(temp_imag_16),
	.temp_imag_34(temp_imag_34)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_0 */

module FFT_Butterfly_HW_MATHDSP (
  bf0_twiddle_sin_imag_1comp,
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag,
  bf0_imag_b_in,
  bf0_real_b_in,
  sampleB_adr_pipe_1,
  bf0_adr_b_out,
  bf0_adr_a_out,
  sampleA_adr_pipe_1,
  tf_comp_ram_dat_w_0_0,
  tf_comp_ram_dat_w_0_1,
  bf0_real_a_in,
  bf0_imag_a_in,
  bf0_overflow,
  bf0_calc_done,
  bf0_do_calc,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_twiddle_cos_real ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
input [9:0] sampleB_adr_pipe_1 ;
output [9:0] bf0_adr_b_out ;
output [9:0] bf0_adr_a_out ;
input [9:0] sampleA_adr_pipe_1 ;
output [17:0] tf_comp_ram_dat_w_0_0 ;
output [17:0] tf_comp_ram_dat_w_0_1 ;
input [8:0] bf0_real_a_in ;
input [8:0] bf0_imag_a_in ;
output bf0_overflow ;
output bf0_calc_done ;
input bf0_do_calc ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire bf0_overflow ;
wire bf0_calc_done ;
wire bf0_do_calc ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [8:1] imag_a_pipe_1;
wire [8:0] imag_a_pipe_0;
wire [8:0] real_a_pipe_0;
wire [8:1] real_a_pipe_1;
wire [17:0] temp_real_slice;
wire [34:0] temp_real;
wire [17:0] temp_imag_slice;
wire [34:0] temp_imag;
wire [9:1] temp_imag_trunc_rnd;
wire [10:1] real_b_out_sum_slice;
wire [10:1] real_b_out_sum_Z;
wire [10:1] imag_b_out_sum_slice;
wire [10:1] imag_b_out_sum_Z;
wire [10:0] imag_a_out_sum_slice;
wire [10:0] real_a_out_sum_slice;
wire [9:1] temp_real_trunc_rnd;
wire [9:0] adr_a_pipe_2;
wire [9:0] adr_a_pipe_1;
wire [9:0] adr_a_pipe_0;
wire [2:0] do_calc_pipe;
wire [9:0] adr_b_pipe_1;
wire [9:0] adr_b_pipe_0;
wire [9:0] adr_b_pipe_2;
wire VCC ;
wire GND ;
wire real_b_out_sum ;
wire imag_b_out_sum ;
wire un2_temp_imag_rnd_slice_bias_cry_15_S ;
wire un2_temp_imag_rnd_slice_bias_cry_16_S ;
wire un2_temp_imag_rnd_slice_bias_s_17_S ;
wire un5_imag_a_out_sum ;
wire un2_temp_imag_rnd_slice_bias_cry_8_S ;
wire un2_temp_imag_rnd_slice_bias_cry_9_S ;
wire un2_temp_imag_rnd_slice_bias_cry_10_S ;
wire un2_temp_imag_rnd_slice_bias_cry_11_S ;
wire un2_temp_imag_rnd_slice_bias_cry_12_S ;
wire un2_temp_imag_rnd_slice_bias_cry_13_S ;
wire un2_temp_imag_rnd_slice_bias_cry_14_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_S ;
wire un5_imag_a_out_sum_cry_7_S ;
wire un5_imag_a_out_sum_cry_8_S ;
wire un5_imag_a_out_sum_cry_9_S ;
wire un5_imag_a_out_sum_s_10_S ;
wire un5_real_a_out_sum_cry_0_Y ;
wire un5_real_a_out_sum_cry_1_S ;
wire un5_real_a_out_sum_cry_2_S ;
wire un5_real_a_out_sum_cry_3_S ;
wire un5_real_a_out_sum_cry_4_S ;
wire un5_real_a_out_sum_cry_5_S ;
wire un5_real_a_out_sum_cry_6_S ;
wire un5_real_a_out_sum_cry_7_S ;
wire un5_real_a_out_sum_cry_8_S ;
wire un5_real_a_out_sum_cry_9_S ;
wire un5_real_a_out_sum_s_10_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_S ;
wire un5_imag_a_out_sum_cry_0_Y ;
wire un5_imag_a_out_sum_cry_1_S ;
wire un5_imag_a_out_sum_cry_2_S ;
wire un5_imag_a_out_sum_cry_3_S ;
wire un5_imag_a_out_sum_cry_4_S ;
wire un5_imag_a_out_sum_cry_5_S ;
wire un5_imag_a_out_sum_cry_6_S ;
wire un2_temp_real_rnd_slice_bias_cry_13_S ;
wire un2_temp_real_rnd_slice_bias_cry_14_S ;
wire un2_temp_real_rnd_slice_bias_cry_15_S ;
wire un2_temp_real_rnd_slice_bias_cry_16_S ;
wire un2_temp_real_rnd_slice_bias_s_17_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_S ;
wire un5_real_a_out_sum ;
wire un2_temp_real_rnd_slice_bias_cry_8_S ;
wire un2_temp_real_rnd_slice_bias_cry_9_S ;
wire un2_temp_real_rnd_slice_bias_cry_10_S ;
wire un2_temp_real_rnd_slice_bias_cry_11_S ;
wire un2_temp_real_rnd_slice_bias_cry_12_S ;
wire overflow_sig_2 ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_S ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_Y ;
wire un5_imag_a_out_sum_cry_0_Z ;
wire un5_imag_a_out_sum_cry_0_S ;
wire un5_imag_a_out_sum_cry_1_Z ;
wire un5_imag_a_out_sum_cry_1_Y ;
wire un5_imag_a_out_sum_cry_2_Z ;
wire un5_imag_a_out_sum_cry_2_Y ;
wire un5_imag_a_out_sum_cry_3_Z ;
wire un5_imag_a_out_sum_cry_3_Y ;
wire un5_imag_a_out_sum_cry_4_Z ;
wire un5_imag_a_out_sum_cry_4_Y ;
wire un5_imag_a_out_sum_cry_5_Z ;
wire un5_imag_a_out_sum_cry_5_Y ;
wire un5_imag_a_out_sum_cry_6_Z ;
wire un5_imag_a_out_sum_cry_6_Y ;
wire un5_imag_a_out_sum_cry_7_Z ;
wire un5_imag_a_out_sum_cry_7_Y ;
wire un5_imag_a_out_sum_cry_8_Z ;
wire un5_imag_a_out_sum_cry_8_Y ;
wire un5_imag_a_out_sum_s_10_FCO ;
wire un5_imag_a_out_sum_s_10_Y ;
wire un5_imag_a_out_sum_cry_9_Z ;
wire un5_imag_a_out_sum_cry_9_Y ;
wire un5_real_a_out_sum_cry_0_Z ;
wire un5_real_a_out_sum_cry_0_S ;
wire un5_real_a_out_sum_cry_1_Z ;
wire un5_real_a_out_sum_cry_1_Y ;
wire un5_real_a_out_sum_cry_2_Z ;
wire un5_real_a_out_sum_cry_2_Y ;
wire un5_real_a_out_sum_cry_3_Z ;
wire un5_real_a_out_sum_cry_3_Y ;
wire un5_real_a_out_sum_cry_4_Z ;
wire un5_real_a_out_sum_cry_4_Y ;
wire un5_real_a_out_sum_cry_5_Z ;
wire un5_real_a_out_sum_cry_5_Y ;
wire un5_real_a_out_sum_cry_6_Z ;
wire un5_real_a_out_sum_cry_6_Y ;
wire un5_real_a_out_sum_cry_7_Z ;
wire un5_real_a_out_sum_cry_7_Y ;
wire un5_real_a_out_sum_cry_8_Z ;
wire un5_real_a_out_sum_cry_8_Y ;
wire un5_real_a_out_sum_s_10_FCO ;
wire un5_real_a_out_sum_s_10_Y ;
wire un5_real_a_out_sum_cry_9_Z ;
wire un5_real_a_out_sum_cry_9_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_S ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_Y ;
wire un2_temp_real_rnd_slice_bias_cry_0_Z ;
wire un2_temp_real_rnd_slice_bias_cry_0_S ;
wire un2_temp_real_rnd_slice_bias_cry_0_Y ;
wire un2_temp_real_rnd_slice_bias_cry_1_Z ;
wire un2_temp_real_rnd_slice_bias_cry_1_S ;
wire un2_temp_real_rnd_slice_bias_cry_1_Y ;
wire un2_temp_real_rnd_slice_bias_cry_2_Z ;
wire un2_temp_real_rnd_slice_bias_cry_2_S ;
wire un2_temp_real_rnd_slice_bias_cry_2_Y ;
wire un2_temp_real_rnd_slice_bias_cry_3_Z ;
wire un2_temp_real_rnd_slice_bias_cry_3_S ;
wire un2_temp_real_rnd_slice_bias_cry_3_Y ;
wire un2_temp_real_rnd_slice_bias_cry_4_Z ;
wire un2_temp_real_rnd_slice_bias_cry_4_S ;
wire un2_temp_real_rnd_slice_bias_cry_4_Y ;
wire un2_temp_real_rnd_slice_bias_cry_5_Z ;
wire un2_temp_real_rnd_slice_bias_cry_5_S ;
wire un2_temp_real_rnd_slice_bias_cry_5_Y ;
wire un2_temp_real_rnd_slice_bias_cry_6_Z ;
wire un2_temp_real_rnd_slice_bias_cry_6_S ;
wire un2_temp_real_rnd_slice_bias_cry_6_Y ;
wire un2_temp_real_rnd_slice_bias_cry_7_Z ;
wire un2_temp_real_rnd_slice_bias_cry_7_S ;
wire un2_temp_real_rnd_slice_bias_cry_7_Y ;
wire un2_temp_real_rnd_slice_bias_cry_8_Z ;
wire un2_temp_real_rnd_slice_bias_cry_8_Y ;
wire un2_temp_real_rnd_slice_bias_cry_9_Z ;
wire un2_temp_real_rnd_slice_bias_cry_9_Y ;
wire un2_temp_real_rnd_slice_bias_cry_10_Z ;
wire un2_temp_real_rnd_slice_bias_cry_10_Y ;
wire un2_temp_real_rnd_slice_bias_cry_11_Z ;
wire un2_temp_real_rnd_slice_bias_cry_11_Y ;
wire un2_temp_real_rnd_slice_bias_cry_12_Z ;
wire un2_temp_real_rnd_slice_bias_cry_12_Y ;
wire un2_temp_real_rnd_slice_bias_cry_13_Z ;
wire un2_temp_real_rnd_slice_bias_cry_13_Y ;
wire un2_temp_real_rnd_slice_bias_cry_14_Z ;
wire un2_temp_real_rnd_slice_bias_cry_14_Y ;
wire un2_temp_real_rnd_slice_bias_cry_15_Z ;
wire un2_temp_real_rnd_slice_bias_cry_15_Y ;
wire un2_temp_real_rnd_slice_bias_s_17_FCO ;
wire un2_temp_real_rnd_slice_bias_s_17_Y ;
wire un2_temp_real_rnd_slice_bias_cry_16_Z ;
wire un2_temp_real_rnd_slice_bias_cry_16_Y ;
wire imag_b_out_sum_cry_0_Z ;
wire imag_b_out_sum_cry_0_S ;
wire imag_b_out_sum_cry_0_Y ;
wire imag_b_out_sum_cry_1_Z ;
wire imag_b_out_sum_cry_1_Y ;
wire imag_b_out_sum_cry_2_Z ;
wire imag_b_out_sum_cry_2_Y ;
wire imag_b_out_sum_cry_3_Z ;
wire imag_b_out_sum_cry_3_Y ;
wire imag_b_out_sum_cry_4_Z ;
wire imag_b_out_sum_cry_4_Y ;
wire imag_b_out_sum_cry_5_Z ;
wire imag_b_out_sum_cry_5_Y ;
wire imag_b_out_sum_cry_6_Z ;
wire imag_b_out_sum_cry_6_Y ;
wire imag_b_out_sum_cry_7_Z ;
wire imag_b_out_sum_cry_7_Y ;
wire imag_b_out_sum_cry_8_Z ;
wire imag_b_out_sum_cry_8_Y ;
wire imag_b_out_sum_s_10_FCO ;
wire imag_b_out_sum_s_10_Y ;
wire imag_b_out_sum_cry_9_Z ;
wire imag_b_out_sum_cry_9_Y ;
wire real_b_out_sum_cry_0_Z ;
wire real_b_out_sum_cry_0_S ;
wire real_b_out_sum_cry_0_Y ;
wire real_b_out_sum_cry_1_Z ;
wire real_b_out_sum_cry_1_Y ;
wire real_b_out_sum_cry_2_Z ;
wire real_b_out_sum_cry_2_Y ;
wire real_b_out_sum_cry_3_Z ;
wire real_b_out_sum_cry_3_Y ;
wire real_b_out_sum_cry_4_Z ;
wire real_b_out_sum_cry_4_Y ;
wire real_b_out_sum_cry_5_Z ;
wire real_b_out_sum_cry_5_Y ;
wire real_b_out_sum_cry_6_Z ;
wire real_b_out_sum_cry_6_Y ;
wire real_b_out_sum_cry_7_Z ;
wire real_b_out_sum_cry_7_Y ;
wire real_b_out_sum_cry_8_Z ;
wire real_b_out_sum_cry_8_Y ;
wire real_b_out_sum_s_10_FCO ;
wire real_b_out_sum_s_10_Y ;
wire real_b_out_sum_cry_9_Z ;
wire real_b_out_sum_cry_9_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_0_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_0_S ;
wire un2_temp_imag_rnd_slice_bias_cry_0_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_1_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_1_S ;
wire un2_temp_imag_rnd_slice_bias_cry_1_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_2_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_2_S ;
wire un2_temp_imag_rnd_slice_bias_cry_2_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_3_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_3_S ;
wire un2_temp_imag_rnd_slice_bias_cry_3_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_4_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_4_S ;
wire un2_temp_imag_rnd_slice_bias_cry_4_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_5_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_5_S ;
wire un2_temp_imag_rnd_slice_bias_cry_5_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_6_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_6_S ;
wire un2_temp_imag_rnd_slice_bias_cry_6_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_7_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_7_S ;
wire un2_temp_imag_rnd_slice_bias_cry_7_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_8_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_8_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_9_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_9_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_10_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_10_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_11_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_11_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_12_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_12_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_13_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_13_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_14_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_14_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_15_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_15_Y ;
wire un2_temp_imag_rnd_slice_bias_s_17_FCO ;
wire un2_temp_imag_rnd_slice_bias_s_17_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_16_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_16_Y ;
wire un9_overflow_sig ;
wire overflow_sig_2_0 ;
// @29:296
  SLE \imag_a_pipe_1[3]  (
	.Q(imag_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \imag_a_pipe_1[4]  (
	.Q(imag_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \imag_a_pipe_1[5]  (
	.Q(imag_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \imag_a_pipe_1[6]  (
	.Q(imag_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \imag_a_pipe_1[7]  (
	.Q(imag_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \imag_a_pipe_1[8]  (
	.Q(imag_a_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[0]  (
	.Q(real_b_out_sum),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[1]  (
	.Q(real_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[2]  (
	.Q(real_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[3]  (
	.Q(real_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[4]  (
	.Q(real_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[5]  (
	.Q(real_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[6]  (
	.Q(real_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[7]  (
	.Q(real_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \real_a_pipe_1[8]  (
	.Q(real_a_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[6]  (
	.Q(temp_real_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[7]  (
	.Q(temp_real_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[8]  (
	.Q(temp_real_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[9]  (
	.Q(temp_real_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[10]  (
	.Q(temp_real_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[11]  (
	.Q(temp_real_slice[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[12]  (
	.Q(temp_real_slice[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[13]  (
	.Q(temp_real_slice[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[14]  (
	.Q(temp_real_slice[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[15]  (
	.Q(temp_real_slice[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[16]  (
	.Q(temp_real_slice[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[17]  (
	.Q(temp_real_slice[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[34]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \imag_a_pipe_1[0]  (
	.Q(imag_b_out_sum),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \imag_a_pipe_1[1]  (
	.Q(imag_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \imag_a_pipe_1[2]  (
	.Q(imag_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[9]  (
	.Q(temp_imag_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[10]  (
	.Q(temp_imag_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[11]  (
	.Q(temp_imag_slice[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[12]  (
	.Q(temp_imag_slice[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[13]  (
	.Q(temp_imag_slice[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[14]  (
	.Q(temp_imag_slice[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[15]  (
	.Q(temp_imag_slice[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[16]  (
	.Q(temp_imag_slice[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[17]  (
	.Q(temp_imag_slice[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[34]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[0]  (
	.Q(temp_real_slice[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[1]  (
	.Q(temp_real_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[2]  (
	.Q(temp_real_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[3]  (
	.Q(temp_real_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[4]  (
	.Q(temp_real_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_real_slice[5]  (
	.Q(temp_real_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[3]  (
	.Q(real_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[4]  (
	.Q(real_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[5]  (
	.Q(real_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[6]  (
	.Q(real_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[7]  (
	.Q(real_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[8]  (
	.Q(real_a_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[0]  (
	.Q(temp_imag_slice[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[1]  (
	.Q(temp_imag_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[2]  (
	.Q(temp_imag_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[3]  (
	.Q(temp_imag_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[4]  (
	.Q(temp_imag_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[5]  (
	.Q(temp_imag_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[6]  (
	.Q(temp_imag_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[7]  (
	.Q(temp_imag_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \temp_imag_slice[8]  (
	.Q(temp_imag_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[7]  (
	.Q(temp_imag_trunc_rnd[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[8]  (
	.Q(temp_imag_trunc_rnd[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[9]  (
	.Q(temp_imag_trunc_rnd[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_s_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[0]  (
	.Q(imag_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[1]  (
	.Q(imag_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[2]  (
	.Q(imag_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[3]  (
	.Q(imag_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[4]  (
	.Q(imag_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[5]  (
	.Q(imag_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[6]  (
	.Q(imag_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[7]  (
	.Q(imag_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \imag_a_pipe_0[8]  (
	.Q(imag_a_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[0]  (
	.Q(real_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[1]  (
	.Q(real_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:263
  SLE \real_a_pipe_0[2]  (
	.Q(real_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[3]  (
	.Q(real_b_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[4]  (
	.Q(real_b_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[5]  (
	.Q(real_b_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[6]  (
	.Q(real_b_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[7]  (
	.Q(real_b_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[8]  (
	.Q(real_b_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[9]  (
	.Q(real_b_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[10]  (
	.Q(real_b_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[0]  (
	.Q(un5_imag_a_out_sum),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[1]  (
	.Q(temp_imag_trunc_rnd[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[2]  (
	.Q(temp_imag_trunc_rnd[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[3]  (
	.Q(temp_imag_trunc_rnd[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[4]  (
	.Q(temp_imag_trunc_rnd[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[5]  (
	.Q(temp_imag_trunc_rnd[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_imag_trunc_rnd[6]  (
	.Q(temp_imag_trunc_rnd[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[1]  (
	.Q(imag_b_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[2]  (
	.Q(imag_b_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[3]  (
	.Q(imag_b_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[4]  (
	.Q(imag_b_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[5]  (
	.Q(imag_b_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[6]  (
	.Q(imag_b_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[7]  (
	.Q(imag_b_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[8]  (
	.Q(imag_b_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[9]  (
	.Q(imag_b_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_b_out_sum_slice[10]  (
	.Q(imag_b_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[1]  (
	.Q(real_b_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_b_out_sum_slice[2]  (
	.Q(real_b_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_1[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_1[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_1[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_1[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_1[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_1[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_1[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_b_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_1[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_b_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[7]  (
	.Q(imag_a_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[8]  (
	.Q(imag_a_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[9]  (
	.Q(imag_a_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[10]  (
	.Q(imag_a_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[0]  (
	.Q(real_a_out_sum_slice[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[1]  (
	.Q(real_a_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[2]  (
	.Q(real_a_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[3]  (
	.Q(real_a_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[4]  (
	.Q(real_a_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[5]  (
	.Q(real_a_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[6]  (
	.Q(real_a_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[7]  (
	.Q(real_a_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[8]  (
	.Q(real_a_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[9]  (
	.Q(real_a_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \real_a_out_sum_slice[10]  (
	.Q(real_a_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[0]  (
	.Q(imag_a_out_sum_slice[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[1]  (
	.Q(imag_a_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[2]  (
	.Q(imag_a_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[3]  (
	.Q(imag_a_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[4]  (
	.Q(imag_a_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[5]  (
	.Q(imag_a_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:339
  SLE \imag_a_out_sum_slice[6]  (
	.Q(imag_a_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[5]  (
	.Q(temp_real_trunc_rnd[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[6]  (
	.Q(temp_real_trunc_rnd[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[7]  (
	.Q(temp_real_trunc_rnd[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[8]  (
	.Q(temp_real_trunc_rnd[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[9]  (
	.Q(temp_real_trunc_rnd[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_s_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_0[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_0[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_0[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_0[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_0[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_0[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_0[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \imag_a_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_0[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \real_a_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[0]  (
	.Q(un5_real_a_out_sum),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[1]  (
	.Q(temp_real_trunc_rnd[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[2]  (
	.Q(temp_real_trunc_rnd[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[3]  (
	.Q(temp_real_trunc_rnd[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:296
  SLE \temp_real_trunc_rnd[4]  (
	.Q(temp_real_trunc_rnd[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[8]  (
	.Q(adr_a_pipe_2[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[8]  (
	.Q(bf0_adr_a_out[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[9]  (
	.Q(adr_a_pipe_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[9]  (
	.Q(adr_a_pipe_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[9]  (
	.Q(adr_a_pipe_2[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[9]  (
	.Q(bf0_adr_a_out[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \do_calc_pipe[0]  (
	.Q(do_calc_pipe[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_do_calc),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \do_calc_pipe[1]  (
	.Q(do_calc_pipe[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(do_calc_pipe[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \do_calc_pipe[2]  (
	.Q(do_calc_pipe[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(do_calc_pipe[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \do_calc_pipe_0[3]  (
	.Q(bf0_calc_done),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(do_calc_pipe[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[4]  (
	.Q(bf0_adr_a_out[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[5]  (
	.Q(adr_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[5]  (
	.Q(adr_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[5]  (
	.Q(adr_a_pipe_2[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[5]  (
	.Q(bf0_adr_a_out[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[6]  (
	.Q(adr_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[6]  (
	.Q(adr_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[6]  (
	.Q(adr_a_pipe_2[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[6]  (
	.Q(bf0_adr_a_out[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[7]  (
	.Q(adr_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[7]  (
	.Q(adr_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[7]  (
	.Q(adr_a_pipe_2[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[7]  (
	.Q(bf0_adr_a_out[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[8]  (
	.Q(adr_a_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[8]  (
	.Q(adr_a_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[1]  (
	.Q(adr_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[1]  (
	.Q(adr_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[1]  (
	.Q(adr_a_pipe_2[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[1]  (
	.Q(bf0_adr_a_out[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[2]  (
	.Q(adr_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[2]  (
	.Q(adr_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[2]  (
	.Q(adr_a_pipe_2[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[2]  (
	.Q(bf0_adr_a_out[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[3]  (
	.Q(adr_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[3]  (
	.Q(adr_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[3]  (
	.Q(adr_a_pipe_2[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[3]  (
	.Q(bf0_adr_a_out[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[4]  (
	.Q(adr_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[4]  (
	.Q(adr_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[4]  (
	.Q(adr_a_pipe_2[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[7]  (
	.Q(adr_b_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[7]  (
	.Q(adr_b_pipe_2[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[7]  (
	.Q(bf0_adr_b_out[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[8]  (
	.Q(adr_b_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[8]  (
	.Q(adr_b_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[8]  (
	.Q(adr_b_pipe_2[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[8]  (
	.Q(bf0_adr_b_out[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[9]  (
	.Q(adr_b_pipe_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[9]  (
	.Q(adr_b_pipe_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[9]  (
	.Q(adr_b_pipe_2[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[9]  (
	.Q(bf0_adr_b_out[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_0[0]  (
	.Q(adr_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_1[0]  (
	.Q(adr_a_pipe_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_2[0]  (
	.Q(adr_a_pipe_2[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_a_pipe_3[0]  (
	.Q(bf0_adr_a_out[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[3]  (
	.Q(adr_b_pipe_2[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[3]  (
	.Q(bf0_adr_b_out[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[4]  (
	.Q(adr_b_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[4]  (
	.Q(adr_b_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[4]  (
	.Q(adr_b_pipe_2[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[4]  (
	.Q(bf0_adr_b_out[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[5]  (
	.Q(adr_b_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[5]  (
	.Q(adr_b_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[5]  (
	.Q(adr_b_pipe_2[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[5]  (
	.Q(bf0_adr_b_out[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[6]  (
	.Q(adr_b_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[6]  (
	.Q(adr_b_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[6]  (
	.Q(adr_b_pipe_2[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[6]  (
	.Q(bf0_adr_b_out[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[7]  (
	.Q(adr_b_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE overflow_sig (
	.Q(bf0_overflow),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(overflow_sig_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[0]  (
	.Q(adr_b_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[0]  (
	.Q(adr_b_pipe_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[0]  (
	.Q(adr_b_pipe_2[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[0]  (
	.Q(bf0_adr_b_out[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[1]  (
	.Q(adr_b_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[1]  (
	.Q(adr_b_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[1]  (
	.Q(adr_b_pipe_2[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[1]  (
	.Q(bf0_adr_b_out[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[2]  (
	.Q(adr_b_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[2]  (
	.Q(adr_b_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_2[2]  (
	.Q(adr_b_pipe_2[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_3[2]  (
	.Q(bf0_adr_b_out[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_0[3]  (
	.Q(adr_b_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:386
  SLE \adr_b_pipe_1[3]  (
	.Q(adr_b_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Y),
	.B(imag_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(imag_b_out_sum_slice[1])
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Y),
	.B(imag_b_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Y),
	.B(imag_b_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Y),
	.B(imag_b_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Y),
	.B(imag_b_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Y),
	.B(imag_b_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Y),
	.B(imag_b_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Y),
	.B(imag_b_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Y),
	.B(imag_b_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_imag_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_s_10_Y),
	.B(imag_b_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @29:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Y),
	.B(imag_b_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_0_Y),
	.B(real_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(real_b_out_sum_slice[1])
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_1_Y),
	.B(real_b_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_2_Y),
	.B(real_b_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_3_Y),
	.B(real_b_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_4_Y),
	.B(real_b_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_5_Y),
	.B(real_b_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_6_Y),
	.B(real_b_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_7_Y),
	.B(real_b_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_8_Y),
	.B(real_b_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_real_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_s_10_Y),
	.B(real_b_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @29:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_9_Y),
	.B(real_b_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_0 (
	.FCO(un5_imag_a_out_sum_cry_0_Z),
	.S(un5_imag_a_out_sum_cry_0_S),
	.Y(un5_imag_a_out_sum_cry_0_Y),
	.B(un5_imag_a_out_sum),
	.C(GND),
	.D(GND),
	.A(imag_b_out_sum),
	.FCI(GND)
);
defparam un5_imag_a_out_sum_cry_0.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_1 (
	.FCO(un5_imag_a_out_sum_cry_1_Z),
	.S(un5_imag_a_out_sum_cry_1_S),
	.Y(un5_imag_a_out_sum_cry_1_Y),
	.B(temp_imag_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[1]),
	.FCI(un5_imag_a_out_sum_cry_0_Z)
);
defparam un5_imag_a_out_sum_cry_1.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_2 (
	.FCO(un5_imag_a_out_sum_cry_2_Z),
	.S(un5_imag_a_out_sum_cry_2_S),
	.Y(un5_imag_a_out_sum_cry_2_Y),
	.B(temp_imag_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[2]),
	.FCI(un5_imag_a_out_sum_cry_1_Z)
);
defparam un5_imag_a_out_sum_cry_2.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_3 (
	.FCO(un5_imag_a_out_sum_cry_3_Z),
	.S(un5_imag_a_out_sum_cry_3_S),
	.Y(un5_imag_a_out_sum_cry_3_Y),
	.B(temp_imag_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[3]),
	.FCI(un5_imag_a_out_sum_cry_2_Z)
);
defparam un5_imag_a_out_sum_cry_3.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_4 (
	.FCO(un5_imag_a_out_sum_cry_4_Z),
	.S(un5_imag_a_out_sum_cry_4_S),
	.Y(un5_imag_a_out_sum_cry_4_Y),
	.B(temp_imag_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[4]),
	.FCI(un5_imag_a_out_sum_cry_3_Z)
);
defparam un5_imag_a_out_sum_cry_4.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_5 (
	.FCO(un5_imag_a_out_sum_cry_5_Z),
	.S(un5_imag_a_out_sum_cry_5_S),
	.Y(un5_imag_a_out_sum_cry_5_Y),
	.B(temp_imag_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[5]),
	.FCI(un5_imag_a_out_sum_cry_4_Z)
);
defparam un5_imag_a_out_sum_cry_5.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_6 (
	.FCO(un5_imag_a_out_sum_cry_6_Z),
	.S(un5_imag_a_out_sum_cry_6_S),
	.Y(un5_imag_a_out_sum_cry_6_Y),
	.B(temp_imag_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[6]),
	.FCI(un5_imag_a_out_sum_cry_5_Z)
);
defparam un5_imag_a_out_sum_cry_6.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_7 (
	.FCO(un5_imag_a_out_sum_cry_7_Z),
	.S(un5_imag_a_out_sum_cry_7_S),
	.Y(un5_imag_a_out_sum_cry_7_Y),
	.B(temp_imag_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[7]),
	.FCI(un5_imag_a_out_sum_cry_6_Z)
);
defparam un5_imag_a_out_sum_cry_7.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_8 (
	.FCO(un5_imag_a_out_sum_cry_8_Z),
	.S(un5_imag_a_out_sum_cry_8_S),
	.Y(un5_imag_a_out_sum_cry_8_Y),
	.B(temp_imag_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(un5_imag_a_out_sum_cry_7_Z)
);
defparam un5_imag_a_out_sum_cry_8.INIT=20'h555AA;
// @29:325
  ARI1 un5_imag_a_out_sum_s_10 (
	.FCO(un5_imag_a_out_sum_s_10_FCO),
	.S(un5_imag_a_out_sum_s_10_S),
	.Y(un5_imag_a_out_sum_s_10_Y),
	.B(imag_a_pipe_1[8]),
	.C(temp_imag_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(un5_imag_a_out_sum_cry_9_Z)
);
defparam un5_imag_a_out_sum_s_10.INIT=20'h46600;
// @29:325
  ARI1 un5_imag_a_out_sum_cry_9 (
	.FCO(un5_imag_a_out_sum_cry_9_Z),
	.S(un5_imag_a_out_sum_cry_9_S),
	.Y(un5_imag_a_out_sum_cry_9_Y),
	.B(temp_imag_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(un5_imag_a_out_sum_cry_8_Z)
);
defparam un5_imag_a_out_sum_cry_9.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_0 (
	.FCO(un5_real_a_out_sum_cry_0_Z),
	.S(un5_real_a_out_sum_cry_0_S),
	.Y(un5_real_a_out_sum_cry_0_Y),
	.B(un5_real_a_out_sum),
	.C(GND),
	.D(GND),
	.A(real_b_out_sum),
	.FCI(GND)
);
defparam un5_real_a_out_sum_cry_0.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_1 (
	.FCO(un5_real_a_out_sum_cry_1_Z),
	.S(un5_real_a_out_sum_cry_1_S),
	.Y(un5_real_a_out_sum_cry_1_Y),
	.B(temp_real_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[1]),
	.FCI(un5_real_a_out_sum_cry_0_Z)
);
defparam un5_real_a_out_sum_cry_1.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_2 (
	.FCO(un5_real_a_out_sum_cry_2_Z),
	.S(un5_real_a_out_sum_cry_2_S),
	.Y(un5_real_a_out_sum_cry_2_Y),
	.B(temp_real_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[2]),
	.FCI(un5_real_a_out_sum_cry_1_Z)
);
defparam un5_real_a_out_sum_cry_2.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_3 (
	.FCO(un5_real_a_out_sum_cry_3_Z),
	.S(un5_real_a_out_sum_cry_3_S),
	.Y(un5_real_a_out_sum_cry_3_Y),
	.B(temp_real_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[3]),
	.FCI(un5_real_a_out_sum_cry_2_Z)
);
defparam un5_real_a_out_sum_cry_3.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_4 (
	.FCO(un5_real_a_out_sum_cry_4_Z),
	.S(un5_real_a_out_sum_cry_4_S),
	.Y(un5_real_a_out_sum_cry_4_Y),
	.B(temp_real_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[4]),
	.FCI(un5_real_a_out_sum_cry_3_Z)
);
defparam un5_real_a_out_sum_cry_4.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_5 (
	.FCO(un5_real_a_out_sum_cry_5_Z),
	.S(un5_real_a_out_sum_cry_5_S),
	.Y(un5_real_a_out_sum_cry_5_Y),
	.B(temp_real_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[5]),
	.FCI(un5_real_a_out_sum_cry_4_Z)
);
defparam un5_real_a_out_sum_cry_5.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_6 (
	.FCO(un5_real_a_out_sum_cry_6_Z),
	.S(un5_real_a_out_sum_cry_6_S),
	.Y(un5_real_a_out_sum_cry_6_Y),
	.B(temp_real_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[6]),
	.FCI(un5_real_a_out_sum_cry_5_Z)
);
defparam un5_real_a_out_sum_cry_6.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_7 (
	.FCO(un5_real_a_out_sum_cry_7_Z),
	.S(un5_real_a_out_sum_cry_7_S),
	.Y(un5_real_a_out_sum_cry_7_Y),
	.B(temp_real_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[7]),
	.FCI(un5_real_a_out_sum_cry_6_Z)
);
defparam un5_real_a_out_sum_cry_7.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_cry_8 (
	.FCO(un5_real_a_out_sum_cry_8_Z),
	.S(un5_real_a_out_sum_cry_8_S),
	.Y(un5_real_a_out_sum_cry_8_Y),
	.B(temp_real_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(un5_real_a_out_sum_cry_7_Z)
);
defparam un5_real_a_out_sum_cry_8.INIT=20'h555AA;
// @29:324
  ARI1 un5_real_a_out_sum_s_10 (
	.FCO(un5_real_a_out_sum_s_10_FCO),
	.S(un5_real_a_out_sum_s_10_S),
	.Y(un5_real_a_out_sum_s_10_Y),
	.B(real_a_pipe_1[8]),
	.C(temp_real_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(un5_real_a_out_sum_cry_9_Z)
);
defparam un5_real_a_out_sum_s_10.INIT=20'h46600;
// @29:324
  ARI1 un5_real_a_out_sum_cry_9 (
	.FCO(un5_real_a_out_sum_cry_9_Z),
	.S(un5_real_a_out_sum_cry_9_S),
	.Y(un5_real_a_out_sum_cry_9_Y),
	.B(temp_real_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(un5_real_a_out_sum_cry_8_Z)
);
defparam un5_real_a_out_sum_cry_9.INIT=20'h555AA;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Y),
	.B(imag_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(imag_a_out_sum_slice[1])
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Y),
	.B(imag_a_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Y),
	.B(imag_a_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Y),
	.B(imag_a_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Y),
	.B(imag_a_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Y),
	.B(imag_a_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Y),
	.B(imag_a_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Y),
	.B(imag_a_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Y),
	.B(imag_a_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_imag_a_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_s_10_Y),
	.B(imag_a_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @29:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Y),
	.B(imag_a_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_0_Y),
	.B(real_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(real_a_out_sum_slice[1])
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_1_Y),
	.B(real_a_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_2_Y),
	.B(real_a_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_3_Y),
	.B(real_a_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_4_Y),
	.B(real_a_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_5_Y),
	.B(real_a_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_6_Y),
	.B(real_a_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_7_Y),
	.B(real_a_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_8_Y),
	.B(real_a_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_real_a_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_s_10_Y),
	.B(real_a_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @29:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_9_Y),
	.B(real_a_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_0 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_0_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_0_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_0_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[0]),
	.FCI(GND)
);
defparam un2_temp_real_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_1 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_1_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_1_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_1_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[1]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_0_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_2 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_2_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_2_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_2_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[2]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_1_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_3 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_3_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_3_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_3_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[3]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_2_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_4 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_4_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_4_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_4_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[4]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_3_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_5 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_5_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_5_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_5_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[5]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_4_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_6 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_6_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_6_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_6_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[6]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_5_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_7 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_7_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_7_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_7_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[7]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_6_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_7.INIT=20'h5AA55;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_8 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_8_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_8_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_8_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[8]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_7_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_8.INIT=20'h555AA;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_9 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_9_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_9_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_9_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_8_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_10 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_10_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_10_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_10_Y),
	.B(temp_real_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_9_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_11 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_11_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_11_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_11_Y),
	.B(temp_real_slice[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_10_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_12 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_12_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_12_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_12_Y),
	.B(temp_real_slice[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_11_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_13 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_13_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_13_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_13_Y),
	.B(temp_real_slice[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_12_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_14 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_14_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_14_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_14_Y),
	.B(temp_real_slice[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_13_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_15 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_15_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_15_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_15_Y),
	.B(temp_real_slice[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_14_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_15.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_s_17 (
	.FCO(un2_temp_real_rnd_slice_bias_s_17_FCO),
	.S(un2_temp_real_rnd_slice_bias_s_17_S),
	.Y(un2_temp_real_rnd_slice_bias_s_17_Y),
	.B(temp_real_slice[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_16_Z)
);
defparam un2_temp_real_rnd_slice_bias_s_17.INIT=20'h4AA00;
// @29:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_16 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_16_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_16_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_16_Y),
	.B(temp_real_slice[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_15_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_16.INIT=20'h4AA00;
// @29:323
  ARI1 imag_b_out_sum_cry_0 (
	.FCO(imag_b_out_sum_cry_0_Z),
	.S(imag_b_out_sum_cry_0_S),
	.Y(imag_b_out_sum_cry_0_Y),
	.B(un5_imag_a_out_sum),
	.C(GND),
	.D(GND),
	.A(imag_b_out_sum),
	.FCI(VCC)
);
defparam imag_b_out_sum_cry_0.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_cry_1 (
	.FCO(imag_b_out_sum_cry_1_Z),
	.S(imag_b_out_sum_Z[1]),
	.Y(imag_b_out_sum_cry_1_Y),
	.B(temp_imag_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[1]),
	.FCI(imag_b_out_sum_cry_0_Z)
);
defparam imag_b_out_sum_cry_1.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_cry_2 (
	.FCO(imag_b_out_sum_cry_2_Z),
	.S(imag_b_out_sum_Z[2]),
	.Y(imag_b_out_sum_cry_2_Y),
	.B(temp_imag_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[2]),
	.FCI(imag_b_out_sum_cry_1_Z)
);
defparam imag_b_out_sum_cry_2.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_cry_3 (
	.FCO(imag_b_out_sum_cry_3_Z),
	.S(imag_b_out_sum_Z[3]),
	.Y(imag_b_out_sum_cry_3_Y),
	.B(temp_imag_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[3]),
	.FCI(imag_b_out_sum_cry_2_Z)
);
defparam imag_b_out_sum_cry_3.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_cry_4 (
	.FCO(imag_b_out_sum_cry_4_Z),
	.S(imag_b_out_sum_Z[4]),
	.Y(imag_b_out_sum_cry_4_Y),
	.B(temp_imag_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[4]),
	.FCI(imag_b_out_sum_cry_3_Z)
);
defparam imag_b_out_sum_cry_4.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_cry_5 (
	.FCO(imag_b_out_sum_cry_5_Z),
	.S(imag_b_out_sum_Z[5]),
	.Y(imag_b_out_sum_cry_5_Y),
	.B(temp_imag_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[5]),
	.FCI(imag_b_out_sum_cry_4_Z)
);
defparam imag_b_out_sum_cry_5.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_cry_6 (
	.FCO(imag_b_out_sum_cry_6_Z),
	.S(imag_b_out_sum_Z[6]),
	.Y(imag_b_out_sum_cry_6_Y),
	.B(temp_imag_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[6]),
	.FCI(imag_b_out_sum_cry_5_Z)
);
defparam imag_b_out_sum_cry_6.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_cry_7 (
	.FCO(imag_b_out_sum_cry_7_Z),
	.S(imag_b_out_sum_Z[7]),
	.Y(imag_b_out_sum_cry_7_Y),
	.B(temp_imag_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[7]),
	.FCI(imag_b_out_sum_cry_6_Z)
);
defparam imag_b_out_sum_cry_7.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_cry_8 (
	.FCO(imag_b_out_sum_cry_8_Z),
	.S(imag_b_out_sum_Z[8]),
	.Y(imag_b_out_sum_cry_8_Y),
	.B(temp_imag_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(imag_b_out_sum_cry_7_Z)
);
defparam imag_b_out_sum_cry_8.INIT=20'h5AA55;
// @29:323
  ARI1 imag_b_out_sum_s_10 (
	.FCO(imag_b_out_sum_s_10_FCO),
	.S(imag_b_out_sum_Z[10]),
	.Y(imag_b_out_sum_s_10_Y),
	.B(imag_a_pipe_1[8]),
	.C(temp_imag_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(imag_b_out_sum_cry_9_Z)
);
defparam imag_b_out_sum_s_10.INIT=20'h49900;
// @29:323
  ARI1 imag_b_out_sum_cry_9 (
	.FCO(imag_b_out_sum_cry_9_Z),
	.S(imag_b_out_sum_Z[9]),
	.Y(imag_b_out_sum_cry_9_Y),
	.B(temp_imag_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(imag_b_out_sum_cry_8_Z)
);
defparam imag_b_out_sum_cry_9.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_0 (
	.FCO(real_b_out_sum_cry_0_Z),
	.S(real_b_out_sum_cry_0_S),
	.Y(real_b_out_sum_cry_0_Y),
	.B(un5_real_a_out_sum),
	.C(GND),
	.D(GND),
	.A(real_b_out_sum),
	.FCI(VCC)
);
defparam real_b_out_sum_cry_0.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_1 (
	.FCO(real_b_out_sum_cry_1_Z),
	.S(real_b_out_sum_Z[1]),
	.Y(real_b_out_sum_cry_1_Y),
	.B(temp_real_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[1]),
	.FCI(real_b_out_sum_cry_0_Z)
);
defparam real_b_out_sum_cry_1.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_2 (
	.FCO(real_b_out_sum_cry_2_Z),
	.S(real_b_out_sum_Z[2]),
	.Y(real_b_out_sum_cry_2_Y),
	.B(temp_real_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[2]),
	.FCI(real_b_out_sum_cry_1_Z)
);
defparam real_b_out_sum_cry_2.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_3 (
	.FCO(real_b_out_sum_cry_3_Z),
	.S(real_b_out_sum_Z[3]),
	.Y(real_b_out_sum_cry_3_Y),
	.B(temp_real_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[3]),
	.FCI(real_b_out_sum_cry_2_Z)
);
defparam real_b_out_sum_cry_3.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_4 (
	.FCO(real_b_out_sum_cry_4_Z),
	.S(real_b_out_sum_Z[4]),
	.Y(real_b_out_sum_cry_4_Y),
	.B(temp_real_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[4]),
	.FCI(real_b_out_sum_cry_3_Z)
);
defparam real_b_out_sum_cry_4.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_5 (
	.FCO(real_b_out_sum_cry_5_Z),
	.S(real_b_out_sum_Z[5]),
	.Y(real_b_out_sum_cry_5_Y),
	.B(temp_real_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[5]),
	.FCI(real_b_out_sum_cry_4_Z)
);
defparam real_b_out_sum_cry_5.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_6 (
	.FCO(real_b_out_sum_cry_6_Z),
	.S(real_b_out_sum_Z[6]),
	.Y(real_b_out_sum_cry_6_Y),
	.B(temp_real_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[6]),
	.FCI(real_b_out_sum_cry_5_Z)
);
defparam real_b_out_sum_cry_6.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_7 (
	.FCO(real_b_out_sum_cry_7_Z),
	.S(real_b_out_sum_Z[7]),
	.Y(real_b_out_sum_cry_7_Y),
	.B(temp_real_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[7]),
	.FCI(real_b_out_sum_cry_6_Z)
);
defparam real_b_out_sum_cry_7.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_cry_8 (
	.FCO(real_b_out_sum_cry_8_Z),
	.S(real_b_out_sum_Z[8]),
	.Y(real_b_out_sum_cry_8_Y),
	.B(temp_real_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(real_b_out_sum_cry_7_Z)
);
defparam real_b_out_sum_cry_8.INIT=20'h5AA55;
// @29:322
  ARI1 real_b_out_sum_s_10 (
	.FCO(real_b_out_sum_s_10_FCO),
	.S(real_b_out_sum_Z[10]),
	.Y(real_b_out_sum_s_10_Y),
	.B(real_a_pipe_1[8]),
	.C(temp_real_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(real_b_out_sum_cry_9_Z)
);
defparam real_b_out_sum_s_10.INIT=20'h49900;
// @29:322
  ARI1 real_b_out_sum_cry_9 (
	.FCO(real_b_out_sum_cry_9_Z),
	.S(real_b_out_sum_Z[9]),
	.Y(real_b_out_sum_cry_9_Y),
	.B(temp_real_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(real_b_out_sum_cry_8_Z)
);
defparam real_b_out_sum_cry_9.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_0 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_0_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_0_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_0_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[0]),
	.FCI(GND)
);
defparam un2_temp_imag_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_1 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_1_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_1_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_1_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[1]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_0_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_2 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_2_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_2_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_2_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[2]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_1_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_3 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_3_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_3_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_3_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[3]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_2_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_4 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_4_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_4_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_4_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[4]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_3_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_5 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_5_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_5_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_5_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[5]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_4_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_6 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_6_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_6_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_6_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[6]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_5_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_7 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_7_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_7_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_7_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[7]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_6_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_7.INIT=20'h5AA55;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_8 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_8_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_8_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_8_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[8]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_7_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_8.INIT=20'h555AA;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_9 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_9_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_9_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_9_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_8_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_10 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_10_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_10_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_10_Y),
	.B(temp_imag_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_9_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_11 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_11_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_11_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_11_Y),
	.B(temp_imag_slice[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_10_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_12 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_12_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_12_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_12_Y),
	.B(temp_imag_slice[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_11_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_13 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_13_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_13_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_13_Y),
	.B(temp_imag_slice[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_12_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_14 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_14_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_14_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_14_Y),
	.B(temp_imag_slice[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_13_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_15 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_15_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_15_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_15_Y),
	.B(temp_imag_slice[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_14_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_15.INIT=20'h4AA00;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_s_17 (
	.FCO(un2_temp_imag_rnd_slice_bias_s_17_FCO),
	.S(un2_temp_imag_rnd_slice_bias_s_17_S),
	.Y(un2_temp_imag_rnd_slice_bias_s_17_Y),
	.B(temp_imag_slice[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_16_Z)
);
defparam un2_temp_imag_rnd_slice_bias_s_17.INIT=20'h4AA00;
// @29:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_16 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_16_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_16_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_16_Y),
	.B(temp_imag_slice[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_15_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_16.INIT=20'h4AA00;
// @29:404
  CFG2 \gen_pipeline_yes_sums_rnd.p_final_sums_round.un9_overflow_sig  (
	.A(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.B(un2_real_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un9_overflow_sig)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.un9_overflow_sig .INIT=4'h6;
// @29:402
  CFG4 \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2_0  (
	.A(un2_imag_a_out_sum_rnd_slice_bias_s_10_S),
	.B(un2_real_a_out_sum_rnd_slice_bias_s_10_S),
	.C(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(overflow_sig_2_0)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2_0 .INIT=16'h7BDE;
// @29:402
  CFG4 \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2  (
	.A(un2_imag_b_out_sum_rnd_slice_bias_s_10_S),
	.B(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.C(un9_overflow_sig),
	.D(overflow_sig_2_0),
	.Y(overflow_sig_2)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2 .INIT=16'hFFF6;
// @29:215
  HARD_MULT_ADDSUB_C0_1 HARD_MULT_ADDSUB_C0_0 (
	.temp_real_0(temp_real[0]),
	.temp_real_1(temp_real[1]),
	.temp_real_2(temp_real[2]),
	.temp_real_3(temp_real[3]),
	.temp_real_4(temp_real[4]),
	.temp_real_5(temp_real[5]),
	.temp_real_6(temp_real[6]),
	.temp_real_7(temp_real[7]),
	.temp_real_8(temp_real[8]),
	.temp_real_9(temp_real[9]),
	.temp_real_10(temp_real[10]),
	.temp_real_11(temp_real[11]),
	.temp_real_12(temp_real[12]),
	.temp_real_13(temp_real[13]),
	.temp_real_14(temp_real[14]),
	.temp_real_15(temp_real[15]),
	.temp_real_16(temp_real[16]),
	.temp_real_34(temp_real[34]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0])
);
// @29:229
  HARD_MULT_ADDSUB_C0_0 HARD_MULT_ADDSUB_C0_1 (
	.temp_imag_0(temp_imag[0]),
	.temp_imag_1(temp_imag[1]),
	.temp_imag_2(temp_imag[2]),
	.temp_imag_3(temp_imag[3]),
	.temp_imag_4(temp_imag[4]),
	.temp_imag_5(temp_imag[5]),
	.temp_imag_6(temp_imag[6]),
	.temp_imag_7(temp_imag[7]),
	.temp_imag_8(temp_imag[8]),
	.temp_imag_9(temp_imag[9]),
	.temp_imag_10(temp_imag[10]),
	.temp_imag_11(temp_imag[11]),
	.temp_imag_12(temp_imag[12]),
	.temp_imag_13(temp_imag[13]),
	.temp_imag_14(temp_imag[14]),
	.temp_imag_15(temp_imag[15]),
	.temp_imag_16(temp_imag[16]),
	.temp_imag_34(temp_imag[34]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Butterfly_HW_MATHDSP */

module FFT_Transformer (
  tf_comp_ram_dat_w_0_1,
  tf_comp_ram_dat_w_0_0,
  tf_comp_ram_dat_r_1_1_16,
  tf_comp_ram_dat_r_1_1_15,
  tf_comp_ram_dat_r_1_1_14,
  tf_comp_ram_dat_r_1_1_13,
  tf_comp_ram_dat_r_1_1_12,
  tf_comp_ram_dat_r_1_1_5,
  tf_comp_ram_dat_r_1_1_4,
  tf_comp_ram_dat_r_1_1_3,
  tf_comp_ram_dat_r_1_1_2,
  tf_comp_ram_dat_r_1_1_1,
  tf_comp_ram_dat_r_1_1_0,
  tf_comp_ram_dat_r_0_1_16,
  tf_comp_ram_dat_r_0_1_15,
  tf_comp_ram_dat_r_0_1_14,
  tf_comp_ram_dat_r_0_1_13,
  tf_comp_ram_dat_r_0_1_12,
  tf_comp_ram_dat_r_0_1_5,
  tf_comp_ram_dat_r_0_1_4,
  tf_comp_ram_dat_r_0_1_3,
  tf_comp_ram_dat_r_0_1_2,
  tf_comp_ram_dat_r_0_1_1,
  tf_comp_ram_dat_r_0_1_0,
  tf_comp_ram_dat_r_0_0_8,
  tf_comp_ram_dat_r_0_0_3,
  tf_comp_ram_dat_r_0_0_0,
  tf_comp_ram_dat_r_1_0_7,
  tf_comp_ram_dat_r_1_0_4,
  tf_comp_ram_dat_r_1_0_3,
  tf_comp_ram_dat_r_1_0_2,
  tf_comp_ram_dat_r_1_0_0,
  tf_comp_ram_adr_0_0,
  tf_comp_ram_adr_1_0,
  tf_comp_ram_adr_1_1,
  tf_comp_ram_adr_0_1,
  ram_dist_state_0,
  ram_adr_start,
  N_66,
  N_48,
  N_159,
  N_84,
  N_161,
  N_82,
  N_163,
  N_80,
  N_348,
  N_336,
  N_347,
  N_44,
  N_346,
  N_42,
  N_319,
  N_56,
  N_70,
  N_54,
  N_52,
  N_50,
  N_68,
  N_40,
  N_345,
  N_38,
  N_344,
  N_335,
  N_343,
  N_334,
  N_342,
  N_333,
  N_341,
  N_332,
  N_340,
  N_331,
  N_339,
  N_46,
  N_338,
  N_26,
  N_165,
  N_78,
  N_337,
  N_76,
  tf_comp_ram_ready,
  tf_comp_ram_assigned,
  bf0_calc_done,
  p_N_7_mux,
  ram_valid_sig_1z,
  transformation_finished_1z,
  tf_comp_ram_returned_i,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c,
  tf_comp_ram_stable
)
;
output [17:0] tf_comp_ram_dat_w_0_1 ;
output [17:0] tf_comp_ram_dat_w_0_0 ;
input tf_comp_ram_dat_r_1_1_16 ;
input tf_comp_ram_dat_r_1_1_15 ;
input tf_comp_ram_dat_r_1_1_14 ;
input tf_comp_ram_dat_r_1_1_13 ;
input tf_comp_ram_dat_r_1_1_12 ;
input tf_comp_ram_dat_r_1_1_5 ;
input tf_comp_ram_dat_r_1_1_4 ;
input tf_comp_ram_dat_r_1_1_3 ;
input tf_comp_ram_dat_r_1_1_2 ;
input tf_comp_ram_dat_r_1_1_1 ;
input tf_comp_ram_dat_r_1_1_0 ;
input tf_comp_ram_dat_r_0_1_16 ;
input tf_comp_ram_dat_r_0_1_15 ;
input tf_comp_ram_dat_r_0_1_14 ;
input tf_comp_ram_dat_r_0_1_13 ;
input tf_comp_ram_dat_r_0_1_12 ;
input tf_comp_ram_dat_r_0_1_5 ;
input tf_comp_ram_dat_r_0_1_4 ;
input tf_comp_ram_dat_r_0_1_3 ;
input tf_comp_ram_dat_r_0_1_2 ;
input tf_comp_ram_dat_r_0_1_1 ;
input tf_comp_ram_dat_r_0_1_0 ;
input tf_comp_ram_dat_r_0_0_8 ;
input tf_comp_ram_dat_r_0_0_3 ;
input tf_comp_ram_dat_r_0_0_0 ;
input tf_comp_ram_dat_r_1_0_7 ;
input tf_comp_ram_dat_r_1_0_4 ;
input tf_comp_ram_dat_r_1_0_3 ;
input tf_comp_ram_dat_r_1_0_2 ;
input tf_comp_ram_dat_r_1_0_0 ;
output [9:0] tf_comp_ram_adr_0_0 ;
output [9:0] tf_comp_ram_adr_1_0 ;
output [9:0] tf_comp_ram_adr_1_1 ;
output [9:0] tf_comp_ram_adr_0_1 ;
input ram_dist_state_0 ;
input [9:0] ram_adr_start ;
input N_66 ;
input N_48 ;
input N_159 ;
input N_84 ;
input N_161 ;
input N_82 ;
input N_163 ;
input N_80 ;
input N_348 ;
input N_336 ;
input N_347 ;
input N_44 ;
input N_346 ;
input N_42 ;
input N_319 ;
input N_56 ;
input N_70 ;
input N_54 ;
input N_52 ;
input N_50 ;
input N_68 ;
input N_40 ;
input N_345 ;
input N_38 ;
input N_344 ;
input N_335 ;
input N_343 ;
input N_334 ;
input N_342 ;
input N_333 ;
input N_341 ;
input N_332 ;
input N_340 ;
input N_331 ;
input N_339 ;
input N_46 ;
input N_338 ;
input N_26 ;
input N_165 ;
input N_78 ;
input N_337 ;
input N_76 ;
input tf_comp_ram_ready ;
input tf_comp_ram_assigned ;
output bf0_calc_done ;
output p_N_7_mux ;
output ram_valid_sig_1z ;
output transformation_finished_1z ;
output tf_comp_ram_returned_i ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
input tf_comp_ram_stable ;
wire tf_comp_ram_dat_r_1_1_16 ;
wire tf_comp_ram_dat_r_1_1_15 ;
wire tf_comp_ram_dat_r_1_1_14 ;
wire tf_comp_ram_dat_r_1_1_13 ;
wire tf_comp_ram_dat_r_1_1_12 ;
wire tf_comp_ram_dat_r_1_1_5 ;
wire tf_comp_ram_dat_r_1_1_4 ;
wire tf_comp_ram_dat_r_1_1_3 ;
wire tf_comp_ram_dat_r_1_1_2 ;
wire tf_comp_ram_dat_r_1_1_1 ;
wire tf_comp_ram_dat_r_1_1_0 ;
wire tf_comp_ram_dat_r_0_1_16 ;
wire tf_comp_ram_dat_r_0_1_15 ;
wire tf_comp_ram_dat_r_0_1_14 ;
wire tf_comp_ram_dat_r_0_1_13 ;
wire tf_comp_ram_dat_r_0_1_12 ;
wire tf_comp_ram_dat_r_0_1_5 ;
wire tf_comp_ram_dat_r_0_1_4 ;
wire tf_comp_ram_dat_r_0_1_3 ;
wire tf_comp_ram_dat_r_0_1_2 ;
wire tf_comp_ram_dat_r_0_1_1 ;
wire tf_comp_ram_dat_r_0_1_0 ;
wire tf_comp_ram_dat_r_0_0_8 ;
wire tf_comp_ram_dat_r_0_0_3 ;
wire tf_comp_ram_dat_r_0_0_0 ;
wire tf_comp_ram_dat_r_1_0_7 ;
wire tf_comp_ram_dat_r_1_0_4 ;
wire tf_comp_ram_dat_r_1_0_3 ;
wire tf_comp_ram_dat_r_1_0_2 ;
wire tf_comp_ram_dat_r_1_0_0 ;
wire ram_dist_state_0 ;
wire N_66 ;
wire N_48 ;
wire N_159 ;
wire N_84 ;
wire N_161 ;
wire N_82 ;
wire N_163 ;
wire N_80 ;
wire N_348 ;
wire N_336 ;
wire N_347 ;
wire N_44 ;
wire N_346 ;
wire N_42 ;
wire N_319 ;
wire N_56 ;
wire N_70 ;
wire N_54 ;
wire N_52 ;
wire N_50 ;
wire N_68 ;
wire N_40 ;
wire N_345 ;
wire N_38 ;
wire N_344 ;
wire N_335 ;
wire N_343 ;
wire N_334 ;
wire N_342 ;
wire N_333 ;
wire N_341 ;
wire N_332 ;
wire N_340 ;
wire N_331 ;
wire N_339 ;
wire N_46 ;
wire N_338 ;
wire N_26 ;
wire N_165 ;
wire N_78 ;
wire N_337 ;
wire N_76 ;
wire tf_comp_ram_ready ;
wire tf_comp_ram_assigned ;
wire bf0_calc_done ;
wire p_N_7_mux ;
wire ram_valid_sig_1z ;
wire transformation_finished_1z ;
wire tf_comp_ram_returned_i ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire tf_comp_ram_stable ;
wire [8:0] bf0_real_a_in;
wire [8:0] bf0_real_b_in;
wire [8:0] bf0_imag_b_in;
wire [9:0] sampleB_adr_pipe_1;
wire [9:0] sampleB_adr_pipe_0;
wire [8:0] bf0_imag_a_in;
wire [9:0] sampleB_adr;
wire [9:0] sampleA_adr_pipe_0;
wire [9:0] sampleA_adr;
wire [9:0] sampleA_adr_pipe_1;
wire [9:0] sampleA_adr_3;
wire [8:0] bfly_max;
wire [8:1] bfly_max_6;
wire [8:0] twiddle_index_next;
wire [8:0] twiddle_index_next_4;
wire [8:0] dft_max;
wire [7:0] dft_max_6;
wire [8:0] bf0_twiddle_sin_imag_1comp;
wire [8:0] twiddle_index_next2;
wire [3:0] stage_cnt;
wire [0:0] stage_cnt_6;
wire [1:0] stage_state;
wire [1:1] stage_state_ns;
wire [8:8] bf0_twiddle_cos_realrst;
wire [8:0] twiddle_index;
wire [8:0] bf0_twiddle_cos_real_reto;
wire [8:0] bf0_twiddle_cos_real;
wire [7:0] bf0_twiddle_sin_imag_1comp_reto;
wire [7:0] bf0_twiddle_sin_imag_reto;
wire [7:0] bf0_twiddle_sin_imag;
wire [8:0] dft_cnt;
wire [8:0] dft_cnt_s;
wire [8:0] bfly_cnt;
wire [8:0] bfly_cnt_s;
wire [7:0] dft_cnt_cry;
wire [0:0] dft_cnt_RNIML8B_Y;
wire [1:1] dft_cnt_RNI12VG_Y;
wire [2:2] dft_cnt_RNIDFLM_Y;
wire [3:3] dft_cnt_RNIQTBS_Y;
wire [4:4] dft_cnt_RNI8D221_Y;
wire [5:5] dft_cnt_RNINTO71_Y;
wire [6:6] dft_cnt_RNI7FFD1_Y;
wire [8:8] dft_cnt_RNO_FCO;
wire [8:8] dft_cnt_RNO_Y;
wire [7:7] dft_cnt_RNIO16J1_Y;
wire [7:0] bfly_cnt_cry;
wire [0:0] bfly_cnt_RNI51OL_Y;
wire [1:1] bfly_cnt_RNIFBG51_Y;
wire [2:2] bfly_cnt_RNIQM8L1_Y;
wire [3:3] bfly_cnt_RNI63152_Y;
wire [4:4] bfly_cnt_RNIJGPK2_Y;
wire [5:5] bfly_cnt_RNI1VH43_Y;
wire [6:6] bfly_cnt_RNIGEAK3_Y;
wire [8:8] bfly_cnt_RNO_FCO;
wire [8:8] bfly_cnt_RNO_Y;
wire [7:7] bfly_cnt_RNI0V244_Y;
wire [7:4] un8_samplea_adr;
wire [9:1] ram_r_adr_A;
wire [9:1] ram_r_adr_B;
wire [9:1] un16_sampleb_adr_4_Z;
wire [9:0] bf0_adr_a_out;
wire [9:0] bf0_adr_b_out;
wire dft_run_RNICAI5_0_Z ;
wire N_92_i ;
wire ram_stable_i ;
wire VCC ;
wire N_209_i ;
wire GND ;
wire N_207_i ;
wire N_205_i ;
wire N_603_i ;
wire N_160_i ;
wire N_162_i ;
wire N_164_i ;
wire N_166_i ;
wire N_168_i ;
wire N_170_i ;
wire N_239_i ;
wire N_237_i ;
wire N_235_i ;
wire N_233_i ;
wire N_231_i ;
wire N_229_i ;
wire N_227_i ;
wire N_225_i ;
wire N_223_i ;
wire N_221_i ;
wire N_219_i ;
wire N_217_i ;
wire N_215_i ;
wire N_213_i ;
wire N_211_i ;
wire N_261_i ;
wire N_259_i ;
wire N_257_i ;
wire N_255_i ;
wire N_253_i ;
wire N_251_i ;
wire N_249_i ;
wire N_247_i ;
wire N_245_i ;
wire N_243_i ;
wire N_241_i ;
wire sampleA_adr_3_cry_1_0_Y ;
wire N_64_i ;
wire bfly_cnte ;
wire un16_sampleb_adr_cry_2_0_S ;
wire sampleB_adr_1_sqmuxa_Z ;
wire un16_sampleb_adr_cry_3_0_S ;
wire un16_sampleb_adr_cry_4_0_S ;
wire un16_sampleb_adr_cry_5_0_S ;
wire un16_sampleb_adr_cry_6_0_S ;
wire un16_sampleb_adr_cry_7_0_S ;
wire un16_sampleb_adr_s_8_S ;
wire un16_sampleb_adr_4_cry_0_Y ;
wire un16_sampleb_adr_cry_0_0_Y ;
wire un16_sampleb_adr_cry_1_0_S ;
wire un1_ram_stable_2_i ;
wire N_153_i ;
wire N_155_i ;
wire N_157_i ;
wire bf0_do_calc_next_0_Z ;
wire bf0_do_calc_next_0_RNO_Z ;
wire dft_run_Z ;
wire N_500 ;
wire un1_dft_run_2_sqmuxa_i ;
wire dft_fin_Z ;
wire dft_run_RNICAI5_Y ;
wire N_25 ;
wire N_621_i ;
wire un1_transformation_finished_0_sqmuxa_i ;
wire dft_done_Z ;
wire N_32 ;
wire N_34 ;
wire bf0_do_calc_Z ;
wire bf0_do_calc_RNO_Z ;
wire bf0_do_calc_next2_Z ;
wire bf0_do_calc_next2_RNO_Z ;
wire N_14_i ;
wire ram_stable_reto ;
wire un1_dft_cnt_1_sqmuxa_0_0_0_Z ;
wire dft_cnt_cry_cy ;
wire dft_run_RNICAI5_S ;
wire bfly_cnt_cry_cy ;
wire un26_ram_ready_sig_NE_RNISNV5_S ;
wire un26_ram_ready_sig_NE_RNISNV5_Y ;
wire un27_ram_ready_sig ;
wire sampleA_adr_3_cry_1 ;
wire sampleA_adr_3_cry_1_0_S ;
wire m1_0_01_0 ;
wire un16_sampleb_adr_4 ;
wire sampleA_adr_3_cry_2 ;
wire sampleA_adr_3_cry_2_0_Y ;
wire N_176_i ;
wire m2_0_03_0 ;
wire sampleA_adr_3_cry_3 ;
wire sampleA_adr_3_cry_3_0_Y ;
wire m3_0_03_0 ;
wire sampleA_adr_3_cry_4 ;
wire sampleA_adr_3_cry_4_0_Y ;
wire sampleA_adr_3_cry_5 ;
wire sampleA_adr_3_cry_5_0_Y ;
wire sampleA_adr_3_cry_6 ;
wire sampleA_adr_3_cry_6_0_Y ;
wire sampleA_adr_3_cry_7 ;
wire sampleA_adr_3_cry_7_0_Y ;
wire sampleA_adr_3_s_9_FCO ;
wire sampleA_adr_3_s_9_Y ;
wire N_9_0_i ;
wire m9_2_03 ;
wire sampleA_adr_3_cry_8 ;
wire sampleA_adr_3_cry_8_0_Y ;
wire m8_2_03 ;
wire ram_r_adr_A_cry_0 ;
wire ram_r_adr_A_cry_0_0_S ;
wire ram_r_adr_A_cry_0_0_Y ;
wire ram_r_adr_A_cry_1 ;
wire ram_r_adr_A_cry_1_0_Y ;
wire ram_r_adr_A_cry_2 ;
wire ram_r_adr_A_cry_2_0_Y ;
wire ram_r_adr_A_cry_3 ;
wire ram_r_adr_A_cry_3_0_Y ;
wire ram_r_adr_A_cry_4 ;
wire ram_r_adr_A_cry_4_0_Y ;
wire ram_r_adr_A_cry_5 ;
wire ram_r_adr_A_cry_5_0_Y ;
wire ram_r_adr_A_cry_6 ;
wire ram_r_adr_A_cry_6_0_Y ;
wire ram_r_adr_A_cry_7 ;
wire ram_r_adr_A_cry_7_0_Y ;
wire ram_r_adr_A_s_9_FCO ;
wire ram_r_adr_A_s_9_Y ;
wire ram_r_adr_A_cry_8 ;
wire ram_r_adr_A_cry_8_0_Y ;
wire ram_r_adr_B_cry_0 ;
wire ram_r_adr_B_cry_0_0_S ;
wire ram_r_adr_B_cry_0_0_Y ;
wire ram_r_adr_B_cry_1 ;
wire ram_r_adr_B_cry_1_0_Y ;
wire ram_r_adr_B_cry_2 ;
wire ram_r_adr_B_cry_2_0_Y ;
wire ram_r_adr_B_cry_3 ;
wire ram_r_adr_B_cry_3_0_Y ;
wire ram_r_adr_B_cry_4 ;
wire ram_r_adr_B_cry_4_0_Y ;
wire ram_r_adr_B_cry_5 ;
wire ram_r_adr_B_cry_5_0_Y ;
wire ram_r_adr_B_cry_6 ;
wire ram_r_adr_B_cry_6_0_Y ;
wire ram_r_adr_B_cry_7 ;
wire ram_r_adr_B_cry_7_0_Y ;
wire ram_r_adr_B_s_9_FCO ;
wire ram_r_adr_B_s_9_Y ;
wire ram_r_adr_B_cry_8 ;
wire ram_r_adr_B_cry_8_0_Y ;
wire twiddle_index_next_4_0_cry_0 ;
wire twiddle_index_next_4_0_cry_0_S ;
wire twiddle_index_next_4_0_cry_0_Y ;
wire twiddle_index_next_4_0_cry_1 ;
wire twiddle_index_next_4_0_cry_1_S ;
wire twiddle_index_next_4_0_cry_1_Y ;
wire twiddle_index_next_4_0_cry_2 ;
wire twiddle_index_next_4_0_cry_2_S ;
wire twiddle_index_next_4_0_cry_2_Y ;
wire twiddle_index_next_4_0_cry_3 ;
wire twiddle_index_next_4_0_cry_3_S ;
wire twiddle_index_next_4_0_cry_3_Y ;
wire twiddle_index_next_4_0_cry_4 ;
wire twiddle_index_next_4_0_cry_4_S ;
wire twiddle_index_next_4_0_cry_4_Y ;
wire twiddle_index_next_4_0_cry_5 ;
wire twiddle_index_next_4_0_cry_5_S ;
wire twiddle_index_next_4_0_cry_5_Y ;
wire twiddle_index_next_4_0_cry_6 ;
wire twiddle_index_next_4_0_cry_6_S ;
wire twiddle_index_next_4_0_cry_6_Y ;
wire twiddle_index_next_4_0_s_8_FCO ;
wire twiddle_index_next_4_0_s_8_S ;
wire twiddle_index_next_4_0_s_8_Y ;
wire twiddle_index_next_4_0_cry_7 ;
wire twiddle_index_next_4_0_cry_7_S ;
wire twiddle_index_next_4_0_cry_7_Y ;
wire un16_sampleb_adr_4_cry_0_Z ;
wire un16_sampleb_adr_4_cry_0_S ;
wire N_367_i ;
wire un16_sampleb_adr_4_cry_1 ;
wire un16_sampleb_adr_4_cry_1_0_Y ;
wire un16_sampleb_adr_4_cry_2 ;
wire un16_sampleb_adr_4_cry_2_0_Y ;
wire un16_sampleb_adr_4_cry_3 ;
wire un16_sampleb_adr_4_cry_3_0_Y ;
wire un16_sampleb_adr_4_cry_4 ;
wire un16_sampleb_adr_4_cry_4_0_Y ;
wire m0_0_03 ;
wire un16_sampleb_adr_4_cry_5 ;
wire un16_sampleb_adr_4_cry_5_0_Y ;
wire m1_0_03 ;
wire un16_sampleb_adr_4_cry_6 ;
wire un16_sampleb_adr_4_cry_6_0_Y ;
wire m2_0_03 ;
wire un16_sampleb_adr_4_cry_7 ;
wire un16_sampleb_adr_4_cry_7_0_Y ;
wire m3_0_03 ;
wire un16_sampleb_adr_4_s_9_FCO ;
wire un16_sampleb_adr_4_s_9_Y ;
wire un16_sampleb_adr_4_cry_8_Z ;
wire un16_sampleb_adr_4_cry_8_Y ;
wire un16_sampleb_adr_cry_0 ;
wire un16_sampleb_adr_cry_0_0_S ;
wire un16_sampleb_adr_cry_1 ;
wire un16_sampleb_adr_cry_1_0_Y ;
wire un16_sampleb_adr_cry_2 ;
wire un16_sampleb_adr_cry_2_0_Y ;
wire un16_sampleb_adr_cry_3 ;
wire un16_sampleb_adr_cry_3_0_Y ;
wire N_24_0 ;
wire m4_2_01_0 ;
wire un16_sampleb_adr_cry_4 ;
wire un16_sampleb_adr_cry_4_0_Y ;
wire m5_2_01_0 ;
wire un16_sampleb_adr_cry_5 ;
wire un16_sampleb_adr_cry_5_0_Y ;
wire m6_2_01_0 ;
wire un16_sampleb_adr_cry_6 ;
wire un16_sampleb_adr_cry_6_0_Y ;
wire m7_2_01_0 ;
wire un16_sampleb_adr_s_8_FCO ;
wire un16_sampleb_adr_s_8_Y ;
wire un16_sampleb_adr_cry_7 ;
wire un16_sampleb_adr_cry_7_0_Y ;
wire m6_2_1 ;
wire N_361_i ;
wire m7_0_03_0 ;
wire m5_0_03_0 ;
wire N_178 ;
wire m0_0_03_0 ;
wire m4_0_03_0 ;
wire m6_0_0_1_tz ;
wire m4_0_0_1_tz ;
wire N_300_reto ;
wire N_299_reto ;
wire N_298_reto ;
wire N_297_reto ;
wire N_296_reto ;
wire N_295_reto ;
wire N_294_reto ;
wire N_293_reto ;
wire N_292_reto ;
wire N_301_reto ;
wire N_302_reto ;
wire N_303_reto ;
wire N_304_reto ;
wire N_305_reto ;
wire N_306_reto ;
wire N_307_reto ;
wire N_308_reto ;
wire N_369 ;
wire un26_ram_ready_sig_NE_3 ;
wire un26_ram_ready_sig_NE_2 ;
wire un26_ram_ready_sig_NE_1 ;
wire un26_ram_ready_sig_NE_0 ;
wire un29_ram_ready_sig_NE_3 ;
wire un29_ram_ready_sig_NE_2 ;
wire un29_ram_ready_sig_NE_1 ;
wire un29_ram_ready_sig_NE_0 ;
wire m7_0_0_1_tz ;
wire m2_0_0_1_tz ;
wire m3_0_1_1_tz ;
wire m3_0_0_1_tz ;
wire m5_0_0_1_tz ;
wire m8_0_0_1_tz ;
wire bf0_overflow ;
wire m13_0_0_a2_0_0 ;
wire m5_i_0_0 ;
wire un26_ram_ready_sig_NE_4 ;
wire un29_ram_ready_sig_NE_4 ;
wire N_364_i ;
wire N_366 ;
wire N_679 ;
wire N_684 ;
wire m9_0_03_0 ;
wire m8_0_03_0 ;
wire un30_ram_ready_sig ;
wire m9_2_0_0 ;
wire m8_2_0_1 ;
wire N_26_0 ;
wire N_25_0 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4_0 ;
wire N_3_1 ;
wire N_2_1 ;
wire N_17_0 ;
wire N_16_0 ;
wire N_15_0 ;
  CFG1 dft_run_RNICAI5_1 (
	.A(dft_run_RNICAI5_0_Z),
	.Y(N_92_i)
);
defparam dft_run_RNICAI5_1.INIT=2'h1;
  CFG1 ram_stable_i_0 (
	.A(tf_comp_ram_stable),
	.Y(ram_stable_i)
);
defparam ram_stable_i_0.INIT=2'h1;
// @30:469
  SLE \bf0_real_a_in[8]  (
	.Q(bf0_real_a_in[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_209_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[0]  (
	.Q(bf0_real_b_in[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_207_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[1]  (
	.Q(bf0_real_b_in[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_205_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[2]  (
	.Q(bf0_real_b_in[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_603_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[3]  (
	.Q(bf0_real_b_in[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_160_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[4]  (
	.Q(bf0_real_b_in[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_162_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[5]  (
	.Q(bf0_real_b_in[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_164_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[6]  (
	.Q(bf0_real_b_in[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_166_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[7]  (
	.Q(bf0_real_b_in[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_168_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_b_in[8]  (
	.Q(bf0_real_b_in[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_170_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[2]  (
	.Q(bf0_imag_b_in[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_239_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[3]  (
	.Q(bf0_imag_b_in[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_237_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[4]  (
	.Q(bf0_imag_b_in[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_235_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[5]  (
	.Q(bf0_imag_b_in[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_233_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[6]  (
	.Q(bf0_imag_b_in[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_231_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[7]  (
	.Q(bf0_imag_b_in[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_229_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[8]  (
	.Q(bf0_imag_b_in[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_227_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_a_in[0]  (
	.Q(bf0_real_a_in[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_225_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_a_in[1]  (
	.Q(bf0_real_a_in[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_223_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_a_in[2]  (
	.Q(bf0_real_a_in[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_221_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_a_in[3]  (
	.Q(bf0_real_a_in[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_219_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_a_in[4]  (
	.Q(bf0_real_a_in[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_217_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_a_in[5]  (
	.Q(bf0_real_a_in[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_215_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_a_in[6]  (
	.Q(bf0_real_a_in[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_213_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_real_a_in[7]  (
	.Q(bf0_real_a_in[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_211_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[6]  (
	.Q(sampleB_adr_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[7]  (
	.Q(sampleB_adr_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[8]  (
	.Q(sampleB_adr_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[9]  (
	.Q(sampleB_adr_pipe_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:469
  SLE \bf0_imag_a_in[0]  (
	.Q(bf0_imag_a_in[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_261_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_a_in[1]  (
	.Q(bf0_imag_a_in[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_259_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_a_in[2]  (
	.Q(bf0_imag_a_in[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_257_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_a_in[3]  (
	.Q(bf0_imag_a_in[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_255_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_a_in[4]  (
	.Q(bf0_imag_a_in[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_253_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_a_in[5]  (
	.Q(bf0_imag_a_in[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_251_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_a_in[6]  (
	.Q(bf0_imag_a_in[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_249_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_a_in[7]  (
	.Q(bf0_imag_a_in[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_247_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_a_in[8]  (
	.Q(bf0_imag_a_in[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_245_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[0]  (
	.Q(bf0_imag_b_in[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_243_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_imag_b_in[1]  (
	.Q(bf0_imag_b_in[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_241_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[1]  (
	.Q(sampleB_adr_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[2]  (
	.Q(sampleB_adr_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[3]  (
	.Q(sampleB_adr_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[4]  (
	.Q(sampleB_adr_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[5]  (
	.Q(sampleB_adr_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[6]  (
	.Q(sampleB_adr_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[7]  (
	.Q(sampleB_adr_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[8]  (
	.Q(sampleB_adr_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[9]  (
	.Q(sampleB_adr_pipe_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[0]  (
	.Q(sampleB_adr_pipe_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[1]  (
	.Q(sampleB_adr_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[2]  (
	.Q(sampleB_adr_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[3]  (
	.Q(sampleB_adr_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[4]  (
	.Q(sampleB_adr_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[5]  (
	.Q(sampleB_adr_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[6]  (
	.Q(sampleA_adr_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[7]  (
	.Q(sampleA_adr_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[8]  (
	.Q(sampleA_adr_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[9]  (
	.Q(sampleA_adr_pipe_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[0]  (
	.Q(sampleA_adr_pipe_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[1]  (
	.Q(sampleA_adr_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[2]  (
	.Q(sampleA_adr_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[3]  (
	.Q(sampleA_adr_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[4]  (
	.Q(sampleA_adr_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[5]  (
	.Q(sampleA_adr_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[6]  (
	.Q(sampleA_adr_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[7]  (
	.Q(sampleA_adr_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[8]  (
	.Q(sampleA_adr_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[9]  (
	.Q(sampleA_adr_pipe_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[0]  (
	.Q(sampleB_adr_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \sampleA_adr[1]  (
	.Q(sampleA_adr[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3_cry_1_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleA_adr[2]  (
	.Q(sampleA_adr[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleA_adr[3]  (
	.Q(sampleA_adr[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleA_adr[4]  (
	.Q(sampleA_adr[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleA_adr[5]  (
	.Q(sampleA_adr[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleA_adr[6]  (
	.Q(sampleA_adr[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleA_adr[7]  (
	.Q(sampleA_adr[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleA_adr[8]  (
	.Q(sampleA_adr[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleA_adr[9]  (
	.Q(sampleA_adr[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[0]  (
	.Q(sampleA_adr_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[1]  (
	.Q(sampleA_adr_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[2]  (
	.Q(sampleA_adr_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[3]  (
	.Q(sampleA_adr_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[4]  (
	.Q(sampleA_adr_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[5]  (
	.Q(sampleA_adr_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:426
  SLE \sampleA_adr[0]  (
	.Q(sampleA_adr[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[5]  (
	.Q(bfly_max[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[5]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[6]  (
	.Q(bfly_max[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[6]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[7]  (
	.Q(bfly_max[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[7]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[8]  (
	.Q(bfly_max[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[8]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[8]  (
	.Q(twiddle_index_next[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[8]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[0]  (
	.Q(dft_max[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[0]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[1]  (
	.Q(dft_max[1]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[1]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[2]  (
	.Q(dft_max[2]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[2]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[3]  (
	.Q(dft_max[3]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[3]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[4]  (
	.Q(dft_max[4]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[4]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[5]  (
	.Q(dft_max[5]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[5]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[6]  (
	.Q(dft_max[6]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[6]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[7]  (
	.Q(dft_max[7]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[7]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \dft_max[8]  (
	.Q(dft_max[8]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_stable_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[0]  (
	.Q(bfly_max[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_stable),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[1]  (
	.Q(bfly_max[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[1]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[2]  (
	.Q(bfly_max[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[2]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[3]  (
	.Q(bfly_max[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[3]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \bfly_max[4]  (
	.Q(bfly_max[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[4]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[3]  (
	.Q(sampleB_adr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_2_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[4]  (
	.Q(sampleB_adr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_3_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[5]  (
	.Q(sampleB_adr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_4_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[6]  (
	.Q(sampleB_adr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_5_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[7]  (
	.Q(sampleB_adr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_6_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[8]  (
	.Q(sampleB_adr[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_7_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[9]  (
	.Q(sampleB_adr[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_s_8_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[0]  (
	.Q(twiddle_index_next[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[0]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[1]  (
	.Q(twiddle_index_next[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[1]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[2]  (
	.Q(twiddle_index_next[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[2]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[3]  (
	.Q(twiddle_index_next[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[3]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[4]  (
	.Q(twiddle_index_next[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[4]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[5]  (
	.Q(twiddle_index_next[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[5]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[6]  (
	.Q(twiddle_index_next[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[6]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next[7]  (
	.Q(twiddle_index_next[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[7]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[0]  (
	.Q(sampleB_adr[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_4_cry_0_Y),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[1]  (
	.Q(sampleB_adr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_0_0_Y),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:426
  SLE \sampleB_adr[2]  (
	.Q(sampleB_adr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_1_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_twiddle_sin_imag_1comp[8]  (
	.Q(bf0_twiddle_sin_imag_1comp[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(tf_comp_ram_stable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next2[2]  (
	.Q(twiddle_index_next2[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[2]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index_next2[3]  (
	.Q(twiddle_index_next2[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[3]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index_next2[4]  (
	.Q(twiddle_index_next2[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[4]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index_next2[5]  (
	.Q(twiddle_index_next2[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[5]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index_next2[6]  (
	.Q(twiddle_index_next2[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[6]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index_next2[7]  (
	.Q(twiddle_index_next2[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[7]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index_next2[8]  (
	.Q(twiddle_index_next2[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[8]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:294
  SLE \stage_cnt[0]  (
	.Q(stage_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(stage_cnt_6[0]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \stage_cnt[1]  (
	.Q(stage_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_153_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \stage_cnt[2]  (
	.Q(stage_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_155_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \stage_cnt[3]  (
	.Q(stage_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_157_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index_next2[0]  (
	.Q(twiddle_index_next2[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[0]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index_next2[1]  (
	.Q(twiddle_index_next2[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[1]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE bf0_do_calc_next_0 (
	.Q(bf0_do_calc_next_0_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_do_calc_next_0_RNO_Z),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE dft_run (
	.Q(dft_run_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_500),
	.EN(un1_dft_run_2_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE dft_fin (
	.Q(dft_fin_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_run_RNICAI5_Y),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE ram_dest (
	.Q(tf_comp_ram_returned_i),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_621_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE transformation_finished (
	.Q(transformation_finished_1z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_stable),
	.EN(un1_transformation_finished_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE dft_done (
	.Q(dft_done_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_run_RNICAI5_Y),
	.EN(N_32),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE ram_valid_sig (
	.Q(ram_valid_sig_1z),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_stable_i),
	.EN(N_34),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE bf0_do_calc (
	.Q(bf0_do_calc_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_do_calc_RNO_Z),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE bf0_do_calc_next2 (
	.Q(bf0_do_calc_next2_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_do_calc_next2_RNO_Z),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \stage_state[0]  (
	.Q(stage_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_14_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:294
  SLE \stage_state[1]  (
	.Q(stage_state[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(stage_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE \bf0_twiddle_cos_realreset[8]  (
	.Q(bf0_twiddle_cos_realrst[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \twiddle_index[8]  (
	.Q(twiddle_index[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[8]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index[7]  (
	.Q(twiddle_index[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[7]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index[6]  (
	.Q(twiddle_index[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[6]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index[5]  (
	.Q(twiddle_index[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[5]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index[4]  (
	.Q(twiddle_index[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[4]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index[3]  (
	.Q(twiddle_index[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[3]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index[2]  (
	.Q(twiddle_index[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[2]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index[1]  (
	.Q(twiddle_index[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[1]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:357
  SLE \twiddle_index[0]  (
	.Q(twiddle_index[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[0]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_22 (
	.Q(bf0_twiddle_cos_real_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_23 (
	.Q(bf0_twiddle_cos_real_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_24 (
	.Q(bf0_twiddle_cos_real_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_25 (
	.Q(bf0_twiddle_cos_real_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_7 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_8 (
	.Q(bf0_twiddle_sin_imag_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_9 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_10 (
	.Q(bf0_twiddle_sin_imag_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_11 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_12 (
	.Q(bf0_twiddle_sin_imag_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_13 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_14 (
	.Q(bf0_twiddle_sin_imag_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_15 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_16 (
	.Q(bf0_twiddle_sin_imag_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_17 (
	.Q(bf0_twiddle_cos_real_reto[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_18 (
	.Q(bf0_twiddle_cos_real_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_19 (
	.Q(bf0_twiddle_cos_real_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_20 (
	.Q(bf0_twiddle_cos_real_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_21 (
	.Q(bf0_twiddle_cos_real_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret (
	.Q(bf0_twiddle_sin_imag_1comp_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_1 (
	.Q(ram_stable_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_stable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_2 (
	.Q(bf0_twiddle_sin_imag_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_3 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_4 (
	.Q(bf0_twiddle_sin_imag_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_5 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:469
  SLE bf0_twiddle_cos_real_ret_6 (
	.Q(bf0_twiddle_sin_imag_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[0]  (
	.Q(dft_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[0]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[1]  (
	.Q(dft_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[1]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[2]  (
	.Q(dft_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[2]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[3]  (
	.Q(dft_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[3]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[4]  (
	.Q(dft_cnt[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[4]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[5]  (
	.Q(dft_cnt[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[5]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[6]  (
	.Q(dft_cnt[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[6]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[7]  (
	.Q(dft_cnt[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[7]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \dft_cnt[8]  (
	.Q(dft_cnt[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[8]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[0]  (
	.Q(bfly_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[0]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[1]  (
	.Q(bfly_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[1]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[2]  (
	.Q(bfly_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[2]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[3]  (
	.Q(bfly_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[3]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[4]  (
	.Q(bfly_cnt[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[4]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[5]  (
	.Q(bfly_cnt[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[5]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[6]  (
	.Q(bfly_cnt[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[6]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[7]  (
	.Q(bfly_cnt[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[7]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  SLE \bfly_cnt[8]  (
	.Q(bfly_cnt[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[8]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:357
  ARI1 dft_run_RNICAI5 (
	.FCO(dft_cnt_cry_cy),
	.S(dft_run_RNICAI5_S),
	.Y(dft_run_RNICAI5_Y),
	.B(dft_run_Z),
	.C(tf_comp_ram_stable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam dft_run_RNICAI5.INIT=20'h48800;
// @30:357
  ARI1 \dft_cnt_RNIML8B[0]  (
	.FCO(dft_cnt_cry[0]),
	.S(dft_cnt_s[0]),
	.Y(dft_cnt_RNIML8B_Y[0]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[0]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry_cy)
);
defparam \dft_cnt_RNIML8B[0] .INIT=20'h44400;
// @30:357
  ARI1 \dft_cnt_RNI12VG[1]  (
	.FCO(dft_cnt_cry[1]),
	.S(dft_cnt_s[1]),
	.Y(dft_cnt_RNI12VG_Y[1]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[0])
);
defparam \dft_cnt_RNI12VG[1] .INIT=20'h44400;
// @30:357
  ARI1 \dft_cnt_RNIDFLM[2]  (
	.FCO(dft_cnt_cry[2]),
	.S(dft_cnt_s[2]),
	.Y(dft_cnt_RNIDFLM_Y[2]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[1])
);
defparam \dft_cnt_RNIDFLM[2] .INIT=20'h44400;
// @30:357
  ARI1 \dft_cnt_RNIQTBS[3]  (
	.FCO(dft_cnt_cry[3]),
	.S(dft_cnt_s[3]),
	.Y(dft_cnt_RNIQTBS_Y[3]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[2])
);
defparam \dft_cnt_RNIQTBS[3] .INIT=20'h44400;
// @30:357
  ARI1 \dft_cnt_RNI8D221[4]  (
	.FCO(dft_cnt_cry[4]),
	.S(dft_cnt_s[4]),
	.Y(dft_cnt_RNI8D221_Y[4]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[3])
);
defparam \dft_cnt_RNI8D221[4] .INIT=20'h44400;
// @30:357
  ARI1 \dft_cnt_RNINTO71[5]  (
	.FCO(dft_cnt_cry[5]),
	.S(dft_cnt_s[5]),
	.Y(dft_cnt_RNINTO71_Y[5]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[4])
);
defparam \dft_cnt_RNINTO71[5] .INIT=20'h44400;
// @30:357
  ARI1 \dft_cnt_RNI7FFD1[6]  (
	.FCO(dft_cnt_cry[6]),
	.S(dft_cnt_s[6]),
	.Y(dft_cnt_RNI7FFD1_Y[6]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[5])
);
defparam \dft_cnt_RNI7FFD1[6] .INIT=20'h44400;
// @30:357
  ARI1 \dft_cnt_RNO[8]  (
	.FCO(dft_cnt_RNO_FCO[8]),
	.S(dft_cnt_s[8]),
	.Y(dft_cnt_RNO_Y[8]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[8]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[7])
);
defparam \dft_cnt_RNO[8] .INIT=20'h44400;
// @30:357
  ARI1 \dft_cnt_RNIO16J1[7]  (
	.FCO(dft_cnt_cry[7]),
	.S(dft_cnt_s[7]),
	.Y(dft_cnt_RNIO16J1_Y[7]),
	.B(dft_run_RNICAI5_0_Z),
	.C(dft_cnt[7]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[6])
);
defparam \dft_cnt_RNIO16J1[7] .INIT=20'h44400;
// @32:655
  ARI1 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_RNISNV5  (
	.FCO(bfly_cnt_cry_cy),
	.S(un26_ram_ready_sig_NE_RNISNV5_S),
	.Y(un26_ram_ready_sig_NE_RNISNV5_Y),
	.B(dft_run_RNICAI5_0_Z),
	.C(un27_ram_ready_sig),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_RNISNV5 .INIT=20'h44400;
// @32:655
  ARI1 \bfly_cnt_RNI51OL[0]  (
	.FCO(bfly_cnt_cry[0]),
	.S(bfly_cnt_s[0]),
	.Y(bfly_cnt_RNI51OL_Y[0]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[0]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry_cy)
);
defparam \bfly_cnt_RNI51OL[0] .INIT=20'h48800;
// @32:655
  ARI1 \bfly_cnt_RNIFBG51[1]  (
	.FCO(bfly_cnt_cry[1]),
	.S(bfly_cnt_s[1]),
	.Y(bfly_cnt_RNIFBG51_Y[1]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[0])
);
defparam \bfly_cnt_RNIFBG51[1] .INIT=20'h48800;
// @32:655
  ARI1 \bfly_cnt_RNIQM8L1[2]  (
	.FCO(bfly_cnt_cry[2]),
	.S(bfly_cnt_s[2]),
	.Y(bfly_cnt_RNIQM8L1_Y[2]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[1])
);
defparam \bfly_cnt_RNIQM8L1[2] .INIT=20'h48800;
// @32:655
  ARI1 \bfly_cnt_RNI63152[3]  (
	.FCO(bfly_cnt_cry[3]),
	.S(bfly_cnt_s[3]),
	.Y(bfly_cnt_RNI63152_Y[3]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[2])
);
defparam \bfly_cnt_RNI63152[3] .INIT=20'h48800;
// @32:655
  ARI1 \bfly_cnt_RNIJGPK2[4]  (
	.FCO(bfly_cnt_cry[4]),
	.S(bfly_cnt_s[4]),
	.Y(bfly_cnt_RNIJGPK2_Y[4]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[3])
);
defparam \bfly_cnt_RNIJGPK2[4] .INIT=20'h48800;
// @32:655
  ARI1 \bfly_cnt_RNI1VH43[5]  (
	.FCO(bfly_cnt_cry[5]),
	.S(bfly_cnt_s[5]),
	.Y(bfly_cnt_RNI1VH43_Y[5]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[4])
);
defparam \bfly_cnt_RNI1VH43[5] .INIT=20'h48800;
// @32:655
  ARI1 \bfly_cnt_RNIGEAK3[6]  (
	.FCO(bfly_cnt_cry[6]),
	.S(bfly_cnt_s[6]),
	.Y(bfly_cnt_RNIGEAK3_Y[6]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[5])
);
defparam \bfly_cnt_RNIGEAK3[6] .INIT=20'h48800;
// @32:655
  ARI1 \bfly_cnt_RNO[8]  (
	.FCO(bfly_cnt_RNO_FCO[8]),
	.S(bfly_cnt_s[8]),
	.Y(bfly_cnt_RNO_Y[8]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[8]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[7])
);
defparam \bfly_cnt_RNO[8] .INIT=20'h48800;
// @32:655
  ARI1 \bfly_cnt_RNI0V244[7]  (
	.FCO(bfly_cnt_cry[7]),
	.S(bfly_cnt_s[7]),
	.Y(bfly_cnt_RNI0V244_Y[7]),
	.B(un26_ram_ready_sig_NE_RNISNV5_Y),
	.C(bfly_cnt[7]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[6])
);
defparam \bfly_cnt_RNI0V244[7] .INIT=20'h48800;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_1_0  (
	.FCO(sampleA_adr_3_cry_1),
	.S(sampleA_adr_3_cry_1_0_S),
	.Y(sampleA_adr_3_cry_1_0_Y),
	.B(dft_run_RNICAI5_0_Z),
	.C(m1_0_01_0),
	.D(un16_sampleb_adr_4),
	.A(bfly_cnt[1]),
	.FCI(GND)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_1_0 .INIT=20'h51540;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_2_0  (
	.FCO(sampleA_adr_3_cry_2),
	.S(sampleA_adr_3[2]),
	.Y(sampleA_adr_3_cry_2_0_Y),
	.B(dft_run_RNICAI5_0_Z),
	.C(N_176_i),
	.D(m2_0_03_0),
	.A(bfly_cnt[2]),
	.FCI(sampleA_adr_3_cry_1)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_2_0 .INIT=20'h51540;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_3_0  (
	.FCO(sampleA_adr_3_cry_3),
	.S(sampleA_adr_3[3]),
	.Y(sampleA_adr_3_cry_3_0_Y),
	.B(dft_run_RNICAI5_0_Z),
	.C(N_176_i),
	.D(m3_0_03_0),
	.A(bfly_cnt[3]),
	.FCI(sampleA_adr_3_cry_2)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_3_0 .INIT=20'h51540;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_4_0  (
	.FCO(sampleA_adr_3_cry_4),
	.S(sampleA_adr_3[4]),
	.Y(sampleA_adr_3_cry_4_0_Y),
	.B(un8_samplea_adr[4]),
	.C(dft_run_RNICAI5_0_Z),
	.D(GND),
	.A(bfly_cnt[4]),
	.FCI(sampleA_adr_3_cry_3)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_4_0 .INIT=20'h51122;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_5_0  (
	.FCO(sampleA_adr_3_cry_5),
	.S(sampleA_adr_3[5]),
	.Y(sampleA_adr_3_cry_5_0_Y),
	.B(un8_samplea_adr[5]),
	.C(dft_run_RNICAI5_0_Z),
	.D(GND),
	.A(bfly_cnt[5]),
	.FCI(sampleA_adr_3_cry_4)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_5_0 .INIT=20'h51122;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_6_0  (
	.FCO(sampleA_adr_3_cry_6),
	.S(sampleA_adr_3[6]),
	.Y(sampleA_adr_3_cry_6_0_Y),
	.B(un8_samplea_adr[6]),
	.C(dft_run_RNICAI5_0_Z),
	.D(GND),
	.A(bfly_cnt[6]),
	.FCI(sampleA_adr_3_cry_5)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_6_0 .INIT=20'h51122;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_7_0  (
	.FCO(sampleA_adr_3_cry_7),
	.S(sampleA_adr_3[7]),
	.Y(sampleA_adr_3_cry_7_0_Y),
	.B(un8_samplea_adr[7]),
	.C(dft_run_RNICAI5_0_Z),
	.D(GND),
	.A(bfly_cnt[7]),
	.FCI(sampleA_adr_3_cry_6)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_7_0 .INIT=20'h51122;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_s_9  (
	.FCO(sampleA_adr_3_s_9_FCO),
	.S(sampleA_adr_3[9]),
	.Y(sampleA_adr_3_s_9_Y),
	.B(N_9_0_i),
	.C(N_92_i),
	.D(m9_2_03),
	.A(VCC),
	.FCI(sampleA_adr_3_cry_8)
);
defparam \p_pipe_pusher.sampleA_adr_3_s_9 .INIT=20'h48000;
// @30:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_8_0  (
	.FCO(sampleA_adr_3_cry_8),
	.S(sampleA_adr_3[8]),
	.Y(sampleA_adr_3_cry_8_0_Y),
	.B(dft_run_RNICAI5_0_Z),
	.C(N_9_0_i),
	.D(m8_2_03),
	.A(bfly_cnt[8]),
	.FCI(sampleA_adr_3_cry_7)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_8_0 .INIT=20'h51540;
// @30:504
  ARI1 ram_r_adr_A_cry_0_0 (
	.FCO(ram_r_adr_A_cry_0),
	.S(ram_r_adr_A_cry_0_0_S),
	.Y(ram_r_adr_A_cry_0_0_Y),
	.B(ram_adr_start[0]),
	.C(dft_max[8]),
	.D(sampleA_adr[0]),
	.A(sampleA_adr[9]),
	.FCI(GND)
);
defparam ram_r_adr_A_cry_0_0.INIT=20'h574B8;
// @30:504
  ARI1 ram_r_adr_A_cry_1_0 (
	.FCO(ram_r_adr_A_cry_1),
	.S(ram_r_adr_A[1]),
	.Y(ram_r_adr_A_cry_1_0_Y),
	.B(ram_adr_start[1]),
	.C(dft_max[8]),
	.D(sampleA_adr[1]),
	.A(sampleA_adr[8]),
	.FCI(ram_r_adr_A_cry_0)
);
defparam ram_r_adr_A_cry_1_0.INIT=20'h574B8;
// @30:504
  ARI1 ram_r_adr_A_cry_2_0 (
	.FCO(ram_r_adr_A_cry_2),
	.S(ram_r_adr_A[2]),
	.Y(ram_r_adr_A_cry_2_0_Y),
	.B(ram_adr_start[2]),
	.C(dft_max[8]),
	.D(sampleA_adr[2]),
	.A(sampleA_adr[7]),
	.FCI(ram_r_adr_A_cry_1)
);
defparam ram_r_adr_A_cry_2_0.INIT=20'h574B8;
// @30:504
  ARI1 ram_r_adr_A_cry_3_0 (
	.FCO(ram_r_adr_A_cry_3),
	.S(ram_r_adr_A[3]),
	.Y(ram_r_adr_A_cry_3_0_Y),
	.B(ram_adr_start[3]),
	.C(dft_max[8]),
	.D(sampleA_adr[3]),
	.A(sampleA_adr[6]),
	.FCI(ram_r_adr_A_cry_2)
);
defparam ram_r_adr_A_cry_3_0.INIT=20'h574B8;
// @30:504
  ARI1 ram_r_adr_A_cry_4_0 (
	.FCO(ram_r_adr_A_cry_4),
	.S(ram_r_adr_A[4]),
	.Y(ram_r_adr_A_cry_4_0_Y),
	.B(ram_adr_start[4]),
	.C(dft_max[8]),
	.D(sampleA_adr[4]),
	.A(sampleA_adr[5]),
	.FCI(ram_r_adr_A_cry_3)
);
defparam ram_r_adr_A_cry_4_0.INIT=20'h574B8;
// @30:504
  ARI1 ram_r_adr_A_cry_5_0 (
	.FCO(ram_r_adr_A_cry_5),
	.S(ram_r_adr_A[5]),
	.Y(ram_r_adr_A_cry_5_0_Y),
	.B(ram_adr_start[5]),
	.C(dft_max[8]),
	.D(sampleA_adr[5]),
	.A(sampleA_adr[4]),
	.FCI(ram_r_adr_A_cry_4)
);
defparam ram_r_adr_A_cry_5_0.INIT=20'h574B8;
// @30:504
  ARI1 ram_r_adr_A_cry_6_0 (
	.FCO(ram_r_adr_A_cry_6),
	.S(ram_r_adr_A[6]),
	.Y(ram_r_adr_A_cry_6_0_Y),
	.B(ram_adr_start[6]),
	.C(dft_max[8]),
	.D(sampleA_adr[6]),
	.A(sampleA_adr[3]),
	.FCI(ram_r_adr_A_cry_5)
);
defparam ram_r_adr_A_cry_6_0.INIT=20'h574B8;
// @30:504
  ARI1 ram_r_adr_A_cry_7_0 (
	.FCO(ram_r_adr_A_cry_7),
	.S(ram_r_adr_A[7]),
	.Y(ram_r_adr_A_cry_7_0_Y),
	.B(ram_adr_start[7]),
	.C(dft_max[8]),
	.D(sampleA_adr[7]),
	.A(sampleA_adr[2]),
	.FCI(ram_r_adr_A_cry_6)
);
defparam ram_r_adr_A_cry_7_0.INIT=20'h574B8;
// @30:504
  ARI1 ram_r_adr_A_s_9 (
	.FCO(ram_r_adr_A_s_9_FCO),
	.S(ram_r_adr_A[9]),
	.Y(ram_r_adr_A_s_9_Y),
	.B(dft_max[8]),
	.C(sampleA_adr[0]),
	.D(sampleA_adr[9]),
	.A(ram_adr_start[9]),
	.FCI(ram_r_adr_A_cry_8)
);
defparam ram_r_adr_A_s_9.INIT=20'h472D8;
// @30:504
  ARI1 ram_r_adr_A_cry_8_0 (
	.FCO(ram_r_adr_A_cry_8),
	.S(ram_r_adr_A[8]),
	.Y(ram_r_adr_A_cry_8_0_Y),
	.B(ram_adr_start[8]),
	.C(dft_max[8]),
	.D(sampleA_adr[8]),
	.A(sampleA_adr[1]),
	.FCI(ram_r_adr_A_cry_7)
);
defparam ram_r_adr_A_cry_8_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_cry_0_0 (
	.FCO(ram_r_adr_B_cry_0),
	.S(ram_r_adr_B_cry_0_0_S),
	.Y(ram_r_adr_B_cry_0_0_Y),
	.B(ram_adr_start[0]),
	.C(dft_max[8]),
	.D(sampleB_adr[0]),
	.A(sampleB_adr[9]),
	.FCI(GND)
);
defparam ram_r_adr_B_cry_0_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_cry_1_0 (
	.FCO(ram_r_adr_B_cry_1),
	.S(ram_r_adr_B[1]),
	.Y(ram_r_adr_B_cry_1_0_Y),
	.B(ram_adr_start[1]),
	.C(dft_max[8]),
	.D(sampleB_adr[1]),
	.A(sampleB_adr[8]),
	.FCI(ram_r_adr_B_cry_0)
);
defparam ram_r_adr_B_cry_1_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_cry_2_0 (
	.FCO(ram_r_adr_B_cry_2),
	.S(ram_r_adr_B[2]),
	.Y(ram_r_adr_B_cry_2_0_Y),
	.B(ram_adr_start[2]),
	.C(dft_max[8]),
	.D(sampleB_adr[2]),
	.A(sampleB_adr[7]),
	.FCI(ram_r_adr_B_cry_1)
);
defparam ram_r_adr_B_cry_2_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_cry_3_0 (
	.FCO(ram_r_adr_B_cry_3),
	.S(ram_r_adr_B[3]),
	.Y(ram_r_adr_B_cry_3_0_Y),
	.B(ram_adr_start[3]),
	.C(dft_max[8]),
	.D(sampleB_adr[3]),
	.A(sampleB_adr[6]),
	.FCI(ram_r_adr_B_cry_2)
);
defparam ram_r_adr_B_cry_3_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_cry_4_0 (
	.FCO(ram_r_adr_B_cry_4),
	.S(ram_r_adr_B[4]),
	.Y(ram_r_adr_B_cry_4_0_Y),
	.B(ram_adr_start[4]),
	.C(dft_max[8]),
	.D(sampleB_adr[4]),
	.A(sampleB_adr[5]),
	.FCI(ram_r_adr_B_cry_3)
);
defparam ram_r_adr_B_cry_4_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_cry_5_0 (
	.FCO(ram_r_adr_B_cry_5),
	.S(ram_r_adr_B[5]),
	.Y(ram_r_adr_B_cry_5_0_Y),
	.B(ram_adr_start[5]),
	.C(dft_max[8]),
	.D(sampleB_adr[5]),
	.A(sampleB_adr[4]),
	.FCI(ram_r_adr_B_cry_4)
);
defparam ram_r_adr_B_cry_5_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_cry_6_0 (
	.FCO(ram_r_adr_B_cry_6),
	.S(ram_r_adr_B[6]),
	.Y(ram_r_adr_B_cry_6_0_Y),
	.B(ram_adr_start[6]),
	.C(dft_max[8]),
	.D(sampleB_adr[6]),
	.A(sampleB_adr[3]),
	.FCI(ram_r_adr_B_cry_5)
);
defparam ram_r_adr_B_cry_6_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_cry_7_0 (
	.FCO(ram_r_adr_B_cry_7),
	.S(ram_r_adr_B[7]),
	.Y(ram_r_adr_B_cry_7_0_Y),
	.B(ram_adr_start[7]),
	.C(dft_max[8]),
	.D(sampleB_adr[7]),
	.A(sampleB_adr[2]),
	.FCI(ram_r_adr_B_cry_6)
);
defparam ram_r_adr_B_cry_7_0.INIT=20'h574B8;
// @30:505
  ARI1 ram_r_adr_B_s_9 (
	.FCO(ram_r_adr_B_s_9_FCO),
	.S(ram_r_adr_B[9]),
	.Y(ram_r_adr_B_s_9_Y),
	.B(dft_max[8]),
	.C(sampleB_adr[0]),
	.D(sampleB_adr[9]),
	.A(ram_adr_start[9]),
	.FCI(ram_r_adr_B_cry_8)
);
defparam ram_r_adr_B_s_9.INIT=20'h472D8;
// @30:505
  ARI1 ram_r_adr_B_cry_8_0 (
	.FCO(ram_r_adr_B_cry_8),
	.S(ram_r_adr_B[8]),
	.Y(ram_r_adr_B_cry_8_0_Y),
	.B(ram_adr_start[8]),
	.C(dft_max[8]),
	.D(sampleB_adr[8]),
	.A(sampleB_adr[1]),
	.FCI(ram_r_adr_B_cry_7)
);
defparam ram_r_adr_B_cry_8_0.INIT=20'h574B8;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_0  (
	.FCO(twiddle_index_next_4_0_cry_0),
	.S(twiddle_index_next_4_0_cry_0_S),
	.Y(twiddle_index_next_4_0_cry_0_Y),
	.B(twiddle_index_next[0]),
	.C(GND),
	.D(GND),
	.A(dft_max[0]),
	.FCI(VCC)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_0 .INIT=20'h555AA;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_1  (
	.FCO(twiddle_index_next_4_0_cry_1),
	.S(twiddle_index_next_4_0_cry_1_S),
	.Y(twiddle_index_next_4_0_cry_1_Y),
	.B(twiddle_index_next[1]),
	.C(GND),
	.D(GND),
	.A(dft_max[1]),
	.FCI(twiddle_index_next_4_0_cry_0)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_1 .INIT=20'h555AA;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_2  (
	.FCO(twiddle_index_next_4_0_cry_2),
	.S(twiddle_index_next_4_0_cry_2_S),
	.Y(twiddle_index_next_4_0_cry_2_Y),
	.B(twiddle_index_next[2]),
	.C(GND),
	.D(GND),
	.A(dft_max[2]),
	.FCI(twiddle_index_next_4_0_cry_1)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_2 .INIT=20'h555AA;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_3  (
	.FCO(twiddle_index_next_4_0_cry_3),
	.S(twiddle_index_next_4_0_cry_3_S),
	.Y(twiddle_index_next_4_0_cry_3_Y),
	.B(twiddle_index_next[3]),
	.C(GND),
	.D(GND),
	.A(dft_max[3]),
	.FCI(twiddle_index_next_4_0_cry_2)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_3 .INIT=20'h555AA;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_4  (
	.FCO(twiddle_index_next_4_0_cry_4),
	.S(twiddle_index_next_4_0_cry_4_S),
	.Y(twiddle_index_next_4_0_cry_4_Y),
	.B(twiddle_index_next[4]),
	.C(GND),
	.D(GND),
	.A(dft_max[4]),
	.FCI(twiddle_index_next_4_0_cry_3)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_4 .INIT=20'h555AA;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_5  (
	.FCO(twiddle_index_next_4_0_cry_5),
	.S(twiddle_index_next_4_0_cry_5_S),
	.Y(twiddle_index_next_4_0_cry_5_Y),
	.B(twiddle_index_next[5]),
	.C(GND),
	.D(GND),
	.A(dft_max[5]),
	.FCI(twiddle_index_next_4_0_cry_4)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_5 .INIT=20'h555AA;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_6  (
	.FCO(twiddle_index_next_4_0_cry_6),
	.S(twiddle_index_next_4_0_cry_6_S),
	.Y(twiddle_index_next_4_0_cry_6_Y),
	.B(twiddle_index_next[6]),
	.C(GND),
	.D(GND),
	.A(dft_max[6]),
	.FCI(twiddle_index_next_4_0_cry_5)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_6 .INIT=20'h555AA;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_s_8  (
	.FCO(twiddle_index_next_4_0_s_8_FCO),
	.S(twiddle_index_next_4_0_s_8_S),
	.Y(twiddle_index_next_4_0_s_8_Y),
	.B(dft_max[8]),
	.C(twiddle_index_next[8]),
	.D(GND),
	.A(VCC),
	.FCI(twiddle_index_next_4_0_cry_7)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_s_8 .INIT=20'h46600;
// @30:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_7  (
	.FCO(twiddle_index_next_4_0_cry_7),
	.S(twiddle_index_next_4_0_cry_7_S),
	.Y(twiddle_index_next_4_0_cry_7_Y),
	.B(twiddle_index_next[7]),
	.C(GND),
	.D(GND),
	.A(dft_max[7]),
	.FCI(twiddle_index_next_4_0_cry_6)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_7 .INIT=20'h555AA;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_0 (
	.FCO(un16_sampleb_adr_4_cry_0_Z),
	.S(un16_sampleb_adr_4_cry_0_S),
	.Y(un16_sampleb_adr_4_cry_0_Y),
	.B(N_367_i),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[0]),
	.FCI(GND)
);
defparam un16_sampleb_adr_4_cry_0.INIT=20'h5FD02;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_1_0 (
	.FCO(un16_sampleb_adr_4_cry_1),
	.S(un16_sampleb_adr_4_Z[1]),
	.Y(un16_sampleb_adr_4_cry_1_0_Y),
	.B(N_367_i),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[1]),
	.FCI(un16_sampleb_adr_4_cry_0_Z)
);
defparam un16_sampleb_adr_4_cry_1_0.INIT=20'h5F708;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_2_0 (
	.FCO(un16_sampleb_adr_4_cry_2),
	.S(un16_sampleb_adr_4_Z[2]),
	.Y(un16_sampleb_adr_4_cry_2_0_Y),
	.B(N_367_i),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[2]),
	.FCI(un16_sampleb_adr_4_cry_1)
);
defparam un16_sampleb_adr_4_cry_2_0.INIT=20'h5DF20;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_3_0 (
	.FCO(un16_sampleb_adr_4_cry_3),
	.S(un16_sampleb_adr_4_Z[3]),
	.Y(un16_sampleb_adr_4_cry_3_0_Y),
	.B(N_367_i),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[3]),
	.FCI(un16_sampleb_adr_4_cry_2)
);
defparam un16_sampleb_adr_4_cry_3_0.INIT=20'h57F80;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_4_0 (
	.FCO(un16_sampleb_adr_4_cry_4),
	.S(un16_sampleb_adr_4_Z[4]),
	.Y(un16_sampleb_adr_4_cry_4_0_Y),
	.B(stage_cnt[3]),
	.C(m0_0_03),
	.D(stage_cnt[2]),
	.A(bfly_cnt[4]),
	.FCI(un16_sampleb_adr_4_cry_3)
);
defparam un16_sampleb_adr_4_cry_4_0.INIT=20'h5BF40;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_5_0 (
	.FCO(un16_sampleb_adr_4_cry_5),
	.S(un16_sampleb_adr_4_Z[5]),
	.Y(un16_sampleb_adr_4_cry_5_0_Y),
	.B(stage_cnt[3]),
	.C(m1_0_03),
	.D(stage_cnt[2]),
	.A(bfly_cnt[5]),
	.FCI(un16_sampleb_adr_4_cry_4)
);
defparam un16_sampleb_adr_4_cry_5_0.INIT=20'h5BF40;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_6_0 (
	.FCO(un16_sampleb_adr_4_cry_6),
	.S(un16_sampleb_adr_4_Z[6]),
	.Y(un16_sampleb_adr_4_cry_6_0_Y),
	.B(stage_cnt[3]),
	.C(m2_0_03),
	.D(stage_cnt[2]),
	.A(bfly_cnt[6]),
	.FCI(un16_sampleb_adr_4_cry_5)
);
defparam un16_sampleb_adr_4_cry_6_0.INIT=20'h5BF40;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_7_0 (
	.FCO(un16_sampleb_adr_4_cry_7),
	.S(un16_sampleb_adr_4_Z[7]),
	.Y(un16_sampleb_adr_4_cry_7_0_Y),
	.B(stage_cnt[3]),
	.C(m3_0_03),
	.D(stage_cnt[2]),
	.A(bfly_cnt[7]),
	.FCI(un16_sampleb_adr_4_cry_6)
);
defparam un16_sampleb_adr_4_cry_7_0.INIT=20'h5BF40;
// @30:442
  ARI1 un16_sampleb_adr_4_s_9 (
	.FCO(un16_sampleb_adr_4_s_9_FCO),
	.S(un16_sampleb_adr_4_Z[9]),
	.Y(un16_sampleb_adr_4_s_9_Y),
	.B(m1_0_03),
	.C(stage_cnt[2]),
	.D(stage_cnt[3]),
	.A(VCC),
	.FCI(un16_sampleb_adr_4_cry_8_Z)
);
defparam un16_sampleb_adr_4_s_9.INIT=20'h42000;
// @30:442
  ARI1 un16_sampleb_adr_4_cry_8 (
	.FCO(un16_sampleb_adr_4_cry_8_Z),
	.S(un16_sampleb_adr_4_Z[8]),
	.Y(un16_sampleb_adr_4_cry_8_Y),
	.B(m0_0_03),
	.C(stage_cnt[2]),
	.D(stage_cnt[3]),
	.A(bfly_cnt[8]),
	.FCI(un16_sampleb_adr_4_cry_7)
);
defparam un16_sampleb_adr_4_cry_8.INIT=20'h5DF20;
// @30:442
  ARI1 un16_sampleb_adr_cry_0_0 (
	.FCO(un16_sampleb_adr_cry_0),
	.S(un16_sampleb_adr_cry_0_0_S),
	.Y(un16_sampleb_adr_cry_0_0_Y),
	.B(m1_0_01_0),
	.C(N_367_i),
	.D(m0_0_03),
	.A(un16_sampleb_adr_4_Z[1]),
	.FCI(GND)
);
defparam un16_sampleb_adr_cry_0_0.INIT=20'h57F80;
// @30:442
  ARI1 un16_sampleb_adr_cry_1_0 (
	.FCO(un16_sampleb_adr_cry_1),
	.S(un16_sampleb_adr_cry_1_0_S),
	.Y(un16_sampleb_adr_cry_1_0_Y),
	.B(N_176_i),
	.C(m2_0_03_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[2]),
	.FCI(un16_sampleb_adr_cry_0)
);
defparam un16_sampleb_adr_cry_1_0.INIT=20'h57788;
// @30:442
  ARI1 un16_sampleb_adr_cry_2_0 (
	.FCO(un16_sampleb_adr_cry_2),
	.S(un16_sampleb_adr_cry_2_0_S),
	.Y(un16_sampleb_adr_cry_2_0_Y),
	.B(N_176_i),
	.C(m3_0_03_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[3]),
	.FCI(un16_sampleb_adr_cry_1)
);
defparam un16_sampleb_adr_cry_2_0.INIT=20'h57788;
// @30:442
  ARI1 un16_sampleb_adr_cry_3_0 (
	.FCO(un16_sampleb_adr_cry_3),
	.S(un16_sampleb_adr_cry_3_0_S),
	.Y(un16_sampleb_adr_cry_3_0_Y),
	.B(N_24_0),
	.C(m4_2_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[4]),
	.FCI(un16_sampleb_adr_cry_2)
);
defparam un16_sampleb_adr_cry_3_0.INIT=20'h57788;
// @30:442
  ARI1 un16_sampleb_adr_cry_4_0 (
	.FCO(un16_sampleb_adr_cry_4),
	.S(un16_sampleb_adr_cry_4_0_S),
	.Y(un16_sampleb_adr_cry_4_0_Y),
	.B(N_24_0),
	.C(m5_2_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[5]),
	.FCI(un16_sampleb_adr_cry_3)
);
defparam un16_sampleb_adr_cry_4_0.INIT=20'h57788;
// @30:442
  ARI1 un16_sampleb_adr_cry_5_0 (
	.FCO(un16_sampleb_adr_cry_5),
	.S(un16_sampleb_adr_cry_5_0_S),
	.Y(un16_sampleb_adr_cry_5_0_Y),
	.B(N_24_0),
	.C(m6_2_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[6]),
	.FCI(un16_sampleb_adr_cry_4)
);
defparam un16_sampleb_adr_cry_5_0.INIT=20'h57788;
// @30:442
  ARI1 un16_sampleb_adr_cry_6_0 (
	.FCO(un16_sampleb_adr_cry_6),
	.S(un16_sampleb_adr_cry_6_0_S),
	.Y(un16_sampleb_adr_cry_6_0_Y),
	.B(N_24_0),
	.C(m7_2_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[7]),
	.FCI(un16_sampleb_adr_cry_5)
);
defparam un16_sampleb_adr_cry_6_0.INIT=20'h57788;
// @30:442
  ARI1 un16_sampleb_adr_s_8 (
	.FCO(un16_sampleb_adr_s_8_FCO),
	.S(un16_sampleb_adr_s_8_S),
	.Y(un16_sampleb_adr_s_8_Y),
	.B(N_9_0_i),
	.C(m9_2_03),
	.D(un16_sampleb_adr_4_Z[9]),
	.A(VCC),
	.FCI(un16_sampleb_adr_cry_7)
);
defparam un16_sampleb_adr_s_8.INIT=20'h47800;
// @30:442
  ARI1 un16_sampleb_adr_cry_7_0 (
	.FCO(un16_sampleb_adr_cry_7),
	.S(un16_sampleb_adr_cry_7_0_S),
	.Y(un16_sampleb_adr_cry_7_0_Y),
	.B(N_9_0_i),
	.C(m8_2_03),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[8]),
	.FCI(un16_sampleb_adr_cry_6)
);
defparam un16_sampleb_adr_cry_7_0.INIT=20'h57788;
// @32:655
  CFG4 \p_pipe_pusher.sampleA_adr_3_cry_6_0_RNO  (
	.A(m2_0_03_0),
	.B(m6_2_1),
	.C(N_24_0),
	.D(N_361_i),
	.Y(un8_samplea_adr[6])
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_6_0_RNO .INIT=16'h30A0;
// @32:655
  CFG4 \p_pipe_pusher.sampleA_adr_3_cry_7_0_RNO  (
	.A(m7_0_03_0),
	.B(m3_0_03_0),
	.C(N_24_0),
	.D(N_361_i),
	.Y(un8_samplea_adr[7])
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_7_0_RNO .INIT=16'hA0C0;
// @32:655
  CFG4 \p_pipe_pusher.sampleA_adr_3_cry_5_0_RNO  (
	.A(N_361_i),
	.B(N_24_0),
	.C(m5_0_03_0),
	.D(N_178),
	.Y(un8_samplea_adr[5])
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_5_0_RNO .INIT=16'h80C4;
// @32:655
  CFG4 \p_pipe_pusher.sampleA_adr_3_cry_4_0_RNO  (
	.A(m0_0_03_0),
	.B(N_24_0),
	.C(N_361_i),
	.D(m4_0_03_0),
	.Y(un8_samplea_adr[4])
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_4_0_RNO .INIT=16'hC808;
// @30:441
  CFG3 un16_sampleb_adr_cry_5_0_RNO (
	.A(N_361_i),
	.B(m2_0_03_0),
	.C(m6_2_1),
	.Y(m6_2_01_0)
);
defparam un16_sampleb_adr_cry_5_0_RNO.INIT=8'h4E;
// @30:441
  CFG4 \dft_cnt_RNI44171[3]  (
	.A(m6_0_0_1_tz),
	.B(m4_0_0_1_tz),
	.C(m2_0_03),
	.D(m1_0_03),
	.Y(m6_2_1)
);
defparam \dft_cnt_RNI44171[3] .INIT=16'h3335;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[8]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_300_reto),
	.D(bf0_twiddle_cos_real_reto[8]),
	.Y(bf0_twiddle_cos_real[8])
);
defparam \bf0_twiddle_cos_realctr[8] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[7]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_299_reto),
	.D(bf0_twiddle_cos_real_reto[7]),
	.Y(bf0_twiddle_cos_real[7])
);
defparam \bf0_twiddle_cos_realctr[7] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[6]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_298_reto),
	.D(bf0_twiddle_cos_real_reto[6]),
	.Y(bf0_twiddle_cos_real[6])
);
defparam \bf0_twiddle_cos_realctr[6] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[5]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_297_reto),
	.D(bf0_twiddle_cos_real_reto[5]),
	.Y(bf0_twiddle_cos_real[5])
);
defparam \bf0_twiddle_cos_realctr[5] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[4]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_296_reto),
	.D(bf0_twiddle_cos_real_reto[4]),
	.Y(bf0_twiddle_cos_real[4])
);
defparam \bf0_twiddle_cos_realctr[4] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[3]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_295_reto),
	.D(bf0_twiddle_cos_real_reto[3]),
	.Y(bf0_twiddle_cos_real[3])
);
defparam \bf0_twiddle_cos_realctr[3] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[2]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_294_reto),
	.D(bf0_twiddle_cos_real_reto[2]),
	.Y(bf0_twiddle_cos_real[2])
);
defparam \bf0_twiddle_cos_realctr[2] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[1]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_293_reto),
	.D(bf0_twiddle_cos_real_reto[1]),
	.Y(bf0_twiddle_cos_real[1])
);
defparam \bf0_twiddle_cos_realctr[1] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_cos_realctr[0]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_292_reto),
	.D(bf0_twiddle_cos_real_reto[0]),
	.Y(bf0_twiddle_cos_real[0])
);
defparam \bf0_twiddle_cos_realctr[0] .INIT=16'hC480;
// @30:469
  CFG4 \bf0_twiddle_sin_imagctr[0]  (
	.A(N_301_reto),
	.B(bf0_twiddle_sin_imag_reto[0]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[0])
);
defparam \bf0_twiddle_sin_imagctr[0] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[0]  (
	.A(N_301_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[0]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[0])
);
defparam \bf0_twiddle_sin_imag_1compctr[0] .INIT=16'h50C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imagctr[1]  (
	.A(N_302_reto),
	.B(bf0_twiddle_sin_imag_reto[1]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[1])
);
defparam \bf0_twiddle_sin_imagctr[1] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[1]  (
	.A(N_302_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[1]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[1])
);
defparam \bf0_twiddle_sin_imag_1compctr[1] .INIT=16'h50C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imagctr[2]  (
	.A(N_303_reto),
	.B(bf0_twiddle_sin_imag_reto[2]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[2])
);
defparam \bf0_twiddle_sin_imagctr[2] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[2]  (
	.A(N_303_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[2]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[2])
);
defparam \bf0_twiddle_sin_imag_1compctr[2] .INIT=16'h50C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imagctr[3]  (
	.A(N_304_reto),
	.B(bf0_twiddle_sin_imag_reto[3]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[3])
);
defparam \bf0_twiddle_sin_imagctr[3] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[3]  (
	.A(N_304_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[3]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[3])
);
defparam \bf0_twiddle_sin_imag_1compctr[3] .INIT=16'h50C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imagctr[4]  (
	.A(N_305_reto),
	.B(bf0_twiddle_sin_imag_reto[4]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[4])
);
defparam \bf0_twiddle_sin_imagctr[4] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[4]  (
	.A(N_305_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[4]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[4])
);
defparam \bf0_twiddle_sin_imag_1compctr[4] .INIT=16'h50C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imagctr[5]  (
	.A(N_306_reto),
	.B(bf0_twiddle_sin_imag_reto[5]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[5])
);
defparam \bf0_twiddle_sin_imagctr[5] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[5]  (
	.A(N_306_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[5]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[5])
);
defparam \bf0_twiddle_sin_imag_1compctr[5] .INIT=16'h50C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imagctr[6]  (
	.A(N_307_reto),
	.B(bf0_twiddle_sin_imag_reto[6]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[6])
);
defparam \bf0_twiddle_sin_imagctr[6] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[6]  (
	.A(N_307_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[6]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[6])
);
defparam \bf0_twiddle_sin_imag_1compctr[6] .INIT=16'h50C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imagctr[7]  (
	.A(N_308_reto),
	.B(bf0_twiddle_sin_imag_reto[7]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[7])
);
defparam \bf0_twiddle_sin_imagctr[7] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[7]  (
	.A(N_308_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[7]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[7])
);
defparam \bf0_twiddle_sin_imag_1compctr[7] .INIT=16'h50C0;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[8]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_s_8_S),
	.Y(twiddle_index_next_4[8])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[8] .INIT=4'h4;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[7]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_7_S),
	.Y(twiddle_index_next_4[7])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[7] .INIT=4'h4;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[6]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_6_S),
	.Y(twiddle_index_next_4[6])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[6] .INIT=4'h4;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[5]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_5_S),
	.Y(twiddle_index_next_4[5])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[5] .INIT=4'h4;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[4]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_4_S),
	.Y(twiddle_index_next_4[4])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[4] .INIT=4'h4;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[3]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_3_S),
	.Y(twiddle_index_next_4[3])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[3] .INIT=4'h4;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[2]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_2_S),
	.Y(twiddle_index_next_4[2])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[2] .INIT=4'h4;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[1]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_1_S),
	.Y(twiddle_index_next_4[1])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[1] .INIT=4'h4;
// @30:433
  CFG2 \p_pipe_pusher.sampleA_adr_3[0]  (
	.A(dft_run_RNICAI5_0_Z),
	.B(bfly_cnt[0]),
	.Y(sampleA_adr_3[0])
);
defparam \p_pipe_pusher.sampleA_adr_3[0] .INIT=4'h4;
// @32:655
  CFG2 \stage_cnt_RNI9QQC[1]  (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m2_0_03)
);
defparam \stage_cnt_RNI9QQC[1] .INIT=4'h4;
// @32:655
  CFG2 \stage_cnt_RNI9QQC_0[1]  (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m1_0_03)
);
defparam \stage_cnt_RNI9QQC_0[1] .INIT=4'h2;
// @30:442
  CFG2 un16_sampleb_adr_4_cry_7_0_RNO (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m3_0_03)
);
defparam un16_sampleb_adr_4_cry_7_0_RNO.INIT=4'h8;
// @30:307
  CFG2 \bfly_max_6[1]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[0]),
	.Y(bfly_max_6[1])
);
defparam \bfly_max_6[1] .INIT=4'h8;
// @30:307
  CFG2 \bfly_max_6[2]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[1]),
	.Y(bfly_max_6[2])
);
defparam \bfly_max_6[2] .INIT=4'h8;
// @30:307
  CFG2 \bfly_max_6[3]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[2]),
	.Y(bfly_max_6[3])
);
defparam \bfly_max_6[3] .INIT=4'h8;
// @30:307
  CFG2 \bfly_max_6[4]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[3]),
	.Y(bfly_max_6[4])
);
defparam \bfly_max_6[4] .INIT=4'h8;
// @30:307
  CFG2 \bfly_max_6[5]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[4]),
	.Y(bfly_max_6[5])
);
defparam \bfly_max_6[5] .INIT=4'h8;
// @30:307
  CFG2 \bfly_max_6[6]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[5]),
	.Y(bfly_max_6[6])
);
defparam \bfly_max_6[6] .INIT=4'h8;
// @30:307
  CFG2 \bfly_max_6[7]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[6]),
	.Y(bfly_max_6[7])
);
defparam \bfly_max_6[7] .INIT=4'h8;
// @30:307
  CFG2 \bfly_max_6[8]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[7]),
	.Y(bfly_max_6[8])
);
defparam \bfly_max_6[8] .INIT=4'h8;
// @30:307
  CFG2 \dft_max_6[0]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[1]),
	.Y(dft_max_6[0])
);
defparam \dft_max_6[0] .INIT=4'hD;
// @30:307
  CFG2 \dft_max_6[1]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[2]),
	.Y(dft_max_6[1])
);
defparam \dft_max_6[1] .INIT=4'hD;
// @30:307
  CFG2 \dft_max_6[2]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[3]),
	.Y(dft_max_6[2])
);
defparam \dft_max_6[2] .INIT=4'hD;
// @30:307
  CFG2 \dft_max_6[3]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[4]),
	.Y(dft_max_6[3])
);
defparam \dft_max_6[3] .INIT=4'hD;
// @30:307
  CFG2 \dft_max_6[4]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[5]),
	.Y(dft_max_6[4])
);
defparam \dft_max_6[4] .INIT=4'hD;
// @30:307
  CFG2 \dft_max_6[5]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[6]),
	.Y(dft_max_6[5])
);
defparam \dft_max_6[5] .INIT=4'hD;
// @30:307
  CFG2 \dft_max_6[6]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[7]),
	.Y(dft_max_6[6])
);
defparam \dft_max_6[6] .INIT=4'hD;
// @30:307
  CFG2 \dft_max_6[7]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[8]),
	.Y(dft_max_6[7])
);
defparam \dft_max_6[7] .INIT=4'hD;
// @30:307
  CFG2 \p_stage_manager.stage_cnt_6_a4_0_a2_0_a2[0]  (
	.A(tf_comp_ram_stable),
	.B(stage_cnt[0]),
	.Y(stage_cnt_6[0])
);
defparam \p_stage_manager.stage_cnt_6_a4_0_a2_0_a2[0] .INIT=4'h2;
// @32:655
  CFG2 \stage_cnt_RNI9QQC_1[1]  (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m0_0_03)
);
defparam \stage_cnt_RNI9QQC_1[1] .INIT=4'h1;
// @30:357
  CFG2 dft_run_RNICAI5_0 (
	.A(tf_comp_ram_stable),
	.B(dft_run_Z),
	.Y(dft_run_RNICAI5_0_Z)
);
defparam dft_run_RNICAI5_0.INIT=4'h7;
// @30:294
  CFG2 \stage_state_ns_1_0_.m5_i_0_o2  (
	.A(tf_comp_ram_stable),
	.B(stage_state[1]),
	.Y(N_369)
);
defparam \stage_state_ns_1_0_.m5_i_0_o2 .INIT=4'hD;
// @30:294
  CFG2 dft_run_0_sqmuxa_1_0_a2_0_a2_0_a2 (
	.A(tf_comp_ram_stable),
	.B(stage_state[0]),
	.Y(N_500)
);
defparam dft_run_0_sqmuxa_1_0_a2_0_a2_0_a2.INIT=4'h2;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[5]  (
	.A(ram_r_adr_A[5]),
	.B(bf0_adr_a_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[5])
);
defparam \ram_adr_0_sig_0_i_m2[5] .INIT=8'hAC;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[4]  (
	.A(bf0_adr_b_out[4]),
	.B(ram_r_adr_B[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[4])
);
defparam \ram_adr_0_sig_1_i_m2[4] .INIT=8'hCA;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[9]  (
	.A(ram_r_adr_B[9]),
	.B(bf0_adr_b_out[9]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[9])
);
defparam \ram_adr_0_sig_1_i_m2[9] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[5]  (
	.A(ram_r_adr_A[5]),
	.B(bf0_adr_a_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[5])
);
defparam \ram_adr_1_sig_0_i_m2[5] .INIT=8'hCA;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[4]  (
	.A(bf0_adr_b_out[4]),
	.B(ram_r_adr_B[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[4])
);
defparam \ram_adr_1_sig_1_i_m2[4] .INIT=8'hAC;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[9]  (
	.A(ram_r_adr_B[9]),
	.B(bf0_adr_b_out[9]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[9])
);
defparam \ram_adr_1_sig_1_i_m2[9] .INIT=8'hCA;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[6]  (
	.A(ram_r_adr_A[6]),
	.B(bf0_adr_a_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[6])
);
defparam \ram_adr_0_sig_0_i_m2[6] .INIT=8'hAC;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[3]  (
	.A(bf0_adr_b_out[3]),
	.B(ram_r_adr_B[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[3])
);
defparam \ram_adr_0_sig_1_i_m2[3] .INIT=8'hCA;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[8]  (
	.A(ram_r_adr_B[8]),
	.B(bf0_adr_b_out[8]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[8])
);
defparam \ram_adr_0_sig_1_i_m2[8] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[6]  (
	.A(ram_r_adr_A[6]),
	.B(bf0_adr_a_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[6])
);
defparam \ram_adr_1_sig_0_i_m2[6] .INIT=8'hCA;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[3]  (
	.A(bf0_adr_b_out[3]),
	.B(ram_r_adr_B[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[3])
);
defparam \ram_adr_1_sig_1_i_m2[3] .INIT=8'hAC;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[8]  (
	.A(ram_r_adr_B[8]),
	.B(bf0_adr_b_out[8]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[8])
);
defparam \ram_adr_1_sig_1_i_m2[8] .INIT=8'hCA;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[7]  (
	.A(ram_r_adr_A[7]),
	.B(bf0_adr_a_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[7])
);
defparam \ram_adr_0_sig_0_i_m2[7] .INIT=8'hAC;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[2]  (
	.A(bf0_adr_b_out[2]),
	.B(ram_r_adr_B[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[2])
);
defparam \ram_adr_0_sig_1_i_m2[2] .INIT=8'hCA;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[7]  (
	.A(ram_r_adr_B[7]),
	.B(bf0_adr_b_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[7])
);
defparam \ram_adr_0_sig_1_i_m2[7] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[7]  (
	.A(ram_r_adr_A[7]),
	.B(bf0_adr_a_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[7])
);
defparam \ram_adr_1_sig_0_i_m2[7] .INIT=8'hCA;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[2]  (
	.A(bf0_adr_b_out[2]),
	.B(ram_r_adr_B[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[2])
);
defparam \ram_adr_1_sig_1_i_m2[2] .INIT=8'hAC;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[7]  (
	.A(ram_r_adr_B[7]),
	.B(bf0_adr_b_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[7])
);
defparam \ram_adr_1_sig_1_i_m2[7] .INIT=8'hCA;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[8]  (
	.A(ram_r_adr_A[8]),
	.B(bf0_adr_a_out[8]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[8])
);
defparam \ram_adr_0_sig_0_i_m2[8] .INIT=8'hAC;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[1]  (
	.A(bf0_adr_b_out[1]),
	.B(ram_r_adr_B[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[1])
);
defparam \ram_adr_0_sig_1_i_m2[1] .INIT=8'hCA;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[6]  (
	.A(ram_r_adr_B[6]),
	.B(bf0_adr_b_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[6])
);
defparam \ram_adr_0_sig_1_i_m2[6] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[8]  (
	.A(ram_r_adr_A[8]),
	.B(bf0_adr_a_out[8]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[8])
);
defparam \ram_adr_1_sig_0_i_m2[8] .INIT=8'hCA;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[1]  (
	.A(bf0_adr_b_out[1]),
	.B(ram_r_adr_B[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[1])
);
defparam \ram_adr_1_sig_1_i_m2[1] .INIT=8'hAC;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[6]  (
	.A(ram_r_adr_B[6]),
	.B(bf0_adr_b_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[6])
);
defparam \ram_adr_1_sig_1_i_m2[6] .INIT=8'hCA;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[9]  (
	.A(ram_r_adr_A[9]),
	.B(bf0_adr_a_out[9]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[9])
);
defparam \ram_adr_0_sig_0_i_m2[9] .INIT=8'hAC;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[5]  (
	.A(ram_r_adr_B[5]),
	.B(bf0_adr_b_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[5])
);
defparam \ram_adr_0_sig_1_i_m2[5] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[9]  (
	.A(ram_r_adr_A[9]),
	.B(bf0_adr_a_out[9]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[9])
);
defparam \ram_adr_1_sig_0_i_m2[9] .INIT=8'hCA;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[5]  (
	.A(ram_r_adr_B[5]),
	.B(bf0_adr_b_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[5])
);
defparam \ram_adr_1_sig_1_i_m2[5] .INIT=8'hCA;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[4]  (
	.A(bf0_adr_a_out[4]),
	.B(ram_r_adr_A[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[4])
);
defparam \ram_adr_1_sig_0_i_m2[4] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[3]  (
	.A(bf0_adr_a_out[3]),
	.B(ram_r_adr_A[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[3])
);
defparam \ram_adr_1_sig_0_i_m2[3] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[2]  (
	.A(bf0_adr_a_out[2]),
	.B(ram_r_adr_A[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[2])
);
defparam \ram_adr_1_sig_0_i_m2[2] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[1]  (
	.A(bf0_adr_a_out[1]),
	.B(ram_r_adr_A[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[1])
);
defparam \ram_adr_1_sig_0_i_m2[1] .INIT=8'hAC;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[4]  (
	.A(bf0_adr_a_out[4]),
	.B(ram_r_adr_A[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[4])
);
defparam \ram_adr_0_sig_0_i_m2[4] .INIT=8'hCA;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[3]  (
	.A(bf0_adr_a_out[3]),
	.B(ram_r_adr_A[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[3])
);
defparam \ram_adr_0_sig_0_i_m2[3] .INIT=8'hCA;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[2]  (
	.A(bf0_adr_a_out[2]),
	.B(ram_r_adr_A[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[2])
);
defparam \ram_adr_0_sig_0_i_m2[2] .INIT=8'hCA;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[1]  (
	.A(bf0_adr_a_out[1]),
	.B(ram_r_adr_A[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[1])
);
defparam \ram_adr_0_sig_0_i_m2[1] .INIT=8'hCA;
// @30:441
  CFG3 \dft_cnt_RNIHFL6[1]  (
	.A(dft_cnt[0]),
	.B(stage_cnt[0]),
	.C(dft_cnt[1]),
	.Y(m1_0_01_0)
);
defparam \dft_cnt_RNIHFL6[1] .INIT=8'hE2;
// @30:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_3  (
	.A(bfly_max[1]),
	.B(bfly_max[0]),
	.C(bfly_cnt[1]),
	.D(bfly_cnt[0]),
	.Y(un26_ram_ready_sig_NE_3)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_3 .INIT=16'h7BDE;
// @30:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_2  (
	.A(bfly_max[7]),
	.B(bfly_max[6]),
	.C(bfly_cnt[7]),
	.D(bfly_cnt[6]),
	.Y(un26_ram_ready_sig_NE_2)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_2 .INIT=16'h7BDE;
// @30:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_1  (
	.A(bfly_max[5]),
	.B(bfly_max[4]),
	.C(bfly_cnt[5]),
	.D(bfly_cnt[4]),
	.Y(un26_ram_ready_sig_NE_1)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_1 .INIT=16'h7BDE;
// @30:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_0  (
	.A(bfly_max[3]),
	.B(bfly_max[2]),
	.C(bfly_cnt[3]),
	.D(bfly_cnt[2]),
	.Y(un26_ram_ready_sig_NE_0)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_0 .INIT=16'h7BDE;
// @30:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_3  (
	.A(dft_max[1]),
	.B(dft_max[0]),
	.C(dft_cnt[0]),
	.D(dft_cnt[1]),
	.Y(un29_ram_ready_sig_NE_3)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_3 .INIT=16'h7DBE;
// @30:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_2  (
	.A(dft_max[7]),
	.B(dft_max[6]),
	.C(dft_cnt[7]),
	.D(dft_cnt[6]),
	.Y(un29_ram_ready_sig_NE_2)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_2 .INIT=16'h7BDE;
// @30:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_1  (
	.A(dft_max[5]),
	.B(dft_max[4]),
	.C(dft_cnt[5]),
	.D(dft_cnt[4]),
	.Y(un29_ram_ready_sig_NE_1)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_1 .INIT=16'h7BDE;
// @30:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_0  (
	.A(dft_max[3]),
	.B(dft_max[2]),
	.C(dft_cnt[3]),
	.D(dft_cnt[2]),
	.Y(un29_ram_ready_sig_NE_0)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_0 .INIT=16'h7BDE;
// @32:350
  CFG4 transformation_finished_RNIF5VM (
	.A(ram_dist_state_0),
	.B(tf_comp_ram_stable),
	.C(transformation_finished_1z),
	.D(ram_valid_sig_1z),
	.Y(p_N_7_mux)
);
defparam transformation_finished_RNIF5VM.INIT=16'h0800;
// @30:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[0]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_0_Y),
	.Y(twiddle_index_next_4[0])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[0] .INIT=4'h1;
// @30:441
  CFG3 \dft_cnt_RNITRL6[6]  (
	.A(dft_cnt[6]),
	.B(stage_cnt[0]),
	.C(dft_cnt[7]),
	.Y(m7_0_0_1_tz)
);
defparam \dft_cnt_RNITRL6[6] .INIT=8'hE2;
// @30:441
  CFG3 \dft_cnt_RNIJHL6[2]  (
	.A(dft_cnt[1]),
	.B(stage_cnt[0]),
	.C(dft_cnt[2]),
	.Y(m2_0_0_1_tz)
);
defparam \dft_cnt_RNIJHL6[2] .INIT=8'hE2;
// @30:441
  CFG3 \dft_cnt_RNIHFL6_0[1]  (
	.A(dft_cnt[0]),
	.B(stage_cnt[0]),
	.C(dft_cnt[1]),
	.Y(m3_0_1_1_tz)
);
defparam \dft_cnt_RNIHFL6_0[1] .INIT=8'hE2;
// @30:441
  CFG3 \dft_cnt_RNILJL6[2]  (
	.A(dft_cnt[2]),
	.B(stage_cnt[0]),
	.C(dft_cnt[3]),
	.Y(m3_0_0_1_tz)
);
defparam \dft_cnt_RNILJL6[2] .INIT=8'hE2;
// @30:441
  CFG3 \dft_cnt_RNIPNL6[4]  (
	.A(dft_cnt[4]),
	.B(stage_cnt[0]),
	.C(dft_cnt[5]),
	.Y(m5_0_0_1_tz)
);
defparam \dft_cnt_RNIPNL6[4] .INIT=8'hE2;
// @30:441
  CFG3 \dft_cnt_RNINLL6[3]  (
	.A(dft_cnt[3]),
	.B(stage_cnt[0]),
	.C(dft_cnt[4]),
	.Y(m4_0_0_1_tz)
);
defparam \dft_cnt_RNINLL6[3] .INIT=8'hE2;
// @30:441
  CFG3 \dft_cnt_RNIVTL6[7]  (
	.A(dft_cnt[7]),
	.B(stage_cnt[0]),
	.C(dft_cnt[8]),
	.Y(m8_0_0_1_tz)
);
defparam \dft_cnt_RNIVTL6[7] .INIT=8'hE2;
// @30:441
  CFG3 \dft_cnt_RNIRPL6[5]  (
	.A(dft_cnt[5]),
	.B(stage_cnt[0]),
	.C(dft_cnt[6]),
	.Y(m6_0_0_1_tz)
);
defparam \dft_cnt_RNIRPL6[5] .INIT=8'hE2;
// @30:442
  CFG2 \stage_cnt_RNIDUQC[3]  (
	.A(stage_cnt[2]),
	.B(stage_cnt[3]),
	.Y(N_367_i)
);
defparam \stage_cnt_RNIDUQC[3] .INIT=4'h1;
// @30:357
  CFG2 bf0_do_calc_next2_RNO (
	.A(dft_run_RNICAI5_0_Z),
	.B(bf0_do_calc_next_0_Z),
	.Y(bf0_do_calc_next2_RNO_Z)
);
defparam bf0_do_calc_next2_RNO.INIT=4'h4;
// @30:357
  CFG2 bf0_do_calc_RNO (
	.A(dft_run_RNICAI5_0_Z),
	.B(bf0_do_calc_next2_Z),
	.Y(bf0_do_calc_RNO_Z)
);
defparam bf0_do_calc_RNO.INIT=4'h4;
// @30:372
  CFG2 sampleB_adr_1_sqmuxa (
	.A(dft_run_RNICAI5_0_Z),
	.B(ETH_NRESET_c),
	.Y(sampleB_adr_1_sqmuxa_Z)
);
defparam sampleB_adr_1_sqmuxa.INIT=4'h4;
// @32:655
  CFG3 \dft_cnt_RNI7RUC[0]  (
	.A(stage_cnt[0]),
	.B(dft_cnt[0]),
	.C(stage_cnt[1]),
	.Y(m0_0_03_0)
);
defparam \dft_cnt_RNI7RUC[0] .INIT=8'h80;
// @30:357
  CFG2 bf0_do_calc_next_0_RNO (
	.A(dft_run_RNICAI5_0_Z),
	.B(dft_fin_Z),
	.Y(bf0_do_calc_next_0_RNO_Z)
);
defparam bf0_do_calc_next_0_RNO.INIT=4'h1;
// @32:655
  CFG2 \p_pipe_pusher.sampleA_adr_3_cry_1_0_RNO  (
	.A(N_367_i),
	.B(m0_0_03),
	.Y(un16_sampleb_adr_4)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_1_0_RNO .INIT=4'h8;
// @30:495
  CFG3 ram_valid_sig_1_sqmuxa_i_0_0 (
	.A(bf0_calc_done),
	.B(tf_comp_ram_stable),
	.C(bf0_overflow),
	.Y(N_34)
);
defparam ram_valid_sig_1_sqmuxa_i_0_0.INIT=8'hB3;
// @32:655
  CFG3 \stage_cnt_RNIV88J[2]  (
	.A(stage_cnt[2]),
	.B(stage_cnt[1]),
	.C(stage_cnt[0]),
	.Y(N_361_i)
);
defparam \stage_cnt_RNIV88J[2] .INIT=8'h95;
// @30:294
  CFG3 ram_dest_RNO (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_assigned),
	.Y(N_621_i)
);
defparam ram_dest_RNO.INIT=8'h27;
// @30:294
  CFG4 \stage_state_ns_1_0_.m13_0_0_a2_0_1  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(m1_0_03),
	.D(N_369),
	.Y(m13_0_0_a2_0_0)
);
defparam \stage_state_ns_1_0_.m13_0_0_a2_0_1 .INIT=16'h0020;
// @30:294
  CFG4 \stage_state_ns_1_0_.m5_i_0_0  (
	.A(bf0_do_calc_Z),
	.B(stage_state[0]),
	.C(N_369),
	.D(tf_comp_ram_ready),
	.Y(m5_i_0_0)
);
defparam \stage_state_ns_1_0_.m5_i_0_0 .INIT=16'hF1F3;
// @30:392
  CFG3 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_4  (
	.A(bfly_cnt[8]),
	.B(un26_ram_ready_sig_NE_0),
	.C(bfly_max[8]),
	.Y(un26_ram_ready_sig_NE_4)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_4 .INIT=8'hDE;
// @30:396
  CFG3 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_4  (
	.A(dft_cnt[8]),
	.B(dft_max[8]),
	.C(un29_ram_ready_sig_NE_0),
	.Y(un29_ram_ready_sig_NE_4)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_4 .INIT=8'hF6;
// @30:357
  CFG2 dft_run_RNICA6B (
	.A(tf_comp_ram_ready),
	.B(dft_run_RNICAI5_0_Z),
	.Y(un1_ram_stable_2_i)
);
defparam dft_run_RNICA6B.INIT=4'hE;
// @30:442
  CFG4 \stage_cnt_RNIMOLP_2[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(stage_cnt[1]),
	.D(stage_cnt[0]),
	.Y(N_176_i)
);
defparam \stage_cnt_RNIMOLP_2[3] .INIT=16'h0111;
// @32:655
  CFG4 \stage_cnt_RNIMOLP_1[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(stage_cnt[1]),
	.D(stage_cnt[0]),
	.Y(N_24_0)
);
defparam \stage_cnt_RNIMOLP_1[3] .INIT=16'h1555;
// @32:655
  CFG3 \dft_cnt_RNI34B01[1]  (
	.A(m1_0_03),
	.B(m1_0_01_0),
	.C(m2_0_03),
	.Y(N_178)
);
defparam \dft_cnt_RNI34B01[1] .INIT=8'hFB;
// @30:372
  CFG4 un1_dft_done_1_sqmuxa_i_0_0 (
	.A(dft_run_RNICAI5_0_Z),
	.B(tf_comp_ram_ready),
	.C(dft_fin_Z),
	.D(bf0_calc_done),
	.Y(N_32)
);
defparam un1_dft_done_1_sqmuxa_i_0_0.INIT=16'hAAEA;
// @32:655
  CFG4 \stage_cnt_RNIMOLP[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(stage_cnt[1]),
	.D(stage_cnt[0]),
	.Y(N_364_i)
);
defparam \stage_cnt_RNIMOLP[3] .INIT=16'h9555;
// @30:307
  CFG4 un1_dft_run_2_sqmuxa_0_0_o2 (
	.A(stage_cnt[2]),
	.B(m1_0_03),
	.C(dft_done_Z),
	.D(stage_cnt[3]),
	.Y(N_366)
);
defparam un1_dft_run_2_sqmuxa_0_0_o2.INIT=16'h4F0F;
// @30:294
  CFG3 transformation_finished_RNO (
	.A(tf_comp_ram_ready),
	.B(tf_comp_ram_stable),
	.C(N_369),
	.Y(un1_transformation_finished_0_sqmuxa_i)
);
defparam transformation_finished_RNO.INIT=8'hB0;
// @30:307
  CFG3 un1_dft_run_2_sqmuxa_0_0_a2_0 (
	.A(stage_state[0]),
	.B(tf_comp_ram_stable),
	.C(N_366),
	.Y(N_679)
);
defparam un1_dft_run_2_sqmuxa_0_0_a2_0.INIT=8'h80;
// @30:294
  CFG4 \stage_state_ns_1_0_.m13_0_0_a2_0  (
	.A(stage_state[0]),
	.B(dft_done_Z),
	.C(tf_comp_ram_ready),
	.D(m13_0_0_a2_0_0),
	.Y(N_684)
);
defparam \stage_state_ns_1_0_.m13_0_0_a2_0 .INIT=16'h8000;
// @30:441
  CFG4 \dft_cnt_RNICVKJ[8]  (
	.A(stage_cnt[0]),
	.B(m7_0_0_1_tz),
	.C(dft_cnt[8]),
	.D(stage_cnt[1]),
	.Y(m9_0_03_0)
);
defparam \dft_cnt_RNICVKJ[8] .INIT=16'h44D8;
// @30:442
  CFG4 \stage_cnt_RNIMOLP_0[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(stage_cnt[1]),
	.D(stage_cnt[0]),
	.Y(N_9_0_i)
);
defparam \stage_cnt_RNIMOLP_0[3] .INIT=16'h7FFF;
// @30:441
  CFG4 \dft_cnt_RNIQCKJ[0]  (
	.A(stage_cnt[0]),
	.B(m2_0_0_1_tz),
	.C(dft_cnt[0]),
	.D(stage_cnt[1]),
	.Y(m2_0_03_0)
);
defparam \dft_cnt_RNIQCKJ[0] .INIT=16'h88E4;
// @30:441
  CFG4 \dft_cnt_RNICC171[7]  (
	.A(m8_0_0_1_tz),
	.B(m6_0_0_1_tz),
	.C(m2_0_03),
	.D(m1_0_03),
	.Y(m8_0_03_0)
);
defparam \dft_cnt_RNICC171[7] .INIT=16'hCCCA;
// @30:441
  CFG4 \dft_cnt_RNI88171[4]  (
	.A(m7_0_0_1_tz),
	.B(m5_0_0_1_tz),
	.C(m2_0_03),
	.D(m1_0_03),
	.Y(m7_0_03_0)
);
defparam \dft_cnt_RNI88171[4] .INIT=16'hCCCA;
// @30:441
  CFG4 \dft_cnt_RNI00171[2]  (
	.A(m5_0_0_1_tz),
	.B(m3_0_0_1_tz),
	.C(m2_0_03),
	.D(m1_0_03),
	.Y(m5_0_03_0)
);
defparam \dft_cnt_RNI00171[2] .INIT=16'hCCCA;
// @30:441
  CFG4 \dft_cnt_RNISR071[2]  (
	.A(m4_0_0_1_tz),
	.B(m2_0_0_1_tz),
	.C(m2_0_03),
	.D(m1_0_03),
	.Y(m4_0_03_0)
);
defparam \dft_cnt_RNISR071[2] .INIT=16'hCCCA;
// @30:441
  CFG4 \dft_cnt_RNION071[1]  (
	.A(m3_0_1_1_tz),
	.B(m3_0_0_1_tz),
	.C(m2_0_03),
	.D(m1_0_03),
	.Y(m3_0_03_0)
);
defparam \dft_cnt_RNION071[1] .INIT=16'hAAAC;
// @30:508
  CFG3 \ram_adr_0_sig_1_i_m2[0]  (
	.A(bf0_adr_b_out[0]),
	.B(ram_r_adr_B_cry_0_0_Y),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[0])
);
defparam \ram_adr_0_sig_1_i_m2[0] .INIT=8'hCA;
// @30:516
  CFG3 \ram_adr_1_sig_1_i_m2[0]  (
	.A(bf0_adr_b_out[0]),
	.B(ram_r_adr_B_cry_0_0_Y),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[0])
);
defparam \ram_adr_1_sig_1_i_m2[0] .INIT=8'hAC;
// @30:515
  CFG3 \ram_adr_1_sig_0_i_m2[0]  (
	.A(bf0_adr_a_out[0]),
	.B(ram_r_adr_A_cry_0_0_Y),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[0])
);
defparam \ram_adr_1_sig_0_i_m2[0] .INIT=8'hAC;
// @30:507
  CFG3 \ram_adr_0_sig_0_i_m2[0]  (
	.A(bf0_adr_a_out[0]),
	.B(ram_r_adr_A_cry_0_0_Y),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[0])
);
defparam \ram_adr_0_sig_0_i_m2[0] .INIT=8'hCA;
// @30:294
  CFG2 \stage_cnt_RNO[2]  (
	.A(N_361_i),
	.B(tf_comp_ram_stable),
	.Y(N_155_i)
);
defparam \stage_cnt_RNO[2] .INIT=4'h4;
// @30:294
  CFG3 \stage_cnt_RNO[1]  (
	.A(tf_comp_ram_stable),
	.B(m2_0_03),
	.C(m1_0_03),
	.Y(N_153_i)
);
defparam \stage_cnt_RNO[1] .INIT=8'hA8;
// @30:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE  (
	.A(un29_ram_ready_sig_NE_1),
	.B(un29_ram_ready_sig_NE_2),
	.C(un29_ram_ready_sig_NE_4),
	.D(un29_ram_ready_sig_NE_3),
	.Y(un30_ram_ready_sig)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE .INIT=16'hFFFE;
// @30:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE  (
	.A(un26_ram_ready_sig_NE_1),
	.B(un26_ram_ready_sig_NE_4),
	.C(un26_ram_ready_sig_NE_3),
	.D(un26_ram_ready_sig_NE_2),
	.Y(un27_ram_ready_sig)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE .INIT=16'hFFFE;
// @30:294
  CFG4 \stage_state_ns_1_0_.m13_0_0  (
	.A(stage_state[1]),
	.B(stage_state[0]),
	.C(tf_comp_ram_stable),
	.D(N_684),
	.Y(stage_state_ns[1])
);
defparam \stage_state_ns_1_0_.m13_0_0 .INIT=16'hFF20;
// @30:294
  CFG4 \stage_state_ns_1_0_.N_14_i  (
	.A(dft_done_Z),
	.B(stage_state[0]),
	.C(tf_comp_ram_ready),
	.D(m5_i_0_0),
	.Y(N_14_i)
);
defparam \stage_state_ns_1_0_.N_14_i .INIT=16'h007F;
// @30:294
  CFG2 \stage_cnt_RNO[3]  (
	.A(N_364_i),
	.B(tf_comp_ram_stable),
	.Y(N_157_i)
);
defparam \stage_cnt_RNO[3] .INIT=4'h4;
// @30:441
  CFG3 un16_sampleb_adr_cry_6_0_RNO (
	.A(m3_0_03_0),
	.B(N_361_i),
	.C(m7_0_03_0),
	.Y(m7_2_01_0)
);
defparam un16_sampleb_adr_cry_6_0_RNO.INIT=8'hE2;
// @30:441
  CFG3 un16_sampleb_adr_cry_4_0_RNO (
	.A(N_178),
	.B(m5_0_03_0),
	.C(N_361_i),
	.Y(m5_2_01_0)
);
defparam un16_sampleb_adr_cry_4_0_RNO.INIT=8'hC5;
// @30:441
  CFG3 un16_sampleb_adr_cry_3_0_RNO (
	.A(N_361_i),
	.B(m4_0_03_0),
	.C(m0_0_03_0),
	.Y(m4_2_01_0)
);
defparam un16_sampleb_adr_cry_3_0_RNO.INIT=8'hD8;
// @30:441
  CFG4 \stage_cnt_RNIO5AK3[3]  (
	.A(N_178),
	.B(m5_0_03_0),
	.C(N_364_i),
	.D(N_361_i),
	.Y(m9_2_0_0)
);
defparam \stage_cnt_RNIO5AK3[3] .INIT=16'h05C0;
// @30:441
  CFG4 \dft_cnt_RNI89U03[0]  (
	.A(N_361_i),
	.B(m8_0_03_0),
	.C(m0_0_03_0),
	.D(N_364_i),
	.Y(m8_2_0_1)
);
defparam \dft_cnt_RNI89U03[0] .INIT=16'h88A0;
// @30:294
  CFG4 un1_dft_run_2_sqmuxa_0_0_o2_RNISR8Q (
	.A(tf_comp_ram_stable),
	.B(stage_state[0]),
	.C(tf_comp_ram_ready),
	.D(N_366),
	.Y(N_64_i)
);
defparam un1_dft_run_2_sqmuxa_0_0_o2_RNISR8Q.INIT=16'h55D5;
// @30:294
  CFG4 dft_run_RNO (
	.A(tf_comp_ram_stable),
	.B(stage_state[1]),
	.C(tf_comp_ram_ready),
	.D(N_679),
	.Y(un1_dft_run_2_sqmuxa_i)
);
defparam dft_run_RNO.INIT=16'h0075;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[1]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(N_76),
	.D(N_337),
	.Y(N_241_i)
);
defparam \bf0_imag_b_in_RNO[1] .INIT=16'h082A;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[0]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(N_78),
	.D(N_165),
	.Y(N_243_i)
);
defparam \bf0_imag_b_in_RNO[0] .INIT=16'h082A;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[8]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_26),
	.D(N_338),
	.Y(N_245_i)
);
defparam \bf0_imag_a_in_RNO[8] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[7]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_46),
	.D(N_339),
	.Y(N_247_i)
);
defparam \bf0_imag_a_in_RNO[7] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[6]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_331),
	.D(N_340),
	.Y(N_249_i)
);
defparam \bf0_imag_a_in_RNO[6] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[5]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_332),
	.D(N_341),
	.Y(N_251_i)
);
defparam \bf0_imag_a_in_RNO[5] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[4]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_333),
	.D(N_342),
	.Y(N_253_i)
);
defparam \bf0_imag_a_in_RNO[4] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[3]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_334),
	.D(N_343),
	.Y(N_255_i)
);
defparam \bf0_imag_a_in_RNO[3] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[2]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_335),
	.D(N_344),
	.Y(N_257_i)
);
defparam \bf0_imag_a_in_RNO[2] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[1]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_38),
	.D(N_345),
	.Y(N_259_i)
);
defparam \bf0_imag_a_in_RNO[1] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_a_in_RNO[0]  (
	.A(tf_comp_ram_dat_r_1_0_7),
	.B(tf_comp_ram_dat_r_0_0_8),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_261_i)
);
defparam \bf0_imag_a_in_RNO[0] .INIT=16'hC0A0;
// @30:469
  CFG4 \bf0_real_a_in_RNO[7]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_40),
	.D(N_68),
	.Y(N_211_i)
);
defparam \bf0_real_a_in_RNO[7] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_real_a_in_RNO[6]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_dat_r_1_0_4),
	.D(N_50),
	.Y(N_213_i)
);
defparam \bf0_real_a_in_RNO[6] .INIT=16'h20A8;
// @30:469
  CFG4 \bf0_real_a_in_RNO[5]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_dat_r_1_0_3),
	.D(N_52),
	.Y(N_215_i)
);
defparam \bf0_real_a_in_RNO[5] .INIT=16'h20A8;
// @30:469
  CFG4 \bf0_real_a_in_RNO[4]  (
	.A(tf_comp_ram_dat_r_1_0_2),
	.B(tf_comp_ram_dat_r_0_0_3),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_217_i)
);
defparam \bf0_real_a_in_RNO[4] .INIT=16'hC0A0;
// @30:469
  CFG4 \bf0_real_a_in_RNO[3]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_54),
	.D(N_70),
	.Y(N_219_i)
);
defparam \bf0_real_a_in_RNO[3] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_real_a_in_RNO[2]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_dat_r_1_0_0),
	.D(N_56),
	.Y(N_221_i)
);
defparam \bf0_real_a_in_RNO[2] .INIT=16'h20A8;
// @30:469
  CFG4 \bf0_real_a_in_RNO[1]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_dat_r_0_0_0),
	.D(N_319),
	.Y(N_223_i)
);
defparam \bf0_real_a_in_RNO[1] .INIT=16'h80A2;
// @30:469
  CFG4 \bf0_real_a_in_RNO[0]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_42),
	.D(N_346),
	.Y(N_225_i)
);
defparam \bf0_real_a_in_RNO[0] .INIT=16'h084C;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[8]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_44),
	.D(N_347),
	.Y(N_227_i)
);
defparam \bf0_imag_b_in_RNO[8] .INIT=16'h048C;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[7]  (
	.A(tf_comp_ram_dat_r_0_1_16),
	.B(tf_comp_ram_dat_r_1_1_16),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_229_i)
);
defparam \bf0_imag_b_in_RNO[7] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[6]  (
	.A(tf_comp_ram_dat_r_0_1_15),
	.B(tf_comp_ram_dat_r_1_1_15),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_231_i)
);
defparam \bf0_imag_b_in_RNO[6] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[5]  (
	.A(tf_comp_ram_dat_r_0_1_14),
	.B(tf_comp_ram_dat_r_1_1_14),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_233_i)
);
defparam \bf0_imag_b_in_RNO[5] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[4]  (
	.A(tf_comp_ram_dat_r_0_1_13),
	.B(tf_comp_ram_dat_r_1_1_13),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_235_i)
);
defparam \bf0_imag_b_in_RNO[4] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[3]  (
	.A(tf_comp_ram_dat_r_0_1_12),
	.B(tf_comp_ram_dat_r_1_1_12),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_237_i)
);
defparam \bf0_imag_b_in_RNO[3] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_imag_b_in_RNO[2]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_336),
	.D(N_348),
	.Y(N_239_i)
);
defparam \bf0_imag_b_in_RNO[2] .INIT=16'h048C;
// @30:469
  CFG4 \bf0_real_b_in_RNO[8]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(N_80),
	.D(N_163),
	.Y(N_170_i)
);
defparam \bf0_real_b_in_RNO[8] .INIT=16'h082A;
// @30:469
  CFG4 \bf0_real_b_in_RNO[7]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(N_82),
	.D(N_161),
	.Y(N_168_i)
);
defparam \bf0_real_b_in_RNO[7] .INIT=16'h082A;
// @30:469
  CFG4 \bf0_real_b_in_RNO[6]  (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(N_84),
	.D(N_159),
	.Y(N_166_i)
);
defparam \bf0_real_b_in_RNO[6] .INIT=16'h082A;
// @30:469
  CFG4 \bf0_real_b_in_RNO[5]  (
	.A(tf_comp_ram_dat_r_0_1_5),
	.B(tf_comp_ram_dat_r_1_1_5),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_164_i)
);
defparam \bf0_real_b_in_RNO[5] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_real_b_in_RNO[4]  (
	.A(tf_comp_ram_dat_r_0_1_4),
	.B(tf_comp_ram_dat_r_1_1_4),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_162_i)
);
defparam \bf0_real_b_in_RNO[4] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_real_b_in_RNO[3]  (
	.A(tf_comp_ram_dat_r_0_1_3),
	.B(tf_comp_ram_dat_r_1_1_3),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_160_i)
);
defparam \bf0_real_b_in_RNO[3] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_real_b_in_RNO[2]  (
	.A(tf_comp_ram_dat_r_0_1_2),
	.B(tf_comp_ram_dat_r_1_1_2),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_603_i)
);
defparam \bf0_real_b_in_RNO[2] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_real_b_in_RNO[1]  (
	.A(tf_comp_ram_dat_r_0_1_1),
	.B(tf_comp_ram_dat_r_1_1_1),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_205_i)
);
defparam \bf0_real_b_in_RNO[1] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_real_b_in_RNO[0]  (
	.A(tf_comp_ram_dat_r_0_1_0),
	.B(tf_comp_ram_dat_r_1_1_0),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_207_i)
);
defparam \bf0_real_b_in_RNO[0] .INIT=16'hA0C0;
// @30:469
  CFG4 \bf0_real_a_in_RNO[8]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_48),
	.D(N_66),
	.Y(N_209_i)
);
defparam \bf0_real_a_in_RNO[8] .INIT=16'h084C;
// @30:441
  CFG4 \dft_cnt_RNIP6TK5[8]  (
	.A(N_361_i),
	.B(m9_2_0_0),
	.C(m9_0_03_0),
	.D(N_364_i),
	.Y(m9_2_03)
);
defparam \dft_cnt_RNIP6TK5[8] .INIT=16'hECCC;
// @30:441
  CFG4 \stage_cnt_RNIP6TK5[3]  (
	.A(N_364_i),
	.B(N_361_i),
	.C(m8_2_0_1),
	.D(m4_0_03_0),
	.Y(m8_2_03)
);
defparam \stage_cnt_RNIP6TK5[3] .INIT=16'hF2F0;
// @30:372
  CFG4 un1_bfly_cnt_2_sqmuxa_i_0_o2_0 (
	.A(dft_run_RNICAI5_0_Z),
	.B(tf_comp_ram_ready),
	.C(un27_ram_ready_sig),
	.D(un30_ram_ready_sig),
	.Y(bfly_cnte)
);
defparam un1_bfly_cnt_2_sqmuxa_i_0_o2_0.INIT=16'hEEEA;
// @30:372
  CFG4 un1_dft_fin_0_sqmuxa_i_0_0 (
	.A(dft_run_RNICAI5_0_Z),
	.B(tf_comp_ram_ready),
	.C(un27_ram_ready_sig),
	.D(un30_ram_ready_sig),
	.Y(N_25)
);
defparam un1_dft_fin_0_sqmuxa_i_0_0.INIT=16'hAAAE;
// @30:372
  CFG4 un1_dft_cnt_1_sqmuxa_0_0_0 (
	.A(dft_run_RNICAI5_0_Z),
	.B(tf_comp_ram_ready),
	.C(un27_ram_ready_sig),
	.D(un30_ram_ready_sig),
	.Y(un1_dft_cnt_1_sqmuxa_0_0_0_Z)
);
defparam un1_dft_cnt_1_sqmuxa_0_0_0.INIT=16'hAEAA;
// @30:209
  Twiddle_table Twiddle_table_0 (
	.twiddle_index(twiddle_index[8:0]),
	.N_303_reto(N_303_reto),
	.N_302_reto(N_302_reto),
	.N_301_reto(N_301_reto),
	.N_300_reto(N_300_reto),
	.N_299_reto(N_299_reto),
	.N_298_reto(N_298_reto),
	.N_297_reto(N_297_reto),
	.N_296_reto(N_296_reto),
	.N_295_reto(N_295_reto),
	.N_294_reto(N_294_reto),
	.N_293_reto(N_293_reto),
	.N_292_reto(N_292_reto),
	.N_308_reto(N_308_reto),
	.N_307_reto(N_307_reto),
	.N_306_reto(N_306_reto),
	.N_305_reto(N_305_reto),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.N_304_reto(N_304_reto)
);
// @30:227
  FFT_Butterfly_HW_MATHDSP FFT_Butterfly_HW_MATHDSP_0 (
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.sampleB_adr_pipe_1(sampleB_adr_pipe_1[9:0]),
	.bf0_adr_b_out(bf0_adr_b_out[9:0]),
	.bf0_adr_a_out(bf0_adr_a_out[9:0]),
	.sampleA_adr_pipe_1(sampleA_adr_pipe_1[9:0]),
	.tf_comp_ram_dat_w_0_0(tf_comp_ram_dat_w_0_0[17:0]),
	.tf_comp_ram_dat_w_0_1(tf_comp_ram_dat_w_0_1[17:0]),
	.bf0_real_a_in(bf0_real_a_in[8:0]),
	.bf0_imag_a_in(bf0_imag_a_in[8:0]),
	.bf0_overflow(bf0_overflow),
	.bf0_calc_done(bf0_calc_done),
	.bf0_do_calc(bf0_do_calc_Z),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Transformer */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM (
  B_ADDR_0_temp,
  B_DIN_0,
  A_ADDR_0_temp,
  A_DIN_0,
  B_DOUT_0,
  A_DOUT_0,
  B_WEN_0,
  A_WEN_0,
  FFT_Accel_system_sb_0_FIC_0_CLK
)
;
input [9:0] B_ADDR_0_temp ;
input [17:0] B_DIN_0 ;
input [9:0] A_ADDR_0_temp ;
input [17:0] A_DIN_0 ;
output [17:0] B_DOUT_0 ;
output [17:0] A_DOUT_0 ;
input B_WEN_0 ;
input A_WEN_0 ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
wire B_WEN_0 ;
wire A_WEN_0 ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY ;
wire VCC ;
wire GND ;
// @12:81
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT(A_DOUT_0[17:0]),
	.B_DOUT(B_DOUT_0[17:0]),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY),
	.A_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN(A_DIN_0[17:0]),
	.A_ADDR({A_ADDR_0_temp[9:0], GND, GND, GND, GND}),
	.A_WEN({A_WEN_0, A_WEN_0}),
	.B_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(B_DIN_0[17:0]),
	.B_ADDR({B_ADDR_0_temp[9:0], GND, GND, GND, GND}),
	.B_WEN({B_WEN_0, B_WEN_0}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM */

module DPSRAM_C0 (
  A_DOUT_0,
  B_DOUT_0,
  A_DIN_0,
  A_ADDR_0_temp,
  B_DIN_0,
  B_ADDR_0_temp,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  A_WEN_0,
  B_WEN_0
)
;
output [17:0] A_DOUT_0 ;
output [17:0] B_DOUT_0 ;
input [17:0] A_DIN_0 ;
input [9:0] A_ADDR_0_temp ;
input [17:0] B_DIN_0 ;
input [9:0] B_ADDR_0_temp ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input A_WEN_0 ;
input B_WEN_0 ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire A_WEN_0 ;
wire B_WEN_0 ;
wire GND ;
wire VCC ;
// @26:85
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM DPSRAM_C0_0 (
	.B_ADDR_0_temp(B_ADDR_0_temp[9:0]),
	.B_DIN_0(B_DIN_0[17:0]),
	.A_ADDR_0_temp(A_ADDR_0_temp[9:0]),
	.A_DIN_0(A_DIN_0[17:0]),
	.B_DOUT_0(B_DOUT_0[17:0]),
	.A_DOUT_0(A_DOUT_0[17:0]),
	.B_WEN_0(B_WEN_0),
	.A_WEN_0(A_WEN_0),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0 */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 (
  B_ADDR_1_temp,
  B_DIN_1,
  A_ADDR_1_temp,
  A_DIN_1,
  B_DOUT_1,
  A_DOUT_1,
  B_WEN_1,
  A_WEN_1,
  FFT_Accel_system_sb_0_FIC_0_CLK
)
;
input [9:0] B_ADDR_1_temp ;
input [17:0] B_DIN_1 ;
input [9:0] A_ADDR_1_temp ;
input [17:0] A_DIN_1 ;
output [17:0] B_DOUT_1 ;
output [17:0] A_DOUT_1 ;
input B_WEN_1 ;
input A_WEN_1 ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
wire B_WEN_1 ;
wire A_WEN_1 ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_0 ;
wire VCC ;
wire GND ;
// @12:81
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT(A_DOUT_1[17:0]),
	.B_DOUT(B_DOUT_1[17:0]),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_0),
	.A_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN(A_DIN_1[17:0]),
	.A_ADDR({A_ADDR_1_temp[9:0], GND, GND, GND, GND}),
	.A_WEN({A_WEN_1, A_WEN_1}),
	.B_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(B_DIN_1[17:0]),
	.B_ADDR({B_ADDR_1_temp[9:0], GND, GND, GND, GND}),
	.B_WEN({B_WEN_1, B_WEN_1}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 */

module DPSRAM_C0_0 (
  A_DOUT_1,
  B_DOUT_1,
  A_DIN_1,
  A_ADDR_1_temp,
  B_DIN_1,
  B_ADDR_1_temp,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  A_WEN_1,
  B_WEN_1
)
;
output [17:0] A_DOUT_1 ;
output [17:0] B_DOUT_1 ;
input [17:0] A_DIN_1 ;
input [9:0] A_ADDR_1_temp ;
input [17:0] B_DIN_1 ;
input [9:0] B_ADDR_1_temp ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input A_WEN_1 ;
input B_WEN_1 ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire A_WEN_1 ;
wire B_WEN_1 ;
wire GND ;
wire VCC ;
// @26:85
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 DPSRAM_C0_0 (
	.B_ADDR_1_temp(B_ADDR_1_temp[9:0]),
	.B_DIN_1(B_DIN_1[17:0]),
	.A_ADDR_1_temp(A_ADDR_1_temp[9:0]),
	.A_DIN_1(A_DIN_1[17:0]),
	.B_DOUT_1(B_DOUT_1[17:0]),
	.A_DOUT_1(A_DOUT_1[17:0]),
	.B_WEN_1(B_WEN_1),
	.A_WEN_1(A_WEN_1),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_0 */

module FFT (
  FFT_out_dat_imag,
  FFT_out_dat_real,
  mag_result_corrected_5,
  mag_result_corrected_4,
  mag_result_corrected_6,
  mag_result_corrected_3,
  mag_result_corrected_0,
  PRDATA_sig_11_m_fast,
  APB_regs_3,
  APB_regs_2,
  APB_regs_0_1,
  APB_regs_0_4,
  APB_regs_0_0,
  APB_regs_0_2,
  APB_regs_0_8,
  APB_regs_0_7,
  APB_regs_0_13,
  APB_regs_0_12,
  APB_regs_0_11,
  AMpBM_0_result_sig_0,
  AMpBM_0_result_sig_5,
  AMpBM_0_result_sig_6,
  AMpBM_0_result_sig_4,
  CoreAPB3_C0_0_APBmslave0_PADDR,
  iPSELS_raw_0_a2_0,
  APB_regs_7,
  FFT_out_valid,
  FFT_out_r_en,
  output_ready,
  N_143,
  AMpBM_0_out_valid_sig,
  N_212,
  FFT_in_w_ready,
  N_480,
  N_316,
  N_479,
  N_315,
  N_478,
  N_314,
  N_209,
  N_208,
  smpl_read_0_sqmuxa_i_1z,
  un23_psel,
  un14_psel,
  un1_pwrite,
  un32_psel,
  N_191,
  N_200,
  N_474,
  N_192,
  N_195,
  PRDATA_sig_0_sn_N_8,
  PRDATA_sig_0_sn_N_9_mux,
  un2_mag_result_corrected_1z,
  un5_psel,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
output [8:0] FFT_out_dat_imag ;
output [8:0] FFT_out_dat_real ;
output mag_result_corrected_5 ;
output mag_result_corrected_4 ;
input mag_result_corrected_6 ;
input mag_result_corrected_3 ;
input mag_result_corrected_0 ;
output [8:7] PRDATA_sig_11_m_fast ;
input [9:0] APB_regs_3 ;
input [13:0] APB_regs_2 ;
input APB_regs_0_1 ;
input APB_regs_0_4 ;
input APB_regs_0_0 ;
input APB_regs_0_2 ;
input APB_regs_0_8 ;
input APB_regs_0_7 ;
input APB_regs_0_13 ;
input APB_regs_0_12 ;
input APB_regs_0_11 ;
input AMpBM_0_result_sig_0 ;
input AMpBM_0_result_sig_5 ;
input AMpBM_0_result_sig_6 ;
input AMpBM_0_result_sig_4 ;
input [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input iPSELS_raw_0_a2_0 ;
input [9:0] APB_regs_7 ;
output FFT_out_valid ;
input FFT_out_r_en ;
output output_ready ;
output N_143 ;
input AMpBM_0_out_valid_sig ;
output N_212 ;
output FFT_in_w_ready ;
input N_480 ;
output N_316 ;
input N_479 ;
output N_315 ;
input N_478 ;
output N_314 ;
output N_209 ;
output N_208 ;
output smpl_read_0_sqmuxa_i_1z ;
output un23_psel ;
output un14_psel ;
output un1_pwrite ;
output un32_psel ;
output N_191 ;
output N_200 ;
input N_474 ;
output N_192 ;
output N_195 ;
output PRDATA_sig_0_sn_N_8 ;
output PRDATA_sig_0_sn_N_9_mux ;
output un2_mag_result_corrected_1z ;
output un5_psel ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire mag_result_corrected_5 ;
wire mag_result_corrected_4 ;
wire mag_result_corrected_6 ;
wire mag_result_corrected_3 ;
wire mag_result_corrected_0 ;
wire APB_regs_0_1 ;
wire APB_regs_0_4 ;
wire APB_regs_0_0 ;
wire APB_regs_0_2 ;
wire APB_regs_0_8 ;
wire APB_regs_0_7 ;
wire APB_regs_0_13 ;
wire APB_regs_0_12 ;
wire APB_regs_0_11 ;
wire AMpBM_0_result_sig_0 ;
wire AMpBM_0_result_sig_5 ;
wire AMpBM_0_result_sig_6 ;
wire AMpBM_0_result_sig_4 ;
wire iPSELS_raw_0_a2_0 ;
wire FFT_out_valid ;
wire FFT_out_r_en ;
wire output_ready ;
wire N_143 ;
wire AMpBM_0_out_valid_sig ;
wire N_212 ;
wire FFT_in_w_ready ;
wire N_480 ;
wire N_316 ;
wire N_479 ;
wire N_315 ;
wire N_478 ;
wire N_314 ;
wire N_209 ;
wire N_208 ;
wire smpl_read_0_sqmuxa_i_1z ;
wire un23_psel ;
wire un14_psel ;
wire un1_pwrite ;
wire un32_psel ;
wire N_191 ;
wire N_200 ;
wire N_474 ;
wire N_192 ;
wire N_195 ;
wire PRDATA_sig_0_sn_N_8 ;
wire PRDATA_sig_0_sn_N_9_mux ;
wire un2_mag_result_corrected_1z ;
wire un5_psel ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [0:0] hot_potato_state;
wire [0:0] hot_potato_state_i;
wire [1:0] DPSRAM_0_assoc;
wire [0:0] DPSRAM_0_assoc_7;
wire [2:0] ram_valid;
wire [2:0] ram_valid_8;
wire [9:0] ram_adr_start;
wire [9:0] i_comp_ram_adr_start;
wire [1:0] i_comp_ram_index;
wire [1:1] i_comp_ram_index_4;
wire [1:0] o_comp_ram_index;
wire [1:1] o_comp_ram_index_5;
wire [1:0] tf_comp_ram_index_0;
wire [1:1] tf_comp_ram_index_0_5;
wire [1:0] tf_comp_ram_index_1;
wire [1:1] tf_comp_ram_index_1_4;
wire [1:0] DPSRAM_1_assoc;
wire [0:0] DPSRAM_1_assoc_5;
wire [0:0] ram_dist_state;
wire [9:0] A_ADDR_1_temp_3_1_0_co1;
wire [9:0] A_ADDR_1_temp_3_1_wmux_0_S;
wire [9:0] A_ADDR_1_temp;
wire [9:0] tf_comp_ram_adr_1_0;
wire [9:0] A_ADDR_1_temp_3_1_0_y0;
wire [9:0] A_ADDR_1_temp_3_1_0_co0;
wire [9:0] A_ADDR_1_temp_3_1_0_wmux_S;
wire [9:0] i_comp_ram_adr_0;
wire [9:0] tf_comp_ram_adr_0_0;
wire [9:0] A_ADDR_0_temp_3_1_0_co1;
wire [9:0] A_ADDR_0_temp_3_1_wmux_0_S;
wire [9:0] A_ADDR_0_temp;
wire [9:0] A_ADDR_0_temp_3_1_0_y0;
wire [9:0] A_ADDR_0_temp_3_1_0_co0;
wire [9:0] A_ADDR_0_temp_3_1_0_wmux_S;
wire [0:0] PRDATA_sig_0_4_1_0;
wire [1:1] un7_ram_valid;
wire [1:1] un1_ram_valid;
wire [0:0] i_comp_ram_w_en;
wire [2:0] ram_valid_8_1_Z_Z;
wire [1:1] o_comp_ram_ready;
wire [1:1] un27_ram_valid;
wire [17:0] A_DOUT_1;
wire [17:0] A_DOUT_0;
wire [9:1] tf_comp_ram_dat_r_0_0;
wire [17:0] B_DOUT_1;
wire [17:0] B_DOUT_0;
wire [16:0] tf_comp_ram_dat_r_1_1;
wire [9:2] tf_comp_ram_dat_r_1_0;
wire [16:0] tf_comp_ram_dat_r_0_1;
wire [17:0] i_comp_ram_dat_w_0;
wire [17:0] tf_comp_ram_dat_w_0_0;
wire [17:0] A_DIN_0;
wire [17:0] A_DIN_1;
wire [17:0] tf_comp_ram_dat_w_0_1;
wire [17:0] B_DIN_0;
wire [17:0] B_DIN_1;
wire [9:0] tf_comp_ram_adr_0_1;
wire [9:0] tf_comp_ram_adr_1_1;
wire [9:0] B_ADDR_0_temp;
wire [9:0] B_ADDR_1_temp;
wire un6_ram_dist_state ;
wire un6_ram_dist_state_i_0 ;
wire VCC ;
wire N_23 ;
wire GND ;
wire DPSRAM_0_assoc_7_sm0 ;
wire N_79_i ;
wire N_58_i ;
wire N_64_i ;
wire N_62_i ;
wire N_60_i ;
wire DPSRAM_1_assoc_0_sqmuxa_i_Z ;
wire DPSRAM_1_assoc_0_sqmuxa_1_i_Z ;
wire tf_comp_ram_stable_Z ;
wire tf_comp_ram_stable_3 ;
wire i_comp_ram_stable_Z ;
wire i_comp_ram_stable_5 ;
wire rotate_done_Z ;
wire rotate_done_0_sqmuxa_i_Z ;
wire i_comp_ram_ready_Z ;
wire un1_i_comp_ram_ready_0_sqmuxa_Z ;
wire N_178_i_i ;
wire tf_comp_ram_assigned_Z ;
wire tf_comp_ram_returned_i ;
wire N_177_i ;
wire g0_1_Z ;
wire g0_0_Z ;
wire un3_psel ;
wire N_182 ;
wire un9_tf_comp_ram_ready_iv_0_Z ;
wire tf_comp_ram_ready_1_Z ;
wire tf_comp_ram_ready_Z ;
wire un4_tf_comp_ram_ready_iv_0_Z ;
wire A_WEN_0_3_1_1_Z ;
wire A_WEN_0 ;
wire bf0_calc_done ;
wire A_WEN_1_3_1_1_Z ;
wire A_WEN_1 ;
wire ram_valid_8_sn_N_11_mux ;
wire ram_valid_sig ;
wire FFT_in_full ;
wire un1_ram_valid_0_sqmuxa_16_sn ;
wire N_77_1 ;
wire ram_valid_8_1_Z ;
wire N_320 ;
wire un1_ram_valid_0_sqmuxa_8_sn ;
wire ram_valid_8_7_Z ;
wire ram_valid_8_9_Z ;
wire un4_ram_dist_state_0 ;
wire i_comp_ram_ready_0_sqmuxa_Z ;
wire N_473 ;
wire N_426 ;
wire N_425 ;
wire N_170 ;
wire N_152 ;
wire N_167 ;
wire N_149 ;
wire N_175 ;
wire N_166 ;
wire N_148 ;
wire N_529 ;
wire N_524 ;
wire p_m2_0_a2_1_Z ;
wire un2_mag_result_corrected_6_Z ;
wire un2_mag_result_corrected_5_Z ;
wire DPSRAM_0_assoc_3_sqmuxa_i_0_0_0_Z ;
wire ram_valid_8_sn_N_2 ;
wire N_84 ;
wire N_80 ;
wire N_78 ;
wire N_76 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_68 ;
wire N_66 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_337 ;
wire N_336 ;
wire N_44 ;
wire N_42 ;
wire N_40 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
wire N_319 ;
wire N_70 ;
wire N_56 ;
wire N_54 ;
wire N_52 ;
wire N_50 ;
wire N_48 ;
wire N_46 ;
wire N_159 ;
wire N_163 ;
wire N_165 ;
wire N_161 ;
wire N_82 ;
wire N_26 ;
wire N_335 ;
wire N_338 ;
wire N_344 ;
wire un1_ram_valid_1_sqmuxa_9_sn ;
wire N_38 ;
wire N_345 ;
wire ram_valid_8s2_1_i_0_0_Z ;
wire ram_valid_8_sn_m7_0 ;
wire o_comp_ram_ready_1_iv_0_Z ;
wire transformation_finished ;
wire p_N_7_mux ;
wire un6_ram_dist_state_a0 ;
wire B_WEN_0 ;
wire B_WEN_1 ;
wire un6_ram_dist_state_1_0 ;
wire un6_ram_dist_state_a2 ;
wire N_1413 ;
wire N_1414 ;
wire N_183 ;
wire N_1415 ;
wire N_1416 ;
wire N_1417 ;
wire N_1418 ;
  CFG1 i_comp_ram_ready_RNO (
	.A(un6_ram_dist_state),
	.Y(un6_ram_dist_state_i_0)
);
defparam i_comp_ram_ready_RNO.INIT=2'h1;
  CFG1 \hot_potato_state_RNIEHT4[0]  (
	.A(hot_potato_state[0]),
	.Y(hot_potato_state_i[0])
);
defparam \hot_potato_state_RNIEHT4[0] .INIT=2'h1;
// @32:442
  SLE \DPSRAM_0_assoc[0]  (
	.Q(DPSRAM_0_assoc[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(DPSRAM_0_assoc_7[0]),
	.EN(N_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:442
  SLE \DPSRAM_0_assoc[1]  (
	.Q(DPSRAM_0_assoc[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(DPSRAM_0_assoc_7_sm0),
	.EN(N_23),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_valid[0]  (
	.Q(ram_valid[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_valid_8[0]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_valid[1]  (
	.Q(ram_valid[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_valid_8[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_valid[2]  (
	.Q(ram_valid[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_valid_8[2]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[3]  (
	.Q(ram_adr_start[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[3]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[4]  (
	.Q(ram_adr_start[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[4]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[5]  (
	.Q(ram_adr_start[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[5]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[6]  (
	.Q(ram_adr_start[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[6]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[7]  (
	.Q(ram_adr_start[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[7]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[8]  (
	.Q(ram_adr_start[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[8]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[9]  (
	.Q(ram_adr_start[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[9]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \i_comp_ram_index[0]  (
	.Q(i_comp_ram_index[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_58_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \i_comp_ram_index[1]  (
	.Q(i_comp_ram_index[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_index_4[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[0]  (
	.Q(ram_adr_start[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[0]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[1]  (
	.Q(ram_adr_start[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[1]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_adr_start[2]  (
	.Q(ram_adr_start[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[2]),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \o_comp_ram_index[0]  (
	.Q(o_comp_ram_index[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_64_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \o_comp_ram_index[1]  (
	.Q(o_comp_ram_index[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(o_comp_ram_index_5[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \tf_comp_ram_index_0[0]  (
	.Q(tf_comp_ram_index_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_62_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \tf_comp_ram_index_0[1]  (
	.Q(tf_comp_ram_index_0[1]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_index_0_5[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \tf_comp_ram_index_1[0]  (
	.Q(tf_comp_ram_index_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_60_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \tf_comp_ram_index_1[1]  (
	.Q(tf_comp_ram_index_1[1]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_index_1_4[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:442
  SLE \DPSRAM_1_assoc[0]  (
	.Q(DPSRAM_1_assoc[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(DPSRAM_1_assoc_5[0]),
	.EN(DPSRAM_1_assoc_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:442
  SLE \DPSRAM_1_assoc[1]  (
	.Q(DPSRAM_1_assoc[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(DPSRAM_1_assoc_0_sqmuxa_1_i_Z),
	.EN(DPSRAM_1_assoc_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE tf_comp_ram_stable (
	.Q(tf_comp_ram_stable_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_stable_3),
	.EN(hot_potato_state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE i_comp_ram_stable (
	.Q(i_comp_ram_stable_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_stable_5),
	.EN(hot_potato_state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE rotate_done (
	.Q(rotate_done_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(hot_potato_state[0]),
	.EN(rotate_done_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE i_comp_ram_ready (
	.Q(i_comp_ram_ready_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un6_ram_dist_state_i_0),
	.EN(un1_i_comp_ram_ready_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \ram_dist_state_1[0]  (
	.Q(ram_dist_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_178_i_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE tf_comp_ram_assigned (
	.Q(tf_comp_ram_assigned_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_returned_i),
	.EN(N_79_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:330
  SLE \hot_potato_state[0]  (
	.Q(hot_potato_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_177_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[8]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[8]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[8]),
	.Y(A_ADDR_1_temp[8]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[8]),
	.D(APB_regs_7[8]),
	.A(A_ADDR_1_temp_3_1_0_y0[8]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[8])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[8] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[8]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[8]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[8]),
	.Y(A_ADDR_1_temp_3_1_0_y0[8]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[8]),
	.D(tf_comp_ram_adr_0_0[8]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[8] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[3]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[3]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[3]),
	.Y(A_ADDR_1_temp[3]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[3]),
	.D(APB_regs_7[3]),
	.A(A_ADDR_1_temp_3_1_0_y0[3]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[3])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[3] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[3]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[3]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[3]),
	.Y(A_ADDR_1_temp_3_1_0_y0[3]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[3]),
	.D(tf_comp_ram_adr_0_0[3]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[3] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[0]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[0]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[0]),
	.Y(A_ADDR_0_temp[0]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[0]),
	.D(APB_regs_7[0]),
	.A(A_ADDR_0_temp_3_1_0_y0[0]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[0])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[0] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[0]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[0]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[0]),
	.Y(A_ADDR_0_temp_3_1_0_y0[0]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[0]),
	.D(tf_comp_ram_adr_0_0[0]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[0] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[9]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[9]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[9]),
	.Y(A_ADDR_0_temp[9]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[9]),
	.D(APB_regs_7[9]),
	.A(A_ADDR_0_temp_3_1_0_y0[9]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[9])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[9] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[9]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[9]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[9]),
	.Y(A_ADDR_0_temp_3_1_0_y0[9]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[9]),
	.D(tf_comp_ram_adr_0_0[9]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[9] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[2]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[2]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[2]),
	.Y(A_ADDR_1_temp[2]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[2]),
	.D(APB_regs_7[2]),
	.A(A_ADDR_1_temp_3_1_0_y0[2]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[2])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[2] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[2]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[2]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[2]),
	.Y(A_ADDR_1_temp_3_1_0_y0[2]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[2]),
	.D(tf_comp_ram_adr_0_0[2]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[2] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[8]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[8]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[8]),
	.Y(A_ADDR_0_temp[8]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[8]),
	.D(APB_regs_7[8]),
	.A(A_ADDR_0_temp_3_1_0_y0[8]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[8])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[8] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[8]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[8]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[8]),
	.Y(A_ADDR_0_temp_3_1_0_y0[8]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[8]),
	.D(tf_comp_ram_adr_0_0[8]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[8] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[6]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[6]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[6]),
	.Y(A_ADDR_0_temp[6]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[6]),
	.D(APB_regs_7[6]),
	.A(A_ADDR_0_temp_3_1_0_y0[6]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[6])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[6] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[6]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[6]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[6]),
	.Y(A_ADDR_0_temp_3_1_0_y0[6]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[6]),
	.D(tf_comp_ram_adr_0_0[6]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[6] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[2]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[2]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[2]),
	.Y(A_ADDR_0_temp[2]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[2]),
	.D(APB_regs_7[2]),
	.A(A_ADDR_0_temp_3_1_0_y0[2]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[2])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[2] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[2]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[2]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[2]),
	.Y(A_ADDR_0_temp_3_1_0_y0[2]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[2]),
	.D(tf_comp_ram_adr_0_0[2]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[2] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[7]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[7]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[7]),
	.Y(A_ADDR_1_temp[7]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[7]),
	.D(APB_regs_7[7]),
	.A(A_ADDR_1_temp_3_1_0_y0[7]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[7])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[7] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[7]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[7]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[7]),
	.Y(A_ADDR_1_temp_3_1_0_y0[7]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[7]),
	.D(tf_comp_ram_adr_0_0[7]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[7] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[1]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[1]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[1]),
	.Y(A_ADDR_1_temp[1]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[1]),
	.D(APB_regs_7[1]),
	.A(A_ADDR_1_temp_3_1_0_y0[1]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[1])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[1] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[1]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[1]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[1]),
	.Y(A_ADDR_1_temp_3_1_0_y0[1]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[1]),
	.D(tf_comp_ram_adr_0_0[1]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[1] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[9]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[9]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[9]),
	.Y(A_ADDR_1_temp[9]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[9]),
	.D(APB_regs_7[9]),
	.A(A_ADDR_1_temp_3_1_0_y0[9]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[9])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[9] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[9]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[9]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[9]),
	.Y(A_ADDR_1_temp_3_1_0_y0[9]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[9]),
	.D(tf_comp_ram_adr_0_0[9]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[9] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[7]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[7]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[7]),
	.Y(A_ADDR_0_temp[7]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[7]),
	.D(APB_regs_7[7]),
	.A(A_ADDR_0_temp_3_1_0_y0[7]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[7])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[7] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[7]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[7]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[7]),
	.Y(A_ADDR_0_temp_3_1_0_y0[7]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[7]),
	.D(tf_comp_ram_adr_0_0[7]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[7] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[4]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[4]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[4]),
	.Y(A_ADDR_1_temp[4]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[4]),
	.D(APB_regs_7[4]),
	.A(A_ADDR_1_temp_3_1_0_y0[4]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[4])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[4] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[4]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[4]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[4]),
	.Y(A_ADDR_1_temp_3_1_0_y0[4]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[4]),
	.D(tf_comp_ram_adr_0_0[4]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[4] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[4]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[4]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[4]),
	.Y(A_ADDR_0_temp[4]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[4]),
	.D(APB_regs_7[4]),
	.A(A_ADDR_0_temp_3_1_0_y0[4]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[4])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[4] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[4]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[4]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[4]),
	.Y(A_ADDR_0_temp_3_1_0_y0[4]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[4]),
	.D(tf_comp_ram_adr_0_0[4]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[4] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[3]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[3]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[3]),
	.Y(A_ADDR_0_temp[3]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[3]),
	.D(APB_regs_7[3]),
	.A(A_ADDR_0_temp_3_1_0_y0[3]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[3])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[3] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[3]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[3]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[3]),
	.Y(A_ADDR_0_temp_3_1_0_y0[3]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[3]),
	.D(tf_comp_ram_adr_0_0[3]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[3] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[5]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[5]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[5]),
	.Y(A_ADDR_1_temp[5]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[5]),
	.D(APB_regs_7[5]),
	.A(A_ADDR_1_temp_3_1_0_y0[5]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[5])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[5] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[5]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[5]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[5]),
	.Y(A_ADDR_1_temp_3_1_0_y0[5]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[5]),
	.D(tf_comp_ram_adr_0_0[5]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[5] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[5]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[5]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[5]),
	.Y(A_ADDR_0_temp[5]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[5]),
	.D(APB_regs_7[5]),
	.A(A_ADDR_0_temp_3_1_0_y0[5]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[5])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[5] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[5]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[5]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[5]),
	.Y(A_ADDR_0_temp_3_1_0_y0[5]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[5]),
	.D(tf_comp_ram_adr_0_0[5]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[5] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[0]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[0]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[0]),
	.Y(A_ADDR_1_temp[0]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[0]),
	.D(APB_regs_7[0]),
	.A(A_ADDR_1_temp_3_1_0_y0[0]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[0])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[0] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[0]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[0]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[0]),
	.Y(A_ADDR_1_temp_3_1_0_y0[0]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[0]),
	.D(tf_comp_ram_adr_0_0[0]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[0] .INIT=20'h0FA44;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[1]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[1]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[1]),
	.Y(A_ADDR_0_temp[1]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[1]),
	.D(APB_regs_7[1]),
	.A(A_ADDR_0_temp_3_1_0_y0[1]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[1])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[1] .INIT=20'h0F588;
// @32:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[1]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[1]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[1]),
	.Y(A_ADDR_0_temp_3_1_0_y0[1]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[1]),
	.D(tf_comp_ram_adr_0_0[1]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[1] .INIT=20'h0FA44;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[6]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[6]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[6]),
	.Y(A_ADDR_1_temp[6]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[6]),
	.D(APB_regs_7[6]),
	.A(A_ADDR_1_temp_3_1_0_y0[6]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[6])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[6] .INIT=20'h0F588;
// @32:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[6]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[6]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[6]),
	.Y(A_ADDR_1_temp_3_1_0_y0[6]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[6]),
	.D(tf_comp_ram_adr_0_0[6]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[6] .INIT=20'h0FA44;
  CFG2 g0_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(g0_1_Z)
);
defparam g0_1.INIT=4'h1;
  CFG2 g0_0_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.Y(g0_0_Z)
);
defparam g0_0_1.INIT=4'h8;
// @35:212
  CFG3 g0_0 (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.C(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Y(un3_psel)
);
defparam g0_0.INIT=8'h80;
// @35:212
  CFG4 g0 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(g0_0_Z),
	.C(g0_1_Z),
	.D(iPSELS_raw_0_a2_0),
	.Y(un5_psel)
);
defparam g0.INIT=16'h4000;
// @35:170
  CFG4 un2_mag_result_corrected_RNILKKC1 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(PRDATA_sig_0_4_1_0[0]),
	.C(AMpBM_0_result_sig_0),
	.D(un2_mag_result_corrected_1z),
	.Y(N_182)
);
defparam un2_mag_result_corrected_RNILKKC1.INIT=16'hB111;
// @32:433
  CFG4 tf_comp_ram_ready (
	.A(tf_comp_ram_assigned_Z),
	.B(un9_tf_comp_ram_ready_iv_0_Z),
	.C(un7_ram_valid[1]),
	.D(tf_comp_ram_ready_1_Z),
	.Y(tf_comp_ram_ready_Z)
);
defparam tf_comp_ram_ready.INIT=16'h88FD;
// @32:433
  CFG4 tf_comp_ram_ready_1 (
	.A(un4_tf_comp_ram_ready_iv_0_Z),
	.B(un1_ram_valid[1]),
	.C(tf_comp_ram_assigned_Z),
	.D(ram_valid[1]),
	.Y(tf_comp_ram_ready_1_Z)
);
defparam tf_comp_ram_ready_1.INIT=16'h01F5;
// @32:480
  CFG4 A_WEN_0_3 (
	.A(tf_comp_ram_returned_i),
	.B(A_WEN_0_3_1_1_Z),
	.C(DPSRAM_0_assoc[0]),
	.D(DPSRAM_0_assoc[1]),
	.Y(A_WEN_0)
);
defparam A_WEN_0_3.INIT=16'h0213;
// @32:480
  CFG4 A_WEN_0_3_1_1 (
	.A(bf0_calc_done),
	.B(i_comp_ram_w_en[0]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_WEN_0_3_1_1_Z)
);
defparam A_WEN_0_3_1_1.INIT=16'h0553;
// @32:509
  CFG4 A_WEN_1_3 (
	.A(tf_comp_ram_returned_i),
	.B(A_WEN_1_3_1_1_Z),
	.C(DPSRAM_1_assoc[0]),
	.D(DPSRAM_1_assoc[1]),
	.Y(A_WEN_1)
);
defparam A_WEN_1_3.INIT=16'h0213;
// @32:509
  CFG4 A_WEN_1_3_1_1 (
	.A(bf0_calc_done),
	.B(i_comp_ram_w_en[0]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_WEN_1_3_1_1_Z)
);
defparam A_WEN_1_3_1_1.INIT=16'h0553;
// @32:382
  CFG4 \ram_valid_8[2]  (
	.A(ram_valid_8_sn_N_11_mux),
	.B(ram_valid_sig),
	.C(tf_comp_ram_ready_Z),
	.D(ram_valid_8_1_Z_Z[2]),
	.Y(ram_valid_8[2])
);
defparam \ram_valid_8[2] .INIT=16'h80FF;
// @32:382
  CFG4 \ram_valid_8_1[2]  (
	.A(ram_valid[2]),
	.B(FFT_in_full),
	.C(ram_dist_state[0]),
	.D(un1_ram_valid_0_sqmuxa_16_sn),
	.Y(ram_valid_8_1_Z_Z[2])
);
defparam \ram_valid_8_1[2] .INIT=16'h553F;
// @32:382
  CFG4 \ram_valid_8[0]  (
	.A(N_77_1),
	.B(ram_valid_8_1_Z),
	.C(ram_valid_8_1_Z_Z[0]),
	.D(tf_comp_ram_ready_Z),
	.Y(ram_valid_8[0])
);
defparam \ram_valid_8[0] .INIT=16'hDEDC;
// @32:382
  CFG4 \ram_valid_8_1[0]  (
	.A(ram_valid_sig),
	.B(ram_valid[0]),
	.C(N_320),
	.D(N_77_1),
	.Y(ram_valid_8_1_Z_Z[0])
);
defparam \ram_valid_8_1[0] .INIT=16'h550C;
// @32:382
  CFG3 ram_valid_8_7 (
	.A(un1_ram_valid_0_sqmuxa_8_sn),
	.B(FFT_in_full),
	.C(ram_dist_state[0]),
	.Y(ram_valid_8_7_Z)
);
defparam ram_valid_8_7.INIT=8'h40;
// @32:382
  CFG3 ram_valid_8_1 (
	.A(ram_dist_state[0]),
	.B(N_320),
	.C(FFT_in_full),
	.Y(ram_valid_8_1_Z)
);
defparam ram_valid_8_1.INIT=8'h80;
// @32:382
  CFG4 \ram_valid_8[1]  (
	.A(ram_valid_8_7_Z),
	.B(ram_valid_8_9_Z),
	.C(ram_valid[1]),
	.D(un1_ram_valid_0_sqmuxa_8_sn),
	.Y(ram_valid_8[1])
);
defparam \ram_valid_8[1] .INIT=16'hFEEE;
// @32:349
  CFG2 \p_ram_hot_potato.un4_ram_dist_state_0  (
	.A(ram_dist_state[0]),
	.B(APB_regs_0_1),
	.Y(un4_ram_dist_state_0)
);
defparam \p_ram_hot_potato.un4_ram_dist_state_0 .INIT=4'h4;
// @32:377
  CFG2 i_comp_ram_ready_0_sqmuxa (
	.A(ETH_NRESET_c),
	.B(hot_potato_state[0]),
	.Y(i_comp_ram_ready_0_sqmuxa_Z)
);
defparam i_comp_ram_ready_0_sqmuxa.INIT=4'h2;
// @32:434
  CFG2 o_comp_ram_ready_1_0 (
	.A(o_comp_ram_index[1]),
	.B(o_comp_ram_index[0]),
	.Y(o_comp_ram_ready[1])
);
defparam o_comp_ram_ready_1_0.INIT=4'h4;
// @32:434
  CFG2 DPSRAM_0_assoc_3_sqmuxa_i_0_a2_0 (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.Y(N_473)
);
defparam DPSRAM_0_assoc_3_sqmuxa_i_0_a2_0.INIT=4'h1;
// @32:390
  CFG2 \p_ram_hot_potato.un7_ram_valid_1_0_a2_0_a2  (
	.A(tf_comp_ram_index_1[1]),
	.B(tf_comp_ram_index_1[0]),
	.Y(un7_ram_valid[1])
);
defparam \p_ram_hot_potato.un7_ram_valid_1_0_a2_0_a2 .INIT=4'h4;
// @32:387
  CFG2 \p_ram_hot_potato.un1_ram_valid_1_0_a2_0_a2  (
	.A(tf_comp_ram_index_0[1]),
	.B(tf_comp_ram_index_0[0]),
	.Y(un1_ram_valid[1])
);
defparam \p_ram_hot_potato.un1_ram_valid_1_0_a2_0_a2 .INIT=4'h4;
// @32:382
  CFG2 \tf_comp_ram_index_1_RNINS0F[0]  (
	.A(tf_comp_ram_index_1[1]),
	.B(tf_comp_ram_index_1[0]),
	.Y(N_426)
);
defparam \tf_comp_ram_index_1_RNINS0F[0] .INIT=4'hE;
// @32:382
  CFG2 \tf_comp_ram_index_0_RNILMQC[0]  (
	.A(tf_comp_ram_index_0[1]),
	.B(tf_comp_ram_index_0[0]),
	.Y(N_425)
);
defparam \tf_comp_ram_index_0_RNILMQC[0] .INIT=4'hE;
// @32:412
  CFG2 \p_ram_hot_potato.un27_ram_valid_1_0_a2  (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.Y(un27_ram_valid[1])
);
defparam \p_ram_hot_potato.un27_ram_valid_1_0_a2 .INIT=4'h2;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_3[4]  (
	.A(APB_regs_7[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[4]),
	.Y(N_170)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_3[4] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_2[4]  (
	.A(APB_regs_2[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(APB_regs_0_4),
	.Y(N_152)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_2[4] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_3[1]  (
	.A(APB_regs_7[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[1]),
	.Y(N_167)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_3[1] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_2[1]  (
	.A(APB_regs_2[1]),
	.B(APB_regs_0_1),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_149)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_2[1] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_3[9]  (
	.A(APB_regs_7[9]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[9]),
	.Y(N_175)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_3[9] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_3[0]  (
	.A(APB_regs_7[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[0]),
	.Y(N_166)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_3[0] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_2[0]  (
	.A(APB_regs_2[0]),
	.B(APB_regs_0_0),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_148)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_2[0] .INIT=8'hAC;
// @32:547
  CFG3 \o_comp_ram_dat_r_0_0[9]  (
	.A(o_comp_ram_ready[1]),
	.B(A_DOUT_1[9]),
	.C(A_DOUT_0[9]),
	.Y(N_529)
);
defparam \o_comp_ram_dat_r_0_0[9] .INIT=8'hD8;
// @32:547
  CFG3 \o_comp_ram_dat_r_0_0[4]  (
	.A(o_comp_ram_ready[1]),
	.B(A_DOUT_1[4]),
	.C(A_DOUT_0[4]),
	.Y(N_524)
);
defparam \o_comp_ram_dat_r_0_0[4] .INIT=8'hD8;
// @35:318
  CFG3 p_m2_0_a2_1 (
	.A(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Y(p_m2_0_a2_1_Z)
);
defparam p_m2_0_a2_1.INIT=8'h80;
// @35:401
  CFG4 un2_mag_result_corrected_6 (
	.A(APB_regs_7[7]),
	.B(APB_regs_7[6]),
	.C(APB_regs_7[5]),
	.D(APB_regs_7[4]),
	.Y(un2_mag_result_corrected_6_Z)
);
defparam un2_mag_result_corrected_6.INIT=16'h0001;
// @35:401
  CFG4 un2_mag_result_corrected_5 (
	.A(APB_regs_7[3]),
	.B(APB_regs_7[2]),
	.C(APB_regs_7[1]),
	.D(APB_regs_7[0]),
	.Y(un2_mag_result_corrected_5_Z)
);
defparam un2_mag_result_corrected_5.INIT=16'h0001;
// @32:434
  CFG3 DPSRAM_0_assoc_3_sqmuxa_i_0_0_0 (
	.A(o_comp_ram_index[0]),
	.B(o_comp_ram_index[1]),
	.C(N_473),
	.Y(DPSRAM_0_assoc_3_sqmuxa_i_0_0_0_Z)
);
defparam DPSRAM_0_assoc_3_sqmuxa_i_0_0_0.INIT=8'hF1;
// @32:470
  CFG3 \DPSRAM_1_assoc_5_0[0]  (
	.A(o_comp_ram_ready[1]),
	.B(un1_ram_valid[1]),
	.C(un7_ram_valid[1]),
	.Y(DPSRAM_1_assoc_5[0])
);
defparam \DPSRAM_1_assoc_5_0[0] .INIT=8'hAE;
// @32:382
  CFG4 \ram_valid_8_1_RNO_0[2]  (
	.A(tf_comp_ram_index_1[0]),
	.B(tf_comp_ram_index_0[0]),
	.C(tf_comp_ram_index_1[1]),
	.D(tf_comp_ram_index_0[1]),
	.Y(ram_valid_8_sn_N_2)
);
defparam \ram_valid_8_1_RNO_0[2] .INIT=16'h8CAF;
// @32:470
  CFG3 DPSRAM_0_assoc_7s2 (
	.A(o_comp_ram_index[0]),
	.B(o_comp_ram_index[1]),
	.C(N_426),
	.Y(DPSRAM_0_assoc_7_sm0)
);
defparam DPSRAM_0_assoc_7s2.INIT=8'h1F;
// @32:330
  CFG2 \hot_potato_state_RNIU45G[0]  (
	.A(ram_dist_state[0]),
	.B(hot_potato_state[0]),
	.Y(N_79_i)
);
defparam \hot_potato_state_RNIU45G[0] .INIT=4'h8;
// @32:330
  CFG2 rotate_done_0_sqmuxa_i (
	.A(un6_ram_dist_state),
	.B(hot_potato_state[0]),
	.Y(rotate_done_0_sqmuxa_i_Z)
);
defparam rotate_done_0_sqmuxa_i.INIT=4'hD;
// @32:442
  CFG2 DPSRAM_1_assoc_0_sqmuxa_1_i (
	.A(un7_ram_valid[1]),
	.B(o_comp_ram_ready[1]),
	.Y(DPSRAM_1_assoc_0_sqmuxa_1_i_Z)
);
defparam DPSRAM_1_assoc_0_sqmuxa_1_i.INIT=4'hE;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0[4]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[4]),
	.D(A_DOUT_0[4]),
	.Y(tf_comp_ram_dat_r_0_0[4])
);
defparam \tf_comp_ram_dat_r_0_0[4] .INIT=16'h5140;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0[1]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[1]),
	.D(A_DOUT_0[1]),
	.Y(tf_comp_ram_dat_r_0_0[1])
);
defparam \tf_comp_ram_dat_r_0_0[1] .INIT=16'h5140;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[16]  (
	.A(B_DOUT_1[16]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[16]),
	.Y(tf_comp_ram_dat_r_1_1[16])
);
defparam \tf_comp_ram_dat_r_1_1[16] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[5]  (
	.A(B_DOUT_1[5]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[5]),
	.Y(tf_comp_ram_dat_r_1_1[5])
);
defparam \tf_comp_ram_dat_r_1_1[5] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[4]  (
	.A(B_DOUT_1[4]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[4]),
	.Y(tf_comp_ram_dat_r_1_1[4])
);
defparam \tf_comp_ram_dat_r_1_1[4] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[3]  (
	.A(B_DOUT_1[3]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[3]),
	.Y(tf_comp_ram_dat_r_1_1[3])
);
defparam \tf_comp_ram_dat_r_1_1[3] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[2]  (
	.A(B_DOUT_1[2]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[2]),
	.Y(tf_comp_ram_dat_r_1_1[2])
);
defparam \tf_comp_ram_dat_r_1_1[2] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[1]  (
	.A(B_DOUT_1[1]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[1]),
	.Y(tf_comp_ram_dat_r_1_1[1])
);
defparam \tf_comp_ram_dat_r_1_1[1] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[0]  (
	.A(B_DOUT_1[0]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[0]),
	.Y(tf_comp_ram_dat_r_1_1[0])
);
defparam \tf_comp_ram_dat_r_1_1[0] .INIT=16'h2320;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0[6]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[6]),
	.D(A_DOUT_0[6]),
	.Y(tf_comp_ram_dat_r_1_0[6])
);
defparam \tf_comp_ram_dat_r_1_0[6] .INIT=16'h5140;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0[5]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[5]),
	.D(A_DOUT_0[5]),
	.Y(tf_comp_ram_dat_r_1_0[5])
);
defparam \tf_comp_ram_dat_r_1_0[5] .INIT=16'h5140;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0[4]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[4]),
	.D(A_DOUT_0[4]),
	.Y(tf_comp_ram_dat_r_1_0[4])
);
defparam \tf_comp_ram_dat_r_1_0[4] .INIT=16'h5140;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0[2]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[2]),
	.D(A_DOUT_0[2]),
	.Y(tf_comp_ram_dat_r_1_0[2])
);
defparam \tf_comp_ram_dat_r_1_0[2] .INIT=16'h5140;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[16]  (
	.A(B_DOUT_1[16]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[16]),
	.Y(tf_comp_ram_dat_r_0_1[16])
);
defparam \tf_comp_ram_dat_r_0_1[16] .INIT=16'h2320;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[5]  (
	.A(B_DOUT_1[5]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[5]),
	.Y(tf_comp_ram_dat_r_0_1[5])
);
defparam \tf_comp_ram_dat_r_0_1[5] .INIT=16'h2320;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[4]  (
	.A(B_DOUT_1[4]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[4]),
	.Y(tf_comp_ram_dat_r_0_1[4])
);
defparam \tf_comp_ram_dat_r_0_1[4] .INIT=16'h2320;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[3]  (
	.A(B_DOUT_1[3]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[3]),
	.Y(tf_comp_ram_dat_r_0_1[3])
);
defparam \tf_comp_ram_dat_r_0_1[3] .INIT=16'h2320;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[2]  (
	.A(B_DOUT_1[2]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[2]),
	.Y(tf_comp_ram_dat_r_0_1[2])
);
defparam \tf_comp_ram_dat_r_0_1[2] .INIT=16'h2320;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[1]  (
	.A(B_DOUT_1[1]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[1]),
	.Y(tf_comp_ram_dat_r_0_1[1])
);
defparam \tf_comp_ram_dat_r_0_1[1] .INIT=16'h2320;
// @35:187
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_sn_m5  (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(PRDATA_sig_0_sn_N_9_mux)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_sn_m5 .INIT=8'h51;
// @35:187
  CFG4 \p_APB_Reg_Read.PRDATA_sig_0_sn_m7  (
	.A(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(PRDATA_sig_0_sn_N_8)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_sn_m7 .INIT=16'h5101;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1_1_a2_0_a2[0]  (
	.A(B_DOUT_1[0]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[0]),
	.Y(tf_comp_ram_dat_r_0_1[0])
);
defparam \tf_comp_ram_dat_r_0_1_1_a2_0_a2[0] .INIT=16'h2320;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[6]  (
	.A(B_DOUT_1[6]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[6]),
	.Y(N_84)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[6] .INIT=16'hDCDF;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[8]  (
	.A(B_DOUT_1[8]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[8]),
	.Y(N_80)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[8] .INIT=16'hDCDF;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[9]  (
	.A(B_DOUT_1[9]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[9]),
	.Y(N_78)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[9] .INIT=16'hDCDF;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[10]  (
	.A(B_DOUT_1[10]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[10]),
	.Y(N_76)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[10] .INIT=16'hDCDF;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[11]  (
	.A(B_DOUT_1[11]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[11]),
	.Y(N_348)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[11] .INIT=16'hDCDF;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[17]  (
	.A(B_DOUT_1[17]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[17]),
	.Y(N_347)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[17] .INIT=16'hDCDF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[0]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[0]),
	.D(A_DOUT_0[0]),
	.Y(N_346)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[0] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[7]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[7]),
	.D(A_DOUT_0[7]),
	.Y(N_68)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[7] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[8]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[8]),
	.D(A_DOUT_0[8]),
	.Y(N_66)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[8] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[12]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[12]),
	.D(A_DOUT_0[12]),
	.Y(N_343)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[12] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[13]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[13]),
	.D(A_DOUT_0[13]),
	.Y(N_342)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[13] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[14]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[14]),
	.D(A_DOUT_0[14]),
	.Y(N_341)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[14] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[15]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[15]),
	.D(A_DOUT_0[15]),
	.Y(N_340)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[15] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[16]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[16]),
	.D(A_DOUT_0[16]),
	.Y(N_339)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[16] .INIT=16'hAEBF;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[10]  (
	.A(B_DOUT_1[10]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[10]),
	.Y(N_337)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[10] .INIT=16'hDCDF;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[11]  (
	.A(B_DOUT_1[11]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[11]),
	.Y(N_336)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[11] .INIT=16'hDCDF;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[17]  (
	.A(B_DOUT_1[17]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[17]),
	.Y(N_44)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[17] .INIT=16'hDCDF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[0]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[0]),
	.D(A_DOUT_0[0]),
	.Y(N_42)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[0] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[7]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[7]),
	.D(A_DOUT_0[7]),
	.Y(N_40)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[7] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[12]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[12]),
	.D(A_DOUT_0[12]),
	.Y(N_334)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[12] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[13]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[13]),
	.D(A_DOUT_0[13]),
	.Y(N_333)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[13] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[14]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[14]),
	.D(A_DOUT_0[14]),
	.Y(N_332)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[14] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[15]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[15]),
	.D(A_DOUT_0[15]),
	.Y(N_331)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[15] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[1]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[1]),
	.D(A_DOUT_0[1]),
	.Y(N_319)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[1] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[3]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[3]),
	.D(A_DOUT_0[3]),
	.Y(N_70)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[3] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[2]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[2]),
	.D(A_DOUT_0[2]),
	.Y(N_56)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[2] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[3]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[3]),
	.D(A_DOUT_0[3]),
	.Y(N_54)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[3] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[5]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[5]),
	.D(A_DOUT_0[5]),
	.Y(N_52)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[5] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[6]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[6]),
	.D(A_DOUT_0[6]),
	.Y(N_50)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[6] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[8]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[8]),
	.D(A_DOUT_0[8]),
	.Y(N_48)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[8] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[16]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[16]),
	.D(A_DOUT_0[16]),
	.Y(N_46)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[16] .INIT=16'hAEBF;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1_1_a2_i[6]  (
	.A(B_DOUT_1[6]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[6]),
	.Y(N_159)
);
defparam \tf_comp_ram_dat_r_1_1_1_a2_i[6] .INIT=16'hDCDF;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1_1_a2_i[8]  (
	.A(B_DOUT_1[8]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[8]),
	.Y(N_163)
);
defparam \tf_comp_ram_dat_r_1_1_1_a2_i[8] .INIT=16'hDCDF;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1_1_a2_i[9]  (
	.A(B_DOUT_1[9]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[9]),
	.Y(N_165)
);
defparam \tf_comp_ram_dat_r_1_1_1_a2_i[9] .INIT=16'hDCDF;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1_1_a2_i[7]  (
	.A(B_DOUT_1[7]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[7]),
	.Y(N_161)
);
defparam \tf_comp_ram_dat_r_1_1_1_a2_i[7] .INIT=16'hDCDF;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[7]  (
	.A(B_DOUT_1[7]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[7]),
	.Y(N_82)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[7] .INIT=16'hDCDF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0[9]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[9]),
	.D(A_DOUT_0[9]),
	.Y(tf_comp_ram_dat_r_1_0[9])
);
defparam \tf_comp_ram_dat_r_1_0[9] .INIT=16'h5140;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0[9]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[9]),
	.D(A_DOUT_0[9]),
	.Y(tf_comp_ram_dat_r_0_0[9])
);
defparam \tf_comp_ram_dat_r_0_0[9] .INIT=16'h5140;
// @32:382
  CFG4 \p_ram_hot_potato.i_comp_ram_index_4[1]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_index_1[1]),
	.C(tf_comp_ram_index_0[1]),
	.D(tf_comp_ram_returned_i),
	.Y(i_comp_ram_index_4[1])
);
defparam \p_ram_hot_potato.i_comp_ram_index_4[1] .INIT=16'hFAEE;
// @32:347
  CFG4 \p_ram_hot_potato.tf_comp_ram_index_1_4_1_0[1]  (
	.A(i_comp_ram_index[1]),
	.B(o_comp_ram_index[1]),
	.C(ram_dist_state[0]),
	.D(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_index_1_4[1])
);
defparam \p_ram_hot_potato.tf_comp_ram_index_1_4_1_0[1] .INIT=16'hAFCF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[17]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[17]),
	.D(A_DOUT_0[17]),
	.Y(N_26)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[17] .INIT=16'hAEBF;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[11]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[11]),
	.D(A_DOUT_0[11]),
	.Y(N_335)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[11] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[17]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[17]),
	.D(A_DOUT_0[17]),
	.Y(N_338)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[17] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[11]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[11]),
	.D(A_DOUT_0[11]),
	.Y(N_344)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[11] .INIT=16'hAEBF;
// @32:382
  CFG4 ram_valid_8_9_RNO (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_returned_i),
	.C(un1_ram_valid[1]),
	.D(un7_ram_valid[1]),
	.Y(un1_ram_valid_1_sqmuxa_9_sn)
);
defparam ram_valid_8_9_RNO.INIT=16'h0415;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[12]  (
	.A(B_DOUT_1[12]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[12]),
	.Y(tf_comp_ram_dat_r_0_1[12])
);
defparam \tf_comp_ram_dat_r_0_1[12] .INIT=16'h2320;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[15]  (
	.A(B_DOUT_1[15]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[15]),
	.Y(tf_comp_ram_dat_r_0_1[15])
);
defparam \tf_comp_ram_dat_r_0_1[15] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[12]  (
	.A(B_DOUT_1[12]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[12]),
	.Y(tf_comp_ram_dat_r_1_1[12])
);
defparam \tf_comp_ram_dat_r_1_1[12] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[15]  (
	.A(B_DOUT_1[15]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[15]),
	.Y(tf_comp_ram_dat_r_1_1[15])
);
defparam \tf_comp_ram_dat_r_1_1[15] .INIT=16'h2320;
// @32:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[10]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[10]),
	.D(A_DOUT_0[10]),
	.Y(N_38)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[10] .INIT=16'hAEBF;
// @32:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[10]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[10]),
	.D(A_DOUT_0[10]),
	.Y(N_345)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[10] .INIT=16'hAEBF;
// @32:347
  CFG4 \p_ram_hot_potato.tf_comp_ram_index_0_5_1_0[1]  (
	.A(i_comp_ram_index[1]),
	.B(o_comp_ram_index[1]),
	.C(ram_dist_state[0]),
	.D(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_index_0_5[1])
);
defparam \p_ram_hot_potato.tf_comp_ram_index_0_5_1_0[1] .INIT=16'hCFAF;
// @32:347
  CFG4 \p_ram_hot_potato.o_comp_ram_index_5_1_0[1]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_index_1[1]),
	.C(tf_comp_ram_index_0[1]),
	.D(tf_comp_ram_returned_i),
	.Y(o_comp_ram_index_5[1])
);
defparam \p_ram_hot_potato.o_comp_ram_index_5_1_0[1] .INIT=16'hEEFA;
// @32:382
  CFG4 \p_ram_hot_potato.un27_ram_valid_1_0_a2_RNIF16M1  (
	.A(un27_ram_valid[1]),
	.B(ram_dist_state[0]),
	.C(un7_ram_valid[1]),
	.D(un1_ram_valid[1]),
	.Y(un1_ram_valid_0_sqmuxa_8_sn)
);
defparam \p_ram_hot_potato.un27_ram_valid_1_0_a2_RNIF16M1 .INIT=16'h4447;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[13]  (
	.A(B_DOUT_1[13]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[13]),
	.Y(tf_comp_ram_dat_r_0_1[13])
);
defparam \tf_comp_ram_dat_r_0_1[13] .INIT=16'h2320;
// @32:557
  CFG4 \tf_comp_ram_dat_r_0_1[14]  (
	.A(B_DOUT_1[14]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[14]),
	.Y(tf_comp_ram_dat_r_0_1[14])
);
defparam \tf_comp_ram_dat_r_0_1[14] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[13]  (
	.A(B_DOUT_1[13]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[13]),
	.Y(tf_comp_ram_dat_r_1_1[13])
);
defparam \tf_comp_ram_dat_r_1_1[13] .INIT=16'h2320;
// @32:564
  CFG4 \tf_comp_ram_dat_r_1_1[14]  (
	.A(B_DOUT_1[14]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[14]),
	.Y(tf_comp_ram_dat_r_1_1[14])
);
defparam \tf_comp_ram_dat_r_1_1[14] .INIT=16'h2320;
// @32:489
  CFG4 \A_DIN_0_3[4]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[4]),
	.C(tf_comp_ram_dat_w_0_0[4]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[4])
);
defparam \A_DIN_0_3[4] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[2]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[2]),
	.C(tf_comp_ram_dat_w_0_0[2]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[2])
);
defparam \A_DIN_1_3[2] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[13]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[13]),
	.C(tf_comp_ram_dat_w_0_0[13]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[13])
);
defparam \A_DIN_0_3[13] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[4]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[4]),
	.C(tf_comp_ram_dat_w_0_0[4]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[4])
);
defparam \A_DIN_1_3[4] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[15]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[15]),
	.C(tf_comp_ram_dat_w_0_0[15]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[15])
);
defparam \A_DIN_0_3[15] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[14]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[14]),
	.C(tf_comp_ram_dat_w_0_0[14]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[14])
);
defparam \A_DIN_0_3[14] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[9]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[9]),
	.C(tf_comp_ram_dat_w_0_0[9]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[9])
);
defparam \A_DIN_0_3[9] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[12]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[12]),
	.C(tf_comp_ram_dat_w_0_0[12]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[12])
);
defparam \A_DIN_0_3[12] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[11]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[11]),
	.C(tf_comp_ram_dat_w_0_0[11]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[11])
);
defparam \A_DIN_1_3[11] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[2]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[2]),
	.C(tf_comp_ram_dat_w_0_0[2]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[2])
);
defparam \A_DIN_0_3[2] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[5]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[5]),
	.C(tf_comp_ram_dat_w_0_0[5]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[5])
);
defparam \A_DIN_1_3[5] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[7]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[7]),
	.C(tf_comp_ram_dat_w_0_0[7]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[7])
);
defparam \A_DIN_0_3[7] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[3]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[3]),
	.C(tf_comp_ram_dat_w_0_0[3]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[3])
);
defparam \A_DIN_0_3[3] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[8]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[8]),
	.C(tf_comp_ram_dat_w_0_0[8]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[8])
);
defparam \A_DIN_0_3[8] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[6]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[6]),
	.C(tf_comp_ram_dat_w_0_0[6]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[6])
);
defparam \A_DIN_0_3[6] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[0]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[0]),
	.C(tf_comp_ram_dat_w_0_0[0]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[0])
);
defparam \A_DIN_0_3[0] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[17]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[17]),
	.C(tf_comp_ram_dat_w_0_0[17]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[17])
);
defparam \A_DIN_1_3[17] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[8]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[8]),
	.C(tf_comp_ram_dat_w_0_0[8]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[8])
);
defparam \A_DIN_1_3[8] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[16]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[16]),
	.C(tf_comp_ram_dat_w_0_0[16]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[16])
);
defparam \A_DIN_0_3[16] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[1]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[1]),
	.C(tf_comp_ram_dat_w_0_0[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[1])
);
defparam \A_DIN_1_3[1] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[17]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[17]),
	.C(tf_comp_ram_dat_w_0_0[17]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[17])
);
defparam \A_DIN_0_3[17] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[13]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[13]),
	.C(tf_comp_ram_dat_w_0_0[13]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[13])
);
defparam \A_DIN_1_3[13] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[12]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[12]),
	.C(tf_comp_ram_dat_w_0_0[12]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[12])
);
defparam \A_DIN_1_3[12] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[0]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[0]),
	.C(tf_comp_ram_dat_w_0_0[0]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[0])
);
defparam \A_DIN_1_3[0] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[16]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[16]),
	.C(tf_comp_ram_dat_w_0_0[16]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[16])
);
defparam \A_DIN_1_3[16] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[7]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[7]),
	.C(tf_comp_ram_dat_w_0_0[7]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[7])
);
defparam \A_DIN_1_3[7] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[11]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[11]),
	.C(tf_comp_ram_dat_w_0_0[11]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[11])
);
defparam \A_DIN_0_3[11] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[10]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[10]),
	.C(tf_comp_ram_dat_w_0_0[10]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[10])
);
defparam \A_DIN_0_3[10] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[1]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[1]),
	.C(tf_comp_ram_dat_w_0_0[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[1])
);
defparam \A_DIN_0_3[1] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[15]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[15]),
	.C(tf_comp_ram_dat_w_0_0[15]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[15])
);
defparam \A_DIN_1_3[15] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[3]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[3]),
	.C(tf_comp_ram_dat_w_0_0[3]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[3])
);
defparam \A_DIN_1_3[3] .INIT=16'h50E4;
// @32:489
  CFG4 \A_DIN_0_3[5]  (
	.A(DPSRAM_0_assoc[1]),
	.B(i_comp_ram_dat_w_0[5]),
	.C(tf_comp_ram_dat_w_0_0[5]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[5])
);
defparam \A_DIN_0_3[5] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[9]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[9]),
	.C(tf_comp_ram_dat_w_0_0[9]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[9])
);
defparam \A_DIN_1_3[9] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[10]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[10]),
	.C(tf_comp_ram_dat_w_0_0[10]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[10])
);
defparam \A_DIN_1_3[10] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[14]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[14]),
	.C(tf_comp_ram_dat_w_0_0[14]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[14])
);
defparam \A_DIN_1_3[14] .INIT=16'h50E4;
// @32:518
  CFG4 \A_DIN_1_3[6]  (
	.A(DPSRAM_1_assoc[1]),
	.B(i_comp_ram_dat_w_0[6]),
	.C(tf_comp_ram_dat_w_0_0[6]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[6])
);
defparam \A_DIN_1_3[6] .INIT=16'h50E4;
// @32:382
  CFG4 ram_valid_8s2_1_i_0_0 (
	.A(tf_comp_ram_returned_i),
	.B(N_425),
	.C(ram_dist_state[0]),
	.D(N_473),
	.Y(ram_valid_8s2_1_i_0_0_Z)
);
defparam ram_valid_8s2_1_i_0_0.INIT=16'hF202;
// @32:433
  CFG4 un4_tf_comp_ram_ready_iv_0 (
	.A(ram_valid[0]),
	.B(ram_valid[2]),
	.C(tf_comp_ram_index_0[1]),
	.D(tf_comp_ram_index_0[0]),
	.Y(un4_tf_comp_ram_ready_iv_0_Z)
);
defparam un4_tf_comp_ram_ready_iv_0.INIT=16'h00CA;
// @32:433
  CFG4 un9_tf_comp_ram_ready_iv_0 (
	.A(ram_valid[0]),
	.B(ram_valid[2]),
	.C(tf_comp_ram_index_1[1]),
	.D(tf_comp_ram_index_1[0]),
	.Y(un9_tf_comp_ram_ready_iv_0_Z)
);
defparam un9_tf_comp_ram_ready_iv_0.INIT=16'h00CA;
// @32:382
  CFG4 \ram_valid_8_RNO_0[2]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_index_1[0]),
	.C(tf_comp_ram_returned_i),
	.D(tf_comp_ram_index_1[1]),
	.Y(ram_valid_8_sn_m7_0)
);
defparam \ram_valid_8_RNO_0[2] .INIT=16'h1405;
// @32:434
  CFG4 o_comp_ram_ready_1_iv_0 (
	.A(ram_valid[0]),
	.B(ram_valid[2]),
	.C(o_comp_ram_index[1]),
	.D(o_comp_ram_index[0]),
	.Y(o_comp_ram_ready_1_iv_0_Z)
);
defparam o_comp_ram_ready_1_iv_0.INIT=16'h00CA;
// @32:434
  CFG3 DPSRAM_0_assoc_3_sqmuxa_i_0_0 (
	.A(N_425),
	.B(DPSRAM_0_assoc_3_sqmuxa_i_0_0_0_Z),
	.C(N_426),
	.Y(N_23)
);
defparam DPSRAM_0_assoc_3_sqmuxa_i_0_0.INIT=8'hDF;
// @32:349
  CFG4 \p_ram_hot_potato.un6_ram_dist_state_a0  (
	.A(transformation_finished),
	.B(ram_dist_state[0]),
	.C(tf_comp_ram_stable_Z),
	.D(p_N_7_mux),
	.Y(un6_ram_dist_state_a0)
);
defparam \p_ram_hot_potato.un6_ram_dist_state_a0 .INIT=16'h00C8;
// @32:503
  CFG3 \B_DIN_0_0_iv[17]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[17]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[17])
);
defparam \B_DIN_0_0_iv[17] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[15]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[15]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[15])
);
defparam \B_DIN_0_0_iv[15] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[13]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[13]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[13])
);
defparam \B_DIN_0_0_iv[13] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[8]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[8]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[8])
);
defparam \B_DIN_0_0_iv[8] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[6]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[6]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[6])
);
defparam \B_DIN_0_0_iv[6] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[4]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[4]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[4])
);
defparam \B_DIN_0_0_iv[4] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[2]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[2]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[2])
);
defparam \B_DIN_0_0_iv[2] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[0]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[0]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[0])
);
defparam \B_DIN_0_0_iv[0] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[17]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[17]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[17])
);
defparam \B_DIN_1_0_iv[17] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[15]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[15]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[15])
);
defparam \B_DIN_1_0_iv[15] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[13]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[13]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[13])
);
defparam \B_DIN_1_0_iv[13] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[8]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[8]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[8])
);
defparam \B_DIN_1_0_iv[8] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[6]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[6]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[6])
);
defparam \B_DIN_1_0_iv[6] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[4]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[4]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[4])
);
defparam \B_DIN_1_0_iv[4] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[3]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[3]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[3])
);
defparam \B_DIN_1_0_iv[3] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[2]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[2]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[2])
);
defparam \B_DIN_1_0_iv[2] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[0]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[0]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[0])
);
defparam \B_DIN_1_0_iv[0] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[16]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[16]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[16])
);
defparam \B_DIN_0_0_iv[16] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[14]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[14]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[14])
);
defparam \B_DIN_0_0_iv[14] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[12]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[12]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[12])
);
defparam \B_DIN_0_0_iv[12] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[11]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[11]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[11])
);
defparam \B_DIN_0_0_iv[11] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[10]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[10]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[10])
);
defparam \B_DIN_0_0_iv[10] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[9]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[9]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[9])
);
defparam \B_DIN_0_0_iv[9] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[7]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[7]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[7])
);
defparam \B_DIN_0_0_iv[7] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[5]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[5]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[5])
);
defparam \B_DIN_0_0_iv[5] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[3]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[3]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[3])
);
defparam \B_DIN_0_0_iv[3] .INIT=8'h48;
// @32:503
  CFG3 \B_DIN_0_0_iv[1]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[1]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[1])
);
defparam \B_DIN_0_0_iv[1] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[16]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[16]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[16])
);
defparam \B_DIN_1_0_iv[16] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[14]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[14]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[14])
);
defparam \B_DIN_1_0_iv[14] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[12]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[12]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[12])
);
defparam \B_DIN_1_0_iv[12] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[11]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[11]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[11])
);
defparam \B_DIN_1_0_iv[11] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[10]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[10]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[10])
);
defparam \B_DIN_1_0_iv[10] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[9]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[9]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[9])
);
defparam \B_DIN_1_0_iv[9] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[7]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[7]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[7])
);
defparam \B_DIN_1_0_iv[7] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[5]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[5]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[5])
);
defparam \B_DIN_1_0_iv[5] .INIT=8'h48;
// @32:532
  CFG3 \B_DIN_1_0_iv[1]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[1]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[1])
);
defparam \B_DIN_1_0_iv[1] .INIT=8'h48;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_5[4]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_170),
	.C(N_152),
	.Y(N_195)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_5[4] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_5[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_167),
	.C(N_149),
	.Y(N_192)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_5[1] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_5[9]  (
	.A(N_474),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(N_175),
	.Y(N_200)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_5[9] .INIT=8'hE2;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_0_5[0]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_166),
	.C(N_148),
	.Y(N_191)
);
defparam \p_APB_Reg_Read.PRDATA_sig_0_5[0] .INIT=8'hD8;
// @32:494
  CFG4 B_WEN_0_0_iv (
	.A(DPSRAM_0_assoc[0]),
	.B(bf0_calc_done),
	.C(tf_comp_ram_returned_i),
	.D(DPSRAM_0_assoc[1]),
	.Y(B_WEN_0)
);
defparam B_WEN_0_0_iv.INIT=16'h4008;
// @32:523
  CFG4 B_WEN_1_0_iv (
	.A(DPSRAM_1_assoc[0]),
	.B(bf0_calc_done),
	.C(tf_comp_ram_returned_i),
	.D(DPSRAM_1_assoc[1]),
	.Y(B_WEN_1)
);
defparam B_WEN_1_0_iv.INIT=16'h4008;
// @32:330
  CFG3 \hot_potato_state_RNO[0]  (
	.A(un6_ram_dist_state),
	.B(rotate_done_Z),
	.C(hot_potato_state[0]),
	.Y(N_177_i)
);
defparam \hot_potato_state_RNO[0] .INIT=8'h02;
// @32:349
  CFG4 \p_ram_hot_potato.i_comp_ram_stable_5_iv_0  (
	.A(ram_dist_state[0]),
	.B(un6_ram_dist_state),
	.C(i_comp_ram_stable_Z),
	.D(rotate_done_Z),
	.Y(i_comp_ram_stable_5)
);
defparam \p_ram_hot_potato.i_comp_ram_stable_5_iv_0 .INIT=16'hF131;
// @32:349
  CFG4 \p_ram_hot_potato.tf_comp_ram_stable_3_iv_0  (
	.A(tf_comp_ram_stable_Z),
	.B(un6_ram_dist_state),
	.C(rotate_done_Z),
	.D(ram_dist_state[0]),
	.Y(tf_comp_ram_stable_3)
);
defparam \p_ram_hot_potato.tf_comp_ram_stable_3_iv_0 .INIT=16'hB3A2;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[8]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[8]),
	.D(tf_comp_ram_adr_1_1[8]),
	.Y(B_ADDR_0_temp[8])
);
defparam \B_ADDR_0_temp_0_iv[8] .INIT=16'h6240;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[6]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[6]),
	.D(tf_comp_ram_adr_1_1[6]),
	.Y(B_ADDR_0_temp[6])
);
defparam \B_ADDR_0_temp_0_iv[6] .INIT=16'h6240;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[4]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[4]),
	.D(tf_comp_ram_adr_1_1[4]),
	.Y(B_ADDR_0_temp[4])
);
defparam \B_ADDR_0_temp_0_iv[4] .INIT=16'h6240;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[2]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[2]),
	.D(tf_comp_ram_adr_1_1[2]),
	.Y(B_ADDR_0_temp[2])
);
defparam \B_ADDR_0_temp_0_iv[2] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[8]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[8]),
	.D(tf_comp_ram_adr_1_1[8]),
	.Y(B_ADDR_1_temp[8])
);
defparam \B_ADDR_1_temp_0_iv[8] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[6]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[6]),
	.D(tf_comp_ram_adr_1_1[6]),
	.Y(B_ADDR_1_temp[6])
);
defparam \B_ADDR_1_temp_0_iv[6] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[4]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[4]),
	.D(tf_comp_ram_adr_1_1[4]),
	.Y(B_ADDR_1_temp[4])
);
defparam \B_ADDR_1_temp_0_iv[4] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[2]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[2]),
	.D(tf_comp_ram_adr_1_1[2]),
	.Y(B_ADDR_1_temp[2])
);
defparam \B_ADDR_1_temp_0_iv[2] .INIT=16'h6240;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[9]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[9]),
	.D(tf_comp_ram_adr_1_1[9]),
	.Y(B_ADDR_0_temp[9])
);
defparam \B_ADDR_0_temp_0_iv[9] .INIT=16'h6240;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[7]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[7]),
	.D(tf_comp_ram_adr_1_1[7]),
	.Y(B_ADDR_0_temp[7])
);
defparam \B_ADDR_0_temp_0_iv[7] .INIT=16'h6240;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[5]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[5]),
	.D(tf_comp_ram_adr_1_1[5]),
	.Y(B_ADDR_0_temp[5])
);
defparam \B_ADDR_0_temp_0_iv[5] .INIT=16'h6240;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[3]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[3]),
	.D(tf_comp_ram_adr_1_1[3]),
	.Y(B_ADDR_0_temp[3])
);
defparam \B_ADDR_0_temp_0_iv[3] .INIT=16'h6240;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[1]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[1]),
	.D(tf_comp_ram_adr_1_1[1]),
	.Y(B_ADDR_0_temp[1])
);
defparam \B_ADDR_0_temp_0_iv[1] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[9]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[9]),
	.D(tf_comp_ram_adr_1_1[9]),
	.Y(B_ADDR_1_temp[9])
);
defparam \B_ADDR_1_temp_0_iv[9] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[7]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[7]),
	.D(tf_comp_ram_adr_1_1[7]),
	.Y(B_ADDR_1_temp[7])
);
defparam \B_ADDR_1_temp_0_iv[7] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[5]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[5]),
	.D(tf_comp_ram_adr_1_1[5]),
	.Y(B_ADDR_1_temp[5])
);
defparam \B_ADDR_1_temp_0_iv[5] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[3]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[3]),
	.D(tf_comp_ram_adr_1_1[3]),
	.Y(B_ADDR_1_temp[3])
);
defparam \B_ADDR_1_temp_0_iv[3] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[1]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[1]),
	.D(tf_comp_ram_adr_1_1[1]),
	.Y(B_ADDR_1_temp[1])
);
defparam \B_ADDR_1_temp_0_iv[1] .INIT=16'h6240;
// @32:382
  CFG4 \ram_valid_8_1_RNO[2]  (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.C(ram_valid_8_sn_N_2),
	.D(ram_dist_state[0]),
	.Y(un1_ram_valid_0_sqmuxa_16_sn)
);
defparam \ram_valid_8_1_RNO[2] .INIT=16'hBBF0;
// @32:470
  CFG4 DPSRAM_0_assoc_7_ss0 (
	.A(N_425),
	.B(DPSRAM_0_assoc_7_sm0),
	.C(o_comp_ram_index[0]),
	.D(o_comp_ram_index[1]),
	.Y(DPSRAM_0_assoc_7[0])
);
defparam DPSRAM_0_assoc_7_ss0.INIT=16'h111D;
// @32:330
  CFG4 \tf_comp_ram_index_1_RNO[0]  (
	.A(i_comp_ram_index[0]),
	.B(o_comp_ram_index[0]),
	.C(ram_dist_state[0]),
	.D(tf_comp_ram_returned_i),
	.Y(N_60_i)
);
defparam \tf_comp_ram_index_1_RNO[0] .INIT=16'hA0C0;
// @32:330
  CFG4 \tf_comp_ram_index_0_RNO[0]  (
	.A(i_comp_ram_index[0]),
	.B(o_comp_ram_index[0]),
	.C(ram_dist_state[0]),
	.D(tf_comp_ram_returned_i),
	.Y(N_62_i)
);
defparam \tf_comp_ram_index_0_RNO[0] .INIT=16'hC0A0;
// @32:330
  CFG4 \o_comp_ram_index_RNO[0]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_index_1[0]),
	.D(tf_comp_ram_index_0[0]),
	.Y(N_64_i)
);
defparam \o_comp_ram_index_RNO[0] .INIT=16'h5140;
// @32:330
  CFG4 \i_comp_ram_index_RNO[0]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_index_1[0]),
	.D(tf_comp_ram_index_0[0]),
	.Y(N_58_i)
);
defparam \i_comp_ram_index_RNO[0] .INIT=16'h5410;
// @32:349
  CFG3 \p_ram_hot_potato.un6_ram_dist_state_1_0  (
	.A(un4_ram_dist_state_0),
	.B(un6_ram_dist_state_a0),
	.C(APB_regs_0_2),
	.Y(un6_ram_dist_state_1_0)
);
defparam \p_ram_hot_potato.un6_ram_dist_state_1_0 .INIT=8'hEC;
// @35:318
  CFG4 p_m2_0_a2 (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(p_m2_0_a2_1_Z),
	.D(iPSELS_raw_0_a2_0),
	.Y(un32_psel)
);
defparam p_m2_0_a2.INIT=16'h8000;
// @35:401
  CFG4 un2_mag_result_corrected (
	.A(APB_regs_7[9]),
	.B(APB_regs_7[8]),
	.C(un2_mag_result_corrected_6_Z),
	.D(un2_mag_result_corrected_5_Z),
	.Y(un2_mag_result_corrected_1z)
);
defparam un2_mag_result_corrected.INIT=16'h1000;
// @32:382
  CFG4 \ram_valid_8_RNO[2]  (
	.A(tf_comp_ram_returned_i),
	.B(ram_valid_8_sn_m7_0),
	.C(tf_comp_ram_index_0[0]),
	.D(tf_comp_ram_index_0[1]),
	.Y(ram_valid_8_sn_N_11_mux)
);
defparam \ram_valid_8_RNO[2] .INIT=16'h8488;
// @32:382
  CFG4 ram_valid_8s2_1_i_0 (
	.A(tf_comp_ram_returned_i),
	.B(ram_dist_state[0]),
	.C(ram_valid_8s2_1_i_0_0_Z),
	.D(N_426),
	.Y(N_320)
);
defparam ram_valid_8s2_1_i_0.INIT=16'hF0F1;
// @32:330
  CFG4 un1_i_comp_ram_ready_0_sqmuxa (
	.A(ram_dist_state[0]),
	.B(rotate_done_Z),
	.C(un6_ram_dist_state),
	.D(i_comp_ram_ready_0_sqmuxa_Z),
	.Y(un1_i_comp_ram_ready_0_sqmuxa_Z)
);
defparam un1_i_comp_ram_ready_0_sqmuxa.INIT=16'h3500;
// @35:170
  CFG2 \p_APB_Reg_Read.un1_pwrite  (
	.A(iPSELS_raw_0_a2_0),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.Y(un1_pwrite)
);
defparam \p_APB_Reg_Read.un1_pwrite .INIT=4'h2;
// @32:382
  CFG4 ram_valid_8_ss0_1_i_0_0_1 (
	.A(tf_comp_ram_returned_i),
	.B(ram_dist_state[0]),
	.C(N_425),
	.D(N_426),
	.Y(N_77_1)
);
defparam ram_valid_8_ss0_1_i_0_0_1.INIT=16'h0120;
// @32:330
  CFG4 \ram_dist_state_1_RNO[0]  (
	.A(ram_dist_state[0]),
	.B(un6_ram_dist_state),
	.C(rotate_done_Z),
	.D(hot_potato_state[0]),
	.Y(N_178_i_i)
);
defparam \ram_dist_state_1_RNO[0] .INIT=16'hAAA6;
// @32:442
  CFG4 DPSRAM_1_assoc_0_sqmuxa_i (
	.A(un1_ram_valid[1]),
	.B(un7_ram_valid[1]),
	.C(un27_ram_valid[1]),
	.D(o_comp_ram_ready[1]),
	.Y(DPSRAM_1_assoc_0_sqmuxa_i_Z)
);
defparam DPSRAM_1_assoc_0_sqmuxa_i.INIT=16'hFFFE;
// @32:382
  CFG4 ram_valid_8_9 (
	.A(un1_ram_valid_1_sqmuxa_9_sn),
	.B(ram_valid_sig),
	.C(tf_comp_ram_ready_Z),
	.D(un1_ram_valid_0_sqmuxa_8_sn),
	.Y(ram_valid_8_9_Z)
);
defparam ram_valid_8_9.INIT=16'h0080;
// @35:276
  CFG4 \p_FFT_DIN_R_ADDR.un14_psel  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(un3_psel),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(un14_psel)
);
defparam \p_FFT_DIN_R_ADDR.un14_psel .INIT=16'h0400;
// @35:293
  CFG4 \p_FFT_DIN_I_ADDR.un23_psel  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(un3_psel),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(un23_psel)
);
defparam \p_FFT_DIN_I_ADDR.un23_psel .INIT=16'h0800;
// @32:349
  CFG4 \p_ram_hot_potato.un6_ram_dist_state_a2  (
	.A(ram_valid[1]),
	.B(o_comp_ram_ready_1_iv_0_Z),
	.C(un4_ram_dist_state_0),
	.D(o_comp_ram_ready[1]),
	.Y(un6_ram_dist_state_a2)
);
defparam \p_ram_hot_potato.un6_ram_dist_state_a2 .INIT=16'h1030;
// @35:400
  CFG3 \mag_result_corrected[6]  (
	.A(AMpBM_0_result_sig_5),
	.B(un2_mag_result_corrected_1z),
	.C(AMpBM_0_result_sig_6),
	.Y(mag_result_corrected_5)
);
defparam \mag_result_corrected[6] .INIT=8'hE2;
// @35:400
  CFG3 \mag_result_corrected[5]  (
	.A(AMpBM_0_result_sig_4),
	.B(un2_mag_result_corrected_1z),
	.C(AMpBM_0_result_sig_5),
	.Y(mag_result_corrected_4)
);
defparam \mag_result_corrected[5] .INIT=8'hE2;
// @32:498
  CFG4 \B_ADDR_0_temp_0_iv[0]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[0]),
	.D(tf_comp_ram_adr_1_1[0]),
	.Y(B_ADDR_0_temp[0])
);
defparam \B_ADDR_0_temp_0_iv[0] .INIT=16'h6240;
// @32:527
  CFG4 \B_ADDR_1_temp_0_iv[0]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[0]),
	.D(tf_comp_ram_adr_1_1[0]),
	.Y(B_ADDR_1_temp[0])
);
defparam \B_ADDR_1_temp_0_iv[0] .INIT=16'h6240;
// @35:166
  CFG4 smpl_read_0_sqmuxa_i (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(un1_pwrite),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(smpl_read_0_sqmuxa_i_1z)
);
defparam smpl_read_0_sqmuxa_i.INIT=16'h7333;
// @32:349
  CFG4 \p_ram_hot_potato.un6_ram_dist_state_1  (
	.A(un6_ram_dist_state_a2),
	.B(p_N_7_mux),
	.C(tf_comp_ram_ready_Z),
	.D(un6_ram_dist_state_1_0),
	.Y(un6_ram_dist_state)
);
defparam \p_ram_hot_potato.un6_ram_dist_state_1 .INIT=16'hFFAE;
// @32:592
  FFT_Sample_Loader FFT_Sample_Loader_0 (
	.mag_result_corrected_0(mag_result_corrected_6),
	.APB_regs_0_0(APB_regs_0_0),
	.APB_regs_0_8(APB_regs_0_8),
	.APB_regs_0_7(APB_regs_0_7),
	.APB_regs_0_13(APB_regs_0_13),
	.APB_regs_0_12(APB_regs_0_12),
	.APB_regs_0_11(APB_regs_0_11),
	.APB_regs_2({APB_regs_2[13:11], N_1414, N_1413, APB_regs_2[8:0]}),
	.FFT_out_dat_real(FFT_out_dat_real[8:7]),
	.FFT_out_dat_imag(FFT_out_dat_imag[8:7]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.APB_regs_7(APB_regs_7[8:7]),
	.i_comp_ram_dat_w_0(i_comp_ram_dat_w_0[17:0]),
	.APB_regs_3(APB_regs_3[8:0]),
	.i_comp_ram_adr_0(i_comp_ram_adr_0[9:0]),
	.i_comp_ram_adr_start(i_comp_ram_adr_start[9:0]),
	.i_comp_ram_w_en_0(i_comp_ram_w_en[0]),
	.PRDATA_sig_11_m_fast(PRDATA_sig_11_m_fast[8:7]),
	.N_208(N_208),
	.N_182(N_182),
	.N_209(N_209),
	.N_183(N_183),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.PRDATA_sig_0_sn_N_9_mux(PRDATA_sig_0_sn_N_9_mux),
	.N_314(N_314),
	.N_478(N_478),
	.N_315(N_315),
	.N_479(N_479),
	.N_316(N_316),
	.N_480(N_480),
	.i_comp_ram_ready(i_comp_ram_ready_Z),
	.i_comp_ram_stable(i_comp_ram_stable_Z),
	.FFT_in_w_ready(FFT_in_w_ready),
	.FFT_in_full(FFT_in_full),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c),
	.PRDATA_sig_0_sn_N_8(PRDATA_sig_0_sn_N_8)
);
// @32:624
  FFT_Sample_Outputer FFT_Sample_Outputer_0 (
	.mag_result_corrected_3(mag_result_corrected_3),
	.mag_result_corrected_0(mag_result_corrected_0),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[3:2]),
	.ram_valid_0(ram_valid[1]),
	.A_DOUT_1({A_DOUT_1[17:10], N_1416, A_DOUT_1[8:5], N_1415, A_DOUT_1[3:0]}),
	.A_DOUT_0({A_DOUT_0[17:10], N_1418, A_DOUT_0[8:5], N_1417, A_DOUT_0[3:0]}),
	.o_comp_ram_ready_0(o_comp_ram_ready[1]),
	.o_comp_ram_index_0(o_comp_ram_index[1]),
	.PRDATA_sig_0_4_1_0_0(PRDATA_sig_0_4_1_0[0]),
	.FFT_out_dat_real(FFT_out_dat_real[8:0]),
	.FFT_out_dat_imag(FFT_out_dat_imag[8:0]),
	.N_212(N_212),
	.PRDATA_sig_0_sn_N_9_mux(PRDATA_sig_0_sn_N_9_mux),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.AMpBM_0_out_valid_sig(AMpBM_0_out_valid_sig),
	.N_183(N_183),
	.i_comp_ram_stable(i_comp_ram_stable_Z),
	.o_comp_ram_ready_1_iv_0(o_comp_ram_ready_1_iv_0_Z),
	.N_524(N_524),
	.N_529(N_529),
	.N_143(N_143),
	.output_ready_1z(output_ready),
	.FFT_out_r_en(FFT_out_r_en),
	.FFT_out_valid(FFT_out_valid),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @32:655
  FFT_Transformer FFT_Transformer_0 (
	.tf_comp_ram_dat_w_0_1(tf_comp_ram_dat_w_0_1[17:0]),
	.tf_comp_ram_dat_w_0_0(tf_comp_ram_dat_w_0_0[17:0]),
	.tf_comp_ram_dat_r_1_1_16(tf_comp_ram_dat_r_1_1[16]),
	.tf_comp_ram_dat_r_1_1_15(tf_comp_ram_dat_r_1_1[15]),
	.tf_comp_ram_dat_r_1_1_14(tf_comp_ram_dat_r_1_1[14]),
	.tf_comp_ram_dat_r_1_1_13(tf_comp_ram_dat_r_1_1[13]),
	.tf_comp_ram_dat_r_1_1_12(tf_comp_ram_dat_r_1_1[12]),
	.tf_comp_ram_dat_r_1_1_5(tf_comp_ram_dat_r_1_1[5]),
	.tf_comp_ram_dat_r_1_1_4(tf_comp_ram_dat_r_1_1[4]),
	.tf_comp_ram_dat_r_1_1_3(tf_comp_ram_dat_r_1_1[3]),
	.tf_comp_ram_dat_r_1_1_2(tf_comp_ram_dat_r_1_1[2]),
	.tf_comp_ram_dat_r_1_1_1(tf_comp_ram_dat_r_1_1[1]),
	.tf_comp_ram_dat_r_1_1_0(tf_comp_ram_dat_r_1_1[0]),
	.tf_comp_ram_dat_r_0_1_16(tf_comp_ram_dat_r_0_1[16]),
	.tf_comp_ram_dat_r_0_1_15(tf_comp_ram_dat_r_0_1[15]),
	.tf_comp_ram_dat_r_0_1_14(tf_comp_ram_dat_r_0_1[14]),
	.tf_comp_ram_dat_r_0_1_13(tf_comp_ram_dat_r_0_1[13]),
	.tf_comp_ram_dat_r_0_1_12(tf_comp_ram_dat_r_0_1[12]),
	.tf_comp_ram_dat_r_0_1_5(tf_comp_ram_dat_r_0_1[5]),
	.tf_comp_ram_dat_r_0_1_4(tf_comp_ram_dat_r_0_1[4]),
	.tf_comp_ram_dat_r_0_1_3(tf_comp_ram_dat_r_0_1[3]),
	.tf_comp_ram_dat_r_0_1_2(tf_comp_ram_dat_r_0_1[2]),
	.tf_comp_ram_dat_r_0_1_1(tf_comp_ram_dat_r_0_1[1]),
	.tf_comp_ram_dat_r_0_1_0(tf_comp_ram_dat_r_0_1[0]),
	.tf_comp_ram_dat_r_0_0_8(tf_comp_ram_dat_r_0_0[9]),
	.tf_comp_ram_dat_r_0_0_3(tf_comp_ram_dat_r_0_0[4]),
	.tf_comp_ram_dat_r_0_0_0(tf_comp_ram_dat_r_0_0[1]),
	.tf_comp_ram_dat_r_1_0_7(tf_comp_ram_dat_r_1_0[9]),
	.tf_comp_ram_dat_r_1_0_4(tf_comp_ram_dat_r_1_0[6]),
	.tf_comp_ram_dat_r_1_0_3(tf_comp_ram_dat_r_1_0[5]),
	.tf_comp_ram_dat_r_1_0_2(tf_comp_ram_dat_r_1_0[4]),
	.tf_comp_ram_dat_r_1_0_0(tf_comp_ram_dat_r_1_0[2]),
	.tf_comp_ram_adr_0_0(tf_comp_ram_adr_0_0[9:0]),
	.tf_comp_ram_adr_1_0(tf_comp_ram_adr_1_0[9:0]),
	.tf_comp_ram_adr_1_1(tf_comp_ram_adr_1_1[9:0]),
	.tf_comp_ram_adr_0_1(tf_comp_ram_adr_0_1[9:0]),
	.ram_dist_state_0(ram_dist_state[0]),
	.ram_adr_start(ram_adr_start[9:0]),
	.N_66(N_66),
	.N_48(N_48),
	.N_159(N_159),
	.N_84(N_84),
	.N_161(N_161),
	.N_82(N_82),
	.N_163(N_163),
	.N_80(N_80),
	.N_348(N_348),
	.N_336(N_336),
	.N_347(N_347),
	.N_44(N_44),
	.N_346(N_346),
	.N_42(N_42),
	.N_319(N_319),
	.N_56(N_56),
	.N_70(N_70),
	.N_54(N_54),
	.N_52(N_52),
	.N_50(N_50),
	.N_68(N_68),
	.N_40(N_40),
	.N_345(N_345),
	.N_38(N_38),
	.N_344(N_344),
	.N_335(N_335),
	.N_343(N_343),
	.N_334(N_334),
	.N_342(N_342),
	.N_333(N_333),
	.N_341(N_341),
	.N_332(N_332),
	.N_340(N_340),
	.N_331(N_331),
	.N_339(N_339),
	.N_46(N_46),
	.N_338(N_338),
	.N_26(N_26),
	.N_165(N_165),
	.N_78(N_78),
	.N_337(N_337),
	.N_76(N_76),
	.tf_comp_ram_ready(tf_comp_ram_ready_Z),
	.tf_comp_ram_assigned(tf_comp_ram_assigned_Z),
	.bf0_calc_done(bf0_calc_done),
	.p_N_7_mux(p_N_7_mux),
	.ram_valid_sig_1z(ram_valid_sig),
	.transformation_finished_1z(transformation_finished),
	.tf_comp_ram_returned_i(tf_comp_ram_returned_i),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c),
	.tf_comp_ram_stable(tf_comp_ram_stable_Z)
);
// @32:678
  DPSRAM_C0 DPSRAM_0 (
	.A_DOUT_0(A_DOUT_0[17:0]),
	.B_DOUT_0(B_DOUT_0[17:0]),
	.A_DIN_0(A_DIN_0[17:0]),
	.A_ADDR_0_temp(A_ADDR_0_temp[9:0]),
	.B_DIN_0(B_DIN_0[17:0]),
	.B_ADDR_0_temp(B_ADDR_0_temp[9:0]),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.A_WEN_0(A_WEN_0),
	.B_WEN_0(B_WEN_0)
);
// @32:691
  DPSRAM_C0_0 DPSRAM_1 (
	.A_DOUT_1(A_DOUT_1[17:0]),
	.B_DOUT_1(B_DOUT_1[17:0]),
	.A_DIN_1(A_DIN_1[17:0]),
	.A_ADDR_1_temp(A_ADDR_1_temp[9:0]),
	.B_DIN_1(B_DIN_1[17:0]),
	.B_ADDR_1_temp(B_ADDR_1_temp[9:0]),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.A_WEN_1(A_WEN_1),
	.B_WEN_1(B_WEN_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT */

module HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB (
  val_min,
  val_max,
  mult_result,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  comp_rstn
)
;
input [8:0] val_min ;
input [8:0] val_max ;
output [15:0] mult_result ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input comp_rstn ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire comp_rstn ;
wire [43:0] CDOUT;
wire [8:0] U0_P_1;
wire [34:16] mult_result_Z;
wire [33:18] P;
wire U0_OVFL_CARRYOUT_1 ;
wire GND ;
wire VCC ;
// @18:107
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT_1),
	.P({mult_result_Z[34], P[33:18], mult_result_Z[17:16], mult_result[15:0], U0_P_1[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({val_min[8:0], val_max[8:0]}),
	.B({GND, VCC, VCC, VCC, VCC, GND, VCC, GND, VCC, GND, GND, VCC, VCC, GND, GND, VCC, GND, VCC}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({GND, GND}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({comp_rstn, comp_rstn}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({FFT_Accel_system_sb_0_FIC_0_CLK, FFT_Accel_system_sb_0_FIC_0_CLK}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB */

module HARD_MULT_ADDSUB_C1 (
  mult_result,
  val_max,
  val_min,
  comp_rstn,
  FFT_Accel_system_sb_0_FIC_0_CLK
)
;
output [15:0] mult_result ;
input [8:0] val_max ;
input [8:0] val_min ;
input comp_rstn ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
wire comp_rstn ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire GND ;
wire VCC ;
// @33:91
  HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB HARD_MULT_ADDSUB_C1_0 (
	.val_min(val_min[8:0]),
	.val_max(val_max[8:0]),
	.mult_result(mult_result[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.comp_rstn(comp_rstn)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C1 */

module Alpha_Max_plus_Beta_Min (
  AMpBM_0_result_sig,
  FFT_out_dat_imag,
  FFT_out_dat_real,
  AMpBM_0_out_valid_sig,
  FFT_out_valid,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  comp_rstn
)
;
output [7:0] AMpBM_0_result_sig ;
input [8:0] FFT_out_dat_imag ;
input [8:0] FFT_out_dat_real ;
output AMpBM_0_out_valid_sig ;
input FFT_out_valid ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input comp_rstn ;
wire AMpBM_0_out_valid_sig ;
wire FFT_out_valid ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire comp_rstn ;
wire [8:0] val_min;
wire [8:0] val_min_1_1_Z;
wire [8:0] val_max;
wire [8:0] val_max_1_1_Z;
wire [8:0] val_B_sig;
wire [3:0] valid_pipe;
wire [8:0] val_A_sig;
wire [8:1] val_A_pos_1;
wire [8:1] val_B_pos_1;
wire [15:0] mult_result;
wire VCC ;
wire GND ;
wire un2_mult_result_rnd_slice_bias_cry_11_S ;
wire un2_mult_result_rnd_slice_bias_cry_12_S ;
wire un2_mult_result_rnd_slice_bias_cry_13_S ;
wire un2_mult_result_rnd_slice_bias_cry_14_S ;
wire un2_mult_result_rnd_slice_bias_s_15_S ;
wire val_max_1_6 ;
wire val_max_1_7 ;
wire val_max_1_8 ;
wire val_min_1_0 ;
wire val_min_1_1 ;
wire val_min_1_2 ;
wire val_min_1_3 ;
wire val_min_1_4 ;
wire val_min_1_5 ;
wire val_min_1_6 ;
wire val_min_1_7 ;
wire val_min_1_8 ;
wire un2_mult_result_rnd_slice_bias_cry_8_S ;
wire un2_mult_result_rnd_slice_bias_cry_9_S ;
wire un2_mult_result_rnd_slice_bias_cry_10_S ;
wire val_max_1_0 ;
wire val_max_1_1 ;
wire val_max_1_2 ;
wire val_max_1_3 ;
wire val_max_1_4 ;
wire val_max_1_5 ;
wire un2_mult_result_rnd_slice_bias_cry_0_Z ;
wire un2_mult_result_rnd_slice_bias_cry_0_S ;
wire un2_mult_result_rnd_slice_bias_cry_0_Y ;
wire un2_mult_result_rnd_slice_bias_cry_1_Z ;
wire un2_mult_result_rnd_slice_bias_cry_1_S ;
wire un2_mult_result_rnd_slice_bias_cry_1_Y ;
wire un2_mult_result_rnd_slice_bias_cry_2_Z ;
wire un2_mult_result_rnd_slice_bias_cry_2_S ;
wire un2_mult_result_rnd_slice_bias_cry_2_Y ;
wire un2_mult_result_rnd_slice_bias_cry_3_Z ;
wire un2_mult_result_rnd_slice_bias_cry_3_S ;
wire un2_mult_result_rnd_slice_bias_cry_3_Y ;
wire un2_mult_result_rnd_slice_bias_cry_4_Z ;
wire un2_mult_result_rnd_slice_bias_cry_4_S ;
wire un2_mult_result_rnd_slice_bias_cry_4_Y ;
wire un2_mult_result_rnd_slice_bias_cry_5_Z ;
wire un2_mult_result_rnd_slice_bias_cry_5_S ;
wire un2_mult_result_rnd_slice_bias_cry_5_Y ;
wire un2_mult_result_rnd_slice_bias_cry_6_Z ;
wire un2_mult_result_rnd_slice_bias_cry_6_S ;
wire un2_mult_result_rnd_slice_bias_cry_6_Y ;
wire un2_mult_result_rnd_slice_bias_cry_7_Z ;
wire un2_mult_result_rnd_slice_bias_cry_7_S ;
wire un2_mult_result_rnd_slice_bias_cry_7_Y ;
wire un2_mult_result_rnd_slice_bias_cry_8_Z ;
wire un2_mult_result_rnd_slice_bias_cry_8_Y ;
wire un2_mult_result_rnd_slice_bias_cry_9_Z ;
wire un2_mult_result_rnd_slice_bias_cry_9_Y ;
wire un2_mult_result_rnd_slice_bias_cry_10_Z ;
wire un2_mult_result_rnd_slice_bias_cry_10_Y ;
wire un2_mult_result_rnd_slice_bias_cry_11_Z ;
wire un2_mult_result_rnd_slice_bias_cry_11_Y ;
wire un2_mult_result_rnd_slice_bias_cry_12_Z ;
wire un2_mult_result_rnd_slice_bias_cry_12_Y ;
wire un2_mult_result_rnd_slice_bias_cry_13_Z ;
wire un2_mult_result_rnd_slice_bias_cry_13_Y ;
wire un2_mult_result_rnd_slice_bias_s_15_FCO ;
wire un2_mult_result_rnd_slice_bias_s_15_Y ;
wire un2_mult_result_rnd_slice_bias_cry_14_Z ;
wire un2_mult_result_rnd_slice_bias_cry_14_Y ;
wire un7_val_b_pos_cry_0_Z ;
wire un7_val_b_pos_cry_0_S ;
wire un7_val_b_pos_cry_0_Y ;
wire un7_val_b_pos_cry_1_Z ;
wire un7_val_b_pos_cry_1_S ;
wire un7_val_b_pos_cry_1_Y ;
wire un7_val_b_pos_cry_2_Z ;
wire un7_val_b_pos_cry_2_S ;
wire un7_val_b_pos_cry_2_Y ;
wire un7_val_b_pos_cry_3_Z ;
wire un7_val_b_pos_cry_3_S ;
wire un7_val_b_pos_cry_3_Y ;
wire un7_val_b_pos_cry_4_Z ;
wire un7_val_b_pos_cry_4_S ;
wire un7_val_b_pos_cry_4_Y ;
wire un7_val_b_pos_cry_5_Z ;
wire un7_val_b_pos_cry_5_S ;
wire un7_val_b_pos_cry_5_Y ;
wire un7_val_b_pos_cry_6_Z ;
wire un7_val_b_pos_cry_6_S ;
wire un7_val_b_pos_cry_6_Y ;
wire un7_val_b_pos_s_8_FCO ;
wire un7_val_b_pos_s_8_S ;
wire un7_val_b_pos_s_8_Y ;
wire un7_val_b_pos_cry_7_Z ;
wire un7_val_b_pos_cry_7_S ;
wire un7_val_b_pos_cry_7_Y ;
wire un9_val_a_pos_cry_0_Z ;
wire un9_val_a_pos_cry_0_S ;
wire un9_val_a_pos_cry_0_Y ;
wire un9_val_a_pos_cry_1_Z ;
wire un9_val_a_pos_cry_1_S ;
wire un9_val_a_pos_cry_1_Y ;
wire un9_val_a_pos_cry_2_Z ;
wire un9_val_a_pos_cry_2_S ;
wire un9_val_a_pos_cry_2_Y ;
wire un9_val_a_pos_cry_3_Z ;
wire un9_val_a_pos_cry_3_S ;
wire un9_val_a_pos_cry_3_Y ;
wire un9_val_a_pos_cry_4_Z ;
wire un9_val_a_pos_cry_4_S ;
wire un9_val_a_pos_cry_4_Y ;
wire un9_val_a_pos_cry_5_Z ;
wire un9_val_a_pos_cry_5_S ;
wire un9_val_a_pos_cry_5_Y ;
wire un9_val_a_pos_cry_6_Z ;
wire un9_val_a_pos_cry_6_S ;
wire un9_val_a_pos_cry_6_Y ;
wire un9_val_a_pos_s_8_FCO ;
wire un9_val_a_pos_s_8_S ;
wire un9_val_a_pos_s_8_Y ;
wire un9_val_a_pos_cry_7_Z ;
wire un9_val_a_pos_cry_7_S ;
wire un9_val_a_pos_cry_7_Y ;
wire val_min_1_cry_0_Z ;
wire val_min_1_cry_0_S ;
wire val_min_1_cry_0_Y ;
wire val_min_1_cry_1_Z ;
wire val_min_1_cry_1_S ;
wire val_min_1_cry_1_Y ;
wire val_min_1_cry_2_Z ;
wire val_min_1_cry_2_S ;
wire val_min_1_cry_2_Y ;
wire val_min_1_cry_3_Z ;
wire val_min_1_cry_3_S ;
wire val_min_1_cry_3_Y ;
wire val_min_1_cry_4_Z ;
wire val_min_1_cry_4_S ;
wire val_min_1_cry_4_Y ;
wire val_min_1_cry_5_Z ;
wire val_min_1_cry_5_S ;
wire val_min_1_cry_5_Y ;
wire val_min_1_cry_6_Z ;
wire val_min_1_cry_6_S ;
wire val_min_1_cry_6_Y ;
wire val_min_1_cry_7_Z ;
wire val_min_1_cry_7_S ;
wire val_min_1_cry_7_Y ;
wire val_min_1 ;
wire val_min_1_cry_8_S ;
wire val_min_1_cry_8_Y ;
wire val_max_1_cry_0_Z ;
wire val_max_1_cry_0_S ;
wire val_max_1_cry_0_Y ;
wire val_max_1_cry_1_Z ;
wire val_max_1_cry_1_S ;
wire val_max_1_cry_1_Y ;
wire val_max_1_cry_2_Z ;
wire val_max_1_cry_2_S ;
wire val_max_1_cry_2_Y ;
wire val_max_1_cry_3_Z ;
wire val_max_1_cry_3_S ;
wire val_max_1_cry_3_Y ;
wire val_max_1_cry_4_Z ;
wire val_max_1_cry_4_S ;
wire val_max_1_cry_4_Y ;
wire val_max_1_cry_5_Z ;
wire val_max_1_cry_5_S ;
wire val_max_1_cry_5_Y ;
wire val_max_1_cry_6_Z ;
wire val_max_1_cry_6_S ;
wire val_max_1_cry_6_Y ;
wire val_max_1_cry_7_Z ;
wire val_max_1_cry_7_S ;
wire val_max_1_cry_7_Y ;
wire val_max_1 ;
wire val_max_1_cry_8_S ;
wire val_max_1_cry_8_Y ;
wire un4_val_a_pos ;
wire un2_val_b_pos ;
wire un2_val_b_poslto7_5 ;
wire un2_val_b_poslto7_4 ;
wire un4_val_a_poslto7_5 ;
wire un4_val_a_poslto7_4 ;
wire N_127 ;
wire N_64 ;
// @34:144
  SLE \val_min[5]  (
	.Q(val_min[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_min[6]  (
	.Q(val_min[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_min[7]  (
	.Q(val_min[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_min[8]  (
	.Q(val_min[8]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[0]  (
	.Q(val_max[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[1]  (
	.Q(val_max[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[2]  (
	.Q(val_max[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[3]  (
	.Q(val_max[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[4]  (
	.Q(val_max[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[5]  (
	.Q(val_max[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[6]  (
	.Q(val_max[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[7]  (
	.Q(val_max[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_max[8]  (
	.Q(val_max[8]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_min[0]  (
	.Q(val_min[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_min[1]  (
	.Q(val_min[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_min[2]  (
	.Q(val_min[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_min[3]  (
	.Q(val_min[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_min[4]  (
	.Q(val_min[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[1]  (
	.Q(val_B_sig[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[2]  (
	.Q(val_B_sig[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[3]  (
	.Q(val_B_sig[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[4]  (
	.Q(val_B_sig[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[5]  (
	.Q(val_B_sig[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[6]  (
	.Q(val_B_sig[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[7]  (
	.Q(val_B_sig[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[8]  (
	.Q(val_B_sig[8]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \valid_pipe[0]  (
	.Q(valid_pipe[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_valid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \valid_pipe[1]  (
	.Q(valid_pipe[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(valid_pipe[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \valid_pipe[2]  (
	.Q(valid_pipe[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(valid_pipe[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \valid_pipe[3]  (
	.Q(valid_pipe[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(valid_pipe[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \valid_pipe[4]  (
	.Q(AMpBM_0_out_valid_sig),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(valid_pipe[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \result[3]  (
	.Q(AMpBM_0_result_sig[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \result[4]  (
	.Q(AMpBM_0_result_sig[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \result[5]  (
	.Q(AMpBM_0_result_sig[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \result[6]  (
	.Q(AMpBM_0_result_sig[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \result[7]  (
	.Q(AMpBM_0_result_sig[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[0]  (
	.Q(val_A_sig[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[1]  (
	.Q(val_A_sig[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[2]  (
	.Q(val_A_sig[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[3]  (
	.Q(val_A_sig[3]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[4]  (
	.Q(val_A_sig[4]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[5]  (
	.Q(val_A_sig[5]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[6]  (
	.Q(val_A_sig[6]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[7]  (
	.Q(val_A_sig[7]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_sig[8]  (
	.Q(val_A_sig[8]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_real[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_sig[0]  (
	.Q(val_B_sig[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_dat_imag[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[6]  (
	.Q(val_max_1_6),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[7]  (
	.Q(val_max_1_7),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[8]  (
	.Q(val_max_1_8),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[0]  (
	.Q(val_min_1_0),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_sig[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[1]  (
	.Q(val_min_1_1),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[2]  (
	.Q(val_min_1_2),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[3]  (
	.Q(val_min_1_3),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[4]  (
	.Q(val_min_1_4),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[5]  (
	.Q(val_min_1_5),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[6]  (
	.Q(val_min_1_6),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[7]  (
	.Q(val_min_1_7),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_B_pos[8]  (
	.Q(val_min_1_8),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \result[0]  (
	.Q(AMpBM_0_result_sig[0]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \result[1]  (
	.Q(AMpBM_0_result_sig[1]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \result[2]  (
	.Q(AMpBM_0_result_sig[2]),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[0]  (
	.Q(val_max_1_0),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_sig[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[1]  (
	.Q(val_max_1_1),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[2]  (
	.Q(val_max_1_2),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[3]  (
	.Q(val_max_1_3),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[4]  (
	.Q(val_max_1_4),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:144
  SLE \val_A_pos[5]  (
	.Q(val_max_1_5),
	.ADn(VCC),
	.ALn(comp_rstn),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_0 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_0_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_0_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_0_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[0]),
	.FCI(GND)
);
defparam un2_mult_result_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_1 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_1_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_1_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_1_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[1]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_0_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_2 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_2_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_2_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_2_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[2]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_1_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_3 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_3_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_3_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_3_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[3]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_2_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_4 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_4_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_4_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_4_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[4]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_3_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_5 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_5_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_5_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_5_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[5]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_4_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_6 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_6_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_6_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_6_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[6]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_5_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_7 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_7_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_7_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_7_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[7]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_6_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_7.INIT=20'h555AA;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_8 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_8_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_8_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_8_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_7_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_9 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_9_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_9_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_9_Y),
	.B(mult_result[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_8_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_10 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_10_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_10_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_10_Y),
	.B(mult_result[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_9_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_11 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_11_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_11_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_11_Y),
	.B(mult_result[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_10_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_12 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_12_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_12_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_12_Y),
	.B(mult_result[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_11_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_13 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_13_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_13_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_13_Y),
	.B(mult_result[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_12_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_s_15 (
	.FCO(un2_mult_result_rnd_slice_bias_s_15_FCO),
	.S(un2_mult_result_rnd_slice_bias_s_15_S),
	.Y(un2_mult_result_rnd_slice_bias_s_15_Y),
	.B(mult_result[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_14_Z)
);
defparam un2_mult_result_rnd_slice_bias_s_15.INIT=20'h4AA00;
// @34:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_14 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_14_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_14_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_14_Y),
	.B(mult_result[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_13_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @34:163
  ARI1 un7_val_b_pos_cry_0 (
	.FCO(un7_val_b_pos_cry_0_Z),
	.S(un7_val_b_pos_cry_0_S),
	.Y(un7_val_b_pos_cry_0_Y),
	.B(val_B_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un7_val_b_pos_cry_0.INIT=20'h45500;
// @34:163
  ARI1 un7_val_b_pos_cry_1 (
	.FCO(un7_val_b_pos_cry_1_Z),
	.S(un7_val_b_pos_cry_1_S),
	.Y(un7_val_b_pos_cry_1_Y),
	.B(val_B_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_0_Z)
);
defparam un7_val_b_pos_cry_1.INIT=20'h45500;
// @34:163
  ARI1 un7_val_b_pos_cry_2 (
	.FCO(un7_val_b_pos_cry_2_Z),
	.S(un7_val_b_pos_cry_2_S),
	.Y(un7_val_b_pos_cry_2_Y),
	.B(val_B_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_1_Z)
);
defparam un7_val_b_pos_cry_2.INIT=20'h45500;
// @34:163
  ARI1 un7_val_b_pos_cry_3 (
	.FCO(un7_val_b_pos_cry_3_Z),
	.S(un7_val_b_pos_cry_3_S),
	.Y(un7_val_b_pos_cry_3_Y),
	.B(val_B_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_2_Z)
);
defparam un7_val_b_pos_cry_3.INIT=20'h45500;
// @34:163
  ARI1 un7_val_b_pos_cry_4 (
	.FCO(un7_val_b_pos_cry_4_Z),
	.S(un7_val_b_pos_cry_4_S),
	.Y(un7_val_b_pos_cry_4_Y),
	.B(val_B_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_3_Z)
);
defparam un7_val_b_pos_cry_4.INIT=20'h45500;
// @34:163
  ARI1 un7_val_b_pos_cry_5 (
	.FCO(un7_val_b_pos_cry_5_Z),
	.S(un7_val_b_pos_cry_5_S),
	.Y(un7_val_b_pos_cry_5_Y),
	.B(val_B_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_4_Z)
);
defparam un7_val_b_pos_cry_5.INIT=20'h45500;
// @34:163
  ARI1 un7_val_b_pos_cry_6 (
	.FCO(un7_val_b_pos_cry_6_Z),
	.S(un7_val_b_pos_cry_6_S),
	.Y(un7_val_b_pos_cry_6_Y),
	.B(val_B_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_5_Z)
);
defparam un7_val_b_pos_cry_6.INIT=20'h45500;
// @34:163
  ARI1 un7_val_b_pos_s_8 (
	.FCO(un7_val_b_pos_s_8_FCO),
	.S(un7_val_b_pos_s_8_S),
	.Y(un7_val_b_pos_s_8_Y),
	.B(val_B_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_7_Z)
);
defparam un7_val_b_pos_s_8.INIT=20'h45500;
// @34:163
  ARI1 un7_val_b_pos_cry_7 (
	.FCO(un7_val_b_pos_cry_7_Z),
	.S(un7_val_b_pos_cry_7_S),
	.Y(un7_val_b_pos_cry_7_Y),
	.B(val_B_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_6_Z)
);
defparam un7_val_b_pos_cry_7.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_cry_0 (
	.FCO(un9_val_a_pos_cry_0_Z),
	.S(un9_val_a_pos_cry_0_S),
	.Y(un9_val_a_pos_cry_0_Y),
	.B(val_A_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un9_val_a_pos_cry_0.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_cry_1 (
	.FCO(un9_val_a_pos_cry_1_Z),
	.S(un9_val_a_pos_cry_1_S),
	.Y(un9_val_a_pos_cry_1_Y),
	.B(val_A_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_0_Z)
);
defparam un9_val_a_pos_cry_1.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_cry_2 (
	.FCO(un9_val_a_pos_cry_2_Z),
	.S(un9_val_a_pos_cry_2_S),
	.Y(un9_val_a_pos_cry_2_Y),
	.B(val_A_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_1_Z)
);
defparam un9_val_a_pos_cry_2.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_cry_3 (
	.FCO(un9_val_a_pos_cry_3_Z),
	.S(un9_val_a_pos_cry_3_S),
	.Y(un9_val_a_pos_cry_3_Y),
	.B(val_A_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_2_Z)
);
defparam un9_val_a_pos_cry_3.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_cry_4 (
	.FCO(un9_val_a_pos_cry_4_Z),
	.S(un9_val_a_pos_cry_4_S),
	.Y(un9_val_a_pos_cry_4_Y),
	.B(val_A_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_3_Z)
);
defparam un9_val_a_pos_cry_4.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_cry_5 (
	.FCO(un9_val_a_pos_cry_5_Z),
	.S(un9_val_a_pos_cry_5_S),
	.Y(un9_val_a_pos_cry_5_Y),
	.B(val_A_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_4_Z)
);
defparam un9_val_a_pos_cry_5.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_cry_6 (
	.FCO(un9_val_a_pos_cry_6_Z),
	.S(un9_val_a_pos_cry_6_S),
	.Y(un9_val_a_pos_cry_6_Y),
	.B(val_A_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_5_Z)
);
defparam un9_val_a_pos_cry_6.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_s_8 (
	.FCO(un9_val_a_pos_s_8_FCO),
	.S(un9_val_a_pos_s_8_S),
	.Y(un9_val_a_pos_s_8_Y),
	.B(val_A_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_7_Z)
);
defparam un9_val_a_pos_s_8.INIT=20'h45500;
// @34:162
  ARI1 un9_val_a_pos_cry_7 (
	.FCO(un9_val_a_pos_cry_7_Z),
	.S(un9_val_a_pos_cry_7_S),
	.Y(un9_val_a_pos_cry_7_Y),
	.B(val_A_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_6_Z)
);
defparam un9_val_a_pos_cry_7.INIT=20'h45500;
// @34:166
  ARI1 val_min_1_cry_0 (
	.FCO(val_min_1_cry_0_Z),
	.S(val_min_1_cry_0_S),
	.Y(val_min_1_cry_0_Y),
	.B(val_max_1_0),
	.C(GND),
	.D(GND),
	.A(val_min_1_0),
	.FCI(GND)
);
defparam val_min_1_cry_0.INIT=20'h5AA55;
// @34:166
  ARI1 val_min_1_cry_1 (
	.FCO(val_min_1_cry_1_Z),
	.S(val_min_1_cry_1_S),
	.Y(val_min_1_cry_1_Y),
	.B(val_max_1_1),
	.C(GND),
	.D(GND),
	.A(val_min_1_1),
	.FCI(val_min_1_cry_0_Z)
);
defparam val_min_1_cry_1.INIT=20'h5AA55;
// @34:166
  ARI1 val_min_1_cry_2 (
	.FCO(val_min_1_cry_2_Z),
	.S(val_min_1_cry_2_S),
	.Y(val_min_1_cry_2_Y),
	.B(val_max_1_2),
	.C(GND),
	.D(GND),
	.A(val_min_1_2),
	.FCI(val_min_1_cry_1_Z)
);
defparam val_min_1_cry_2.INIT=20'h5AA55;
// @34:166
  ARI1 val_min_1_cry_3 (
	.FCO(val_min_1_cry_3_Z),
	.S(val_min_1_cry_3_S),
	.Y(val_min_1_cry_3_Y),
	.B(val_max_1_3),
	.C(GND),
	.D(GND),
	.A(val_min_1_3),
	.FCI(val_min_1_cry_2_Z)
);
defparam val_min_1_cry_3.INIT=20'h5AA55;
// @34:166
  ARI1 val_min_1_cry_4 (
	.FCO(val_min_1_cry_4_Z),
	.S(val_min_1_cry_4_S),
	.Y(val_min_1_cry_4_Y),
	.B(val_max_1_4),
	.C(GND),
	.D(GND),
	.A(val_min_1_4),
	.FCI(val_min_1_cry_3_Z)
);
defparam val_min_1_cry_4.INIT=20'h5AA55;
// @34:166
  ARI1 val_min_1_cry_5 (
	.FCO(val_min_1_cry_5_Z),
	.S(val_min_1_cry_5_S),
	.Y(val_min_1_cry_5_Y),
	.B(val_max_1_5),
	.C(GND),
	.D(GND),
	.A(val_min_1_5),
	.FCI(val_min_1_cry_4_Z)
);
defparam val_min_1_cry_5.INIT=20'h5AA55;
// @34:166
  ARI1 val_min_1_cry_6 (
	.FCO(val_min_1_cry_6_Z),
	.S(val_min_1_cry_6_S),
	.Y(val_min_1_cry_6_Y),
	.B(val_max_1_6),
	.C(GND),
	.D(GND),
	.A(val_min_1_6),
	.FCI(val_min_1_cry_5_Z)
);
defparam val_min_1_cry_6.INIT=20'h5AA55;
// @34:166
  ARI1 val_min_1_cry_7 (
	.FCO(val_min_1_cry_7_Z),
	.S(val_min_1_cry_7_S),
	.Y(val_min_1_cry_7_Y),
	.B(val_max_1_7),
	.C(GND),
	.D(GND),
	.A(val_min_1_7),
	.FCI(val_min_1_cry_6_Z)
);
defparam val_min_1_cry_7.INIT=20'h5AA55;
// @34:166
  ARI1 val_min_1_cry_8 (
	.FCO(val_min_1),
	.S(val_min_1_cry_8_S),
	.Y(val_min_1_cry_8_Y),
	.B(val_max_1_8),
	.C(GND),
	.D(GND),
	.A(val_min_1_8),
	.FCI(val_min_1_cry_7_Z)
);
defparam val_min_1_cry_8.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_0 (
	.FCO(val_max_1_cry_0_Z),
	.S(val_max_1_cry_0_S),
	.Y(val_max_1_cry_0_Y),
	.B(val_min_1_0),
	.C(GND),
	.D(GND),
	.A(val_max_1_0),
	.FCI(GND)
);
defparam val_max_1_cry_0.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_1 (
	.FCO(val_max_1_cry_1_Z),
	.S(val_max_1_cry_1_S),
	.Y(val_max_1_cry_1_Y),
	.B(val_min_1_1),
	.C(GND),
	.D(GND),
	.A(val_max_1_1),
	.FCI(val_max_1_cry_0_Z)
);
defparam val_max_1_cry_1.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_2 (
	.FCO(val_max_1_cry_2_Z),
	.S(val_max_1_cry_2_S),
	.Y(val_max_1_cry_2_Y),
	.B(val_min_1_2),
	.C(GND),
	.D(GND),
	.A(val_max_1_2),
	.FCI(val_max_1_cry_1_Z)
);
defparam val_max_1_cry_2.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_3 (
	.FCO(val_max_1_cry_3_Z),
	.S(val_max_1_cry_3_S),
	.Y(val_max_1_cry_3_Y),
	.B(val_min_1_3),
	.C(GND),
	.D(GND),
	.A(val_max_1_3),
	.FCI(val_max_1_cry_2_Z)
);
defparam val_max_1_cry_3.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_4 (
	.FCO(val_max_1_cry_4_Z),
	.S(val_max_1_cry_4_S),
	.Y(val_max_1_cry_4_Y),
	.B(val_min_1_4),
	.C(GND),
	.D(GND),
	.A(val_max_1_4),
	.FCI(val_max_1_cry_3_Z)
);
defparam val_max_1_cry_4.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_5 (
	.FCO(val_max_1_cry_5_Z),
	.S(val_max_1_cry_5_S),
	.Y(val_max_1_cry_5_Y),
	.B(val_min_1_5),
	.C(GND),
	.D(GND),
	.A(val_max_1_5),
	.FCI(val_max_1_cry_4_Z)
);
defparam val_max_1_cry_5.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_6 (
	.FCO(val_max_1_cry_6_Z),
	.S(val_max_1_cry_6_S),
	.Y(val_max_1_cry_6_Y),
	.B(val_min_1_6),
	.C(GND),
	.D(GND),
	.A(val_max_1_6),
	.FCI(val_max_1_cry_5_Z)
);
defparam val_max_1_cry_6.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_7 (
	.FCO(val_max_1_cry_7_Z),
	.S(val_max_1_cry_7_S),
	.Y(val_max_1_cry_7_Y),
	.B(val_min_1_7),
	.C(GND),
	.D(GND),
	.A(val_max_1_7),
	.FCI(val_max_1_cry_6_Z)
);
defparam val_max_1_cry_7.INIT=20'h5AA55;
// @34:165
  ARI1 val_max_1_cry_8 (
	.FCO(val_max_1),
	.S(val_max_1_cry_8_S),
	.Y(val_max_1_cry_8_Y),
	.B(val_min_1_8),
	.C(GND),
	.D(GND),
	.A(val_max_1_8),
	.FCI(val_max_1_cry_7_Z)
);
defparam val_max_1_cry_8.INIT=20'h5AA55;
// @34:162
  CFG2 \val_A_pos_1[9]  (
	.A(un4_val_a_pos),
	.B(un9_val_a_pos_s_8_S),
	.Y(val_A_pos_1[8])
);
defparam \val_A_pos_1[9] .INIT=4'h4;
// @34:163
  CFG2 \val_B_pos_1[9]  (
	.A(un2_val_b_pos),
	.B(un7_val_b_pos_s_8_S),
	.Y(val_B_pos_1[8])
);
defparam \val_B_pos_1[9] .INIT=4'h4;
// @34:165
  CFG3 \val_max_1_1[0]  (
	.A(val_min_1_0),
	.B(val_max_1_0),
	.C(val_max_1),
	.Y(val_max_1_1_Z[0])
);
defparam \val_max_1_1[0] .INIT=8'hCA;
// @34:165
  CFG3 \val_max_1_1[1]  (
	.A(val_min_1_1),
	.B(val_max_1_1),
	.C(val_max_1),
	.Y(val_max_1_1_Z[1])
);
defparam \val_max_1_1[1] .INIT=8'hCA;
// @34:165
  CFG3 \val_max_1_1[2]  (
	.A(val_min_1_2),
	.B(val_max_1_2),
	.C(val_max_1),
	.Y(val_max_1_1_Z[2])
);
defparam \val_max_1_1[2] .INIT=8'hCA;
// @34:165
  CFG3 \val_max_1_1[3]  (
	.A(val_min_1_3),
	.B(val_max_1_3),
	.C(val_max_1),
	.Y(val_max_1_1_Z[3])
);
defparam \val_max_1_1[3] .INIT=8'hCA;
// @34:165
  CFG3 \val_max_1_1[4]  (
	.A(val_min_1_4),
	.B(val_max_1_4),
	.C(val_max_1),
	.Y(val_max_1_1_Z[4])
);
defparam \val_max_1_1[4] .INIT=8'hCA;
// @34:165
  CFG3 \val_max_1_1[5]  (
	.A(val_min_1_5),
	.B(val_max_1_5),
	.C(val_max_1),
	.Y(val_max_1_1_Z[5])
);
defparam \val_max_1_1[5] .INIT=8'hCA;
// @34:165
  CFG3 \val_max_1_1[6]  (
	.A(val_min_1_6),
	.B(val_max_1_6),
	.C(val_max_1),
	.Y(val_max_1_1_Z[6])
);
defparam \val_max_1_1[6] .INIT=8'hCA;
// @34:165
  CFG3 \val_max_1_1[7]  (
	.A(val_min_1_7),
	.B(val_max_1_7),
	.C(val_max_1),
	.Y(val_max_1_1_Z[7])
);
defparam \val_max_1_1[7] .INIT=8'hCA;
// @34:165
  CFG3 \val_max_1_1[8]  (
	.A(val_min_1_8),
	.B(val_max_1_8),
	.C(val_max_1),
	.Y(val_max_1_1_Z[8])
);
defparam \val_max_1_1[8] .INIT=8'hCA;
// @34:166
  CFG3 \val_min_1_1[0]  (
	.A(val_min_1),
	.B(val_min_1_0),
	.C(val_max_1_0),
	.Y(val_min_1_1_Z[0])
);
defparam \val_min_1_1[0] .INIT=8'hE4;
// @34:166
  CFG3 \val_min_1_1[1]  (
	.A(val_min_1),
	.B(val_min_1_1),
	.C(val_max_1_1),
	.Y(val_min_1_1_Z[1])
);
defparam \val_min_1_1[1] .INIT=8'hE4;
// @34:166
  CFG3 \val_min_1_1[2]  (
	.A(val_min_1),
	.B(val_min_1_2),
	.C(val_max_1_2),
	.Y(val_min_1_1_Z[2])
);
defparam \val_min_1_1[2] .INIT=8'hE4;
// @34:166
  CFG3 \val_min_1_1[3]  (
	.A(val_min_1),
	.B(val_min_1_3),
	.C(val_max_1_3),
	.Y(val_min_1_1_Z[3])
);
defparam \val_min_1_1[3] .INIT=8'hE4;
// @34:166
  CFG3 \val_min_1_1[4]  (
	.A(val_min_1),
	.B(val_min_1_4),
	.C(val_max_1_4),
	.Y(val_min_1_1_Z[4])
);
defparam \val_min_1_1[4] .INIT=8'hE4;
// @34:166
  CFG3 \val_min_1_1[5]  (
	.A(val_min_1),
	.B(val_min_1_5),
	.C(val_max_1_5),
	.Y(val_min_1_1_Z[5])
);
defparam \val_min_1_1[5] .INIT=8'hE4;
// @34:166
  CFG3 \val_min_1_1[6]  (
	.A(val_min_1),
	.B(val_min_1_6),
	.C(val_max_1_6),
	.Y(val_min_1_1_Z[6])
);
defparam \val_min_1_1[6] .INIT=8'hE4;
// @34:166
  CFG3 \val_min_1_1[7]  (
	.A(val_min_1),
	.B(val_min_1_7),
	.C(val_max_1_7),
	.Y(val_min_1_1_Z[7])
);
defparam \val_min_1_1[7] .INIT=8'hE4;
// @34:166
  CFG3 \val_min_1_1[8]  (
	.A(val_min_1),
	.B(val_min_1_8),
	.C(val_max_1_8),
	.Y(val_min_1_1_Z[8])
);
defparam \val_min_1_1[8] .INIT=8'hE4;
// @4:2131
  CFG4 \op_gt.un2_val_b_poslto7_5  (
	.A(val_B_sig[7]),
	.B(val_B_sig[6]),
	.C(val_B_sig[5]),
	.D(val_B_sig[4]),
	.Y(un2_val_b_poslto7_5)
);
defparam \op_gt.un2_val_b_poslto7_5 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un2_val_b_poslto7_4  (
	.A(val_B_sig[3]),
	.B(val_B_sig[2]),
	.C(val_B_sig[1]),
	.D(val_B_sig[0]),
	.Y(un2_val_b_poslto7_4)
);
defparam \op_gt.un2_val_b_poslto7_4 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un4_val_a_poslto7_5  (
	.A(val_A_sig[7]),
	.B(val_A_sig[6]),
	.C(val_A_sig[5]),
	.D(val_A_sig[4]),
	.Y(un4_val_a_poslto7_5)
);
defparam \op_gt.un4_val_a_poslto7_5 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un4_val_a_poslto7_4  (
	.A(val_A_sig[3]),
	.B(val_A_sig[2]),
	.C(val_A_sig[1]),
	.D(val_A_sig[0]),
	.Y(un4_val_a_poslto7_4)
);
defparam \op_gt.un4_val_a_poslto7_4 .INIT=16'hFFFE;
// @4:2131
  CFG3 \op_gt.un4_val_a_poslto8  (
	.A(val_A_sig[8]),
	.B(un4_val_a_poslto7_5),
	.C(un4_val_a_poslto7_4),
	.Y(un4_val_a_pos)
);
defparam \op_gt.un4_val_a_poslto8 .INIT=8'h54;
// @4:2131
  CFG3 \op_gt.un2_val_b_poslto8  (
	.A(val_B_sig[8]),
	.B(un2_val_b_poslto7_5),
	.C(un2_val_b_poslto7_4),
	.Y(un2_val_b_pos)
);
defparam \op_gt.un2_val_b_poslto8 .INIT=8'h54;
// @34:162
  CFG3 \val_A_pos_1[2]  (
	.A(un9_val_a_pos_cry_1_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[1]),
	.Y(val_A_pos_1[1])
);
defparam \val_A_pos_1[2] .INIT=8'hE2;
// @34:162
  CFG3 \val_A_pos_1[3]  (
	.A(un9_val_a_pos_cry_2_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[2]),
	.Y(val_A_pos_1[2])
);
defparam \val_A_pos_1[3] .INIT=8'hE2;
// @34:162
  CFG3 \val_A_pos_1[4]  (
	.A(un9_val_a_pos_cry_3_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[3]),
	.Y(val_A_pos_1[3])
);
defparam \val_A_pos_1[4] .INIT=8'hE2;
// @34:162
  CFG3 \val_A_pos_1[5]  (
	.A(un9_val_a_pos_cry_4_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[4]),
	.Y(val_A_pos_1[4])
);
defparam \val_A_pos_1[5] .INIT=8'hE2;
// @34:162
  CFG3 \val_A_pos_1[6]  (
	.A(un9_val_a_pos_cry_5_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[5]),
	.Y(val_A_pos_1[5])
);
defparam \val_A_pos_1[6] .INIT=8'hE2;
// @34:162
  CFG3 \val_A_pos_1[7]  (
	.A(un9_val_a_pos_cry_6_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[6]),
	.Y(val_A_pos_1[6])
);
defparam \val_A_pos_1[7] .INIT=8'hE2;
// @34:162
  CFG3 \val_A_pos_1[8]  (
	.A(un9_val_a_pos_cry_7_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[7]),
	.Y(val_A_pos_1[7])
);
defparam \val_A_pos_1[8] .INIT=8'hE2;
// @34:163
  CFG3 \val_B_pos_1[2]  (
	.A(un7_val_b_pos_cry_1_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[1]),
	.Y(val_B_pos_1[1])
);
defparam \val_B_pos_1[2] .INIT=8'hE2;
// @34:163
  CFG3 \val_B_pos_1[3]  (
	.A(un7_val_b_pos_cry_2_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[2]),
	.Y(val_B_pos_1[2])
);
defparam \val_B_pos_1[3] .INIT=8'hE2;
// @34:163
  CFG3 \val_B_pos_1[4]  (
	.A(un7_val_b_pos_cry_3_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[3]),
	.Y(val_B_pos_1[3])
);
defparam \val_B_pos_1[4] .INIT=8'hE2;
// @34:163
  CFG3 \val_B_pos_1[5]  (
	.A(un7_val_b_pos_cry_4_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[4]),
	.Y(val_B_pos_1[4])
);
defparam \val_B_pos_1[5] .INIT=8'hE2;
// @34:163
  CFG3 \val_B_pos_1[6]  (
	.A(un7_val_b_pos_cry_5_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[5]),
	.Y(val_B_pos_1[5])
);
defparam \val_B_pos_1[6] .INIT=8'hE2;
// @34:163
  CFG3 \val_B_pos_1[7]  (
	.A(un7_val_b_pos_cry_6_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[6]),
	.Y(val_B_pos_1[6])
);
defparam \val_B_pos_1[7] .INIT=8'hE2;
// @34:163
  CFG3 \val_B_pos_1[8]  (
	.A(un7_val_b_pos_cry_7_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[7]),
	.Y(val_B_pos_1[7])
);
defparam \val_B_pos_1[8] .INIT=8'hE2;
// @34:188
  HARD_MULT_ADDSUB_C1 HARD_MULT_ADDSUB_C1_0 (
	.mult_result(mult_result[15:0]),
	.val_max(val_max[8:0]),
	.val_min(val_min[8:0]),
	.comp_rstn(comp_rstn),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Alpha_Max_plus_Beta_Min */

module FFT_APB_Wrapper (
  CoreAPB3_C0_0_APBmslave0_PADDR,
  CoreAPB3_C0_0_APBmslave0_PWDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  iPSELS_raw_0_a2_0,
  CoreAPB3_C0_0_APBmslave0_PENABLE,
  CoreAPB3_C0_0_APBmslave0_PWRITE,
  smpl_read_1z,
  smpl_data_stable_1z,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input [4:2] CoreAPB3_C0_0_APBmslave0_PADDR ;
input [15:0] CoreAPB3_C0_0_APBmslave0_PWDATA ;
output [15:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input iPSELS_raw_0_a2_0 ;
input CoreAPB3_C0_0_APBmslave0_PENABLE ;
input CoreAPB3_C0_0_APBmslave0_PWRITE ;
output smpl_read_1z ;
output smpl_data_stable_1z ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire iPSELS_raw_0_a2_0 ;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire smpl_read_1z ;
wire smpl_data_stable_1z ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [15:0] PRDATA_sig_11_m_fast;
wire [15:0] APB_regs_0;
wire [2:0] APB_regs_0_10;
wire [15:0] APB_regs_3;
wire [15:0] APB_regs_7;
wire [2:0] delay_cnt;
wire [2:0] delay_cnt_0;
wire [1:1] delay_cnt_1;
wire [15:0] APB_regs_2;
wire [2:2] delay_cnt_0_1;
wire [8:0] FFT_out_dat_imag;
wire [8:0] FFT_out_dat_real;
wire [7:0] AMpBM_0_result_sig;
wire [7:1] mag_result_corrected;
wire [1:1] delay_cnt_1_1;
wire comp_rstn_Z ;
wire comp_rstn_0 ;
wire un32_psel ;
wire un32_psel_i_0 ;
wire N_214 ;
wire N_197 ;
wire PRDATA_sig_0_sn_N_8 ;
wire N_213 ;
wire N_196 ;
wire N_212 ;
wire N_195 ;
wire N_211 ;
wire N_194 ;
wire N_210 ;
wire N_193 ;
wire N_209 ;
wire N_192 ;
wire N_208 ;
wire N_191 ;
wire N_318 ;
wire N_484 ;
wire N_316 ;
wire N_315 ;
wire N_314 ;
wire N_483 ;
wire N_200 ;
wire VCC ;
wire GND ;
wire un5_psel ;
wire un23_psel ;
wire un14_psel ;
wire smpl_data_stable_3 ;
wire un1_pwrite ;
wire smpl_read_0_sqmuxa_i ;
wire FFT_out_r_en_Z ;
wire smpl_data_stable_0_sqmuxa_Z ;
wire CO1_m2_1 ;
wire N_140 ;
wire N_142 ;
wire N_474 ;
wire N_475 ;
wire N_476 ;
wire N_477 ;
wire N_478 ;
wire N_479 ;
wire N_480 ;
wire N_481 ;
wire N_482 ;
wire N_172 ;
wire N_171 ;
wire N_169 ;
wire N_306 ;
wire N_154 ;
wire N_153 ;
wire N_151 ;
wire N_139 ;
wire N_150 ;
wire N_168 ;
wire smpl_data_stable_1_sqmuxa_Z ;
wire un2_mag_result_corrected ;
wire FFT_in_w_ready ;
wire N_185 ;
wire N_184 ;
wire output_ready ;
wire N_143 ;
wire PRDATA_sig_0_sn_N_9_mux ;
wire FFT_out_valid ;
wire N_1419 ;
wire N_1420 ;
wire AMpBM_0_out_valid_sig ;
  CLKINT comp_rstn_RNI4CC6 (
	.Y(comp_rstn_Z),
	.A(comp_rstn_0)
);
  CFG1 comp_rstn_RNO (
	.A(un32_psel),
	.Y(un32_psel_i_0)
);
defparam comp_rstn_RNO.INIT=2'h1;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[6]  (
	.A(N_214),
	.B(N_197),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[6])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[6] .INIT=8'hCA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[5]  (
	.A(N_213),
	.B(N_196),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[5])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[5] .INIT=8'hCA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[4]  (
	.A(N_212),
	.B(N_195),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[4])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[4] .INIT=8'hCA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[3]  (
	.A(N_211),
	.B(N_194),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[3])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[3] .INIT=8'hCA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[2]  (
	.A(N_210),
	.B(N_193),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[2])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[2] .INIT=8'hCA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[1]  (
	.A(N_209),
	.B(N_192),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[1])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[1] .INIT=8'hCA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[0]  (
	.A(N_208),
	.B(N_191),
	.C(PRDATA_sig_0_sn_N_8),
	.Y(PRDATA_sig_11_m_fast[0])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[0] .INIT=8'hCA;
// @35:170
  CFG2 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[15]  (
	.A(PRDATA_sig_0_sn_N_8),
	.B(N_318),
	.Y(PRDATA_sig_11_m_fast[15])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[15] .INIT=4'h8;
// @35:170
  CFG2 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[14]  (
	.A(PRDATA_sig_0_sn_N_8),
	.B(N_484),
	.Y(PRDATA_sig_11_m_fast[14])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[14] .INIT=4'h8;
// @35:170
  CFG2 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[13]  (
	.A(PRDATA_sig_0_sn_N_8),
	.B(N_316),
	.Y(PRDATA_sig_11_m_fast[13])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[13] .INIT=4'h8;
// @35:170
  CFG2 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[12]  (
	.A(PRDATA_sig_0_sn_N_8),
	.B(N_315),
	.Y(PRDATA_sig_11_m_fast[12])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[12] .INIT=4'h8;
// @35:170
  CFG2 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[11]  (
	.A(PRDATA_sig_0_sn_N_8),
	.B(N_314),
	.Y(PRDATA_sig_11_m_fast[11])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[11] .INIT=4'h8;
// @35:170
  CFG2 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[10]  (
	.A(PRDATA_sig_0_sn_N_8),
	.B(N_483),
	.Y(PRDATA_sig_11_m_fast[10])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[10] .INIT=4'h8;
// @35:170
  CFG2 \p_APB_Reg_Read.PRDATA_sig_11_m_fast[9]  (
	.A(PRDATA_sig_0_sn_N_8),
	.B(N_200),
	.Y(PRDATA_sig_11_m_fast[9])
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast[9] .INIT=4'h8;
// @35:166
  SLE \PRDATA_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[8]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[9]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[10]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[11]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[12]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[13]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[14]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[15]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[8]  (
	.Q(APB_regs_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[9]  (
	.Q(APB_regs_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[10]  (
	.Q(APB_regs_0[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[11]  (
	.Q(APB_regs_0[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[12]  (
	.Q(APB_regs_0[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[13]  (
	.Q(APB_regs_0[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[14]  (
	.Q(APB_regs_0[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[15]  (
	.Q(APB_regs_0[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:166
  SLE \PRDATA_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:166
  SLE \PRDATA_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(PRDATA_sig_11_m_fast[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(iPSELS_raw_0_a2_0)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[0]  (
	.Q(APB_regs_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(APB_regs_0_10[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[1]  (
	.Q(APB_regs_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(APB_regs_0_10[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[2]  (
	.Q(APB_regs_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(APB_regs_0_10[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[3]  (
	.Q(APB_regs_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[4]  (
	.Q(APB_regs_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[5]  (
	.Q(APB_regs_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[6]  (
	.Q(APB_regs_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:209
  SLE \p_FFT_CTRL_ADDR.APB_regs_0[7]  (
	.Q(APB_regs_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[1]  (
	.Q(APB_regs_3[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[2]  (
	.Q(APB_regs_3[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[3]  (
	.Q(APB_regs_3[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[4]  (
	.Q(APB_regs_3[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[5]  (
	.Q(APB_regs_3[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[6]  (
	.Q(APB_regs_3[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[7]  (
	.Q(APB_regs_3[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[8]  (
	.Q(APB_regs_3[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[9]  (
	.Q(APB_regs_3[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[10]  (
	.Q(APB_regs_3[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[11]  (
	.Q(APB_regs_3[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[12]  (
	.Q(APB_regs_3[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[13]  (
	.Q(APB_regs_3[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[14]  (
	.Q(APB_regs_3[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[15]  (
	.Q(APB_regs_3[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:290
  SLE \p_FFT_CTRL_ADDR.APB_regs_3[0]  (
	.Q(APB_regs_3[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un23_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[8]  (
	.Q(APB_regs_7[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[9]  (
	.Q(APB_regs_7[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[10]  (
	.Q(APB_regs_7[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[11]  (
	.Q(APB_regs_7[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[12]  (
	.Q(APB_regs_7[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[13]  (
	.Q(APB_regs_7[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[14]  (
	.Q(APB_regs_7[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[15]  (
	.Q(APB_regs_7[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \delay_cnt[0]  (
	.Q(delay_cnt[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(delay_cnt_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \delay_cnt[1]  (
	.Q(delay_cnt[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(delay_cnt_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \delay_cnt[2]  (
	.Q(delay_cnt[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(delay_cnt_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[9]  (
	.Q(APB_regs_2[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[9]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[10]  (
	.Q(APB_regs_2[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[10]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[11]  (
	.Q(APB_regs_2[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[11]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[12]  (
	.Q(APB_regs_2[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[12]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[13]  (
	.Q(APB_regs_2[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[13]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[14]  (
	.Q(APB_regs_2[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[14]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[15]  (
	.Q(APB_regs_2[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[15]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[0]  (
	.Q(APB_regs_7[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[1]  (
	.Q(APB_regs_7[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[2]  (
	.Q(APB_regs_7[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[3]  (
	.Q(APB_regs_7[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[4]  (
	.Q(APB_regs_7[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[5]  (
	.Q(APB_regs_7[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[6]  (
	.Q(APB_regs_7[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE \p_FFT_CTRL_ADDR.APB_regs_7[7]  (
	.Q(APB_regs_7[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un32_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[0]  (
	.Q(APB_regs_2[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[1]  (
	.Q(APB_regs_2[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[2]  (
	.Q(APB_regs_2[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[3]  (
	.Q(APB_regs_2[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[3]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[4]  (
	.Q(APB_regs_2[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[4]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[5]  (
	.Q(APB_regs_2[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[5]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[6]  (
	.Q(APB_regs_2[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[6]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[7]  (
	.Q(APB_regs_2[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[7]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:273
  SLE \p_FFT_CTRL_ADDR.APB_regs_2[8]  (
	.Q(APB_regs_2[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAPB3_C0_0_APBmslave0_PWDATA[8]),
	.EN(un14_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE smpl_data_stable (
	.Q(smpl_data_stable_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(smpl_data_stable_3),
	.EN(ETH_NRESET_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:166
  SLE smpl_read (
	.Q(smpl_read_1z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un1_pwrite),
	.EN(smpl_read_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE comp_rstn (
	.Q(comp_rstn_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un32_psel_i_0),
	.EN(ETH_NRESET_c),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  SLE FFT_out_r_en (
	.Q(FFT_out_r_en_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un32_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @35:314
  CFG4 \delay_cnt_0[2]  (
	.A(delay_cnt_0_1[2]),
	.B(un32_psel),
	.C(delay_cnt[2]),
	.D(smpl_data_stable_0_sqmuxa_Z),
	.Y(delay_cnt_0[2])
);
defparam \delay_cnt_0[2] .INIT=16'hA5B8;
// @35:314
  CFG4 \delay_cnt_0_1[2]  (
	.A(ETH_NRESET_c),
	.B(delay_cnt[2]),
	.C(smpl_data_stable_0_sqmuxa_Z),
	.D(CO1_m2_1),
	.Y(delay_cnt_0_1[2])
);
defparam \delay_cnt_0_1[2] .INIT=16'h01F4;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_4[3]  (
	.A(FFT_out_dat_imag[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[3]),
	.Y(N_140)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_4[3] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[5]  (
	.A(FFT_out_dat_imag[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[5]),
	.Y(N_142)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[5] .INIT=8'hB8;
// @35:170
  CFG3 \p_FFT_CTRL_ADDR.APB_regs_0_RNIHQ1K[9]  (
	.A(APB_regs_2[9]),
	.B(APB_regs_0[9]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_474)
);
defparam \p_FFT_CTRL_ADDR.APB_regs_0_RNIHQ1K[9] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[10]  (
	.A(APB_regs_2[10]),
	.B(APB_regs_0[10]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_475)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[10] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[14]  (
	.A(APB_regs_2[14]),
	.B(APB_regs_0[14]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_476)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[14] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[10]  (
	.A(APB_regs_7[10]),
	.B(APB_regs_3[10]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_477)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[10] .INIT=8'hAC;
// @35:170
  CFG3 \p_FFT_CTRL_ADDR.APB_regs_3_RNIB19O[11]  (
	.A(APB_regs_7[11]),
	.B(APB_regs_3[11]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_478)
);
defparam \p_FFT_CTRL_ADDR.APB_regs_3_RNIB19O[11] .INIT=8'hAC;
// @35:170
  CFG3 \p_FFT_CTRL_ADDR.APB_regs_3_RNID39O[12]  (
	.A(APB_regs_7[12]),
	.B(APB_regs_3[12]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_479)
);
defparam \p_FFT_CTRL_ADDR.APB_regs_3_RNID39O[12] .INIT=8'hAC;
// @35:170
  CFG3 \p_FFT_CTRL_ADDR.APB_regs_3_RNIF59O[13]  (
	.A(APB_regs_7[13]),
	.B(APB_regs_3[13]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_480)
);
defparam \p_FFT_CTRL_ADDR.APB_regs_3_RNIF59O[13] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[14]  (
	.A(APB_regs_7[14]),
	.B(APB_regs_3[14]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_481)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[14] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[15]  (
	.A(APB_regs_7[15]),
	.B(APB_regs_3[15]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.Y(N_482)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[15] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[6]  (
	.A(APB_regs_7[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[6]),
	.Y(N_172)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[6] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[5]  (
	.A(APB_regs_7[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[5]),
	.Y(N_171)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[5] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[3]  (
	.A(APB_regs_7[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[3]),
	.Y(N_169)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[3] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[15]  (
	.A(APB_regs_2[15]),
	.B(APB_regs_0[15]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_306)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[15] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[6]  (
	.A(APB_regs_2[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(APB_regs_0[6]),
	.Y(N_154)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[6] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[5]  (
	.A(APB_regs_2[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(APB_regs_0[5]),
	.Y(N_153)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[5] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[3]  (
	.A(APB_regs_2[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(APB_regs_0[3]),
	.Y(N_151)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[3] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_4[2]  (
	.A(FFT_out_dat_imag[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.C(FFT_out_dat_real[2]),
	.Y(N_139)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_4[2] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[2]  (
	.A(APB_regs_2[2]),
	.B(APB_regs_0[2]),
	.C(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_150)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_2[2] .INIT=8'hAC;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[2]  (
	.A(APB_regs_7[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[4]),
	.C(APB_regs_3[2]),
	.Y(N_168)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_1[2] .INIT=8'hB8;
// @35:332
  CFG3 \delay_cnt_0_1_RNO[2]  (
	.A(delay_cnt[1]),
	.B(delay_cnt[0]),
	.C(ETH_NRESET_c),
	.Y(CO1_m2_1)
);
defparam \delay_cnt_0_1_RNO[2] .INIT=8'h80;
// @35:330
  CFG3 \p_FFT_DOUT_ADR_ADDR.smpl_data_stable_3_iv  (
	.A(smpl_data_stable_1_sqmuxa_Z),
	.B(un32_psel),
	.C(smpl_data_stable_1z),
	.Y(smpl_data_stable_3)
);
defparam \p_FFT_DOUT_ADR_ADDR.smpl_data_stable_3_iv .INIT=8'hBA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[10]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_477),
	.C(N_475),
	.Y(N_483)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[10] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[14]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_481),
	.C(N_476),
	.Y(N_484)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[14] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[15]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_482),
	.C(N_306),
	.Y(N_318)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[15] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[6]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_172),
	.C(N_154),
	.Y(N_197)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[6] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[5]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_171),
	.C(N_153),
	.Y(N_196)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[5] .INIT=8'hD8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[3]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_169),
	.C(N_151),
	.Y(N_194)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[3] .INIT=8'hD8;
// @35:331
  CFG4 smpl_data_stable_1_sqmuxa (
	.A(smpl_data_stable_1z),
	.B(delay_cnt[2]),
	.C(delay_cnt[1]),
	.D(delay_cnt[0]),
	.Y(smpl_data_stable_1_sqmuxa_Z)
);
defparam smpl_data_stable_1_sqmuxa.INIT=16'h0004;
// @35:331
  CFG4 smpl_data_stable_0_sqmuxa (
	.A(smpl_data_stable_1z),
	.B(delay_cnt[2]),
	.C(delay_cnt[1]),
	.D(delay_cnt[0]),
	.Y(smpl_data_stable_0_sqmuxa_Z)
);
defparam smpl_data_stable_0_sqmuxa.INIT=16'h5551;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PADDR[2]),
	.B(N_168),
	.C(N_150),
	.Y(N_193)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_0[2] .INIT=8'hD8;
// @35:400
  CFG3 \mag_result_corrected[1]  (
	.A(AMpBM_0_result_sig[0]),
	.B(un2_mag_result_corrected),
	.C(AMpBM_0_result_sig[1]),
	.Y(mag_result_corrected[1])
);
defparam \mag_result_corrected[1] .INIT=8'hE2;
// @35:400
  CFG3 \mag_result_corrected[4]  (
	.A(AMpBM_0_result_sig[3]),
	.B(un2_mag_result_corrected),
	.C(AMpBM_0_result_sig[4]),
	.Y(mag_result_corrected[4])
);
defparam \mag_result_corrected[4] .INIT=8'hE2;
// @35:400
  CFG3 \mag_result_corrected[7]  (
	.A(AMpBM_0_result_sig[6]),
	.B(un2_mag_result_corrected),
	.C(AMpBM_0_result_sig[7]),
	.Y(mag_result_corrected[7])
);
defparam \mag_result_corrected[7] .INIT=8'hE2;
// @35:400
  CFG3 \mag_result_corrected[3]  (
	.A(AMpBM_0_result_sig[2]),
	.B(un2_mag_result_corrected),
	.C(AMpBM_0_result_sig[3]),
	.Y(mag_result_corrected[3])
);
defparam \mag_result_corrected[3] .INIT=8'hE2;
// @35:400
  CFG3 \mag_result_corrected[2]  (
	.A(AMpBM_0_result_sig[1]),
	.B(un2_mag_result_corrected),
	.C(AMpBM_0_result_sig[2]),
	.Y(mag_result_corrected[2])
);
defparam \mag_result_corrected[2] .INIT=8'hE2;
// @35:314
  CFG4 \delay_cnt_1_1[1]  (
	.A(ETH_NRESET_c),
	.B(smpl_data_stable_0_sqmuxa_Z),
	.C(delay_cnt[1]),
	.D(delay_cnt[0]),
	.Y(delay_cnt_1_1[1])
);
defparam \delay_cnt_1_1[1] .INIT=16'h58D0;
// @35:212
  CFG2 \p_FFT_CTRL_ADDR.APB_regs_0_10[0]  (
	.A(un5_psel),
	.B(CoreAPB3_C0_0_APBmslave0_PWDATA[0]),
	.Y(APB_regs_0_10[0])
);
defparam \p_FFT_CTRL_ADDR.APB_regs_0_10[0] .INIT=4'h8;
// @35:212
  CFG4 \p_FFT_CTRL_ADDR.APB_regs_0_10[1]  (
	.A(CoreAPB3_C0_0_APBmslave0_PWDATA[1]),
	.B(un5_psel),
	.C(FFT_in_w_ready),
	.D(APB_regs_0[1]),
	.Y(APB_regs_0_10[1])
);
defparam \p_FFT_CTRL_ADDR.APB_regs_0_10[1] .INIT=16'hB888;
// @35:314
  CFG4 \delay_cnt_0[0]  (
	.A(delay_cnt[0]),
	.B(ETH_NRESET_c),
	.C(smpl_data_stable_0_sqmuxa_Z),
	.D(un32_psel),
	.Y(delay_cnt_0[0])
);
defparam \delay_cnt_0[0] .INIT=16'h626A;
// @35:314
  CFG4 \delay_cnt_1[1]  (
	.A(delay_cnt_1_1[1]),
	.B(un32_psel),
	.C(delay_cnt[1]),
	.D(smpl_data_stable_0_sqmuxa_Z),
	.Y(delay_cnt_1[1])
);
defparam \delay_cnt_1[1] .INIT=16'hAABA;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[3]  (
	.A(mag_result_corrected[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(N_140),
	.Y(N_185)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[3] .INIT=8'hB8;
// @35:170
  CFG3 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[2]  (
	.A(mag_result_corrected[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.C(N_139),
	.Y(N_184)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO_3[2] .INIT=8'hB8;
// @35:212
  CFG4 \p_FFT_CTRL_ADDR.APB_regs_0_10[2]  (
	.A(CoreAPB3_C0_0_APBmslave0_PWDATA[2]),
	.B(un5_psel),
	.C(APB_regs_0[2]),
	.D(output_ready),
	.Y(APB_regs_0_10[2])
);
defparam \p_FFT_CTRL_ADDR.APB_regs_0_10[2] .INIT=16'hB888;
// @35:170
  CFG4 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[6]  (
	.A(N_143),
	.B(PRDATA_sig_0_sn_N_9_mux),
	.C(mag_result_corrected[6]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_214)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[6] .INIT=16'hC088;
// @35:170
  CFG4 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[5]  (
	.A(N_142),
	.B(PRDATA_sig_0_sn_N_9_mux),
	.C(mag_result_corrected[5]),
	.D(CoreAPB3_C0_0_APBmslave0_PADDR[3]),
	.Y(N_213)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[5] .INIT=16'hC088;
// @35:170
  CFG4 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[3]  (
	.A(FFT_out_valid),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(N_185),
	.D(PRDATA_sig_0_sn_N_9_mux),
	.Y(N_211)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[3] .INIT=16'hF022;
// @35:170
  CFG4 \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[2]  (
	.A(output_ready),
	.B(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.C(N_184),
	.D(PRDATA_sig_0_sn_N_9_mux),
	.Y(N_210)
);
defparam \p_APB_Reg_Read.PRDATA_sig_11_m_fast_RNO[2] .INIT=16'hF022;
// @35:348
  FFT FFT_Core (
	.FFT_out_dat_imag(FFT_out_dat_imag[8:0]),
	.FFT_out_dat_real(FFT_out_dat_real[8:0]),
	.mag_result_corrected_5(mag_result_corrected[6]),
	.mag_result_corrected_4(mag_result_corrected[5]),
	.mag_result_corrected_6(mag_result_corrected[7]),
	.mag_result_corrected_3(mag_result_corrected[4]),
	.mag_result_corrected_0(mag_result_corrected[1]),
	.PRDATA_sig_11_m_fast(PRDATA_sig_11_m_fast[8:7]),
	.APB_regs_3(APB_regs_3[9:0]),
	.APB_regs_2({APB_regs_2[13:11], N_1420, N_1419, APB_regs_2[8:0]}),
	.APB_regs_0_1(APB_regs_0[1]),
	.APB_regs_0_4(APB_regs_0[4]),
	.APB_regs_0_0(APB_regs_0[0]),
	.APB_regs_0_2(APB_regs_0[2]),
	.APB_regs_0_8(APB_regs_0[8]),
	.APB_regs_0_7(APB_regs_0[7]),
	.APB_regs_0_13(APB_regs_0[13]),
	.APB_regs_0_12(APB_regs_0[12]),
	.APB_regs_0_11(APB_regs_0[11]),
	.AMpBM_0_result_sig_0(AMpBM_0_result_sig[0]),
	.AMpBM_0_result_sig_5(AMpBM_0_result_sig[5]),
	.AMpBM_0_result_sig_6(AMpBM_0_result_sig[6]),
	.AMpBM_0_result_sig_4(AMpBM_0_result_sig[4]),
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.iPSELS_raw_0_a2_0(iPSELS_raw_0_a2_0),
	.APB_regs_7(APB_regs_7[9:0]),
	.FFT_out_valid(FFT_out_valid),
	.FFT_out_r_en(FFT_out_r_en_Z),
	.output_ready(output_ready),
	.N_143(N_143),
	.AMpBM_0_out_valid_sig(AMpBM_0_out_valid_sig),
	.N_212(N_212),
	.FFT_in_w_ready(FFT_in_w_ready),
	.N_480(N_480),
	.N_316(N_316),
	.N_479(N_479),
	.N_315(N_315),
	.N_478(N_478),
	.N_314(N_314),
	.N_209(N_209),
	.N_208(N_208),
	.smpl_read_0_sqmuxa_i_1z(smpl_read_0_sqmuxa_i),
	.un23_psel(un23_psel),
	.un14_psel(un14_psel),
	.un1_pwrite(un1_pwrite),
	.un32_psel(un32_psel),
	.N_191(N_191),
	.N_200(N_200),
	.N_474(N_474),
	.N_192(N_192),
	.N_195(N_195),
	.PRDATA_sig_0_sn_N_8(PRDATA_sig_0_sn_N_8),
	.PRDATA_sig_0_sn_N_9_mux(PRDATA_sig_0_sn_N_9_mux),
	.un2_mag_result_corrected_1z(un2_mag_result_corrected),
	.un5_psel(un5_psel),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @35:375
  Alpha_Max_plus_Beta_Min Alpha_Max_plus_Beta_Min_0 (
	.AMpBM_0_result_sig(AMpBM_0_result_sig[7:0]),
	.FFT_out_dat_imag(FFT_out_dat_imag[8:0]),
	.FFT_out_dat_real(FFT_out_dat_real[8:0]),
	.AMpBM_0_out_valid_sig(AMpBM_0_out_valid_sig),
	.FFT_out_valid(FFT_out_valid),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.comp_rstn(comp_rstn_Z)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_APB_Wrapper */

module FFT_Accel_system (
  DEVRST_N,
  GMII_COL,
  GMII_CRS,
  GMII_RXD,
  GMII_RX_CLK,
  GMII_RX_DV,
  GMII_RX_ER,
  GMII_TX_CLK,
  MDINT,
  USB_UART_TXD,
  ETH_NRESET,
  GMII_GTX_CLK,
  GMII_MDC,
  GMII_TXD,
  GMII_TX_EN,
  GMII_TX_ER,
  REFCLK_SEL,
  USB_UART_RXD,
  COMA_MODE,
  GMII_MDIO
)
;
input DEVRST_N ;
input GMII_COL ;
input GMII_CRS ;
input [7:0] GMII_RXD ;
input GMII_RX_CLK ;
input GMII_RX_DV ;
input GMII_RX_ER ;
input GMII_TX_CLK ;
input MDINT ;
input USB_UART_TXD ;
output ETH_NRESET ;
output GMII_GTX_CLK ;
output GMII_MDC ;
output [7:0] GMII_TXD ;
output GMII_TX_EN ;
output GMII_TX_ER ;
output [1:0] REFCLK_SEL ;
output USB_UART_RXD ;
output COMA_MODE ;
inout GMII_MDIO /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire GMII_COL ;
wire GMII_CRS ;
wire GMII_RX_CLK ;
wire GMII_RX_DV ;
wire GMII_RX_ER ;
wire GMII_TX_CLK ;
wire MDINT ;
wire USB_UART_TXD ;
wire ETH_NRESET ;
wire GMII_GTX_CLK ;
wire GMII_MDC ;
wire GMII_TX_EN ;
wire GMII_TX_ER ;
wire USB_UART_RXD ;
wire COMA_MODE ;
wire GMII_MDIO ;
wire [4:2] CoreAPB3_C0_0_APBmslave0_PADDR;
wire [11:8] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR;
wire [15:0] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [15:0] CoreAPB3_C0_0_APBmslave0_PWDATA;
wire [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA;
wire [0:0] iPSELS_raw_0_a2;
wire [7:0] GMII_RXD_c;
wire [7:0] GMII_TXD_c;
wire CoreAPB3_C0_0_APBmslave0_PENABLE ;
wire GND ;
wire VCC ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx ;
wire CoreAPB3_C0_0_APBmslave0_PWRITE ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO ;
wire \FFT_APB_Wrapper_0.smpl_data_stable  ;
wire \FFT_APB_Wrapper_0.smpl_read  ;
wire GMII_COL_c ;
wire GMII_CRS_c ;
wire GMII_RX_CLK_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_ER_c ;
wire GMII_TX_CLK_c ;
wire MDINT_c ;
wire USB_UART_TXD_c ;
wire GMII_MDIO_in ;
wire ETH_NRESET_c ;
wire GMII_GTX_CLK_c ;
wire GMII_MDC_c ;
wire GMII_TX_EN_c ;
wire GMII_TX_ER_c ;
wire USB_UART_RXD_c ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
// @40:22
  INBUF GMII_COL_ibuf (
	.Y(GMII_COL_c),
	.PAD(GMII_COL)
);
// @40:23
  INBUF GMII_CRS_ibuf (
	.Y(GMII_CRS_c),
	.PAD(GMII_CRS)
);
// @40:24
  INBUF \GMII_RXD_ibuf[0]  (
	.Y(GMII_RXD_c[0]),
	.PAD(GMII_RXD[0])
);
// @40:24
  INBUF \GMII_RXD_ibuf[1]  (
	.Y(GMII_RXD_c[1]),
	.PAD(GMII_RXD[1])
);
// @40:24
  INBUF \GMII_RXD_ibuf[2]  (
	.Y(GMII_RXD_c[2]),
	.PAD(GMII_RXD[2])
);
// @40:24
  INBUF \GMII_RXD_ibuf[3]  (
	.Y(GMII_RXD_c[3]),
	.PAD(GMII_RXD[3])
);
// @40:24
  INBUF \GMII_RXD_ibuf[4]  (
	.Y(GMII_RXD_c[4]),
	.PAD(GMII_RXD[4])
);
// @40:24
  INBUF \GMII_RXD_ibuf[5]  (
	.Y(GMII_RXD_c[5]),
	.PAD(GMII_RXD[5])
);
// @40:24
  INBUF \GMII_RXD_ibuf[6]  (
	.Y(GMII_RXD_c[6]),
	.PAD(GMII_RXD[6])
);
// @40:24
  INBUF \GMII_RXD_ibuf[7]  (
	.Y(GMII_RXD_c[7]),
	.PAD(GMII_RXD[7])
);
// @40:25
  INBUF GMII_RX_CLK_ibuf (
	.Y(GMII_RX_CLK_c),
	.PAD(GMII_RX_CLK)
);
// @40:26
  INBUF GMII_RX_DV_ibuf (
	.Y(GMII_RX_DV_c),
	.PAD(GMII_RX_DV)
);
// @40:27
  INBUF GMII_RX_ER_ibuf (
	.Y(GMII_RX_ER_c),
	.PAD(GMII_RX_ER)
);
// @40:28
  INBUF GMII_TX_CLK_ibuf (
	.Y(GMII_TX_CLK_c),
	.PAD(GMII_TX_CLK)
);
// @40:29
  INBUF MDINT_ibuf (
	.Y(MDINT_c),
	.PAD(MDINT)
);
// @40:30
  INBUF USB_UART_TXD_ibuf (
	.Y(USB_UART_TXD_c),
	.PAD(USB_UART_TXD)
);
// @40:42
  BIBUF GMII_MDIO_iobuf (
	.Y(GMII_MDIO_in),
	.PAD(GMII_MDIO),
	.D(FFT_Accel_system_sb_0_MAC_GMII_MDO),
	.E(FFT_Accel_system_sb_0_MAC_GMII_MDO_EN)
);
// @40:32
  OUTBUF ETH_NRESET_obuf (
	.PAD(ETH_NRESET),
	.D(ETH_NRESET_c)
);
// @40:33
  OUTBUF GMII_GTX_CLK_obuf (
	.PAD(GMII_GTX_CLK),
	.D(GMII_GTX_CLK_c)
);
// @40:34
  OUTBUF GMII_MDC_obuf (
	.PAD(GMII_MDC),
	.D(GMII_MDC_c)
);
// @40:35
  OUTBUF \GMII_TXD_obuf[0]  (
	.PAD(GMII_TXD[0]),
	.D(GMII_TXD_c[0])
);
// @40:35
  OUTBUF \GMII_TXD_obuf[1]  (
	.PAD(GMII_TXD[1]),
	.D(GMII_TXD_c[1])
);
// @40:35
  OUTBUF \GMII_TXD_obuf[2]  (
	.PAD(GMII_TXD[2]),
	.D(GMII_TXD_c[2])
);
// @40:35
  OUTBUF \GMII_TXD_obuf[3]  (
	.PAD(GMII_TXD[3]),
	.D(GMII_TXD_c[3])
);
// @40:35
  OUTBUF \GMII_TXD_obuf[4]  (
	.PAD(GMII_TXD[4]),
	.D(GMII_TXD_c[4])
);
// @40:35
  OUTBUF \GMII_TXD_obuf[5]  (
	.PAD(GMII_TXD[5]),
	.D(GMII_TXD_c[5])
);
// @40:35
  OUTBUF \GMII_TXD_obuf[6]  (
	.PAD(GMII_TXD[6]),
	.D(GMII_TXD_c[6])
);
// @40:35
  OUTBUF \GMII_TXD_obuf[7]  (
	.PAD(GMII_TXD[7]),
	.D(GMII_TXD_c[7])
);
// @40:36
  OUTBUF GMII_TX_EN_obuf (
	.PAD(GMII_TX_EN),
	.D(GMII_TX_EN_c)
);
// @40:37
  OUTBUF GMII_TX_ER_obuf (
	.PAD(GMII_TX_ER),
	.D(GMII_TX_ER_c)
);
// @40:38
  OUTBUF \REFCLK_SEL_obuf[0]  (
	.PAD(REFCLK_SEL[0]),
	.D(GND)
);
// @40:38
  OUTBUF \REFCLK_SEL_obuf[1]  (
	.PAD(REFCLK_SEL[1]),
	.D(VCC)
);
// @40:39
  OUTBUF USB_UART_RXD_obuf (
	.PAD(USB_UART_RXD),
	.D(USB_UART_RXD_c)
);
// @40:41
  OUTBUF COMA_MODE_obuf (
	.PAD(COMA_MODE),
	.D(GND)
);
// @40:323
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.iPSELS_raw_0_a2_0(iPSELS_raw_0_a2[0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[15:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY),
	.smpl_data_stable(\FFT_APB_Wrapper_0.smpl_data_stable ),
	.smpl_read(\FFT_APB_Wrapper_0.smpl_read )
);
// @40:349
  FFT_Accel_system_sb FFT_Accel_system_sb_0 (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PADDR[11:8]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[15:0]),
	.GMII_TXD_c(GMII_TXD_c[7:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PRDATA[15:0]),
	.GMII_RXD_c(GMII_RXD_c[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PSELx),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.GMII_MDC_c(GMII_MDC_c),
	.FFT_Accel_system_sb_0_MAC_GMII_MDO_EN(FFT_Accel_system_sb_0_MAC_GMII_MDO_EN),
	.FFT_Accel_system_sb_0_MAC_GMII_MDO(FFT_Accel_system_sb_0_MAC_GMII_MDO),
	.USB_UART_RXD_c(USB_UART_RXD_c),
	.GMII_TX_EN_c(GMII_TX_EN_c),
	.GMII_TX_ER_c(GMII_TX_ER_c),
	.GMII_COL_c(GMII_COL_c),
	.GMII_CRS_c(GMII_CRS_c),
	.MDINT_c(MDINT_c),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_PREADY),
	.GMII_MDIO_in(GMII_MDIO_in),
	.USB_UART_TXD_c(USB_UART_TXD_c),
	.GMII_RX_CLK_c(GMII_RX_CLK_c),
	.GMII_RX_DV_c(GMII_RX_DV_c),
	.GMII_RX_ER_c(GMII_RX_ER_c),
	.GMII_TX_CLK_c(GMII_TX_CLK_c),
	.ETH_NRESET_c(ETH_NRESET_c),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.DEVRST_N(DEVRST_N)
);
// @40:398
  FFT_APB_Wrapper FFT_APB_Wrapper_0 (
	.CoreAPB3_C0_0_APBmslave0_PADDR(CoreAPB3_C0_0_APBmslave0_PADDR[4:2]),
	.CoreAPB3_C0_0_APBmslave0_PWDATA(CoreAPB3_C0_0_APBmslave0_PWDATA[15:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[15:0]),
	.iPSELS_raw_0_a2_0(iPSELS_raw_0_a2[0]),
	.CoreAPB3_C0_0_APBmslave0_PENABLE(CoreAPB3_C0_0_APBmslave0_PENABLE),
	.CoreAPB3_C0_0_APBmslave0_PWRITE(CoreAPB3_C0_0_APBmslave0_PWRITE),
	.smpl_read_1z(\FFT_APB_Wrapper_0.smpl_read ),
	.smpl_data_stable_1z(\FFT_APB_Wrapper_0.smpl_data_stable ),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system */

