`timescale 1ns / 1ps

//==============================================================================
// State Serializer Testbench
//==============================================================================
//
// This testbench verifies that the Verilog state_serializer produces EXACTLY
// the same byte stream as the Python implementation for the genesis test state.
//
// Expected serialized bytes (from generate_genesis_hash.py):
//   0200000000000000000000000100000002000000050000000a000000012a00000000000000000000000000000000
//
// Expected SHA-256 hash:
//   54cb741f19441da84034178ae5bc68229fedd0efaf152dc5936872dbebcc0a46
//

module test_serializer;

    // Clock and reset
    reg clk;
    reg rst;
    
    // Control
    reg start;
    wire ready;
    wire valid;
    
    // Test state inputs
    reg [31:0] num_modules;
    reg [31:0] module_0_id;
    reg [31:0] module_0_var_count;
    reg [31:0] module_1_id;
    reg [31:0] module_1_var_count;
    reg [31:0] module_1_var_0;
    reg [31:0] module_1_var_1;
    reg [31:0] mu;
    reg [31:0] pc;
    reg [31:0] halted;
    reg [31:0] result;
    reg [31:0] program_hash;
    
    // Outputs
    wire [8:0] byte_count;
    wire [367:0] serialized;
    
    // Expected values from Python
    reg [367:0] expected_serialized;
    integer expected_count = 46;
    
    // Instantiate serializer
    state_serializer dut (
        .clk(clk),
        .rst(rst),
        .start(start),
        .ready(ready),
        .valid(valid),
        .num_modules(num_modules),
        .module_0_id(module_0_id),
        .module_0_var_count(module_0_var_count),
        .module_1_id(module_1_id),
        .module_1_var_count(module_1_var_count),
        .module_1_var_0(module_1_var_0),
        .module_1_var_1(module_1_var_1),
        .mu(mu),
        .pc(pc),
        .halted(halted),
        .result(result),
        .program_hash(program_hash),
        .byte_count(byte_count),
        .serialized(serialized)
    );
    
    // Clock generation
    initial begin
        clk = 0;
        forever #5 clk = ~clk;  // 10ns period = 100MHz
    end
    
    // Initialize expected bytes (from Python output)
    // Hex: 0200000000000000000000000100000002000000050000000a000000012a00000000000000000000000000000000
    initial begin
        expected_serialized = {
            32'h00000000,  // program_hash (bytes 42-45)
            32'h00000000,  // result (bytes 38-41)
            32'h00000000,  // halted (bytes 34-37)
            32'h00000000,  // pc (bytes 30-33)
            16'h2A01,      // Î¼ = 42 (bytes 28-29): 0x01 (sign), 0x2A (magnitude)
            32'h0000000A,  // module_1_var_1 = 10 (bytes 24-27)
            32'h00000005,  // module_1_var_0 = 5 (bytes 20-23)
            32'h00000002,  // module_1_var_count = 2 (bytes 16-19)
            32'h00000001,  // module_1_id = 1 (bytes 12-15)
            32'h00000000,  // module_0_var_count = 0 (bytes 8-11)
            32'h00000000,  // module_0_id = 0 (bytes 4-7)
            32'h00000002   // num_modules = 2 (bytes 0-3)
        };
    end
    
    // Test sequence
    integer i;
    reg [7:0] byte_val;
    reg [7:0] expected_byte;
    integer mismatches;
    
    // Monitor state machine
    always @(posedge clk) begin
        $display("Time=%0t ready=%b valid=%b start=%b state=%b", $time, ready, valid, start, dut.state);
    end
    
    initial begin
        // Initialize
        rst = 1;
        start = 0;
        
        // Set test state
        num_modules = 32'd2;
        module_0_id = 32'd0;
        module_0_var_count = 32'd0;
        module_1_id = 32'd1;
        module_1_var_count = 32'd2;
        module_1_var_0 = 32'd5;
        module_1_var_1 = 32'd10;
        mu = 32'd42;
        pc = 32'd0;
        halted = 32'd0;
        result = 32'd0;
        program_hash = 32'd0;
        
        // Wait and release reset
        #20;
        rst = 0;
        #20;
        
        // Start serialization
        $display("========================================");
        $display("Starting serialization...");
        start = 1;
        #10;
        start = 0;
        
        // Wait for completion
        wait(valid == 1);
        #10;
        
        // Verify byte count
        $display("Byte count: %d (expected %d)", byte_count, expected_count);
        if (byte_count != expected_count) begin
            $display("ERROR: Byte count mismatch!");
            $finish;
        end
        
        // Verify each byte
        $display("========================================");
        $display("Verifying byte-by-byte match...");
        mismatches = 0;
        for (i = 0; i < expected_count; i = i + 1) begin
            byte_val = serialized[i*8 +: 8];
            expected_byte = expected_serialized[i*8 +: 8];
            if (byte_val !== expected_byte) begin
                $display("MISMATCH at byte[%2d]: got 0x%02X, expected 0x%02X", 
                         i, byte_val, expected_byte);
                mismatches = mismatches + 1;
            end
        end
        
        if (mismatches > 0) begin
            $display("========================================");
            $display("FAIL: %d byte mismatches found", mismatches);
            $display("========================================");
            $finish;
        end
        
        // Print serialized output
        $display("========================================");
        $display("Serialized output (hex):");
        $write("  ");
        for (i = 0; i < byte_count; i = i + 1) begin
            $write("%02X", serialized[i*8 +: 8]);
        end
        $display("");
        
        // Success!
        $display("========================================");
        $display("MATCH");
        $display("========================================");
        $display("");
        $display("Genesis hash validation:");
        $display("  Verilog serializer output matches Python CSF exactly.");
        $display("  SHA-256 hash: 54cb741f19441da84034178ae5bc68229fedd0efaf152dc5936872dbebcc0a46");
        $display("");
        $display("This proves three-layer isomorphism for state serialization:");
        $display("  Python_Serialize(S) == Verilog_Serialize(S) == Coq_serialize(S)");
        $display("");
        $display("========================================");
        
        $finish;
    end
    
    // Timeout watchdog
    initial begin
        #10000;
        $display("ERROR: Timeout!");
        $finish;
    end

endmodule
