
fenqiu2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004e  00800100  000013ac  00001440  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000013ac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000174  0080014e  0080014e  0000148e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000148e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000014c0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004d8  00000000  00000000  00001500  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000c46b  00000000  00000000  000019d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000213a  00000000  00000000  0000de43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002a21  00000000  00000000  0000ff7d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000d80  00000000  00000000  000129a0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000230e  00000000  00000000  00013720  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004586  00000000  00000000  00015a2e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000490  00000000  00000000  00019fb4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5e 00 	jmp	0xbc	; 0xbc <__ctors_end>
       4:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
       8:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
       c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      10:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      14:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      18:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      1c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      20:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      24:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      28:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      2c:	0c 94 ff 04 	jmp	0x9fe	; 0x9fe <__vector_11>
      30:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      34:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      38:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      3c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      40:	0c 94 08 08 	jmp	0x1010	; 0x1010 <__vector_16>
      44:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      48:	0c 94 60 06 	jmp	0xcc0	; 0xcc0 <__vector_18>
      4c:	0c 94 92 06 	jmp	0xd24	; 0xd24 <__vector_19>
      50:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      54:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      58:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      5c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
      60:	0c 94 d6 02 	jmp	0x5ac	; 0x5ac <__vector_24>
      64:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>

00000068 <__trampolines_end>:
      68:	00 00       	nop
      6a:	00 08       	sbc	r0, r0
      6c:	00 02       	muls	r16, r16
      6e:	01 00       	.word	0x0001	; ????
      70:	00 03       	mulsu	r16, r16
      72:	04 07       	cpc	r16, r20
	...

0000007c <digital_pin_to_bit_mask_PGM>:
      7c:	01 02 04 08 10 20 40 80 01 02 04 08 10 20 01 02     ..... @...... ..
      8c:	04 08 10 20                                         ... 

00000090 <digital_pin_to_port_PGM>:
      90:	04 04 04 04 04 04 04 04 02 02 02 02 02 02 03 03     ................
      a0:	03 03 03 03                                         ....

000000a4 <port_to_output_PGM>:
      a4:	00 00 00 00 25 00 28 00 2b 00                       ....%.(.+.

000000ae <port_to_mode_PGM>:
      ae:	00 00 00 00 24 00 27 00 2a 00                       ....$.'.*.

000000b8 <__ctors_start>:
      b8:	fa 04       	cpc	r15, r10
      ba:	c2 06       	cpc	r12, r18

000000bc <__ctors_end>:
      bc:	11 24       	eor	r1, r1
      be:	1f be       	out	0x3f, r1	; 63
      c0:	cf ef       	ldi	r28, 0xFF	; 255
      c2:	d8 e0       	ldi	r29, 0x08	; 8
      c4:	de bf       	out	0x3e, r29	; 62
      c6:	cd bf       	out	0x3d, r28	; 61

000000c8 <__do_copy_data>:
      c8:	11 e0       	ldi	r17, 0x01	; 1
      ca:	a0 e0       	ldi	r26, 0x00	; 0
      cc:	b1 e0       	ldi	r27, 0x01	; 1
      ce:	ec ea       	ldi	r30, 0xAC	; 172
      d0:	f3 e1       	ldi	r31, 0x13	; 19
      d2:	02 c0       	rjmp	.+4      	; 0xd8 <__do_copy_data+0x10>
      d4:	05 90       	lpm	r0, Z+
      d6:	0d 92       	st	X+, r0
      d8:	ae 34       	cpi	r26, 0x4E	; 78
      da:	b1 07       	cpc	r27, r17
      dc:	d9 f7       	brne	.-10     	; 0xd4 <__do_copy_data+0xc>

000000de <__do_clear_bss>:
      de:	22 e0       	ldi	r18, 0x02	; 2
      e0:	ae e4       	ldi	r26, 0x4E	; 78
      e2:	b1 e0       	ldi	r27, 0x01	; 1
      e4:	01 c0       	rjmp	.+2      	; 0xe8 <.do_clear_bss_start>

000000e6 <.do_clear_bss_loop>:
      e6:	1d 92       	st	X+, r1

000000e8 <.do_clear_bss_start>:
      e8:	a2 3c       	cpi	r26, 0xC2	; 194
      ea:	b2 07       	cpc	r27, r18
      ec:	e1 f7       	brne	.-8      	; 0xe6 <.do_clear_bss_loop>

000000ee <__do_global_ctors>:
      ee:	10 e0       	ldi	r17, 0x00	; 0
      f0:	ce e5       	ldi	r28, 0x5E	; 94
      f2:	d0 e0       	ldi	r29, 0x00	; 0
      f4:	04 c0       	rjmp	.+8      	; 0xfe <__do_global_ctors+0x10>
      f6:	21 97       	sbiw	r28, 0x01	; 1
      f8:	fe 01       	movw	r30, r28
      fa:	0e 94 ce 09 	call	0x139c	; 0x139c <__tablejump2__>
      fe:	cc 35       	cpi	r28, 0x5C	; 92
     100:	d1 07       	cpc	r29, r17
     102:	c9 f7       	brne	.-14     	; 0xf6 <__do_global_ctors+0x8>
     104:	0e 94 f0 06 	call	0xde0	; 0xde0 <main>
     108:	0c 94 d4 09 	jmp	0x13a8	; 0x13a8 <_exit>

0000010c <__bad_interrupt>:
     10c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000110 <setup>:
          digitalWrite(Step, HIGH); // Output high
          delayMicroseconds(5000); // Wait 1/2 a ms
          digitalWrite(Step, LOW); // Output low
          delayMicroseconds(5000); // Wait 1/2 a ms
        }
        b++;
     110:	65 e0       	ldi	r22, 0x05	; 5
     112:	70 e0       	ldi	r23, 0x00	; 0
     114:	87 ec       	ldi	r24, 0xC7	; 199
     116:	91 e0       	ldi	r25, 0x01	; 1
     118:	0e 94 ee 04 	call	0x9dc	; 0x9dc <_ZN7TwoWire5beginEi>
     11c:	6b e5       	ldi	r22, 0x5B	; 91
     11e:	72 e0       	ldi	r23, 0x02	; 2
     120:	87 ec       	ldi	r24, 0xC7	; 199
     122:	91 e0       	ldi	r25, 0x01	; 1
     124:	0e 94 f0 04 	call	0x9e0	; 0x9e0 <_ZN7TwoWire9onReceiveEPFviE>
     128:	6c e6       	ldi	r22, 0x6C	; 108
     12a:	72 e0       	ldi	r23, 0x02	; 2
     12c:	87 ec       	ldi	r24, 0xC7	; 199
     12e:	91 e0       	ldi	r25, 0x01	; 1
     130:	0e 94 f5 04 	call	0x9ea	; 0x9ea <_ZN7TwoWire9onRequestEPFvvE>
     134:	61 e0       	ldi	r22, 0x01	; 1
     136:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     13a:	0e 94 3f 09 	call	0x127e	; 0x127e <pinMode>
     13e:	61 e0       	ldi	r22, 0x01	; 1
     140:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <dir>
     144:	0e 94 3f 09 	call	0x127e	; 0x127e <pinMode>
     148:	26 e0       	ldi	r18, 0x06	; 6
     14a:	40 e8       	ldi	r20, 0x80	; 128
     14c:	55 e2       	ldi	r21, 0x25	; 37
     14e:	60 e0       	ldi	r22, 0x00	; 0
     150:	70 e0       	ldi	r23, 0x00	; 0
     152:	8c e1       	ldi	r24, 0x1C	; 28
     154:	92 e0       	ldi	r25, 0x02	; 2
     156:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <_ZN14HardwareSerial5beginEmh>
     15a:	68 ee       	ldi	r22, 0xE8	; 232
     15c:	73 e0       	ldi	r23, 0x03	; 3
     15e:	80 e0       	ldi	r24, 0x00	; 0
     160:	90 e0       	ldi	r25, 0x00	; 0
     162:	0c 94 77 08 	jmp	0x10ee	; 0x10ee <delay>

00000166 <loop>:
     166:	0f 93       	push	r16
     168:	1f 93       	push	r17
     16a:	cf 93       	push	r28
     16c:	df 93       	push	r29
     16e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <Read1>
     172:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <analogRead>
     176:	ec 01       	movw	r28, r24
     178:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <Read2>
     17c:	0e 94 f9 08 	call	0x11f2	; 0x11f2 <analogRead>
     180:	8c 01       	movw	r16, r24
     182:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <Q>
     186:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <Q+0x1>
     18a:	89 2b       	or	r24, r25
     18c:	09 f0       	breq	.+2      	; 0x190 <loop+0x2a>
     18e:	aa c0       	rjmp	.+340    	; 0x2e4 <loop+0x17e>
     190:	61 e0       	ldi	r22, 0x01	; 1
     192:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <Wled>
     196:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     19a:	60 e0       	ldi	r22, 0x00	; 0
     19c:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <Bled>
     1a0:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     1a4:	c5 3f       	cpi	r28, 0xF5	; 245
     1a6:	81 e0       	ldi	r24, 0x01	; 1
     1a8:	d8 07       	cpc	r29, r24
     1aa:	1c f0       	brlt	.+6      	; 0x1b2 <loop+0x4c>
     1ac:	81 e0       	ldi	r24, 0x01	; 1
     1ae:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <__data_end>
     1b2:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <__data_end>
     1b6:	81 11       	cpse	r24, r1
     1b8:	18 c0       	rjmp	.+48     	; 0x1ea <loop+0x84>
     1ba:	60 e0       	ldi	r22, 0x00	; 0
     1bc:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <dir>
     1c0:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     1c4:	61 e0       	ldi	r22, 0x01	; 1
     1c6:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     1ca:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     1ce:	80 e4       	ldi	r24, 0x40	; 64
     1d0:	9f e1       	ldi	r25, 0x1F	; 31
     1d2:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     1d6:	60 e0       	ldi	r22, 0x00	; 0
     1d8:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     1dc:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     1e0:	80 e4       	ldi	r24, 0x40	; 64
     1e2:	9f e1       	ldi	r25, 0x1F	; 31
     1e4:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     1e8:	75 c0       	rjmp	.+234    	; 0x2d4 <loop+0x16e>
     1ea:	c5 3f       	cpi	r28, 0xF5	; 245
     1ec:	81 e0       	ldi	r24, 0x01	; 1
     1ee:	d8 07       	cpc	r29, r24
     1f0:	0c f4       	brge	.+2      	; 0x1f4 <loop+0x8e>
     1f2:	70 c0       	rjmp	.+224    	; 0x2d4 <loop+0x16e>
     1f4:	68 ec       	ldi	r22, 0xC8	; 200
     1f6:	70 e0       	ldi	r23, 0x00	; 0
     1f8:	80 e0       	ldi	r24, 0x00	; 0
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	0e 94 77 08 	call	0x10ee	; 0x10ee <delay>
     200:	03 3c       	cpi	r16, 0xC3	; 195
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	18 07       	cpc	r17, r24
     206:	b4 f1       	brlt	.+108    	; 0x274 <loop+0x10e>
     208:	60 e0       	ldi	r22, 0x00	; 0
     20a:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <dir>
     20e:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     212:	10 92 58 01 	sts	0x0158, r1	; 0x800158 <x+0x1>
     216:	10 92 57 01 	sts	0x0157, r1	; 0x800157 <x>
     21a:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <x>
     21e:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <x+0x1>
     222:	83 34       	cpi	r24, 0x43	; 67
     224:	91 05       	cpc	r25, r1
     226:	e4 f4       	brge	.+56     	; 0x260 <loop+0xfa>
     228:	61 e0       	ldi	r22, 0x01	; 1
     22a:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     22e:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     232:	88 e8       	ldi	r24, 0x88	; 136
     234:	93 e1       	ldi	r25, 0x13	; 19
     236:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     23a:	60 e0       	ldi	r22, 0x00	; 0
     23c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     240:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     244:	88 e8       	ldi	r24, 0x88	; 136
     246:	93 e1       	ldi	r25, 0x13	; 19
     248:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     24c:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <x>
     250:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <x+0x1>
     254:	01 96       	adiw	r24, 0x01	; 1
     256:	90 93 58 01 	sts	0x0158, r25	; 0x800158 <x+0x1>
     25a:	80 93 57 01 	sts	0x0157, r24	; 0x800157 <x>
     25e:	dd cf       	rjmp	.-70     	; 0x21a <loop+0xb4>
     260:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <w>
     264:	90 91 52 01 	lds	r25, 0x0152	; 0x800152 <w+0x1>
     268:	01 96       	adiw	r24, 0x01	; 1
     26a:	90 93 52 01 	sts	0x0152, r25	; 0x800152 <w+0x1>
     26e:	80 93 51 01 	sts	0x0151, r24	; 0x800151 <w>
     272:	30 c0       	rjmp	.+96     	; 0x2d4 <loop+0x16e>
     274:	02 3c       	cpi	r16, 0xC2	; 194
     276:	81 e0       	ldi	r24, 0x01	; 1
     278:	18 07       	cpc	r17, r24
     27a:	61 f1       	breq	.+88     	; 0x2d4 <loop+0x16e>
     27c:	61 e0       	ldi	r22, 0x01	; 1
     27e:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <dir>
     282:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     286:	10 92 58 01 	sts	0x0158, r1	; 0x800158 <x+0x1>
     28a:	10 92 57 01 	sts	0x0157, r1	; 0x800157 <x>
     28e:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <x>
     292:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <x+0x1>
     296:	83 34       	cpi	r24, 0x43	; 67
     298:	91 05       	cpc	r25, r1
     29a:	e4 f4       	brge	.+56     	; 0x2d4 <loop+0x16e>
     29c:	61 e0       	ldi	r22, 0x01	; 1
     29e:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     2a2:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     2a6:	88 e8       	ldi	r24, 0x88	; 136
     2a8:	93 e1       	ldi	r25, 0x13	; 19
     2aa:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     2ae:	60 e0       	ldi	r22, 0x00	; 0
     2b0:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     2b4:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     2b8:	88 e8       	ldi	r24, 0x88	; 136
     2ba:	93 e1       	ldi	r25, 0x13	; 19
     2bc:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     2c0:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <x>
     2c4:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <x+0x1>
     2c8:	01 96       	adiw	r24, 0x01	; 1
     2ca:	90 93 58 01 	sts	0x0158, r25	; 0x800158 <x+0x1>
     2ce:	80 93 57 01 	sts	0x0157, r24	; 0x800157 <x>
     2d2:	dd cf       	rjmp	.-70     	; 0x28e <loop+0x128>
     2d4:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <w>
     2d8:	90 91 52 01 	lds	r25, 0x0152	; 0x800152 <w+0x1>
     2dc:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <g+0x1>
     2e0:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <g>
     2e4:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <Q>
     2e8:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <Q+0x1>
     2ec:	01 97       	sbiw	r24, 0x01	; 1
     2ee:	09 f0       	breq	.+2      	; 0x2f2 <loop+0x18c>
     2f0:	a4 c0       	rjmp	.+328    	; 0x43a <__FUSE_REGION_LENGTH__+0x3a>
     2f2:	61 e0       	ldi	r22, 0x01	; 1
     2f4:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <Bled>
     2f8:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     2fc:	60 e0       	ldi	r22, 0x00	; 0
     2fe:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <Wled>
     302:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     306:	c5 3f       	cpi	r28, 0xF5	; 245
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	d8 07       	cpc	r29, r24
     30c:	1c f0       	brlt	.+6      	; 0x314 <loop+0x1ae>
     30e:	81 e0       	ldi	r24, 0x01	; 1
     310:	80 93 4e 01 	sts	0x014E, r24	; 0x80014e <__data_end>
     314:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <__data_end>
     318:	81 11       	cpse	r24, r1
     31a:	18 c0       	rjmp	.+48     	; 0x34c <loop+0x1e6>
     31c:	60 e0       	ldi	r22, 0x00	; 0
     31e:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <dir>
     322:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     326:	61 e0       	ldi	r22, 0x01	; 1
     328:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     32c:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     330:	80 e4       	ldi	r24, 0x40	; 64
     332:	9f e1       	ldi	r25, 0x1F	; 31
     334:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     338:	60 e0       	ldi	r22, 0x00	; 0
     33a:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     33e:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     342:	80 e4       	ldi	r24, 0x40	; 64
     344:	9f e1       	ldi	r25, 0x1F	; 31
     346:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     34a:	6f c0       	rjmp	.+222    	; 0x42a <__FUSE_REGION_LENGTH__+0x2a>
     34c:	c5 3f       	cpi	r28, 0xF5	; 245
     34e:	81 e0       	ldi	r24, 0x01	; 1
     350:	d8 07       	cpc	r29, r24
     352:	0c f4       	brge	.+2      	; 0x356 <loop+0x1f0>
     354:	6a c0       	rjmp	.+212    	; 0x42a <__FUSE_REGION_LENGTH__+0x2a>
     356:	02 3c       	cpi	r16, 0xC2	; 194
     358:	81 e0       	ldi	r24, 0x01	; 1
     35a:	18 07       	cpc	r17, r24
     35c:	b4 f5       	brge	.+108    	; 0x3ca <loop+0x264>
     35e:	60 e0       	ldi	r22, 0x00	; 0
     360:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <dir>
     364:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     368:	10 92 58 01 	sts	0x0158, r1	; 0x800158 <x+0x1>
     36c:	10 92 57 01 	sts	0x0157, r1	; 0x800157 <x>
     370:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <x>
     374:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <x+0x1>
     378:	83 34       	cpi	r24, 0x43	; 67
     37a:	91 05       	cpc	r25, r1
     37c:	e4 f4       	brge	.+56     	; 0x3b6 <loop+0x250>
     37e:	61 e0       	ldi	r22, 0x01	; 1
     380:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     384:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     388:	88 e8       	ldi	r24, 0x88	; 136
     38a:	93 e1       	ldi	r25, 0x13	; 19
     38c:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     390:	60 e0       	ldi	r22, 0x00	; 0
     392:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     396:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     39a:	88 e8       	ldi	r24, 0x88	; 136
     39c:	93 e1       	ldi	r25, 0x13	; 19
     39e:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     3a2:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <x>
     3a6:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <x+0x1>
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	90 93 58 01 	sts	0x0158, r25	; 0x800158 <x+0x1>
     3b0:	80 93 57 01 	sts	0x0157, r24	; 0x800157 <x>
     3b4:	dd cf       	rjmp	.-70     	; 0x370 <loop+0x20a>
     3b6:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <b>
     3ba:	90 91 54 01 	lds	r25, 0x0154	; 0x800154 <b+0x1>
     3be:	01 96       	adiw	r24, 0x01	; 1
     3c0:	90 93 54 01 	sts	0x0154, r25	; 0x800154 <b+0x1>
     3c4:	80 93 53 01 	sts	0x0153, r24	; 0x800153 <b>
     3c8:	30 c0       	rjmp	.+96     	; 0x42a <__FUSE_REGION_LENGTH__+0x2a>
     3ca:	02 3c       	cpi	r16, 0xC2	; 194
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	18 07       	cpc	r17, r24
     3d0:	61 f1       	breq	.+88     	; 0x42a <__FUSE_REGION_LENGTH__+0x2a>
     3d2:	61 e0       	ldi	r22, 0x01	; 1
     3d4:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <dir>
     3d8:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     3dc:	10 92 58 01 	sts	0x0158, r1	; 0x800158 <x+0x1>
     3e0:	10 92 57 01 	sts	0x0157, r1	; 0x800157 <x>
     3e4:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <x>
     3e8:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <x+0x1>
     3ec:	83 34       	cpi	r24, 0x43	; 67
     3ee:	91 05       	cpc	r25, r1
     3f0:	e4 f4       	brge	.+56     	; 0x42a <__FUSE_REGION_LENGTH__+0x2a>
     3f2:	61 e0       	ldi	r22, 0x01	; 1
     3f4:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     3f8:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     3fc:	88 e8       	ldi	r24, 0x88	; 136
     3fe:	93 e1       	ldi	r25, 0x13	; 19
     400:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     404:	60 e0       	ldi	r22, 0x00	; 0
     406:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <Step>
     40a:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     40e:	88 e8       	ldi	r24, 0x88	; 136
     410:	93 e1       	ldi	r25, 0x13	; 19
     412:	0e 94 b3 08 	call	0x1166	; 0x1166 <delayMicroseconds>
     416:	80 91 57 01 	lds	r24, 0x0157	; 0x800157 <x>
     41a:	90 91 58 01 	lds	r25, 0x0158	; 0x800158 <x+0x1>
     41e:	01 96       	adiw	r24, 0x01	; 1
     420:	90 93 58 01 	sts	0x0158, r25	; 0x800158 <x+0x1>
     424:	80 93 57 01 	sts	0x0157, r24	; 0x800157 <x>
     428:	dd cf       	rjmp	.-70     	; 0x3e4 <loop+0x27e>
     42a:	80 91 53 01 	lds	r24, 0x0153	; 0x800153 <b>
     42e:	90 91 54 01 	lds	r25, 0x0154	; 0x800154 <b+0x1>
     432:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <g+0x1>
     436:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <g>
     43a:	6f e0       	ldi	r22, 0x0F	; 15
     43c:	71 e0       	ldi	r23, 0x01	; 1
     43e:	8c e1       	ldi	r24, 0x1C	; 28
     440:	92 e0       	ldi	r25, 0x02	; 2
     442:	0e 94 3f 07 	call	0xe7e	; 0xe7e <_ZN5Print5printEPKc>
     446:	4a e0       	ldi	r20, 0x0A	; 10
     448:	50 e0       	ldi	r21, 0x00	; 0
     44a:	b8 01       	movw	r22, r16
     44c:	8c e1       	ldi	r24, 0x1C	; 28
     44e:	92 e0       	ldi	r25, 0x02	; 2
     450:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <_ZN5Print5printEii>
     454:	62 e1       	ldi	r22, 0x12	; 18
     456:	71 e0       	ldi	r23, 0x01	; 1
     458:	8c e1       	ldi	r24, 0x1C	; 28
     45a:	92 e0       	ldi	r25, 0x02	; 2
     45c:	0e 94 3f 07 	call	0xe7e	; 0xe7e <_ZN5Print5printEPKc>
     460:	4a e0       	ldi	r20, 0x0A	; 10
     462:	50 e0       	ldi	r21, 0x00	; 0
     464:	be 01       	movw	r22, r28
     466:	8c e1       	ldi	r24, 0x1C	; 28
     468:	92 e0       	ldi	r25, 0x02	; 2
     46a:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <_ZN5Print5printEii>
     46e:	65 e1       	ldi	r22, 0x15	; 21
     470:	71 e0       	ldi	r23, 0x01	; 1
     472:	8c e1       	ldi	r24, 0x1C	; 28
     474:	92 e0       	ldi	r25, 0x02	; 2
     476:	0e 94 3f 07 	call	0xe7e	; 0xe7e <_ZN5Print5printEPKc>
     47a:	60 91 55 01 	lds	r22, 0x0155	; 0x800155 <Q>
     47e:	70 91 56 01 	lds	r23, 0x0156	; 0x800156 <Q+0x1>
     482:	4a e0       	ldi	r20, 0x0A	; 10
     484:	50 e0       	ldi	r21, 0x00	; 0
     486:	8c e1       	ldi	r24, 0x1C	; 28
     488:	92 e0       	ldi	r25, 0x02	; 2
     48a:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <_ZN5Print5printEii>
     48e:	68 e1       	ldi	r22, 0x18	; 24
     490:	71 e0       	ldi	r23, 0x01	; 1
     492:	8c e1       	ldi	r24, 0x1C	; 28
     494:	92 e0       	ldi	r25, 0x02	; 2
     496:	0e 94 3f 07 	call	0xe7e	; 0xe7e <_ZN5Print5printEPKc>
     49a:	60 91 4f 01 	lds	r22, 0x014F	; 0x80014f <g>
     49e:	70 91 50 01 	lds	r23, 0x0150	; 0x800150 <g+0x1>
     4a2:	4a e0       	ldi	r20, 0x0A	; 10
     4a4:	50 e0       	ldi	r21, 0x00	; 0
     4a6:	8c e1       	ldi	r24, 0x1C	; 28
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	df 91       	pop	r29
     4ac:	cf 91       	pop	r28
     4ae:	1f 91       	pop	r17
     4b0:	0f 91       	pop	r16
     4b2:	0c 94 f1 07 	jmp	0xfe2	; 0xfe2 <_ZN5Print7printlnEii>

000004b6 <_Z12receiveEventi>:
    Serial.write('\n');
    delay(500);*/
}
void receiveEvent(int howMany)
{
  while (0 < Wire.available())
     4b6:	87 ec       	ldi	r24, 0xC7	; 199
     4b8:	91 e0       	ldi	r25, 0x01	; 1
     4ba:	0e 94 06 04 	call	0x80c	; 0x80c <_ZN7TwoWire9availableEv>
     4be:	18 16       	cp	r1, r24
     4c0:	19 06       	cpc	r1, r25
     4c2:	4c f4       	brge	.+18     	; 0x4d6 <_Z12receiveEventi+0x20>
  {
    Q = Wire.read();
     4c4:	87 ec       	ldi	r24, 0xC7	; 199
     4c6:	91 e0       	ldi	r25, 0x01	; 1
     4c8:	0e 94 0e 04 	call	0x81c	; 0x81c <_ZN7TwoWire4readEv>
     4cc:	90 93 56 01 	sts	0x0156, r25	; 0x800156 <Q+0x1>
     4d0:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <Q>
     4d4:	f0 cf       	rjmp	.-32     	; 0x4b6 <_Z12receiveEventi>
  }
  /*Serial.print("Q:");
    Serial.println(Q);*/
}
     4d6:	08 95       	ret

000004d8 <_Z12requestEventv>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
     4d8:	60 91 4f 01 	lds	r22, 0x014F	; 0x80014f <g>
     4dc:	87 ec       	ldi	r24, 0xC7	; 199
     4de:	91 e0       	ldi	r25, 0x01	; 1
     4e0:	0c 94 92 04 	jmp	0x924	; 0x924 <_ZN7TwoWire5writeEh>

000004e4 <twi_init>:
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     4e4:	10 92 c6 01 	sts	0x01C6, r1	; 0x8001c6 <twi_state>
     4e8:	81 e0       	ldi	r24, 0x01	; 1
     4ea:	80 93 c4 01 	sts	0x01C4, r24	; 0x8001c4 <twi_sendStop>
     4ee:	10 92 c3 01 	sts	0x01C3, r1	; 0x8001c3 <twi_inRepStart>
     4f2:	61 e0       	ldi	r22, 0x01	; 1
     4f4:	82 e1       	ldi	r24, 0x12	; 18
     4f6:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     4fa:	61 e0       	ldi	r22, 0x01	; 1
     4fc:	83 e1       	ldi	r24, 0x13	; 19
     4fe:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <digitalWrite>
     502:	e9 eb       	ldi	r30, 0xB9	; 185
     504:	f0 e0       	ldi	r31, 0x00	; 0
     506:	80 81       	ld	r24, Z
     508:	8e 7f       	andi	r24, 0xFE	; 254
     50a:	80 83       	st	Z, r24
     50c:	80 81       	ld	r24, Z
     50e:	8d 7f       	andi	r24, 0xFD	; 253
     510:	80 83       	st	Z, r24
     512:	88 e4       	ldi	r24, 0x48	; 72
     514:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
     518:	85 e4       	ldi	r24, 0x45	; 69
     51a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     51e:	08 95       	ret

00000520 <twi_setAddress>:
     520:	88 0f       	add	r24, r24
     522:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
     526:	08 95       	ret

00000528 <twi_transmit>:
     528:	40 91 7b 01 	lds	r20, 0x017B	; 0x80017b <twi_txBufferLength>
     52c:	26 2f       	mov	r18, r22
     52e:	30 e0       	ldi	r19, 0x00	; 0
     530:	24 0f       	add	r18, r20
     532:	31 1d       	adc	r19, r1
     534:	21 32       	cpi	r18, 0x21	; 33
     536:	31 05       	cpc	r19, r1
     538:	dc f4       	brge	.+54     	; 0x570 <twi_transmit+0x48>
     53a:	20 91 c6 01 	lds	r18, 0x01C6	; 0x8001c6 <twi_state>
     53e:	24 30       	cpi	r18, 0x04	; 4
     540:	c9 f4       	brne	.+50     	; 0x574 <twi_transmit+0x4c>
     542:	fc 01       	movw	r30, r24
     544:	80 e0       	ldi	r24, 0x00	; 0
     546:	90 e0       	ldi	r25, 0x00	; 0
     548:	86 17       	cp	r24, r22
     54a:	58 f4       	brcc	.+22     	; 0x562 <twi_transmit+0x3a>
     54c:	30 91 7b 01 	lds	r19, 0x017B	; 0x80017b <twi_txBufferLength>
     550:	21 91       	ld	r18, Z+
     552:	dc 01       	movw	r26, r24
     554:	a3 58       	subi	r26, 0x83	; 131
     556:	be 4f       	sbci	r27, 0xFE	; 254
     558:	a3 0f       	add	r26, r19
     55a:	b1 1d       	adc	r27, r1
     55c:	2c 93       	st	X, r18
     55e:	01 96       	adiw	r24, 0x01	; 1
     560:	f3 cf       	rjmp	.-26     	; 0x548 <twi_transmit+0x20>
     562:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <twi_txBufferLength>
     566:	68 0f       	add	r22, r24
     568:	60 93 7b 01 	sts	0x017B, r22	; 0x80017b <twi_txBufferLength>
     56c:	80 e0       	ldi	r24, 0x00	; 0
     56e:	08 95       	ret
     570:	81 e0       	ldi	r24, 0x01	; 1
     572:	08 95       	ret
     574:	82 e0       	ldi	r24, 0x02	; 2
     576:	08 95       	ret

00000578 <twi_attachSlaveRxEvent>:
     578:	90 93 c0 01 	sts	0x01C0, r25	; 0x8001c0 <twi_onSlaveReceive+0x1>
     57c:	80 93 bf 01 	sts	0x01BF, r24	; 0x8001bf <twi_onSlaveReceive>
     580:	08 95       	ret

00000582 <twi_attachSlaveTxEvent>:
     582:	90 93 c2 01 	sts	0x01C2, r25	; 0x8001c2 <twi_onSlaveTransmit+0x1>
     586:	80 93 c1 01 	sts	0x01C1, r24	; 0x8001c1 <twi_onSlaveTransmit>
     58a:	08 95       	ret

0000058c <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     58c:	85 ed       	ldi	r24, 0xD5	; 213
     58e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!
  while(TWCR & _BV(TWSTO)){
     592:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     596:	84 fd       	sbrc	r24, 4
     598:	fc cf       	rjmp	.-8      	; 0x592 <twi_stop+0x6>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     59a:	10 92 c6 01 	sts	0x01C6, r1	; 0x8001c6 <twi_state>
     59e:	08 95       	ret

000005a0 <twi_releaseBus>:
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
     5a0:	85 ec       	ldi	r24, 0xC5	; 197
     5a2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>

  // update twi state
  twi_state = TWI_READY;
     5a6:	10 92 c6 01 	sts	0x01C6, r1	; 0x8001c6 <twi_state>
     5aa:	08 95       	ret

000005ac <__vector_24>:
}

ISR(TWI_vect)
{
     5ac:	1f 92       	push	r1
     5ae:	0f 92       	push	r0
     5b0:	0f b6       	in	r0, 0x3f	; 63
     5b2:	0f 92       	push	r0
     5b4:	11 24       	eor	r1, r1
     5b6:	2f 93       	push	r18
     5b8:	3f 93       	push	r19
     5ba:	4f 93       	push	r20
     5bc:	5f 93       	push	r21
     5be:	6f 93       	push	r22
     5c0:	7f 93       	push	r23
     5c2:	8f 93       	push	r24
     5c4:	9f 93       	push	r25
     5c6:	af 93       	push	r26
     5c8:	bf 93       	push	r27
     5ca:	ef 93       	push	r30
     5cc:	ff 93       	push	r31
  switch(TW_STATUS){
     5ce:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
     5d2:	88 7f       	andi	r24, 0xF8	; 248
     5d4:	80 36       	cpi	r24, 0x60	; 96
     5d6:	09 f4       	brne	.+2      	; 0x5da <__vector_24+0x2e>
     5d8:	9e c0       	rjmp	.+316    	; 0x716 <__vector_24+0x16a>
     5da:	78 f5       	brcc	.+94     	; 0x63a <__vector_24+0x8e>
     5dc:	88 32       	cpi	r24, 0x28	; 40
     5de:	09 f4       	brne	.+2      	; 0x5e2 <__vector_24+0x36>
     5e0:	5d c0       	rjmp	.+186    	; 0x69c <__vector_24+0xf0>
     5e2:	90 f4       	brcc	.+36     	; 0x608 <__vector_24+0x5c>
     5e4:	80 31       	cpi	r24, 0x10	; 16
     5e6:	09 f4       	brne	.+2      	; 0x5ea <__vector_24+0x3e>
     5e8:	56 c0       	rjmp	.+172    	; 0x696 <__vector_24+0xea>
     5ea:	38 f4       	brcc	.+14     	; 0x5fa <__vector_24+0x4e>
     5ec:	88 23       	and	r24, r24
     5ee:	09 f4       	brne	.+2      	; 0x5f2 <__vector_24+0x46>
     5f0:	f5 c0       	rjmp	.+490    	; 0x7dc <__vector_24+0x230>
     5f2:	88 30       	cpi	r24, 0x08	; 8
     5f4:	09 f4       	brne	.+2      	; 0x5f8 <__vector_24+0x4c>
     5f6:	4f c0       	rjmp	.+158    	; 0x696 <__vector_24+0xea>
     5f8:	f5 c0       	rjmp	.+490    	; 0x7e4 <__vector_24+0x238>
     5fa:	88 31       	cpi	r24, 0x18	; 24
     5fc:	09 f4       	brne	.+2      	; 0x600 <__vector_24+0x54>
     5fe:	4e c0       	rjmp	.+156    	; 0x69c <__vector_24+0xf0>
     600:	80 32       	cpi	r24, 0x20	; 32
     602:	09 f4       	brne	.+2      	; 0x606 <__vector_24+0x5a>
     604:	5f c0       	rjmp	.+190    	; 0x6c4 <__vector_24+0x118>
     606:	ee c0       	rjmp	.+476    	; 0x7e4 <__vector_24+0x238>
     608:	80 34       	cpi	r24, 0x40	; 64
     60a:	09 f4       	brne	.+2      	; 0x60e <__vector_24+0x62>
     60c:	6a c0       	rjmp	.+212    	; 0x6e2 <__vector_24+0x136>
     60e:	58 f4       	brcc	.+22     	; 0x626 <__vector_24+0x7a>
     610:	80 33       	cpi	r24, 0x30	; 48
     612:	09 f4       	brne	.+2      	; 0x616 <__vector_24+0x6a>
     614:	57 c0       	rjmp	.+174    	; 0x6c4 <__vector_24+0x118>
     616:	88 33       	cpi	r24, 0x38	; 56
     618:	09 f0       	breq	.+2      	; 0x61c <__vector_24+0x70>
     61a:	e4 c0       	rjmp	.+456    	; 0x7e4 <__vector_24+0x238>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
     61c:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <twi_error>
      twi_releaseBus();
     620:	0e 94 d0 02 	call	0x5a0	; 0x5a0 <twi_releaseBus>
      break;
     624:	df c0       	rjmp	.+446    	; 0x7e4 <__vector_24+0x238>
  twi_state = TWI_READY;
}

ISR(TWI_vect)
{
  switch(TW_STATUS){
     626:	80 35       	cpi	r24, 0x50	; 80
     628:	09 f4       	brne	.+2      	; 0x62c <__vector_24+0x80>
     62a:	4f c0       	rjmp	.+158    	; 0x6ca <__vector_24+0x11e>
     62c:	88 35       	cpi	r24, 0x58	; 88
     62e:	09 f4       	brne	.+2      	; 0x632 <__vector_24+0x86>
     630:	5d c0       	rjmp	.+186    	; 0x6ec <__vector_24+0x140>
     632:	88 34       	cpi	r24, 0x48	; 72
     634:	09 f0       	breq	.+2      	; 0x638 <__vector_24+0x8c>
     636:	d6 c0       	rjmp	.+428    	; 0x7e4 <__vector_24+0x238>
     638:	d3 c0       	rjmp	.+422    	; 0x7e0 <__vector_24+0x234>
     63a:	88 39       	cpi	r24, 0x98	; 152
     63c:	09 f4       	brne	.+2      	; 0x640 <__vector_24+0x94>
     63e:	c4 c0       	rjmp	.+392    	; 0x7c8 <__vector_24+0x21c>
     640:	a8 f4       	brcc	.+42     	; 0x66c <__vector_24+0xc0>
     642:	88 37       	cpi	r24, 0x78	; 120
     644:	09 f4       	brne	.+2      	; 0x648 <__vector_24+0x9c>
     646:	67 c0       	rjmp	.+206    	; 0x716 <__vector_24+0x16a>
     648:	38 f4       	brcc	.+14     	; 0x658 <__vector_24+0xac>
     64a:	88 36       	cpi	r24, 0x68	; 104
     64c:	09 f4       	brne	.+2      	; 0x650 <__vector_24+0xa4>
     64e:	63 c0       	rjmp	.+198    	; 0x716 <__vector_24+0x16a>
     650:	80 37       	cpi	r24, 0x70	; 112
     652:	09 f4       	brne	.+2      	; 0x656 <__vector_24+0xaa>
     654:	60 c0       	rjmp	.+192    	; 0x716 <__vector_24+0x16a>
     656:	c6 c0       	rjmp	.+396    	; 0x7e4 <__vector_24+0x238>
     658:	88 38       	cpi	r24, 0x88	; 136
     65a:	09 f4       	brne	.+2      	; 0x65e <__vector_24+0xb2>
     65c:	b5 c0       	rjmp	.+362    	; 0x7c8 <__vector_24+0x21c>
     65e:	80 39       	cpi	r24, 0x90	; 144
     660:	09 f4       	brne	.+2      	; 0x664 <__vector_24+0xb8>
     662:	5f c0       	rjmp	.+190    	; 0x722 <__vector_24+0x176>
     664:	80 38       	cpi	r24, 0x80	; 128
     666:	09 f0       	breq	.+2      	; 0x66a <__vector_24+0xbe>
     668:	bd c0       	rjmp	.+378    	; 0x7e4 <__vector_24+0x238>
     66a:	5b c0       	rjmp	.+182    	; 0x722 <__vector_24+0x176>
     66c:	80 3b       	cpi	r24, 0xB0	; 176
     66e:	09 f4       	brne	.+2      	; 0x672 <__vector_24+0xc6>
     670:	83 c0       	rjmp	.+262    	; 0x778 <__vector_24+0x1cc>
     672:	38 f4       	brcc	.+14     	; 0x682 <__vector_24+0xd6>
     674:	80 3a       	cpi	r24, 0xA0	; 160
     676:	09 f4       	brne	.+2      	; 0x67a <__vector_24+0xce>
     678:	66 c0       	rjmp	.+204    	; 0x746 <__vector_24+0x19a>
     67a:	88 3a       	cpi	r24, 0xA8	; 168
     67c:	09 f4       	brne	.+2      	; 0x680 <__vector_24+0xd4>
     67e:	7c c0       	rjmp	.+248    	; 0x778 <__vector_24+0x1cc>
     680:	b1 c0       	rjmp	.+354    	; 0x7e4 <__vector_24+0x238>
     682:	80 3c       	cpi	r24, 0xC0	; 192
     684:	09 f4       	brne	.+2      	; 0x688 <__vector_24+0xdc>
     686:	a4 c0       	rjmp	.+328    	; 0x7d0 <__vector_24+0x224>
     688:	88 3c       	cpi	r24, 0xC8	; 200
     68a:	09 f4       	brne	.+2      	; 0x68e <__vector_24+0xe2>
     68c:	a1 c0       	rjmp	.+322    	; 0x7d0 <__vector_24+0x224>
     68e:	88 3b       	cpi	r24, 0xB8	; 184
     690:	09 f4       	brne	.+2      	; 0x694 <__vector_24+0xe8>
     692:	87 c0       	rjmp	.+270    	; 0x7a2 <__vector_24+0x1f6>
     694:	a7 c0       	rjmp	.+334    	; 0x7e4 <__vector_24+0x238>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
     696:	80 91 c5 01 	lds	r24, 0x01C5	; 0x8001c5 <twi_slarw>
     69a:	10 c0       	rjmp	.+32     	; 0x6bc <__vector_24+0x110>

    // Master Transmitter
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop 
      if(twi_masterBufferIndex < twi_masterBufferLength){
     69c:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <twi_masterBufferIndex>
     6a0:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <twi_masterBufferLength>
     6a4:	98 17       	cp	r25, r24
     6a6:	70 f5       	brcc	.+92     	; 0x704 <__vector_24+0x158>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
     6a8:	e0 91 9e 01 	lds	r30, 0x019E	; 0x80019e <twi_masterBufferIndex>
     6ac:	81 e0       	ldi	r24, 0x01	; 1
     6ae:	8e 0f       	add	r24, r30
     6b0:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <twi_masterBufferIndex>
     6b4:	f0 e0       	ldi	r31, 0x00	; 0
     6b6:	e1 56       	subi	r30, 0x61	; 97
     6b8:	fe 4f       	sbci	r31, 0xFE	; 254
     6ba:	80 81       	ld	r24, Z
     6bc:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     6c0:	85 ec       	ldi	r24, 0xC5	; 197
     6c2:	83 c0       	rjmp	.+262    	; 0x7ca <__vector_24+0x21e>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
     6c4:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <twi_error>
     6c8:	8b c0       	rjmp	.+278    	; 0x7e0 <__vector_24+0x234>
      break;

    // Master Receiver
    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     6ca:	e0 91 9e 01 	lds	r30, 0x019E	; 0x80019e <twi_masterBufferIndex>
     6ce:	81 e0       	ldi	r24, 0x01	; 1
     6d0:	8e 0f       	add	r24, r30
     6d2:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <twi_masterBufferIndex>
     6d6:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     6da:	f0 e0       	ldi	r31, 0x00	; 0
     6dc:	e1 56       	subi	r30, 0x61	; 97
     6de:	fe 4f       	sbci	r31, 0xFE	; 254
     6e0:	80 83       	st	Z, r24
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
     6e2:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <twi_masterBufferIndex>
     6e6:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <twi_masterBufferLength>
     6ea:	6b c0       	rjmp	.+214    	; 0x7c2 <__vector_24+0x216>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     6ec:	e0 91 9e 01 	lds	r30, 0x019E	; 0x80019e <twi_masterBufferIndex>
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	8e 0f       	add	r24, r30
     6f4:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <twi_masterBufferIndex>
     6f8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     6fc:	f0 e0       	ldi	r31, 0x00	; 0
     6fe:	e1 56       	subi	r30, 0x61	; 97
     700:	fe 4f       	sbci	r31, 0xFE	; 254
     702:	80 83       	st	Z, r24
	if (twi_sendStop)
     704:	80 91 c4 01 	lds	r24, 0x01C4	; 0x8001c4 <twi_sendStop>
     708:	81 11       	cpse	r24, r1
     70a:	6a c0       	rjmp	.+212    	; 0x7e0 <__vector_24+0x234>
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	80 93 c3 01 	sts	0x01C3, r24	; 0x8001c3 <twi_inRepStart>
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
     712:	84 ea       	ldi	r24, 0xA4	; 164
     714:	5e c0       	rjmp	.+188    	; 0x7d2 <__vector_24+0x226>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
     716:	83 e0       	ldi	r24, 0x03	; 3
     718:	80 93 c6 01 	sts	0x01C6, r24	; 0x8001c6 <twi_state>
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
     71c:	10 92 5a 01 	sts	0x015A, r1	; 0x80015a <twi_rxBufferIndex>
     720:	cf cf       	rjmp	.-98     	; 0x6c0 <__vector_24+0x114>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     722:	80 91 5a 01 	lds	r24, 0x015A	; 0x80015a <twi_rxBufferIndex>
     726:	80 32       	cpi	r24, 0x20	; 32
     728:	08 f0       	brcs	.+2      	; 0x72c <__vector_24+0x180>
     72a:	4e c0       	rjmp	.+156    	; 0x7c8 <__vector_24+0x21c>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
     72c:	e0 91 5a 01 	lds	r30, 0x015A	; 0x80015a <twi_rxBufferIndex>
     730:	81 e0       	ldi	r24, 0x01	; 1
     732:	8e 0f       	add	r24, r30
     734:	80 93 5a 01 	sts	0x015A, r24	; 0x80015a <twi_rxBufferIndex>
     738:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
     73c:	f0 e0       	ldi	r31, 0x00	; 0
     73e:	e5 5a       	subi	r30, 0xA5	; 165
     740:	fe 4f       	sbci	r31, 0xFE	; 254
     742:	80 83       	st	Z, r24
     744:	bd cf       	rjmp	.-134    	; 0x6c0 <__vector_24+0x114>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // ack future responses and leave slave receiver state
      twi_releaseBus();
     746:	0e 94 d0 02 	call	0x5a0	; 0x5a0 <twi_releaseBus>
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     74a:	80 91 5a 01 	lds	r24, 0x015A	; 0x80015a <twi_rxBufferIndex>
     74e:	80 32       	cpi	r24, 0x20	; 32
     750:	30 f4       	brcc	.+12     	; 0x75e <__vector_24+0x1b2>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
     752:	e0 91 5a 01 	lds	r30, 0x015A	; 0x80015a <twi_rxBufferIndex>
     756:	f0 e0       	ldi	r31, 0x00	; 0
     758:	e5 5a       	subi	r30, 0xA5	; 165
     75a:	fe 4f       	sbci	r31, 0xFE	; 254
     75c:	10 82       	st	Z, r1
      }
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
     75e:	60 91 5a 01 	lds	r22, 0x015A	; 0x80015a <twi_rxBufferIndex>
     762:	70 e0       	ldi	r23, 0x00	; 0
     764:	e0 91 bf 01 	lds	r30, 0x01BF	; 0x8001bf <twi_onSlaveReceive>
     768:	f0 91 c0 01 	lds	r31, 0x01C0	; 0x8001c0 <twi_onSlaveReceive+0x1>
     76c:	8b e5       	ldi	r24, 0x5B	; 91
     76e:	91 e0       	ldi	r25, 0x01	; 1
     770:	09 95       	icall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
     772:	10 92 5a 01 	sts	0x015A, r1	; 0x80015a <twi_rxBufferIndex>
      break;
     776:	36 c0       	rjmp	.+108    	; 0x7e4 <__vector_24+0x238>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
     778:	84 e0       	ldi	r24, 0x04	; 4
     77a:	80 93 c6 01 	sts	0x01C6, r24	; 0x8001c6 <twi_state>
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
     77e:	10 92 7c 01 	sts	0x017C, r1	; 0x80017c <twi_txBufferIndex>
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
     782:	10 92 7b 01 	sts	0x017B, r1	; 0x80017b <twi_txBufferLength>
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
     786:	e0 91 c1 01 	lds	r30, 0x01C1	; 0x8001c1 <twi_onSlaveTransmit>
     78a:	f0 91 c2 01 	lds	r31, 0x01C2	; 0x8001c2 <twi_onSlaveTransmit+0x1>
     78e:	09 95       	icall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
     790:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <twi_txBufferLength>
     794:	81 11       	cpse	r24, r1
     796:	05 c0       	rjmp	.+10     	; 0x7a2 <__vector_24+0x1f6>
        twi_txBufferLength = 1;
     798:	81 e0       	ldi	r24, 0x01	; 1
     79a:	80 93 7b 01 	sts	0x017B, r24	; 0x80017b <twi_txBufferLength>
        twi_txBuffer[0] = 0x00;
     79e:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <twi_txBuffer>
      }
      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
     7a2:	e0 91 7c 01 	lds	r30, 0x017C	; 0x80017c <twi_txBufferIndex>
     7a6:	81 e0       	ldi	r24, 0x01	; 1
     7a8:	8e 0f       	add	r24, r30
     7aa:	80 93 7c 01 	sts	0x017C, r24	; 0x80017c <twi_txBufferIndex>
     7ae:	f0 e0       	ldi	r31, 0x00	; 0
     7b0:	e3 58       	subi	r30, 0x83	; 131
     7b2:	fe 4f       	sbci	r31, 0xFE	; 254
     7b4:	80 81       	ld	r24, Z
     7b6:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
     7ba:	90 91 7c 01 	lds	r25, 0x017C	; 0x80017c <twi_txBufferIndex>
     7be:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <twi_txBufferLength>
     7c2:	98 17       	cp	r25, r24
     7c4:	08 f4       	brcc	.+2      	; 0x7c8 <__vector_24+0x21c>
     7c6:	7c cf       	rjmp	.-264    	; 0x6c0 <__vector_24+0x114>
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     7c8:	85 e8       	ldi	r24, 0x85	; 133
     7ca:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
     7ce:	0a c0       	rjmp	.+20     	; 0x7e4 <__vector_24+0x238>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     7d0:	85 ec       	ldi	r24, 0xC5	; 197
     7d2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
    case TW_ST_DATA_NACK: // received nack, we are done 
    case TW_ST_LAST_DATA: // received ack, but we are done already!
      // ack future responses
      twi_reply(1);
      // leave slave receiver state
      twi_state = TWI_READY;
     7d6:	10 92 c6 01 	sts	0x01C6, r1	; 0x8001c6 <twi_state>
      break;
     7da:	04 c0       	rjmp	.+8      	; 0x7e4 <__vector_24+0x238>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
     7dc:	10 92 59 01 	sts	0x0159, r1	; 0x800159 <twi_error>
      twi_stop();
     7e0:	0e 94 c6 02 	call	0x58c	; 0x58c <twi_stop>
      break;
  }
}
     7e4:	ff 91       	pop	r31
     7e6:	ef 91       	pop	r30
     7e8:	bf 91       	pop	r27
     7ea:	af 91       	pop	r26
     7ec:	9f 91       	pop	r25
     7ee:	8f 91       	pop	r24
     7f0:	7f 91       	pop	r23
     7f2:	6f 91       	pop	r22
     7f4:	5f 91       	pop	r21
     7f6:	4f 91       	pop	r20
     7f8:	3f 91       	pop	r19
     7fa:	2f 91       	pop	r18
     7fc:	0f 90       	pop	r0
     7fe:	0f be       	out	0x3f, r0	; 63
     800:	0f 90       	pop	r0
     802:	1f 90       	pop	r1
     804:	18 95       	reti

00000806 <_ZN5Print17availableForWriteEv>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	08 95       	ret

0000080c <_ZN7TwoWire9availableEv>:
     80c:	80 91 fa 01 	lds	r24, 0x01FA	; 0x8001fa <_ZN7TwoWire14rxBufferLengthE>
     810:	90 e0       	ldi	r25, 0x00	; 0
     812:	20 91 fb 01 	lds	r18, 0x01FB	; 0x8001fb <_ZN7TwoWire13rxBufferIndexE>
     816:	82 1b       	sub	r24, r18
     818:	91 09       	sbc	r25, r1
     81a:	08 95       	ret

0000081c <_ZN7TwoWire4readEv>:
     81c:	90 91 fb 01 	lds	r25, 0x01FB	; 0x8001fb <_ZN7TwoWire13rxBufferIndexE>
     820:	80 91 fa 01 	lds	r24, 0x01FA	; 0x8001fa <_ZN7TwoWire14rxBufferLengthE>
     824:	98 17       	cp	r25, r24
     826:	50 f4       	brcc	.+20     	; 0x83c <_ZN7TwoWire4readEv+0x20>
     828:	e9 2f       	mov	r30, r25
     82a:	f0 e0       	ldi	r31, 0x00	; 0
     82c:	e4 50       	subi	r30, 0x04	; 4
     82e:	fe 4f       	sbci	r31, 0xFE	; 254
     830:	20 81       	ld	r18, Z
     832:	30 e0       	ldi	r19, 0x00	; 0
     834:	9f 5f       	subi	r25, 0xFF	; 255
     836:	90 93 fb 01 	sts	0x01FB, r25	; 0x8001fb <_ZN7TwoWire13rxBufferIndexE>
     83a:	02 c0       	rjmp	.+4      	; 0x840 <_ZN7TwoWire4readEv+0x24>
     83c:	2f ef       	ldi	r18, 0xFF	; 255
     83e:	3f ef       	ldi	r19, 0xFF	; 255
     840:	c9 01       	movw	r24, r18
     842:	08 95       	ret

00000844 <_ZN7TwoWire4peekEv>:
     844:	e0 91 fb 01 	lds	r30, 0x01FB	; 0x8001fb <_ZN7TwoWire13rxBufferIndexE>
     848:	80 91 fa 01 	lds	r24, 0x01FA	; 0x8001fa <_ZN7TwoWire14rxBufferLengthE>
     84c:	e8 17       	cp	r30, r24
     84e:	30 f4       	brcc	.+12     	; 0x85c <_ZN7TwoWire4peekEv+0x18>
     850:	f0 e0       	ldi	r31, 0x00	; 0
     852:	e4 50       	subi	r30, 0x04	; 4
     854:	fe 4f       	sbci	r31, 0xFE	; 254
     856:	80 81       	ld	r24, Z
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	08 95       	ret
     85c:	8f ef       	ldi	r24, 0xFF	; 255
     85e:	9f ef       	ldi	r25, 0xFF	; 255
     860:	08 95       	ret

00000862 <_ZN7TwoWire5flushEv>:
     862:	08 95       	ret

00000864 <_ZN7TwoWire16onReceiveServiceEPhi>:
     864:	ac 01       	movw	r20, r24
     866:	e0 91 d3 01 	lds	r30, 0x01D3	; 0x8001d3 <_ZN7TwoWire14user_onReceiveE>
     86a:	f0 91 d4 01 	lds	r31, 0x01D4	; 0x8001d4 <_ZN7TwoWire14user_onReceiveE+0x1>
     86e:	30 97       	sbiw	r30, 0x00	; 0
     870:	e1 f0       	breq	.+56     	; 0x8aa <_ZN7TwoWire16onReceiveServiceEPhi+0x46>
     872:	90 91 fb 01 	lds	r25, 0x01FB	; 0x8001fb <_ZN7TwoWire13rxBufferIndexE>
     876:	80 91 fa 01 	lds	r24, 0x01FA	; 0x8001fa <_ZN7TwoWire14rxBufferLengthE>
     87a:	98 17       	cp	r25, r24
     87c:	b0 f0       	brcs	.+44     	; 0x8aa <_ZN7TwoWire16onReceiveServiceEPhi+0x46>
     87e:	90 e0       	ldi	r25, 0x00	; 0
     880:	29 2f       	mov	r18, r25
     882:	30 e0       	ldi	r19, 0x00	; 0
     884:	26 17       	cp	r18, r22
     886:	37 07       	cpc	r19, r23
     888:	54 f4       	brge	.+20     	; 0x89e <_ZN7TwoWire16onReceiveServiceEPhi+0x3a>
     88a:	da 01       	movw	r26, r20
     88c:	a2 0f       	add	r26, r18
     88e:	b3 1f       	adc	r27, r19
     890:	8c 91       	ld	r24, X
     892:	d9 01       	movw	r26, r18
     894:	a4 50       	subi	r26, 0x04	; 4
     896:	be 4f       	sbci	r27, 0xFE	; 254
     898:	8c 93       	st	X, r24
     89a:	9f 5f       	subi	r25, 0xFF	; 255
     89c:	f1 cf       	rjmp	.-30     	; 0x880 <_ZN7TwoWire16onReceiveServiceEPhi+0x1c>
     89e:	10 92 fb 01 	sts	0x01FB, r1	; 0x8001fb <_ZN7TwoWire13rxBufferIndexE>
     8a2:	60 93 fa 01 	sts	0x01FA, r22	; 0x8001fa <_ZN7TwoWire14rxBufferLengthE>
     8a6:	cb 01       	movw	r24, r22
     8a8:	09 94       	ijmp
     8aa:	08 95       	ret

000008ac <_ZN7TwoWire16onRequestServiceEv>:
     8ac:	e0 91 d5 01 	lds	r30, 0x01D5	; 0x8001d5 <_ZN7TwoWire14user_onRequestE>
     8b0:	f0 91 d6 01 	lds	r31, 0x01D6	; 0x8001d6 <_ZN7TwoWire14user_onRequestE+0x1>
     8b4:	30 97       	sbiw	r30, 0x00	; 0
     8b6:	29 f0       	breq	.+10     	; 0x8c2 <_ZN7TwoWire16onRequestServiceEv+0x16>
     8b8:	10 92 d9 01 	sts	0x01D9, r1	; 0x8001d9 <_ZN7TwoWire13txBufferIndexE>
     8bc:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <_ZN7TwoWire14txBufferLengthE>
     8c0:	09 94       	ijmp
     8c2:	08 95       	ret

000008c4 <_ZN7TwoWire5writeEPKhj>:
     8c4:	cf 92       	push	r12
     8c6:	df 92       	push	r13
     8c8:	ef 92       	push	r14
     8ca:	ff 92       	push	r15
     8cc:	0f 93       	push	r16
     8ce:	1f 93       	push	r17
     8d0:	cf 93       	push	r28
     8d2:	df 93       	push	r29
     8d4:	7c 01       	movw	r14, r24
     8d6:	26 2f       	mov	r18, r22
     8d8:	97 2f       	mov	r25, r23
     8da:	8a 01       	movw	r16, r20
     8dc:	80 91 d7 01 	lds	r24, 0x01D7	; 0x8001d7 <_ZN7TwoWire12transmittingE>
     8e0:	88 23       	and	r24, r24
     8e2:	91 f0       	breq	.+36     	; 0x908 <__stack+0x9>
     8e4:	c6 2f       	mov	r28, r22
     8e6:	d7 2f       	mov	r29, r23
     8e8:	6e 01       	movw	r12, r28
     8ea:	c4 0e       	add	r12, r20
     8ec:	d5 1e       	adc	r13, r21
     8ee:	cc 15       	cp	r28, r12
     8f0:	dd 05       	cpc	r29, r13
     8f2:	71 f0       	breq	.+28     	; 0x910 <__stack+0x11>
     8f4:	69 91       	ld	r22, Y+
     8f6:	d7 01       	movw	r26, r14
     8f8:	ed 91       	ld	r30, X+
     8fa:	fc 91       	ld	r31, X
     8fc:	01 90       	ld	r0, Z+
     8fe:	f0 81       	ld	r31, Z
     900:	e0 2d       	mov	r30, r0
     902:	c7 01       	movw	r24, r14
     904:	09 95       	icall
     906:	f3 cf       	rjmp	.-26     	; 0x8ee <_ZN7TwoWire5writeEPKhj+0x2a>
     908:	64 2f       	mov	r22, r20
     90a:	82 2f       	mov	r24, r18
     90c:	0e 94 94 02 	call	0x528	; 0x528 <twi_transmit>
     910:	c8 01       	movw	r24, r16
     912:	df 91       	pop	r29
     914:	cf 91       	pop	r28
     916:	1f 91       	pop	r17
     918:	0f 91       	pop	r16
     91a:	ff 90       	pop	r15
     91c:	ef 90       	pop	r14
     91e:	df 90       	pop	r13
     920:	cf 90       	pop	r12
     922:	08 95       	ret

00000924 <_ZN7TwoWire5writeEh>:
     924:	cf 93       	push	r28
     926:	df 93       	push	r29
     928:	1f 92       	push	r1
     92a:	cd b7       	in	r28, 0x3d	; 61
     92c:	de b7       	in	r29, 0x3e	; 62
     92e:	69 83       	std	Y+1, r22	; 0x01
     930:	20 91 d7 01 	lds	r18, 0x01D7	; 0x8001d7 <_ZN7TwoWire12transmittingE>
     934:	22 23       	and	r18, r18
     936:	d1 f0       	breq	.+52     	; 0x96c <_ZN7TwoWire5writeEh+0x48>
     938:	20 91 d8 01 	lds	r18, 0x01D8	; 0x8001d8 <_ZN7TwoWire14txBufferLengthE>
     93c:	20 32       	cpi	r18, 0x20	; 32
     93e:	40 f0       	brcs	.+16     	; 0x950 <_ZN7TwoWire5writeEh+0x2c>
     940:	21 e0       	ldi	r18, 0x01	; 1
     942:	30 e0       	ldi	r19, 0x00	; 0
     944:	fc 01       	movw	r30, r24
     946:	33 83       	std	Z+3, r19	; 0x03
     948:	22 83       	std	Z+2, r18	; 0x02
     94a:	80 e0       	ldi	r24, 0x00	; 0
     94c:	90 e0       	ldi	r25, 0x00	; 0
     94e:	15 c0       	rjmp	.+42     	; 0x97a <_ZN7TwoWire5writeEh+0x56>
     950:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <_ZN7TwoWire13txBufferIndexE>
     954:	e8 2f       	mov	r30, r24
     956:	f0 e0       	ldi	r31, 0x00	; 0
     958:	e6 52       	subi	r30, 0x26	; 38
     95a:	fe 4f       	sbci	r31, 0xFE	; 254
     95c:	99 81       	ldd	r25, Y+1	; 0x01
     95e:	90 83       	st	Z, r25
     960:	8f 5f       	subi	r24, 0xFF	; 255
     962:	80 93 d9 01 	sts	0x01D9, r24	; 0x8001d9 <_ZN7TwoWire13txBufferIndexE>
     966:	80 93 d8 01 	sts	0x01D8, r24	; 0x8001d8 <_ZN7TwoWire14txBufferLengthE>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <_ZN7TwoWire5writeEh+0x52>
     96c:	61 e0       	ldi	r22, 0x01	; 1
     96e:	ce 01       	movw	r24, r28
     970:	01 96       	adiw	r24, 0x01	; 1
     972:	0e 94 94 02 	call	0x528	; 0x528 <twi_transmit>
     976:	81 e0       	ldi	r24, 0x01	; 1
     978:	90 e0       	ldi	r25, 0x00	; 0
     97a:	0f 90       	pop	r0
     97c:	df 91       	pop	r29
     97e:	cf 91       	pop	r28
     980:	08 95       	ret

00000982 <_ZN7TwoWireC1Ev>:
     982:	fc 01       	movw	r30, r24
     984:	13 82       	std	Z+3, r1	; 0x03
     986:	12 82       	std	Z+2, r1	; 0x02
     988:	88 ee       	ldi	r24, 0xE8	; 232
     98a:	93 e0       	ldi	r25, 0x03	; 3
     98c:	a0 e0       	ldi	r26, 0x00	; 0
     98e:	b0 e0       	ldi	r27, 0x00	; 0
     990:	84 83       	std	Z+4, r24	; 0x04
     992:	95 83       	std	Z+5, r25	; 0x05
     994:	a6 83       	std	Z+6, r26	; 0x06
     996:	b7 83       	std	Z+7, r27	; 0x07
     998:	8f e1       	ldi	r24, 0x1F	; 31
     99a:	91 e0       	ldi	r25, 0x01	; 1
     99c:	91 83       	std	Z+1, r25	; 0x01
     99e:	80 83       	st	Z, r24
     9a0:	08 95       	ret

000009a2 <_ZN7TwoWire5beginEv>:
     9a2:	10 92 fb 01 	sts	0x01FB, r1	; 0x8001fb <_ZN7TwoWire13rxBufferIndexE>
     9a6:	10 92 fa 01 	sts	0x01FA, r1	; 0x8001fa <_ZN7TwoWire14rxBufferLengthE>
     9aa:	10 92 d9 01 	sts	0x01D9, r1	; 0x8001d9 <_ZN7TwoWire13txBufferIndexE>
     9ae:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <_ZN7TwoWire14txBufferLengthE>
     9b2:	0c 94 72 02 	jmp	0x4e4	; 0x4e4 <twi_init>

000009b6 <_ZN7TwoWire5beginEh>:
     9b6:	cf 93       	push	r28
     9b8:	df 93       	push	r29
     9ba:	ec 01       	movw	r28, r24
     9bc:	86 2f       	mov	r24, r22
     9be:	0e 94 90 02 	call	0x520	; 0x520 <twi_setAddress>
     9c2:	86 e5       	ldi	r24, 0x56	; 86
     9c4:	94 e0       	ldi	r25, 0x04	; 4
     9c6:	0e 94 c1 02 	call	0x582	; 0x582 <twi_attachSlaveTxEvent>
     9ca:	82 e3       	ldi	r24, 0x32	; 50
     9cc:	94 e0       	ldi	r25, 0x04	; 4
     9ce:	0e 94 bc 02 	call	0x578	; 0x578 <twi_attachSlaveRxEvent>
     9d2:	ce 01       	movw	r24, r28
     9d4:	df 91       	pop	r29
     9d6:	cf 91       	pop	r28
     9d8:	0c 94 d1 04 	jmp	0x9a2	; 0x9a2 <_ZN7TwoWire5beginEv>

000009dc <_ZN7TwoWire5beginEi>:
     9dc:	0c 94 db 04 	jmp	0x9b6	; 0x9b6 <_ZN7TwoWire5beginEh>

000009e0 <_ZN7TwoWire9onReceiveEPFviE>:
}

// sets function called on slave write
void TwoWire::onReceive( void (*function)(int) )
{
  user_onReceive = function;
     9e0:	70 93 d4 01 	sts	0x01D4, r23	; 0x8001d4 <_ZN7TwoWire14user_onReceiveE+0x1>
     9e4:	60 93 d3 01 	sts	0x01D3, r22	; 0x8001d3 <_ZN7TwoWire14user_onReceiveE>
     9e8:	08 95       	ret

000009ea <_ZN7TwoWire9onRequestEPFvvE>:
}

// sets function called on slave read
void TwoWire::onRequest( void (*function)(void) )
{
  user_onRequest = function;
     9ea:	70 93 d6 01 	sts	0x01D6, r23	; 0x8001d6 <_ZN7TwoWire14user_onRequestE+0x1>
     9ee:	60 93 d5 01 	sts	0x01D5, r22	; 0x8001d5 <_ZN7TwoWire14user_onRequestE>
     9f2:	08 95       	ret

000009f4 <_GLOBAL__sub_I__ZN7TwoWire8rxBufferE>:
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
     9f4:	87 ec       	ldi	r24, 0xC7	; 199
     9f6:	91 e0       	ldi	r25, 0x01	; 1
     9f8:	0c 94 c1 04 	jmp	0x982	; 0x982 <_ZN7TwoWireC1Ev>

000009fc <_ZL7nothingv>:
{
	_intFunc = userFunc;
}

// default destructor
Timer1::~Timer1()
     9fc:	08 95       	ret

000009fe <__vector_11>:
{
} //~Timer1

ISR (TIMER1_COMPA_vect)
{
     9fe:	1f 92       	push	r1
     a00:	0f 92       	push	r0
     a02:	0f b6       	in	r0, 0x3f	; 63
     a04:	0f 92       	push	r0
     a06:	11 24       	eor	r1, r1
     a08:	2f 93       	push	r18
     a0a:	3f 93       	push	r19
     a0c:	4f 93       	push	r20
     a0e:	5f 93       	push	r21
     a10:	6f 93       	push	r22
     a12:	7f 93       	push	r23
     a14:	8f 93       	push	r24
     a16:	9f 93       	push	r25
     a18:	af 93       	push	r26
     a1a:	bf 93       	push	r27
     a1c:	ef 93       	push	r30
     a1e:	ff 93       	push	r31
	_intFunc();
     a20:	e0 91 0c 01 	lds	r30, 0x010C	; 0x80010c <_ZL8_intFunc>
     a24:	f0 91 0d 01 	lds	r31, 0x010D	; 0x80010d <_ZL8_intFunc+0x1>
     a28:	09 95       	icall
     a2a:	ff 91       	pop	r31
     a2c:	ef 91       	pop	r30
     a2e:	bf 91       	pop	r27
     a30:	af 91       	pop	r26
     a32:	9f 91       	pop	r25
     a34:	8f 91       	pop	r24
     a36:	7f 91       	pop	r23
     a38:	6f 91       	pop	r22
     a3a:	5f 91       	pop	r21
     a3c:	4f 91       	pop	r20
     a3e:	3f 91       	pop	r19
     a40:	2f 91       	pop	r18
     a42:	0f 90       	pop	r0
     a44:	0f be       	out	0x3f, r0	; 63
     a46:	0f 90       	pop	r0
     a48:	1f 90       	pop	r1
     a4a:	18 95       	reti

00000a4c <_ZN14HardwareSerial9availableEv>:
  // clear any received data
  _rx_buffer_head = _rx_buffer_tail;
}

int HardwareSerial::available(void)
{
     a4c:	fc 01       	movw	r30, r24
  return ((unsigned int)(SERIAL_RX_BUFFER_SIZE + _rx_buffer_head - _rx_buffer_tail)) % SERIAL_RX_BUFFER_SIZE;
     a4e:	91 8d       	ldd	r25, Z+25	; 0x19
     a50:	22 8d       	ldd	r18, Z+26	; 0x1a
     a52:	89 2f       	mov	r24, r25
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	80 5c       	subi	r24, 0xC0	; 192
     a58:	9f 4f       	sbci	r25, 0xFF	; 255
     a5a:	82 1b       	sub	r24, r18
     a5c:	91 09       	sbc	r25, r1
}
     a5e:	8f 73       	andi	r24, 0x3F	; 63
     a60:	99 27       	eor	r25, r25
     a62:	08 95       	ret

00000a64 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
     a64:	fc 01       	movw	r30, r24
  if (_rx_buffer_head == _rx_buffer_tail) {
     a66:	91 8d       	ldd	r25, Z+25	; 0x19
     a68:	82 8d       	ldd	r24, Z+26	; 0x1a
     a6a:	98 17       	cp	r25, r24
     a6c:	31 f0       	breq	.+12     	; 0xa7a <_ZN14HardwareSerial4peekEv+0x16>
    return -1;
  } else {
    return _rx_buffer[_rx_buffer_tail];
     a6e:	82 8d       	ldd	r24, Z+26	; 0x1a
     a70:	e8 0f       	add	r30, r24
     a72:	f1 1d       	adc	r31, r1
     a74:	85 8d       	ldd	r24, Z+29	; 0x1d
     a76:	90 e0       	ldi	r25, 0x00	; 0
     a78:	08 95       	ret
}

int HardwareSerial::peek(void)
{
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     a7a:	8f ef       	ldi	r24, 0xFF	; 255
     a7c:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    return _rx_buffer[_rx_buffer_tail];
  }
}
     a7e:	08 95       	ret

00000a80 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
     a80:	fc 01       	movw	r30, r24
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
     a82:	91 8d       	ldd	r25, Z+25	; 0x19
     a84:	82 8d       	ldd	r24, Z+26	; 0x1a
     a86:	98 17       	cp	r25, r24
     a88:	61 f0       	breq	.+24     	; 0xaa2 <_ZN14HardwareSerial4readEv+0x22>
    return -1;
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
     a8a:	82 8d       	ldd	r24, Z+26	; 0x1a
     a8c:	df 01       	movw	r26, r30
     a8e:	a8 0f       	add	r26, r24
     a90:	b1 1d       	adc	r27, r1
     a92:	5d 96       	adiw	r26, 0x1d	; 29
     a94:	8c 91       	ld	r24, X
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
     a96:	92 8d       	ldd	r25, Z+26	; 0x1a
     a98:	9f 5f       	subi	r25, 0xFF	; 255
     a9a:	9f 73       	andi	r25, 0x3F	; 63
     a9c:	92 8f       	std	Z+26, r25	; 0x1a
    return c;
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	08 95       	ret

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer_head == _rx_buffer_tail) {
    return -1;
     aa2:	8f ef       	ldi	r24, 0xFF	; 255
     aa4:	9f ef       	ldi	r25, 0xFF	; 255
  } else {
    unsigned char c = _rx_buffer[_rx_buffer_tail];
    _rx_buffer_tail = (rx_buffer_index_t)(_rx_buffer_tail + 1) % SERIAL_RX_BUFFER_SIZE;
    return c;
  }
}
     aa6:	08 95       	ret

00000aa8 <_ZN14HardwareSerial17availableForWriteEv>:
{
#if (SERIAL_TX_BUFFER_SIZE>256)
  uint8_t oldSREG = SREG;
  cli();
#endif
  tx_buffer_index_t head = _tx_buffer_head;
     aa8:	fc 01       	movw	r30, r24
     aaa:	53 8d       	ldd	r21, Z+27	; 0x1b
  tx_buffer_index_t tail = _tx_buffer_tail;
     aac:	44 8d       	ldd	r20, Z+28	; 0x1c
     aae:	25 2f       	mov	r18, r21
     ab0:	30 e0       	ldi	r19, 0x00	; 0
     ab2:	84 2f       	mov	r24, r20
     ab4:	90 e0       	ldi	r25, 0x00	; 0
#if (SERIAL_TX_BUFFER_SIZE>256)
  SREG = oldSREG;
#endif
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
     ab6:	82 1b       	sub	r24, r18
     ab8:	93 0b       	sbc	r25, r19
     aba:	54 17       	cp	r21, r20
     abc:	10 f0       	brcs	.+4      	; 0xac2 <_ZN14HardwareSerial17availableForWriteEv+0x1a>
     abe:	cf 96       	adiw	r24, 0x3f	; 63
     ac0:	08 95       	ret
  return tail - head - 1;
     ac2:	01 97       	sbiw	r24, 0x01	; 1
}
     ac4:	08 95       	ret

00000ac6 <_Z14serialEventRunv>:
#endif

void serialEventRun(void)
{
#if defined(HAVE_HWSERIAL0)
  if (Serial0_available && serialEvent && Serial0_available()) serialEvent();
     ac6:	88 eb       	ldi	r24, 0xB8	; 184
     ac8:	96 e0       	ldi	r25, 0x06	; 6
     aca:	89 2b       	or	r24, r25
     acc:	49 f0       	breq	.+18     	; 0xae0 <_Z14serialEventRunv+0x1a>
     ace:	80 e0       	ldi	r24, 0x00	; 0
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	89 2b       	or	r24, r25
     ad4:	29 f0       	breq	.+10     	; 0xae0 <_Z14serialEventRunv+0x1a>
     ad6:	0e 94 b8 06 	call	0xd70	; 0xd70 <_Z17Serial0_availablev>
     ada:	81 11       	cpse	r24, r1
     adc:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
     ae0:	08 95       	ret

00000ae2 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>:
}

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_tx_udr_empty_irq(void)
{
     ae2:	fc 01       	movw	r30, r24
  // If interrupts are enabled, there must be more data in the output
  // buffer. Send the next byte
  unsigned char c = _tx_buffer[_tx_buffer_tail];
     ae4:	84 8d       	ldd	r24, Z+28	; 0x1c
     ae6:	df 01       	movw	r26, r30
     ae8:	a8 0f       	add	r26, r24
     aea:	b1 1d       	adc	r27, r1
     aec:	a3 5a       	subi	r26, 0xA3	; 163
     aee:	bf 4f       	sbci	r27, 0xFF	; 255
     af0:	2c 91       	ld	r18, X
  _tx_buffer_tail = (_tx_buffer_tail + 1) % SERIAL_TX_BUFFER_SIZE;
     af2:	84 8d       	ldd	r24, Z+28	; 0x1c
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	01 96       	adiw	r24, 0x01	; 1
     af8:	8f 73       	andi	r24, 0x3F	; 63
     afa:	99 27       	eor	r25, r25
     afc:	84 8f       	std	Z+28, r24	; 0x1c

  *_udr = c;
     afe:	a6 89       	ldd	r26, Z+22	; 0x16
     b00:	b7 89       	ldd	r27, Z+23	; 0x17
     b02:	2c 93       	st	X, r18

  // clear the TXC bit -- "can be cleared by writing a one to its bit
  // location". This makes sure flush() won't return until the bytes
  // actually got written
  sbi(*_ucsra, TXC0);
     b04:	a0 89       	ldd	r26, Z+16	; 0x10
     b06:	b1 89       	ldd	r27, Z+17	; 0x11
     b08:	8c 91       	ld	r24, X
     b0a:	80 64       	ori	r24, 0x40	; 64
     b0c:	8c 93       	st	X, r24

  if (_tx_buffer_head == _tx_buffer_tail) {
     b0e:	93 8d       	ldd	r25, Z+27	; 0x1b
     b10:	84 8d       	ldd	r24, Z+28	; 0x1c
     b12:	98 13       	cpse	r25, r24
     b14:	06 c0       	rjmp	.+12     	; 0xb22 <_ZN14HardwareSerial17_tx_udr_empty_irqEv+0x40>
    // Buffer empty, so disable interrupts
    cbi(*_ucsrb, UDRIE0);
     b16:	02 88       	ldd	r0, Z+18	; 0x12
     b18:	f3 89       	ldd	r31, Z+19	; 0x13
     b1a:	e0 2d       	mov	r30, r0
     b1c:	80 81       	ld	r24, Z
     b1e:	8f 7d       	andi	r24, 0xDF	; 223
     b20:	80 83       	st	Z, r24
     b22:	08 95       	ret

00000b24 <_ZN14HardwareSerial5flushEv>:
  if (head >= tail) return SERIAL_TX_BUFFER_SIZE - 1 - head + tail;
  return tail - head - 1;
}

void HardwareSerial::flush()
{
     b24:	cf 93       	push	r28
     b26:	df 93       	push	r29
     b28:	ec 01       	movw	r28, r24
  // If we have never written a byte, no need to flush. This special
  // case is needed since there is no way to force the TXC (transmit
  // complete) bit to 1 during initialization
  if (!_written)
     b2a:	88 8d       	ldd	r24, Y+24	; 0x18
     b2c:	88 23       	and	r24, r24
     b2e:	c9 f0       	breq	.+50     	; 0xb62 <_ZN14HardwareSerial5flushEv+0x3e>
    return;

  while (bit_is_set(*_ucsrb, UDRIE0) || bit_is_clear(*_ucsra, TXC0)) {
     b30:	ea 89       	ldd	r30, Y+18	; 0x12
     b32:	fb 89       	ldd	r31, Y+19	; 0x13
     b34:	80 81       	ld	r24, Z
     b36:	85 fd       	sbrc	r24, 5
     b38:	05 c0       	rjmp	.+10     	; 0xb44 <_ZN14HardwareSerial5flushEv+0x20>
     b3a:	a8 89       	ldd	r26, Y+16	; 0x10
     b3c:	b9 89       	ldd	r27, Y+17	; 0x11
     b3e:	8c 91       	ld	r24, X
     b40:	86 fd       	sbrc	r24, 6
     b42:	0f c0       	rjmp	.+30     	; 0xb62 <_ZN14HardwareSerial5flushEv+0x3e>
    if (bit_is_clear(SREG, SREG_I) && bit_is_set(*_ucsrb, UDRIE0))
     b44:	0f b6       	in	r0, 0x3f	; 63
     b46:	07 fc       	sbrc	r0, 7
     b48:	f5 cf       	rjmp	.-22     	; 0xb34 <_ZN14HardwareSerial5flushEv+0x10>
     b4a:	80 81       	ld	r24, Z
     b4c:	85 ff       	sbrs	r24, 5
     b4e:	f2 cf       	rjmp	.-28     	; 0xb34 <_ZN14HardwareSerial5flushEv+0x10>
	// Interrupts are globally disabled, but the DR empty
	// interrupt should be enabled, so poll the DR empty flag to
	// prevent deadlock
	if (bit_is_set(*_ucsra, UDRE0))
     b50:	a8 89       	ldd	r26, Y+16	; 0x10
     b52:	b9 89       	ldd	r27, Y+17	; 0x11
     b54:	8c 91       	ld	r24, X
     b56:	85 ff       	sbrs	r24, 5
     b58:	ed cf       	rjmp	.-38     	; 0xb34 <_ZN14HardwareSerial5flushEv+0x10>
	  _tx_udr_empty_irq();
     b5a:	ce 01       	movw	r24, r28
     b5c:	0e 94 71 05 	call	0xae2	; 0xae2 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     b60:	e7 cf       	rjmp	.-50     	; 0xb30 <_ZN14HardwareSerial5flushEv+0xc>
  }
  // If we get here, nothing is queued anymore (DRIE is disabled) and
  // the hardware finished tranmission (TXC is set).
}
     b62:	df 91       	pop	r29
     b64:	cf 91       	pop	r28
     b66:	08 95       	ret

00000b68 <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
{
     b68:	ef 92       	push	r14
     b6a:	ff 92       	push	r15
     b6c:	0f 93       	push	r16
     b6e:	1f 93       	push	r17
     b70:	cf 93       	push	r28
     b72:	df 93       	push	r29
     b74:	ec 01       	movw	r28, r24
  _written = true;
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	88 8f       	std	Y+24, r24	; 0x18
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
     b7a:	9b 8d       	ldd	r25, Y+27	; 0x1b
     b7c:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b7e:	98 13       	cpse	r25, r24
     b80:	05 c0       	rjmp	.+10     	; 0xb8c <_ZN14HardwareSerial5writeEh+0x24>
     b82:	e8 89       	ldd	r30, Y+16	; 0x10
     b84:	f9 89       	ldd	r31, Y+17	; 0x11
     b86:	80 81       	ld	r24, Z
     b88:	85 fd       	sbrc	r24, 5
     b8a:	24 c0       	rjmp	.+72     	; 0xbd4 <_ZN14HardwareSerial5writeEh+0x6c>
     b8c:	f6 2e       	mov	r15, r22
    *_udr = c;
    sbi(*_ucsra, TXC0);
    return 1;
  }
  tx_buffer_index_t i = (_tx_buffer_head + 1) % SERIAL_TX_BUFFER_SIZE;
     b8e:	0b 8d       	ldd	r16, Y+27	; 0x1b
     b90:	10 e0       	ldi	r17, 0x00	; 0
     b92:	0f 5f       	subi	r16, 0xFF	; 255
     b94:	1f 4f       	sbci	r17, 0xFF	; 255
     b96:	0f 73       	andi	r16, 0x3F	; 63
     b98:	11 27       	eor	r17, r17
     b9a:	e0 2e       	mov	r14, r16
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  while (i == _tx_buffer_tail) {
     b9c:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b9e:	e8 12       	cpse	r14, r24
     ba0:	0c c0       	rjmp	.+24     	; 0xbba <_ZN14HardwareSerial5writeEh+0x52>
    if (bit_is_clear(SREG, SREG_I)) {
     ba2:	0f b6       	in	r0, 0x3f	; 63
     ba4:	07 fc       	sbrc	r0, 7
     ba6:	fa cf       	rjmp	.-12     	; 0xb9c <_ZN14HardwareSerial5writeEh+0x34>
      // Interrupts are disabled, so we'll have to poll the data
      // register empty flag ourselves. If it is set, pretend an
      // interrupt has happened and call the handler to free up
      // space for us.
      if(bit_is_set(*_ucsra, UDRE0))
     ba8:	e8 89       	ldd	r30, Y+16	; 0x10
     baa:	f9 89       	ldd	r31, Y+17	; 0x11
     bac:	80 81       	ld	r24, Z
     bae:	85 ff       	sbrs	r24, 5
     bb0:	f5 cf       	rjmp	.-22     	; 0xb9c <_ZN14HardwareSerial5writeEh+0x34>
	_tx_udr_empty_irq();
     bb2:	ce 01       	movw	r24, r28
     bb4:	0e 94 71 05 	call	0xae2	; 0xae2 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
     bb8:	f1 cf       	rjmp	.-30     	; 0xb9c <_ZN14HardwareSerial5writeEh+0x34>
    } else {
      // nop, the interrupt handler will free up space for us
    }
  }

  _tx_buffer[_tx_buffer_head] = c;
     bba:	8b 8d       	ldd	r24, Y+27	; 0x1b
     bbc:	fe 01       	movw	r30, r28
     bbe:	e8 0f       	add	r30, r24
     bc0:	f1 1d       	adc	r31, r1
     bc2:	e3 5a       	subi	r30, 0xA3	; 163
     bc4:	ff 4f       	sbci	r31, 0xFF	; 255
     bc6:	f0 82       	st	Z, r15
  _tx_buffer_head = i;
     bc8:	0b 8f       	std	Y+27, r16	; 0x1b
	
  sbi(*_ucsrb, UDRIE0);
     bca:	ea 89       	ldd	r30, Y+18	; 0x12
     bcc:	fb 89       	ldd	r31, Y+19	; 0x13
     bce:	80 81       	ld	r24, Z
     bd0:	80 62       	ori	r24, 0x20	; 32
     bd2:	07 c0       	rjmp	.+14     	; 0xbe2 <_ZN14HardwareSerial5writeEh+0x7a>
  // If the buffer and the data register is empty, just write the byte
  // to the data register and be done. This shortcut helps
  // significantly improve the effective datarate at high (>
  // 500kbit/s) bitrates, where interrupt overhead becomes a slowdown.
  if (_tx_buffer_head == _tx_buffer_tail && bit_is_set(*_ucsra, UDRE0)) {
    *_udr = c;
     bd4:	ee 89       	ldd	r30, Y+22	; 0x16
     bd6:	ff 89       	ldd	r31, Y+23	; 0x17
     bd8:	60 83       	st	Z, r22
    sbi(*_ucsra, TXC0);
     bda:	e8 89       	ldd	r30, Y+16	; 0x10
     bdc:	f9 89       	ldd	r31, Y+17	; 0x11
     bde:	80 81       	ld	r24, Z
     be0:	80 64       	ori	r24, 0x40	; 64
     be2:	80 83       	st	Z, r24
  _tx_buffer_head = i;
	
  sbi(*_ucsrb, UDRIE0);
  
  return 1;
}
     be4:	81 e0       	ldi	r24, 0x01	; 1
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	df 91       	pop	r29
     bea:	cf 91       	pop	r28
     bec:	1f 91       	pop	r17
     bee:	0f 91       	pop	r16
     bf0:	ff 90       	pop	r15
     bf2:	ef 90       	pop	r14
     bf4:	08 95       	ret

00000bf6 <_ZN14HardwareSerial5beginEmh>:
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
     bf6:	cf 92       	push	r12
     bf8:	df 92       	push	r13
     bfa:	ef 92       	push	r14
     bfc:	ff 92       	push	r15
     bfe:	1f 93       	push	r17
     c00:	cf 93       	push	r28
     c02:	df 93       	push	r29
     c04:	ec 01       	movw	r28, r24
     c06:	6a 01       	movw	r12, r20
     c08:	7b 01       	movw	r14, r22
     c0a:	12 2f       	mov	r17, r18
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
  *_ucsra = 1 << U2X0;
     c0c:	e8 89       	ldd	r30, Y+16	; 0x10
     c0e:	f9 89       	ldd	r31, Y+17	; 0x11
     c10:	82 e0       	ldi	r24, 0x02	; 2
     c12:	80 83       	st	Z, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     c14:	41 15       	cp	r20, r1
     c16:	51 4e       	sbci	r21, 0xE1	; 225
     c18:	61 05       	cpc	r22, r1
     c1a:	71 05       	cpc	r23, r1
     c1c:	b1 f0       	breq	.+44     	; 0xc4a <_ZN14HardwareSerial5beginEmh+0x54>
// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud, byte config)
{
  // Try u2x mode first
  uint16_t baud_setting = (F_CPU / 4 / baud - 1) / 2;
     c1e:	60 e0       	ldi	r22, 0x00	; 0
     c20:	79 e0       	ldi	r23, 0x09	; 9
     c22:	8d e3       	ldi	r24, 0x3D	; 61
     c24:	90 e0       	ldi	r25, 0x00	; 0
     c26:	a7 01       	movw	r20, r14
     c28:	96 01       	movw	r18, r12
     c2a:	0e 94 ac 09 	call	0x1358	; 0x1358 <__udivmodsi4>
     c2e:	da 01       	movw	r26, r20
     c30:	c9 01       	movw	r24, r18
     c32:	01 97       	sbiw	r24, 0x01	; 1
     c34:	a1 09       	sbc	r26, r1
     c36:	b1 09       	sbc	r27, r1
     c38:	b6 95       	lsr	r27
     c3a:	a7 95       	ror	r26
     c3c:	97 95       	ror	r25
     c3e:	87 95       	ror	r24
     c40:	ac 01       	movw	r20, r24
  // hardcoded exception for 57600 for compatibility with the bootloader
  // shipped with the Duemilanove and previous boards and the firmware
  // on the 8U2 on the Uno and Mega 2560. Also, The baud_setting cannot
  // be > 4095, so switch back to non-u2x mode if the baud rate is too
  // low.
  if (((F_CPU == 16000000UL) && (baud == 57600)) || (baud_setting >4095))
     c42:	41 15       	cp	r20, r1
     c44:	80 e1       	ldi	r24, 0x10	; 16
     c46:	58 07       	cpc	r21, r24
     c48:	a8 f0       	brcs	.+42     	; 0xc74 <_ZN14HardwareSerial5beginEmh+0x7e>
  {
    *_ucsra = 0;
     c4a:	e8 89       	ldd	r30, Y+16	; 0x10
     c4c:	f9 89       	ldd	r31, Y+17	; 0x11
     c4e:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
     c50:	60 e8       	ldi	r22, 0x80	; 128
     c52:	74 e8       	ldi	r23, 0x84	; 132
     c54:	8e e1       	ldi	r24, 0x1E	; 30
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a7 01       	movw	r20, r14
     c5a:	96 01       	movw	r18, r12
     c5c:	0e 94 ac 09 	call	0x1358	; 0x1358 <__udivmodsi4>
     c60:	ba 01       	movw	r22, r20
     c62:	a9 01       	movw	r20, r18
     c64:	41 50       	subi	r20, 0x01	; 1
     c66:	51 09       	sbc	r21, r1
     c68:	61 09       	sbc	r22, r1
     c6a:	71 09       	sbc	r23, r1
     c6c:	76 95       	lsr	r23
     c6e:	67 95       	ror	r22
     c70:	57 95       	ror	r21
     c72:	47 95       	ror	r20
  }

  // assign the baud_setting, a.k.a. ubrr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
     c74:	ec 85       	ldd	r30, Y+12	; 0x0c
     c76:	fd 85       	ldd	r31, Y+13	; 0x0d
     c78:	50 83       	st	Z, r21
  *_ubrrl = baud_setting;
     c7a:	ee 85       	ldd	r30, Y+14	; 0x0e
     c7c:	ff 85       	ldd	r31, Y+15	; 0x0f
     c7e:	40 83       	st	Z, r20

  _written = false;
     c80:	18 8e       	std	Y+24, r1	; 0x18

  //set the data bits, parity, and stop bits
#if defined(__AVR_ATmega8__)
  config |= 0x80; // select UCSRC register (shared with UBRRH)
#endif
  *_ucsrc = config;
     c82:	ec 89       	ldd	r30, Y+20	; 0x14
     c84:	fd 89       	ldd	r31, Y+21	; 0x15
     c86:	10 83       	st	Z, r17
  
  sbi(*_ucsrb, RXEN0);
     c88:	ea 89       	ldd	r30, Y+18	; 0x12
     c8a:	fb 89       	ldd	r31, Y+19	; 0x13
     c8c:	80 81       	ld	r24, Z
     c8e:	80 61       	ori	r24, 0x10	; 16
     c90:	80 83       	st	Z, r24
  sbi(*_ucsrb, TXEN0);
     c92:	ea 89       	ldd	r30, Y+18	; 0x12
     c94:	fb 89       	ldd	r31, Y+19	; 0x13
     c96:	80 81       	ld	r24, Z
     c98:	88 60       	ori	r24, 0x08	; 8
     c9a:	80 83       	st	Z, r24
  sbi(*_ucsrb, RXCIE0);
     c9c:	ea 89       	ldd	r30, Y+18	; 0x12
     c9e:	fb 89       	ldd	r31, Y+19	; 0x13
     ca0:	80 81       	ld	r24, Z
     ca2:	80 68       	ori	r24, 0x80	; 128
     ca4:	80 83       	st	Z, r24
  cbi(*_ucsrb, UDRIE0);
     ca6:	ea 89       	ldd	r30, Y+18	; 0x12
     ca8:	fb 89       	ldd	r31, Y+19	; 0x13
     caa:	80 81       	ld	r24, Z
     cac:	8f 7d       	andi	r24, 0xDF	; 223
     cae:	80 83       	st	Z, r24
}
     cb0:	df 91       	pop	r29
     cb2:	cf 91       	pop	r28
     cb4:	1f 91       	pop	r17
     cb6:	ff 90       	pop	r15
     cb8:	ef 90       	pop	r14
     cba:	df 90       	pop	r13
     cbc:	cf 90       	pop	r12
     cbe:	08 95       	ret

00000cc0 <__vector_18>:
#elif defined(USART_RXC_vect)
  ISR(USART_RXC_vect) // ATmega8
#else
  #error "Don't know what the Data Received vector is called for Serial"
#endif
  {
     cc0:	1f 92       	push	r1
     cc2:	0f 92       	push	r0
     cc4:	0f b6       	in	r0, 0x3f	; 63
     cc6:	0f 92       	push	r0
     cc8:	11 24       	eor	r1, r1
     cca:	2f 93       	push	r18
     ccc:	8f 93       	push	r24
     cce:	9f 93       	push	r25
     cd0:	ef 93       	push	r30
     cd2:	ff 93       	push	r31

// Actual interrupt handlers //////////////////////////////////////////////////////////////

void HardwareSerial::_rx_complete_irq(void)
{
  if (bit_is_clear(*_ucsra, UPE0)) {
     cd4:	e0 91 2c 02 	lds	r30, 0x022C	; 0x80022c <Serial+0x10>
     cd8:	f0 91 2d 02 	lds	r31, 0x022D	; 0x80022d <Serial+0x11>
     cdc:	80 81       	ld	r24, Z
     cde:	e0 91 32 02 	lds	r30, 0x0232	; 0x800232 <Serial+0x16>
     ce2:	f0 91 33 02 	lds	r31, 0x0233	; 0x800233 <Serial+0x17>
     ce6:	82 fd       	sbrc	r24, 2
     ce8:	12 c0       	rjmp	.+36     	; 0xd0e <__vector_18+0x4e>
    // No Parity error, read byte and store it in the buffer if there is
    // room
    unsigned char c = *_udr;
     cea:	90 81       	ld	r25, Z
    rx_buffer_index_t i = (unsigned int)(_rx_buffer_head + 1) % SERIAL_RX_BUFFER_SIZE;
     cec:	80 91 35 02 	lds	r24, 0x0235	; 0x800235 <Serial+0x19>
     cf0:	8f 5f       	subi	r24, 0xFF	; 255
     cf2:	8f 73       	andi	r24, 0x3F	; 63

    // if we should be storing the received character into the location
    // just before the tail (meaning that the head would advance to the
    // current location of the tail), we're about to overflow the buffer
    // and so we don't write the character or advance the head.
    if (i != _rx_buffer_tail) {
     cf4:	20 91 36 02 	lds	r18, 0x0236	; 0x800236 <Serial+0x1a>
     cf8:	82 17       	cp	r24, r18
     cfa:	51 f0       	breq	.+20     	; 0xd10 <__vector_18+0x50>
      _rx_buffer[_rx_buffer_head] = c;
     cfc:	e0 91 35 02 	lds	r30, 0x0235	; 0x800235 <Serial+0x19>
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	e4 5e       	subi	r30, 0xE4	; 228
     d04:	fd 4f       	sbci	r31, 0xFD	; 253
     d06:	95 8f       	std	Z+29, r25	; 0x1d
      _rx_buffer_head = i;
     d08:	80 93 35 02 	sts	0x0235, r24	; 0x800235 <Serial+0x19>
     d0c:	01 c0       	rjmp	.+2      	; 0xd10 <__vector_18+0x50>
    }
  } else {
    // Parity error, read byte but discard it
    *_udr;
     d0e:	80 81       	ld	r24, Z
    Serial._rx_complete_irq();
  }
     d10:	ff 91       	pop	r31
     d12:	ef 91       	pop	r30
     d14:	9f 91       	pop	r25
     d16:	8f 91       	pop	r24
     d18:	2f 91       	pop	r18
     d1a:	0f 90       	pop	r0
     d1c:	0f be       	out	0x3f, r0	; 63
     d1e:	0f 90       	pop	r0
     d20:	1f 90       	pop	r1
     d22:	18 95       	reti

00000d24 <__vector_19>:
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#else
  #error "Don't know what the Data Register Empty vector is called for Serial"
#endif
{
     d24:	1f 92       	push	r1
     d26:	0f 92       	push	r0
     d28:	0f b6       	in	r0, 0x3f	; 63
     d2a:	0f 92       	push	r0
     d2c:	11 24       	eor	r1, r1
     d2e:	2f 93       	push	r18
     d30:	3f 93       	push	r19
     d32:	4f 93       	push	r20
     d34:	5f 93       	push	r21
     d36:	6f 93       	push	r22
     d38:	7f 93       	push	r23
     d3a:	8f 93       	push	r24
     d3c:	9f 93       	push	r25
     d3e:	af 93       	push	r26
     d40:	bf 93       	push	r27
     d42:	ef 93       	push	r30
     d44:	ff 93       	push	r31
  Serial._tx_udr_empty_irq();
     d46:	8c e1       	ldi	r24, 0x1C	; 28
     d48:	92 e0       	ldi	r25, 0x02	; 2
     d4a:	0e 94 71 05 	call	0xae2	; 0xae2 <_ZN14HardwareSerial17_tx_udr_empty_irqEv>
}
     d4e:	ff 91       	pop	r31
     d50:	ef 91       	pop	r30
     d52:	bf 91       	pop	r27
     d54:	af 91       	pop	r26
     d56:	9f 91       	pop	r25
     d58:	8f 91       	pop	r24
     d5a:	7f 91       	pop	r23
     d5c:	6f 91       	pop	r22
     d5e:	5f 91       	pop	r21
     d60:	4f 91       	pop	r20
     d62:	3f 91       	pop	r19
     d64:	2f 91       	pop	r18
     d66:	0f 90       	pop	r0
     d68:	0f be       	out	0x3f, r0	; 63
     d6a:	0f 90       	pop	r0
     d6c:	1f 90       	pop	r1
     d6e:	18 95       	reti

00000d70 <_Z17Serial0_availablev>:
#endif

// Function that can be weakly referenced by serialEventRun to prevent
// pulling in this file if it's not otherwise used.
bool Serial0_available() {
  return Serial.available();
     d70:	8c e1       	ldi	r24, 0x1C	; 28
     d72:	92 e0       	ldi	r25, 0x02	; 2
     d74:	0e 94 26 05 	call	0xa4c	; 0xa4c <_ZN14HardwareSerial9availableEv>
     d78:	21 e0       	ldi	r18, 0x01	; 1
     d7a:	89 2b       	or	r24, r25
     d7c:	09 f4       	brne	.+2      	; 0xd80 <_Z17Serial0_availablev+0x10>
     d7e:	20 e0       	ldi	r18, 0x00	; 0
}
     d80:	82 2f       	mov	r24, r18
     d82:	08 95       	ret

00000d84 <_GLOBAL__sub_I___vector_18>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     d84:	ec e1       	ldi	r30, 0x1C	; 28
     d86:	f2 e0       	ldi	r31, 0x02	; 2
     d88:	13 82       	std	Z+3, r1	; 0x03
     d8a:	12 82       	std	Z+2, r1	; 0x02
  public:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;

    Stream() {_timeout=1000;}
     d8c:	88 ee       	ldi	r24, 0xE8	; 232
     d8e:	93 e0       	ldi	r25, 0x03	; 3
     d90:	a0 e0       	ldi	r26, 0x00	; 0
     d92:	b0 e0       	ldi	r27, 0x00	; 0
     d94:	84 83       	std	Z+4, r24	; 0x04
     d96:	95 83       	std	Z+5, r25	; 0x05
     d98:	a6 83       	std	Z+6, r26	; 0x06
     d9a:	b7 83       	std	Z+7, r27	; 0x07
  volatile uint8_t *ucsrc, volatile uint8_t *udr) :
    _ubrrh(ubrrh), _ubrrl(ubrrl),
    _ucsra(ucsra), _ucsrb(ucsrb), _ucsrc(ucsrc),
    _udr(udr),
    _rx_buffer_head(0), _rx_buffer_tail(0),
    _tx_buffer_head(0), _tx_buffer_tail(0)
     d9c:	81 e3       	ldi	r24, 0x31	; 49
     d9e:	91 e0       	ldi	r25, 0x01	; 1
     da0:	91 83       	std	Z+1, r25	; 0x01
     da2:	80 83       	st	Z, r24
     da4:	85 ec       	ldi	r24, 0xC5	; 197
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	95 87       	std	Z+13, r25	; 0x0d
     daa:	84 87       	std	Z+12, r24	; 0x0c
     dac:	84 ec       	ldi	r24, 0xC4	; 196
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	97 87       	std	Z+15, r25	; 0x0f
     db2:	86 87       	std	Z+14, r24	; 0x0e
     db4:	80 ec       	ldi	r24, 0xC0	; 192
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	91 8b       	std	Z+17, r25	; 0x11
     dba:	80 8b       	std	Z+16, r24	; 0x10
     dbc:	81 ec       	ldi	r24, 0xC1	; 193
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	93 8b       	std	Z+19, r25	; 0x13
     dc2:	82 8b       	std	Z+18, r24	; 0x12
     dc4:	82 ec       	ldi	r24, 0xC2	; 194
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	95 8b       	std	Z+21, r25	; 0x15
     dca:	84 8b       	std	Z+20, r24	; 0x14
     dcc:	86 ec       	ldi	r24, 0xC6	; 198
     dce:	90 e0       	ldi	r25, 0x00	; 0
     dd0:	97 8b       	std	Z+23, r25	; 0x17
     dd2:	86 8b       	std	Z+22, r24	; 0x16
     dd4:	11 8e       	std	Z+25, r1	; 0x19
     dd6:	12 8e       	std	Z+26, r1	; 0x1a
     dd8:	13 8e       	std	Z+27, r1	; 0x1b
     dda:	14 8e       	std	Z+28, r1	; 0x1c
     ddc:	08 95       	ret

00000dde <initVariant>:
// May be redefined by variant files.
void initVariant() __attribute__((weak));
void initVariant() { }

void setupUSB() __attribute__((weak));
void setupUSB() { }
     dde:	08 95       	ret

00000de0 <main>:

int main(void)
{
	init();
     de0:	0e 94 be 08 	call	0x117c	; 0x117c <init>

	initVariant();
     de4:	0e 94 ef 06 	call	0xdde	; 0xdde <initVariant>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
     de8:	0e 94 88 00 	call	0x110	; 0x110 <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
     dec:	c3 e6       	ldi	r28, 0x63	; 99
     dee:	d5 e0       	ldi	r29, 0x05	; 5
#endif
	
	setup();
    
	for (;;) {
		loop();
     df0:	0e 94 b3 00 	call	0x166	; 0x166 <loop>
		if (serialEventRun) serialEventRun();
     df4:	20 97       	sbiw	r28, 0x00	; 0
     df6:	e1 f3       	breq	.-8      	; 0xdf0 <main+0x10>
     df8:	0e 94 63 05 	call	0xac6	; 0xac6 <_Z14serialEventRunv>
     dfc:	f9 cf       	rjmp	.-14     	; 0xdf0 <main+0x10>

00000dfe <_ZN5Print5writeEPKhj>:
size_t Print::println(const Printable& x)
{
  size_t n = print(x);
  n += println();
  return n;
}
     dfe:	cf 92       	push	r12
     e00:	df 92       	push	r13
     e02:	ef 92       	push	r14
     e04:	ff 92       	push	r15
     e06:	0f 93       	push	r16
     e08:	1f 93       	push	r17
     e0a:	cf 93       	push	r28
     e0c:	df 93       	push	r29
     e0e:	6c 01       	movw	r12, r24
     e10:	7a 01       	movw	r14, r20
     e12:	8b 01       	movw	r16, r22
     e14:	c0 e0       	ldi	r28, 0x00	; 0
     e16:	d0 e0       	ldi	r29, 0x00	; 0
     e18:	ce 15       	cp	r28, r14
     e1a:	df 05       	cpc	r29, r15
     e1c:	89 f0       	breq	.+34     	; 0xe40 <_ZN5Print5writeEPKhj+0x42>
     e1e:	d8 01       	movw	r26, r16
     e20:	6d 91       	ld	r22, X+
     e22:	8d 01       	movw	r16, r26
     e24:	d6 01       	movw	r26, r12
     e26:	ed 91       	ld	r30, X+
     e28:	fc 91       	ld	r31, X
     e2a:	01 90       	ld	r0, Z+
     e2c:	f0 81       	ld	r31, Z
     e2e:	e0 2d       	mov	r30, r0
     e30:	c6 01       	movw	r24, r12
     e32:	09 95       	icall
     e34:	89 2b       	or	r24, r25
     e36:	11 f4       	brne	.+4      	; 0xe3c <_ZN5Print5writeEPKhj+0x3e>
     e38:	7e 01       	movw	r14, r28
     e3a:	02 c0       	rjmp	.+4      	; 0xe40 <_ZN5Print5writeEPKhj+0x42>
     e3c:	21 96       	adiw	r28, 0x01	; 1
     e3e:	ec cf       	rjmp	.-40     	; 0xe18 <_ZN5Print5writeEPKhj+0x1a>
     e40:	c7 01       	movw	r24, r14
     e42:	df 91       	pop	r29
     e44:	cf 91       	pop	r28
     e46:	1f 91       	pop	r17
     e48:	0f 91       	pop	r16
     e4a:	ff 90       	pop	r15
     e4c:	ef 90       	pop	r14
     e4e:	df 90       	pop	r13
     e50:	cf 90       	pop	r12
     e52:	08 95       	ret

00000e54 <_ZN5Print5writeEPKc>:
     e54:	61 15       	cp	r22, r1
     e56:	71 05       	cpc	r23, r1
     e58:	79 f0       	breq	.+30     	; 0xe78 <_ZN5Print5writeEPKc+0x24>
     e5a:	fb 01       	movw	r30, r22
     e5c:	01 90       	ld	r0, Z+
     e5e:	00 20       	and	r0, r0
     e60:	e9 f7       	brne	.-6      	; 0xe5c <_ZN5Print5writeEPKc+0x8>
     e62:	31 97       	sbiw	r30, 0x01	; 1
     e64:	af 01       	movw	r20, r30
     e66:	46 1b       	sub	r20, r22
     e68:	57 0b       	sbc	r21, r23
     e6a:	dc 01       	movw	r26, r24
     e6c:	ed 91       	ld	r30, X+
     e6e:	fc 91       	ld	r31, X
     e70:	02 80       	ldd	r0, Z+2	; 0x02
     e72:	f3 81       	ldd	r31, Z+3	; 0x03
     e74:	e0 2d       	mov	r30, r0
     e76:	09 94       	ijmp
     e78:	80 e0       	ldi	r24, 0x00	; 0
     e7a:	90 e0       	ldi	r25, 0x00	; 0
     e7c:	08 95       	ret

00000e7e <_ZN5Print5printEPKc>:
     e7e:	0c 94 2a 07 	jmp	0xe54	; 0xe54 <_ZN5Print5writeEPKc>

00000e82 <_ZN5Print5printEc>:
     e82:	dc 01       	movw	r26, r24
     e84:	ed 91       	ld	r30, X+
     e86:	fc 91       	ld	r31, X
     e88:	01 90       	ld	r0, Z+
     e8a:	f0 81       	ld	r31, Z
     e8c:	e0 2d       	mov	r30, r0
     e8e:	09 94       	ijmp

00000e90 <_ZN5Print7printlnEv>:
     e90:	6f e3       	ldi	r22, 0x3F	; 63
     e92:	71 e0       	ldi	r23, 0x01	; 1
     e94:	0c 94 2a 07 	jmp	0xe54	; 0xe54 <_ZN5Print5writeEPKc>

00000e98 <_ZN5Print11printNumberEmh>:

// Private Methods /////////////////////////////////////////////////////////////

size_t Print::printNumber(unsigned long n, uint8_t base)
{
     e98:	8f 92       	push	r8
     e9a:	9f 92       	push	r9
     e9c:	af 92       	push	r10
     e9e:	bf 92       	push	r11
     ea0:	cf 92       	push	r12
     ea2:	df 92       	push	r13
     ea4:	ef 92       	push	r14
     ea6:	ff 92       	push	r15
     ea8:	0f 93       	push	r16
     eaa:	1f 93       	push	r17
     eac:	cf 93       	push	r28
     eae:	df 93       	push	r29
     eb0:	cd b7       	in	r28, 0x3d	; 61
     eb2:	de b7       	in	r29, 0x3e	; 62
     eb4:	a1 97       	sbiw	r28, 0x21	; 33
     eb6:	0f b6       	in	r0, 0x3f	; 63
     eb8:	f8 94       	cli
     eba:	de bf       	out	0x3e, r29	; 62
     ebc:	0f be       	out	0x3f, r0	; 63
     ebe:	cd bf       	out	0x3d, r28	; 61
     ec0:	7c 01       	movw	r14, r24
     ec2:	d4 2e       	mov	r13, r20
     ec4:	c5 2e       	mov	r12, r21
     ec6:	db 01       	movw	r26, r22
  char buf[8 * sizeof(long) + 1]; // Assumes 8-bit chars plus zero byte.
  char *str = &buf[sizeof(buf) - 1];

  *str = '\0';
     ec8:	19 a2       	std	Y+33, r1	; 0x21

  // prevent crash if called with base == 1
  if (base < 2) base = 10;
     eca:	22 30       	cpi	r18, 0x02	; 2
     ecc:	08 f4       	brcc	.+2      	; 0xed0 <_ZN5Print11printNumberEmh+0x38>
     ece:	2a e0       	ldi	r18, 0x0A	; 10
     ed0:	8e 01       	movw	r16, r28
     ed2:	0f 5d       	subi	r16, 0xDF	; 223
     ed4:	1f 4f       	sbci	r17, 0xFF	; 255

  do {
    char c = n % base;
     ed6:	82 2e       	mov	r8, r18
     ed8:	91 2c       	mov	r9, r1
     eda:	a1 2c       	mov	r10, r1
     edc:	b1 2c       	mov	r11, r1
     ede:	6d 2d       	mov	r22, r13
     ee0:	7c 2d       	mov	r23, r12
     ee2:	cd 01       	movw	r24, r26
     ee4:	a5 01       	movw	r20, r10
     ee6:	94 01       	movw	r18, r8
     ee8:	0e 94 ac 09 	call	0x1358	; 0x1358 <__udivmodsi4>
    n /= base;
     eec:	d2 2e       	mov	r13, r18
     eee:	c3 2e       	mov	r12, r19
     ef0:	da 01       	movw	r26, r20

    *--str = c < 10 ? c + '0' : c + 'A' - 10;
     ef2:	01 50       	subi	r16, 0x01	; 1
     ef4:	11 09       	sbc	r17, r1
     ef6:	6a 30       	cpi	r22, 0x0A	; 10
     ef8:	71 05       	cpc	r23, r1
     efa:	81 05       	cpc	r24, r1
     efc:	91 05       	cpc	r25, r1
     efe:	10 f4       	brcc	.+4      	; 0xf04 <_ZN5Print11printNumberEmh+0x6c>
     f00:	60 5d       	subi	r22, 0xD0	; 208
     f02:	01 c0       	rjmp	.+2      	; 0xf06 <_ZN5Print11printNumberEmh+0x6e>
     f04:	69 5c       	subi	r22, 0xC9	; 201
     f06:	f8 01       	movw	r30, r16
     f08:	60 83       	st	Z, r22
  *str = '\0';

  // prevent crash if called with base == 1
  if (base < 2) base = 10;

  do {
     f0a:	23 2b       	or	r18, r19
     f0c:	24 2b       	or	r18, r20
     f0e:	25 2b       	or	r18, r21
     f10:	31 f7       	brne	.-52     	; 0xede <_ZN5Print11printNumberEmh+0x46>
    n /= base;

    *--str = c < 10 ? c + '0' : c + 'A' - 10;
  } while(n);

  return write(str);
     f12:	b8 01       	movw	r22, r16
     f14:	c7 01       	movw	r24, r14
     f16:	0e 94 2a 07 	call	0xe54	; 0xe54 <_ZN5Print5writeEPKc>
}
     f1a:	a1 96       	adiw	r28, 0x21	; 33
     f1c:	0f b6       	in	r0, 0x3f	; 63
     f1e:	f8 94       	cli
     f20:	de bf       	out	0x3e, r29	; 62
     f22:	0f be       	out	0x3f, r0	; 63
     f24:	cd bf       	out	0x3d, r28	; 61
     f26:	df 91       	pop	r29
     f28:	cf 91       	pop	r28
     f2a:	1f 91       	pop	r17
     f2c:	0f 91       	pop	r16
     f2e:	ff 90       	pop	r15
     f30:	ef 90       	pop	r14
     f32:	df 90       	pop	r13
     f34:	cf 90       	pop	r12
     f36:	bf 90       	pop	r11
     f38:	af 90       	pop	r10
     f3a:	9f 90       	pop	r9
     f3c:	8f 90       	pop	r8
     f3e:	08 95       	ret

00000f40 <_ZN5Print5printEli>:
{
  return print((unsigned long) n, base);
}

size_t Print::print(long n, int base)
{
     f40:	cf 92       	push	r12
     f42:	df 92       	push	r13
     f44:	ef 92       	push	r14
     f46:	ff 92       	push	r15
     f48:	0f 93       	push	r16
     f4a:	1f 93       	push	r17
     f4c:	cf 93       	push	r28
     f4e:	df 93       	push	r29
     f50:	ec 01       	movw	r28, r24
     f52:	6a 01       	movw	r12, r20
     f54:	7b 01       	movw	r14, r22
  if (base == 0) {
     f56:	21 15       	cp	r18, r1
     f58:	31 05       	cpc	r19, r1
     f5a:	79 f4       	brne	.+30     	; 0xf7a <_ZN5Print5printEli+0x3a>
    return write(n);
     f5c:	e8 81       	ld	r30, Y
     f5e:	f9 81       	ldd	r31, Y+1	; 0x01
     f60:	01 90       	ld	r0, Z+
     f62:	f0 81       	ld	r31, Z
     f64:	e0 2d       	mov	r30, r0
     f66:	64 2f       	mov	r22, r20
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
     f68:	df 91       	pop	r29
     f6a:	cf 91       	pop	r28
     f6c:	1f 91       	pop	r17
     f6e:	0f 91       	pop	r16
     f70:	ff 90       	pop	r15
     f72:	ef 90       	pop	r14
     f74:	df 90       	pop	r13
     f76:	cf 90       	pop	r12
}

size_t Print::print(long n, int base)
{
  if (base == 0) {
    return write(n);
     f78:	09 94       	ijmp
  } else if (base == 10) {
     f7a:	2a 30       	cpi	r18, 0x0A	; 10
     f7c:	31 05       	cpc	r19, r1
     f7e:	e9 f4       	brne	.+58     	; 0xfba <_ZN5Print5printEli+0x7a>
    if (n < 0) {
     f80:	77 ff       	sbrs	r23, 7
     f82:	1a c0       	rjmp	.+52     	; 0xfb8 <_ZN5Print5printEli+0x78>
      int t = print('-');
     f84:	6d e2       	ldi	r22, 0x2D	; 45
     f86:	0e 94 41 07 	call	0xe82	; 0xe82 <_ZN5Print5printEc>
     f8a:	8c 01       	movw	r16, r24
      n = -n;
     f8c:	44 27       	eor	r20, r20
     f8e:	55 27       	eor	r21, r21
     f90:	ba 01       	movw	r22, r20
     f92:	4c 19       	sub	r20, r12
     f94:	5d 09       	sbc	r21, r13
     f96:	6e 09       	sbc	r22, r14
     f98:	7f 09       	sbc	r23, r15
      return printNumber(n, 10) + t;
     f9a:	2a e0       	ldi	r18, 0x0A	; 10
     f9c:	ce 01       	movw	r24, r28
     f9e:	0e 94 4c 07 	call	0xe98	; 0xe98 <_ZN5Print11printNumberEmh>
     fa2:	80 0f       	add	r24, r16
     fa4:	91 1f       	adc	r25, r17
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
  }
}
     fa6:	df 91       	pop	r29
     fa8:	cf 91       	pop	r28
     faa:	1f 91       	pop	r17
     fac:	0f 91       	pop	r16
     fae:	ff 90       	pop	r15
     fb0:	ef 90       	pop	r14
     fb2:	df 90       	pop	r13
     fb4:	cf 90       	pop	r12
     fb6:	08 95       	ret
    if (n < 0) {
      int t = print('-');
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
     fb8:	2a e0       	ldi	r18, 0x0A	; 10
  } else {
    return printNumber(n, base);
     fba:	b7 01       	movw	r22, r14
     fbc:	a6 01       	movw	r20, r12
     fbe:	ce 01       	movw	r24, r28
  }
}
     fc0:	df 91       	pop	r29
     fc2:	cf 91       	pop	r28
     fc4:	1f 91       	pop	r17
     fc6:	0f 91       	pop	r16
     fc8:	ff 90       	pop	r15
     fca:	ef 90       	pop	r14
     fcc:	df 90       	pop	r13
     fce:	cf 90       	pop	r12
      n = -n;
      return printNumber(n, 10) + t;
    }
    return printNumber(n, 10);
  } else {
    return printNumber(n, base);
     fd0:	0c 94 4c 07 	jmp	0xe98	; 0xe98 <_ZN5Print11printNumberEmh>

00000fd4 <_ZN5Print5printEii>:
{
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
     fd4:	9a 01       	movw	r18, r20
  return print((long) n, base);
     fd6:	ab 01       	movw	r20, r22
     fd8:	77 0f       	add	r23, r23
     fda:	66 0b       	sbc	r22, r22
     fdc:	77 0b       	sbc	r23, r23
     fde:	0c 94 a0 07 	jmp	0xf40	; 0xf40 <_ZN5Print5printEli>

00000fe2 <_ZN5Print7printlnEii>:
  n += println();
  return n;
}

size_t Print::println(int num, int base)
{
     fe2:	0f 93       	push	r16
     fe4:	1f 93       	push	r17
     fe6:	cf 93       	push	r28
     fe8:	df 93       	push	r29
     fea:	ec 01       	movw	r28, r24
     fec:	9a 01       	movw	r18, r20
  return print((unsigned long) b, base);
}

size_t Print::print(int n, int base)
{
  return print((long) n, base);
     fee:	ab 01       	movw	r20, r22
     ff0:	77 0f       	add	r23, r23
     ff2:	66 0b       	sbc	r22, r22
     ff4:	77 0b       	sbc	r23, r23
     ff6:	0e 94 a0 07 	call	0xf40	; 0xf40 <_ZN5Print5printEli>
     ffa:	8c 01       	movw	r16, r24
}

size_t Print::println(int num, int base)
{
  size_t n = print(num, base);
  n += println();
     ffc:	ce 01       	movw	r24, r28
     ffe:	0e 94 48 07 	call	0xe90	; 0xe90 <_ZN5Print7printlnEv>
  return n;
}
    1002:	80 0f       	add	r24, r16
    1004:	91 1f       	adc	r25, r17
    1006:	df 91       	pop	r29
    1008:	cf 91       	pop	r28
    100a:	1f 91       	pop	r17
    100c:	0f 91       	pop	r16
    100e:	08 95       	ret

00001010 <__vector_16>:
	cli();
	m = timer0_millis;
	SREG = oldSREG;

	return m;
}
    1010:	1f 92       	push	r1
    1012:	0f 92       	push	r0
    1014:	0f b6       	in	r0, 0x3f	; 63
    1016:	0f 92       	push	r0
    1018:	11 24       	eor	r1, r1
    101a:	2f 93       	push	r18
    101c:	3f 93       	push	r19
    101e:	8f 93       	push	r24
    1020:	9f 93       	push	r25
    1022:	af 93       	push	r26
    1024:	bf 93       	push	r27
    1026:	80 91 ba 02 	lds	r24, 0x02BA	; 0x8002ba <timer0_millis>
    102a:	90 91 bb 02 	lds	r25, 0x02BB	; 0x8002bb <timer0_millis+0x1>
    102e:	a0 91 bc 02 	lds	r26, 0x02BC	; 0x8002bc <timer0_millis+0x2>
    1032:	b0 91 bd 02 	lds	r27, 0x02BD	; 0x8002bd <timer0_millis+0x3>
    1036:	30 91 b9 02 	lds	r19, 0x02B9	; 0x8002b9 <timer0_fract>
    103a:	23 e0       	ldi	r18, 0x03	; 3
    103c:	23 0f       	add	r18, r19
    103e:	2d 37       	cpi	r18, 0x7D	; 125
    1040:	20 f4       	brcc	.+8      	; 0x104a <__vector_16+0x3a>
    1042:	01 96       	adiw	r24, 0x01	; 1
    1044:	a1 1d       	adc	r26, r1
    1046:	b1 1d       	adc	r27, r1
    1048:	05 c0       	rjmp	.+10     	; 0x1054 <__vector_16+0x44>
    104a:	26 e8       	ldi	r18, 0x86	; 134
    104c:	23 0f       	add	r18, r19
    104e:	02 96       	adiw	r24, 0x02	; 2
    1050:	a1 1d       	adc	r26, r1
    1052:	b1 1d       	adc	r27, r1
    1054:	20 93 b9 02 	sts	0x02B9, r18	; 0x8002b9 <timer0_fract>
    1058:	80 93 ba 02 	sts	0x02BA, r24	; 0x8002ba <timer0_millis>
    105c:	90 93 bb 02 	sts	0x02BB, r25	; 0x8002bb <timer0_millis+0x1>
    1060:	a0 93 bc 02 	sts	0x02BC, r26	; 0x8002bc <timer0_millis+0x2>
    1064:	b0 93 bd 02 	sts	0x02BD, r27	; 0x8002bd <timer0_millis+0x3>
    1068:	80 91 be 02 	lds	r24, 0x02BE	; 0x8002be <timer0_overflow_count>
    106c:	90 91 bf 02 	lds	r25, 0x02BF	; 0x8002bf <timer0_overflow_count+0x1>
    1070:	a0 91 c0 02 	lds	r26, 0x02C0	; 0x8002c0 <timer0_overflow_count+0x2>
    1074:	b0 91 c1 02 	lds	r27, 0x02C1	; 0x8002c1 <timer0_overflow_count+0x3>
    1078:	01 96       	adiw	r24, 0x01	; 1
    107a:	a1 1d       	adc	r26, r1
    107c:	b1 1d       	adc	r27, r1
    107e:	80 93 be 02 	sts	0x02BE, r24	; 0x8002be <timer0_overflow_count>
    1082:	90 93 bf 02 	sts	0x02BF, r25	; 0x8002bf <timer0_overflow_count+0x1>
    1086:	a0 93 c0 02 	sts	0x02C0, r26	; 0x8002c0 <timer0_overflow_count+0x2>
    108a:	b0 93 c1 02 	sts	0x02C1, r27	; 0x8002c1 <timer0_overflow_count+0x3>
    108e:	bf 91       	pop	r27
    1090:	af 91       	pop	r26
    1092:	9f 91       	pop	r25
    1094:	8f 91       	pop	r24
    1096:	3f 91       	pop	r19
    1098:	2f 91       	pop	r18
    109a:	0f 90       	pop	r0
    109c:	0f be       	out	0x3f, r0	; 63
    109e:	0f 90       	pop	r0
    10a0:	1f 90       	pop	r1
    10a2:	18 95       	reti

000010a4 <micros>:

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    10a4:	3f b7       	in	r19, 0x3f	; 63
	
	cli();
    10a6:	f8 94       	cli
	m = timer0_overflow_count;
    10a8:	80 91 be 02 	lds	r24, 0x02BE	; 0x8002be <timer0_overflow_count>
    10ac:	90 91 bf 02 	lds	r25, 0x02BF	; 0x8002bf <timer0_overflow_count+0x1>
    10b0:	a0 91 c0 02 	lds	r26, 0x02C0	; 0x8002c0 <timer0_overflow_count+0x2>
    10b4:	b0 91 c1 02 	lds	r27, 0x02C1	; 0x8002c1 <timer0_overflow_count+0x3>
#if defined(TCNT0)
	t = TCNT0;
    10b8:	26 b5       	in	r18, 0x26	; 38
#else
	#error TIMER 0 not defined
#endif

#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    10ba:	a8 9b       	sbis	0x15, 0	; 21
    10bc:	05 c0       	rjmp	.+10     	; 0x10c8 <micros+0x24>
    10be:	2f 3f       	cpi	r18, 0xFF	; 255
    10c0:	19 f0       	breq	.+6      	; 0x10c8 <micros+0x24>
		m++;
    10c2:	01 96       	adiw	r24, 0x01	; 1
    10c4:	a1 1d       	adc	r26, r1
    10c6:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    10c8:	3f bf       	out	0x3f, r19	; 63
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
    10ca:	ba 2f       	mov	r27, r26
    10cc:	a9 2f       	mov	r26, r25
    10ce:	98 2f       	mov	r25, r24
    10d0:	88 27       	eor	r24, r24
    10d2:	82 0f       	add	r24, r18
    10d4:	91 1d       	adc	r25, r1
    10d6:	a1 1d       	adc	r26, r1
    10d8:	b1 1d       	adc	r27, r1
    10da:	bc 01       	movw	r22, r24
    10dc:	cd 01       	movw	r24, r26
    10de:	42 e0       	ldi	r20, 0x02	; 2
    10e0:	66 0f       	add	r22, r22
    10e2:	77 1f       	adc	r23, r23
    10e4:	88 1f       	adc	r24, r24
    10e6:	99 1f       	adc	r25, r25
    10e8:	4a 95       	dec	r20
    10ea:	d1 f7       	brne	.-12     	; 0x10e0 <micros+0x3c>
}
    10ec:	08 95       	ret

000010ee <delay>:

void delay(unsigned long ms)
{
    10ee:	8f 92       	push	r8
    10f0:	9f 92       	push	r9
    10f2:	af 92       	push	r10
    10f4:	bf 92       	push	r11
    10f6:	cf 92       	push	r12
    10f8:	df 92       	push	r13
    10fa:	ef 92       	push	r14
    10fc:	ff 92       	push	r15
    10fe:	6b 01       	movw	r12, r22
    1100:	7c 01       	movw	r14, r24
	uint32_t start = micros();
    1102:	0e 94 52 08 	call	0x10a4	; 0x10a4 <micros>
    1106:	4b 01       	movw	r8, r22
    1108:	5c 01       	movw	r10, r24

	while (ms > 0) {
    110a:	c1 14       	cp	r12, r1
    110c:	d1 04       	cpc	r13, r1
    110e:	e1 04       	cpc	r14, r1
    1110:	f1 04       	cpc	r15, r1
    1112:	01 f1       	breq	.+64     	; 0x1154 <delay+0x66>
		yield();
    1114:	0e 94 ab 09 	call	0x1356	; 0x1356 <yield>
		while ( ms > 0 && (micros() - start) >= 1000) {
    1118:	0e 94 52 08 	call	0x10a4	; 0x10a4 <micros>
    111c:	dc 01       	movw	r26, r24
    111e:	cb 01       	movw	r24, r22
    1120:	88 19       	sub	r24, r8
    1122:	99 09       	sbc	r25, r9
    1124:	aa 09       	sbc	r26, r10
    1126:	bb 09       	sbc	r27, r11
    1128:	88 3e       	cpi	r24, 0xE8	; 232
    112a:	93 40       	sbci	r25, 0x03	; 3
    112c:	a1 05       	cpc	r26, r1
    112e:	b1 05       	cpc	r27, r1
    1130:	60 f3       	brcs	.-40     	; 0x110a <delay+0x1c>
			ms--;
    1132:	21 e0       	ldi	r18, 0x01	; 1
    1134:	c2 1a       	sub	r12, r18
    1136:	d1 08       	sbc	r13, r1
    1138:	e1 08       	sbc	r14, r1
    113a:	f1 08       	sbc	r15, r1
			start += 1000;
    113c:	88 ee       	ldi	r24, 0xE8	; 232
    113e:	88 0e       	add	r8, r24
    1140:	83 e0       	ldi	r24, 0x03	; 3
    1142:	98 1e       	adc	r9, r24
    1144:	a1 1c       	adc	r10, r1
    1146:	b1 1c       	adc	r11, r1
{
	uint32_t start = micros();

	while (ms > 0) {
		yield();
		while ( ms > 0 && (micros() - start) >= 1000) {
    1148:	c1 14       	cp	r12, r1
    114a:	d1 04       	cpc	r13, r1
    114c:	e1 04       	cpc	r14, r1
    114e:	f1 04       	cpc	r15, r1
    1150:	19 f7       	brne	.-58     	; 0x1118 <delay+0x2a>
    1152:	db cf       	rjmp	.-74     	; 0x110a <delay+0x1c>
			ms--;
			start += 1000;
		}
	}
}
    1154:	ff 90       	pop	r15
    1156:	ef 90       	pop	r14
    1158:	df 90       	pop	r13
    115a:	cf 90       	pop	r12
    115c:	bf 90       	pop	r11
    115e:	af 90       	pop	r10
    1160:	9f 90       	pop	r9
    1162:	8f 90       	pop	r8
    1164:	08 95       	ret

00001166 <delayMicroseconds>:
#elif F_CPU >= 16000000L
	// for the 16 MHz clock on most Arduino boards

	// for a one-microsecond delay, simply return.  the overhead
	// of the function call takes 14 (16) cycles, which is 1us
	if (us <= 1) return; //  = 3 cycles, (4 when true)
    1166:	82 30       	cpi	r24, 0x02	; 2
    1168:	91 05       	cpc	r25, r1
    116a:	38 f0       	brcs	.+14     	; 0x117a <delayMicroseconds+0x14>

	// the following loop takes 1/4 of a microsecond (4 cycles)
	// per iteration, so execute it four times for each microsecond of
	// delay requested.
	us <<= 2; // x4 us, = 4 cycles
    116c:	88 0f       	add	r24, r24
    116e:	99 1f       	adc	r25, r25
    1170:	88 0f       	add	r24, r24
    1172:	99 1f       	adc	r25, r25

	// account for the time taken in the preceeding commands.
	// we just burned 19 (21) cycles above, remove 5, (5*4=20)
	// us is at least 8 so we can substract 5
	us -= 5; // = 2 cycles,
    1174:	05 97       	sbiw	r24, 0x05	; 5
	

#endif

	// busy wait
	__asm__ __volatile__ (
    1176:	01 97       	sbiw	r24, 0x01	; 1
    1178:	f1 f7       	brne	.-4      	; 0x1176 <delayMicroseconds+0x10>
    117a:	08 95       	ret

0000117c <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    117c:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    117e:	84 b5       	in	r24, 0x24	; 36
    1180:	82 60       	ori	r24, 0x02	; 2
    1182:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    1184:	84 b5       	in	r24, 0x24	; 36
    1186:	81 60       	ori	r24, 0x01	; 1
    1188:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    118a:	85 b5       	in	r24, 0x25	; 37
    118c:	82 60       	ori	r24, 0x02	; 2
    118e:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    1190:	85 b5       	in	r24, 0x25	; 37
    1192:	81 60       	ori	r24, 0x01	; 1
    1194:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    1196:	ee e6       	ldi	r30, 0x6E	; 110
    1198:	f0 e0       	ldi	r31, 0x00	; 0
    119a:	80 81       	ld	r24, Z
    119c:	81 60       	ori	r24, 0x01	; 1
    119e:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    11a0:	e1 e8       	ldi	r30, 0x81	; 129
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    11a6:	80 81       	ld	r24, Z
    11a8:	82 60       	ori	r24, 0x02	; 2
    11aa:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    11ac:	80 81       	ld	r24, Z
    11ae:	81 60       	ori	r24, 0x01	; 1
    11b0:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    11b2:	e0 e8       	ldi	r30, 0x80	; 128
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	80 81       	ld	r24, Z
    11b8:	81 60       	ori	r24, 0x01	; 1
    11ba:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    11bc:	e1 eb       	ldi	r30, 0xB1	; 177
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	84 60       	ori	r24, 0x04	; 4
    11c4:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    11c6:	e0 eb       	ldi	r30, 0xB0	; 176
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	81 60       	ori	r24, 0x01	; 1
    11ce:	80 83       	st	Z, r24
#endif

#if defined(ADCSRA)
	// set a2d prescaler so we are inside the desired 50-200 KHz range.
	#if F_CPU >= 16000000 // 16 MHz / 128 = 125 KHz
		sbi(ADCSRA, ADPS2);
    11d0:	ea e7       	ldi	r30, 0x7A	; 122
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	84 60       	ori	r24, 0x04	; 4
    11d8:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS1);
    11da:	80 81       	ld	r24, Z
    11dc:	82 60       	ori	r24, 0x02	; 2
    11de:	80 83       	st	Z, r24
		sbi(ADCSRA, ADPS0);
    11e0:	80 81       	ld	r24, Z
    11e2:	81 60       	ori	r24, 0x01	; 1
    11e4:	80 83       	st	Z, r24
		cbi(ADCSRA, ADPS2);
		cbi(ADCSRA, ADPS1);
		sbi(ADCSRA, ADPS0);
	#endif
	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    11e6:	80 81       	ld	r24, Z
    11e8:	80 68       	ori	r24, 0x80	; 128
    11ea:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    11ec:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
    11f0:	08 95       	ret

000011f2 <analogRead>:
#elif defined(__AVR_ATmega32U4__)
	if (pin >= 18) pin -= 18; // allow for channel or pin numbers
#elif defined(__AVR_ATmega1284__) || defined(__AVR_ATmega1284P__) || defined(__AVR_ATmega644__) || defined(__AVR_ATmega644A__) || defined(__AVR_ATmega644P__) || defined(__AVR_ATmega644PA__)
	if (pin >= 24) pin -= 24; // allow for channel or pin numbers
#else
	if (pin >= 14) pin -= 14; // allow for channel or pin numbers
    11f2:	8e 30       	cpi	r24, 0x0E	; 14
    11f4:	08 f0       	brcs	.+2      	; 0x11f8 <analogRead+0x6>
    11f6:	8e 50       	subi	r24, 0x0E	; 14
	// to 0 (the default).
#if defined(ADMUX)
#if defined(__AVR_ATtiny25__) || defined(__AVR_ATtiny45__) || defined(__AVR_ATtiny85__)
	ADMUX = (analog_reference << 4) | (pin & 0x07);
#else
	ADMUX = (analog_reference << 6) | (pin & 0x07);
    11f8:	87 70       	andi	r24, 0x07	; 7
    11fa:	20 91 0e 01 	lds	r18, 0x010E	; 0x80010e <analog_reference>
    11fe:	90 e4       	ldi	r25, 0x40	; 64
    1200:	29 9f       	mul	r18, r25
    1202:	90 01       	movw	r18, r0
    1204:	11 24       	eor	r1, r1
    1206:	82 2b       	or	r24, r18
    1208:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	// without a delay, we seem to read from the wrong channel
	//delay(1);

#if defined(ADCSRA) && defined(ADCL)
	// start the conversion
	sbi(ADCSRA, ADSC);
    120c:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    1210:	80 64       	ori	r24, 0x40	; 64
    1212:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>

	// ADSC is cleared when the conversion finishes
	while (bit_is_set(ADCSRA, ADSC));
    1216:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
    121a:	86 fd       	sbrc	r24, 6
    121c:	fc cf       	rjmp	.-8      	; 0x1216 <analogRead+0x24>

	// we have to read ADCL first; doing so locks both ADCL
	// and ADCH until ADCH is read.  reading ADCL second would
	// cause the results of each conversion to be discarded,
	// as ADCL and ADCH would be locked when it completed.
	low  = ADCL;
    121e:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	high = ADCH;
    1222:	20 91 79 00 	lds	r18, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
	low  = 0;
	high = 0;
#endif

	// combine the two bytes
	return (high << 8) | low;
    1226:	90 e0       	ldi	r25, 0x00	; 0
}
    1228:	92 2b       	or	r25, r18
    122a:	08 95       	ret

0000122c <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    122c:	83 30       	cpi	r24, 0x03	; 3
    122e:	81 f0       	breq	.+32     	; 0x1250 <turnOffPWM+0x24>
    1230:	28 f4       	brcc	.+10     	; 0x123c <turnOffPWM+0x10>
    1232:	81 30       	cpi	r24, 0x01	; 1
    1234:	99 f0       	breq	.+38     	; 0x125c <turnOffPWM+0x30>
    1236:	82 30       	cpi	r24, 0x02	; 2
    1238:	a1 f0       	breq	.+40     	; 0x1262 <turnOffPWM+0x36>
    123a:	08 95       	ret
    123c:	87 30       	cpi	r24, 0x07	; 7
    123e:	a9 f0       	breq	.+42     	; 0x126a <turnOffPWM+0x3e>
    1240:	88 30       	cpi	r24, 0x08	; 8
    1242:	b9 f0       	breq	.+46     	; 0x1272 <turnOffPWM+0x46>
    1244:	84 30       	cpi	r24, 0x04	; 4
    1246:	d1 f4       	brne	.+52     	; 0x127c <turnOffPWM+0x50>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    1248:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    124c:	8f 7d       	andi	r24, 0xDF	; 223
    124e:	03 c0       	rjmp	.+6      	; 0x1256 <turnOffPWM+0x2a>
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    1250:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    1254:	8f 77       	andi	r24, 0x7F	; 127
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    1256:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    125a:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    125c:	84 b5       	in	r24, 0x24	; 36
    125e:	8f 77       	andi	r24, 0x7F	; 127
    1260:	02 c0       	rjmp	.+4      	; 0x1266 <turnOffPWM+0x3a>
		#endif
		
		#if defined(TCCR0A) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    1262:	84 b5       	in	r24, 0x24	; 36
    1264:	8f 7d       	andi	r24, 0xDF	; 223
    1266:	84 bd       	out	0x24, r24	; 36
    1268:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    126a:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    126e:	8f 77       	andi	r24, 0x7F	; 127
    1270:	03 c0       	rjmp	.+6      	; 0x1278 <turnOffPWM+0x4c>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    1272:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    1276:	8f 7d       	andi	r24, 0xDF	; 223
    1278:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
    127c:	08 95       	ret

0000127e <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    127e:	cf 93       	push	r28
    1280:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	fc 01       	movw	r30, r24
    1286:	e4 58       	subi	r30, 0x84	; 132
    1288:	ff 4f       	sbci	r31, 0xFF	; 255
    128a:	24 91       	lpm	r18, Z
	uint8_t port = digitalPinToPort(pin);
    128c:	fc 01       	movw	r30, r24
    128e:	e0 57       	subi	r30, 0x70	; 112
    1290:	ff 4f       	sbci	r31, 0xFF	; 255
    1292:	84 91       	lpm	r24, Z
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    1294:	88 23       	and	r24, r24
    1296:	61 f1       	breq	.+88     	; 0x12f0 <pinMode+0x72>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	88 0f       	add	r24, r24
    129c:	99 1f       	adc	r25, r25
    129e:	fc 01       	movw	r30, r24
    12a0:	e2 55       	subi	r30, 0x52	; 82
    12a2:	ff 4f       	sbci	r31, 0xFF	; 255
    12a4:	c5 91       	lpm	r28, Z+
    12a6:	d4 91       	lpm	r29, Z
	out = portOutputRegister(port);
    12a8:	fc 01       	movw	r30, r24
    12aa:	ec 55       	subi	r30, 0x5C	; 92
    12ac:	ff 4f       	sbci	r31, 0xFF	; 255
    12ae:	a5 91       	lpm	r26, Z+
    12b0:	b4 91       	lpm	r27, Z

	if (mode == INPUT) { 
    12b2:	61 11       	cpse	r22, r1
    12b4:	09 c0       	rjmp	.+18     	; 0x12c8 <pinMode+0x4a>
		uint8_t oldSREG = SREG;
    12b6:	9f b7       	in	r25, 0x3f	; 63
                cli();
    12b8:	f8 94       	cli
		*reg &= ~bit;
    12ba:	88 81       	ld	r24, Y
    12bc:	20 95       	com	r18
    12be:	82 23       	and	r24, r18
    12c0:	88 83       	st	Y, r24
		*out &= ~bit;
    12c2:	ec 91       	ld	r30, X
    12c4:	2e 23       	and	r18, r30
    12c6:	0b c0       	rjmp	.+22     	; 0x12de <pinMode+0x60>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    12c8:	62 30       	cpi	r22, 0x02	; 2
    12ca:	61 f4       	brne	.+24     	; 0x12e4 <pinMode+0x66>
		uint8_t oldSREG = SREG;
    12cc:	9f b7       	in	r25, 0x3f	; 63
                cli();
    12ce:	f8 94       	cli
		*reg &= ~bit;
    12d0:	38 81       	ld	r19, Y
    12d2:	82 2f       	mov	r24, r18
    12d4:	80 95       	com	r24
    12d6:	83 23       	and	r24, r19
    12d8:	88 83       	st	Y, r24
		*out |= bit;
    12da:	ec 91       	ld	r30, X
    12dc:	2e 2b       	or	r18, r30
    12de:	2c 93       	st	X, r18
		SREG = oldSREG;
    12e0:	9f bf       	out	0x3f, r25	; 63
    12e2:	06 c0       	rjmp	.+12     	; 0x12f0 <pinMode+0x72>
	} else {
		uint8_t oldSREG = SREG;
    12e4:	8f b7       	in	r24, 0x3f	; 63
                cli();
    12e6:	f8 94       	cli
		*reg |= bit;
    12e8:	e8 81       	ld	r30, Y
    12ea:	2e 2b       	or	r18, r30
    12ec:	28 83       	st	Y, r18
		SREG = oldSREG;
    12ee:	8f bf       	out	0x3f, r24	; 63
	}
}
    12f0:	df 91       	pop	r29
    12f2:	cf 91       	pop	r28
    12f4:	08 95       	ret

000012f6 <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    12f6:	1f 93       	push	r17
    12f8:	cf 93       	push	r28
    12fa:	df 93       	push	r29
	uint8_t timer = digitalPinToTimer(pin);
    12fc:	28 2f       	mov	r18, r24
    12fe:	30 e0       	ldi	r19, 0x00	; 0
    1300:	f9 01       	movw	r30, r18
    1302:	e8 59       	subi	r30, 0x98	; 152
    1304:	ff 4f       	sbci	r31, 0xFF	; 255
    1306:	84 91       	lpm	r24, Z
	uint8_t bit = digitalPinToBitMask(pin);
    1308:	f9 01       	movw	r30, r18
    130a:	e4 58       	subi	r30, 0x84	; 132
    130c:	ff 4f       	sbci	r31, 0xFF	; 255
    130e:	d4 91       	lpm	r29, Z
	uint8_t port = digitalPinToPort(pin);
    1310:	f9 01       	movw	r30, r18
    1312:	e0 57       	subi	r30, 0x70	; 112
    1314:	ff 4f       	sbci	r31, 0xFF	; 255
    1316:	c4 91       	lpm	r28, Z
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    1318:	cc 23       	and	r28, r28
    131a:	c9 f0       	breq	.+50     	; 0x134e <digitalWrite+0x58>
    131c:	16 2f       	mov	r17, r22

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    131e:	81 11       	cpse	r24, r1
    1320:	0e 94 16 09 	call	0x122c	; 0x122c <turnOffPWM>

	out = portOutputRegister(port);
    1324:	ec 2f       	mov	r30, r28
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	ee 0f       	add	r30, r30
    132a:	ff 1f       	adc	r31, r31
    132c:	ec 55       	subi	r30, 0x5C	; 92
    132e:	ff 4f       	sbci	r31, 0xFF	; 255
    1330:	a5 91       	lpm	r26, Z+
    1332:	b4 91       	lpm	r27, Z

	uint8_t oldSREG = SREG;
    1334:	8f b7       	in	r24, 0x3f	; 63
	cli();
    1336:	f8 94       	cli

	if (val == LOW) {
    1338:	11 11       	cpse	r17, r1
    133a:	05 c0       	rjmp	.+10     	; 0x1346 <digitalWrite+0x50>
		*out &= ~bit;
    133c:	9c 91       	ld	r25, X
    133e:	ed 2f       	mov	r30, r29
    1340:	e0 95       	com	r30
    1342:	e9 23       	and	r30, r25
    1344:	02 c0       	rjmp	.+4      	; 0x134a <digitalWrite+0x54>
	} else {
		*out |= bit;
    1346:	ec 91       	ld	r30, X
    1348:	ed 2b       	or	r30, r29
    134a:	ec 93       	st	X, r30
	}

	SREG = oldSREG;
    134c:	8f bf       	out	0x3f, r24	; 63
}
    134e:	df 91       	pop	r29
    1350:	cf 91       	pop	r28
    1352:	1f 91       	pop	r17
    1354:	08 95       	ret

00001356 <yield>:
 * libraries or sketches that supports cooperative threads.
 *
 * Its defined as a weak symbol and it can be redefined to implement a
 * real cooperative scheduler.
 */
static void __empty() {
    1356:	08 95       	ret

00001358 <__udivmodsi4>:
    1358:	a1 e2       	ldi	r26, 0x21	; 33
    135a:	1a 2e       	mov	r1, r26
    135c:	aa 1b       	sub	r26, r26
    135e:	bb 1b       	sub	r27, r27
    1360:	fd 01       	movw	r30, r26
    1362:	0d c0       	rjmp	.+26     	; 0x137e <__udivmodsi4_ep>

00001364 <__udivmodsi4_loop>:
    1364:	aa 1f       	adc	r26, r26
    1366:	bb 1f       	adc	r27, r27
    1368:	ee 1f       	adc	r30, r30
    136a:	ff 1f       	adc	r31, r31
    136c:	a2 17       	cp	r26, r18
    136e:	b3 07       	cpc	r27, r19
    1370:	e4 07       	cpc	r30, r20
    1372:	f5 07       	cpc	r31, r21
    1374:	20 f0       	brcs	.+8      	; 0x137e <__udivmodsi4_ep>
    1376:	a2 1b       	sub	r26, r18
    1378:	b3 0b       	sbc	r27, r19
    137a:	e4 0b       	sbc	r30, r20
    137c:	f5 0b       	sbc	r31, r21

0000137e <__udivmodsi4_ep>:
    137e:	66 1f       	adc	r22, r22
    1380:	77 1f       	adc	r23, r23
    1382:	88 1f       	adc	r24, r24
    1384:	99 1f       	adc	r25, r25
    1386:	1a 94       	dec	r1
    1388:	69 f7       	brne	.-38     	; 0x1364 <__udivmodsi4_loop>
    138a:	60 95       	com	r22
    138c:	70 95       	com	r23
    138e:	80 95       	com	r24
    1390:	90 95       	com	r25
    1392:	9b 01       	movw	r18, r22
    1394:	ac 01       	movw	r20, r24
    1396:	bd 01       	movw	r22, r26
    1398:	cf 01       	movw	r24, r30
    139a:	08 95       	ret

0000139c <__tablejump2__>:
    139c:	ee 0f       	add	r30, r30
    139e:	ff 1f       	adc	r31, r31
    13a0:	05 90       	lpm	r0, Z+
    13a2:	f4 91       	lpm	r31, Z
    13a4:	e0 2d       	mov	r30, r0
    13a6:	09 94       	ijmp

000013a8 <_exit>:
    13a8:	f8 94       	cli

000013aa <__stop_program>:
    13aa:	ff cf       	rjmp	.-2      	; 0x13aa <__stop_program>
