#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8e04d0bec0 .scope module, "t_Lab2_4_bit_CLA" "t_Lab2_4_bit_CLA" 2 1;
 .timescale 0 0;
v0x7f8e04d1cc70_0 .var "A", 3 0;
v0x7f8e04d1cd40_0 .var "B", 3 0;
v0x7f8e04d1cdd0_0 .var "Cin", 0 0;
v0x7f8e04d1cec0_0 .net "Cout", 0 0, v0x7f8e04d1c950_0;  1 drivers
v0x7f8e04d1cf50_0 .net "Sum", 3 0, v0x7f8e04d1cb60_0;  1 drivers
S_0x7f8e04d0c020 .scope module, "M" "Lab2_4_bit_CLA" 2 8, 3 1 0, S_0x7f8e04d0bec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Sum"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "Cin"
L_0x7f8e04d1d020 .functor XOR 4, v0x7f8e04d1cc70_0, v0x7f8e04d1cd40_0, C4<0000>, C4<0000>;
L_0x7f8e04d1d170 .functor AND 4, v0x7f8e04d1cc70_0, v0x7f8e04d1cd40_0, C4<1111>, C4<1111>;
v0x7f8e04d1c670_0 .net "A", 3 0, v0x7f8e04d1cc70_0;  1 drivers
v0x7f8e04d1c730_0 .net "B", 3 0, v0x7f8e04d1cd40_0;  1 drivers
v0x7f8e04d1c7d0_0 .net "C", 4 1, v0x7f8e04d0c390_0;  1 drivers
v0x7f8e04d1c8a0_0 .net "Cin", 0 0, v0x7f8e04d1cdd0_0;  1 drivers
v0x7f8e04d1c950_0 .var "Cout", 0 0;
v0x7f8e04d1ca20_0 .net "G", 3 0, L_0x7f8e04d1d170;  1 drivers
v0x7f8e04d1cab0_0 .net "P", 3 0, L_0x7f8e04d1d020;  1 drivers
v0x7f8e04d1cb60_0 .var "Sum", 3 0;
E_0x7f8e04d038b0 .event edge, v0x7f8e04d1c560_0, v0x7f8e04d1c400_0, v0x7f8e04d0c390_0;
S_0x7f8e04d0c180 .scope module, "M" "Lab2_CLG_behavior" 3 16, 4 1 0, S_0x7f8e04d0c020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "C"
    .port_info 1 /INPUT 4 "P"
    .port_info 2 /INPUT 4 "G"
    .port_info 3 /INPUT 1 "C0"
v0x7f8e04d0c390_0 .var "C", 4 1;
v0x7f8e04d1c400_0 .net "C0", 0 0, v0x7f8e04d1cdd0_0;  alias, 1 drivers
v0x7f8e04d1c4a0_0 .net "G", 3 0, L_0x7f8e04d1d170;  alias, 1 drivers
v0x7f8e04d1c560_0 .net "P", 3 0, L_0x7f8e04d1d020;  alias, 1 drivers
E_0x7f8e04d035f0 .event edge, v0x7f8e04d1c560_0, v0x7f8e04d1c400_0, v0x7f8e04d1c4a0_0;
    .scope S_0x7f8e04d0c180;
T_0 ;
    %wait E_0x7f8e04d035f0;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f8e04d1c400_0;
    %and;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 0, 2;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8e04d0c390_0, 4, 1;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7f8e04d1c400_0;
    %and;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 1, 2;
    %or;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8e04d0c390_0, 4, 1;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7f8e04d1c400_0;
    %and;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 2, 3;
    %or;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8e04d0c390_0, 4, 1;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 0, 2;
    %and;
    %load/vec4 v0x7f8e04d1c400_0;
    %and;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 0, 2;
    %and;
    %or;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7f8e04d1c560_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 2, 3;
    %and;
    %or;
    %load/vec4 v0x7f8e04d1c4a0_0;
    %parti/s 1, 3, 3;
    %or;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8e04d0c390_0, 4, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f8e04d0c020;
T_1 ;
    %wait E_0x7f8e04d038b0;
    %load/vec4 v0x7f8e04d1cab0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f8e04d1c8a0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8e04d1cb60_0, 4, 1;
    %load/vec4 v0x7f8e04d1cab0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7f8e04d1c7d0_0;
    %parti/s 1, 0, 2;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8e04d1cb60_0, 4, 1;
    %load/vec4 v0x7f8e04d1cab0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x7f8e04d1c7d0_0;
    %parti/s 1, 1, 2;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8e04d1cb60_0, 4, 1;
    %load/vec4 v0x7f8e04d1cab0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x7f8e04d1c7d0_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f8e04d1cb60_0, 4, 1;
    %load/vec4 v0x7f8e04d1c7d0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7f8e04d1c950_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f8e04d0bec0;
T_2 ;
    %delay 400, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f8e04d0bec0;
T_3 ;
    %vpi_call 2 13 "$dumpfile", "Lab2_4_bit_CLA.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f8e04d1cc70_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f8e04d1cd40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8e04d1cdd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f8e04d1cc70_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f8e04d1cd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e04d1cdd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f8e04d1cc70_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f8e04d1cd40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8e04d1cdd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f8e04d1cc70_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f8e04d1cd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e04d1cdd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f8e04d1cc70_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f8e04d1cd40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8e04d1cdd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f8e04d1cc70_0, 0, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f8e04d1cd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e04d1cdd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f8e04d1cc70_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f8e04d1cd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e04d1cdd0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f8e04d1cc70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f8e04d1cd40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8e04d1cdd0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7f8e04d0bec0;
T_4 ;
    %vpi_call 2 30 "$display", "C Sum" {0 0 0};
    %vpi_call 2 31 "$monitor", "%b %b%b%b%b", v0x7f8e04d1cec0_0, &PV<v0x7f8e04d1cf50_0, 3, 1>, &PV<v0x7f8e04d1cf50_0, 2, 1>, &PV<v0x7f8e04d1cf50_0, 1, 1>, &PV<v0x7f8e04d1cf50_0, 0, 1> {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "t_Lab2_4_bit_CLA.v";
    "Lab2_4_bit_CLA.v";
    "Lab2_CLG_behavior.v";
