{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734604960554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734604960554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 11:42:40 2024 " "Processing started: Thu Dec 19 11:42:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734604960554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734604960554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_VHDL -c TP_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_VHDL -c TP_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734604960554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734604960723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734604960723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TP_VHDL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TP_VHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP_VHDL-rtl " "Found design unit 1: TP_VHDL-rtl" {  } { { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734604966075 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP_VHDL " "Found entity 1: TP_VHDL" {  } { { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734604966075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734604966075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP_VHDL " "Elaborating entity \"TP_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734604966110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734604966528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734604966528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734604966543 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734604966543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734604966543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734604966547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 11:42:46 2024 " "Processing ended: Thu Dec 19 11:42:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734604966547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734604966547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734604966547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734604966547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1734604967657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734604967657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 11:42:47 2024 " "Processing started: Thu Dec 19 11:42:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734604967657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734604967657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TP_VHDL -c TP_VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TP_VHDL -c TP_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734604967657 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734604967683 ""}
{ "Info" "0" "" "Project  = TP_VHDL" {  } {  } 0 0 "Project  = TP_VHDL" 0 0 "Fitter" 0 0 1734604967684 ""}
{ "Info" "0" "" "Revision = TP_VHDL" {  } {  } 0 0 "Revision = TP_VHDL" 0 0 "Fitter" 0 0 1734604967684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1734604967787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734604967788 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TP_VHDL 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"TP_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734604967791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734604967837 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734604967837 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734604968179 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734604968195 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_W15 IOPAD_X89_Y8_N20 " "Can't place multiple pins assigned to pin location Pin_W15 (IOPAD_X89_Y8_N20)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led\[0\] Pin_W15 IOPAD_X89_Y8_N20 " "Pin led\[0\] is assigned to pin location Pin_W15 (IOPAD_X89_Y8_N20)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { led[0] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734604968224 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led\[1\] Pin_W15 IOPAD_X89_Y8_N20 " "Pin led\[1\] is assigned to pin location Pin_W15 (IOPAD_X89_Y8_N20)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { led[1] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734604968224 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led\[2\] Pin_W15 IOPAD_X89_Y8_N20 " "Pin led\[2\] is assigned to pin location Pin_W15 (IOPAD_X89_Y8_N20)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { led[2] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734604968224 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "led\[3\] Pin_W15 IOPAD_X89_Y8_N20 " "Pin led\[3\] is assigned to pin location Pin_W15 (IOPAD_X89_Y8_N20)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { led[3] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734604968224 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1734604968224 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_Y24 IOPAD_X89_Y25_N3 " "Can't place multiple pins assigned to pin location Pin_Y24 (IOPAD_X89_Y25_N3)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sw\[0\] Pin_Y24 IOPAD_X89_Y25_N3 " "Pin sw\[0\] is assigned to pin location Pin_Y24 (IOPAD_X89_Y25_N3)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { sw[0] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734604968224 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sw\[1\] Pin_Y24 IOPAD_X89_Y25_N3 " "Pin sw\[1\] is assigned to pin location Pin_Y24 (IOPAD_X89_Y25_N3)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { sw[1] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734604968224 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sw\[2\] Pin_Y24 IOPAD_X89_Y25_N3 " "Pin sw\[2\] is assigned to pin location Pin_Y24 (IOPAD_X89_Y25_N3)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { sw[2] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734604968224 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "sw\[3\] Pin_Y24 IOPAD_X89_Y25_N3 " "Pin sw\[3\] is assigned to pin location Pin_Y24 (IOPAD_X89_Y25_N3)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { sw[3] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1734604968224 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1734604968224 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734604968225 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1734604968229 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734604968284 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 19 11:42:48 2024 " "Processing ended: Thu Dec 19 11:42:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734604968284 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734604968284 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734604968284 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734604968284 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734604968869 ""}
