<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.138 seconds; current allocated memory: 141.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../top.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5561]" key="HLS 207-5561" tag="" content="missing argument for &apos;variable&apos; (../layer.h:106:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5561]" key="HLS 207-5561" tag="" content="missing argument for &apos;variable&apos; (../layer.h:107:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5561]" key="HLS 207-5561" tag="" content="missing argument for &apos;variable&apos; (../layer.h:108:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5561]" key="HLS 207-5561" tag="" content="missing argument for &apos;variable&apos; (../accelerator.h:99:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;final_error&apos;, please check that the variable exists in the same scope as the pragma. (../accelerator.h:108:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;net&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:147:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;net&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:148:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;net&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:149:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;net&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:192:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;weights&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:238:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;weights&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:239:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;weights&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:240:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;biases&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:245:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;biases&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:246:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5579]" key="HLS 207-5579" tag="" content="Unknown pragma bind_op variable value &apos;biases&apos;, please check that the variable exists in the same scope as the pragma. (../layer.h:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../error.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../activation.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;../accelerator.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 94.041 seconds; current allocated memory: 145.602 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 314,640 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 50,346 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 41,775 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 6,039 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,988 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,004 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,970 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,970 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 4,970 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,034 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 5,034 instructions in the design after the &apos;Performance&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 7,194 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 94,520 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 9,690 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 9,747 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 9,560 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: C:/GIM_Diabetes/digits_fpga_ready2/hls_component2/top/hls/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [10], unsigned long)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [10], unsigned long)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [4], unsigned long)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [4], unsigned long)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [8], unsigned long)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:16)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-366]" key="HLS 214-366" tag="" content="Duplicating function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [8], unsigned long)&apos; as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::_S_ptr(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [8])&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::data()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::data()&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::begin()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;* std::__niter_base&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)&apos; into &apos;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;* std::fill_n&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:785:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;__gnu_cxx::__enable_if&lt;!(__is_scalar&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;::__value), ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*&gt;::__type std::__fill_n_a&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;) (.372)&apos; into &apos;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;* std::fill_n&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:785:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::begin()&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;* std::fill_n&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::_S_ptr(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [4])&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::data()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::data()&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::begin()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::begin()&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;* std::fill_n&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::_S_ptr(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [10])&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::data()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::data()&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::begin()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::begin()&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;* std::fill_n&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; &gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, unsigned long, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:117:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1797ul&gt;::_S_ref(std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const (&amp;) [1797], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1797ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437ul&gt;::_S_ref(std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const (&amp;) [1437], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1797ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt; const (&amp;) [1797], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1797ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt; const (&amp;) [1437], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360ul&gt;::_S_ref(std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const (&amp;) [360], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt; const (&amp;) [360], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::_S_ptr(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [10])&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::data() (.189)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:235:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::data() (.189)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::begin()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:127:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::data() (.189)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::end()&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:135:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437ul&gt;::_S_ref(std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const (&amp;) [1437], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::_S_ref(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;::operator[](unsigned long) const (.353)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.227)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.100)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;::operator[](unsigned long) const (.353)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;) (.224.350)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;) (.224.350)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.227)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;) (.224.350)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;) (.224.350)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.100)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;) (.224.350)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;) (.224.350)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) (.298)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.100)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; relu&lt;8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;)&apos; (../activations.h:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; relu&lt;8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;)&apos; (../activations.h:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;) (.224.350)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.100)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) (.298)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; relu&lt;8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; forwardPropagation&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;::operator[](unsigned long) const (.334)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [8], unsigned long) (.405)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.163)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) (.108)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;::operator[](unsigned long) const (.334)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;) (.212.331)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;) (.212.331)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.163)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;) (.212.331)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;) (.212.331)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) (.108)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;) (.212.331)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;) (.212.331)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) (.283)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) (.108)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; relu&lt;4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;)&apos; (../activations.h:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; relu&lt;4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;)&apos; (../activations.h:19:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;) (.212.331)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; forwardPropagation&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) (.108)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; forwardPropagation&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) (.283)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; forwardPropagation&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; forwardPropagation&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; relu&lt;4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; forwardPropagation&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;::operator[](unsigned long) const (.320)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [4], unsigned long) (.404)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) const (.170)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;::operator[](unsigned long) const (.320)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;) (.201.317)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;) (.201.317)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) const (.170)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;) (.201.317)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;) (.201.317)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;) (.201.317)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;) (.201.317)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long) (.268)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt;&amp;)&apos; (../activations.h:115:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt;&amp;)&apos; (../activations.h:115:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fast_exp_fixed(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; softmax&lt;10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt;&amp;)&apos; (../activations.h:115:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; matmul&lt;10ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;) (.201.317)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; forwardPropagation&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; forwardPropagation&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long) (.268)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; forwardPropagation&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; forwardPropagation&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, int)&apos; (../layer.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::_S_ptr(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [1])&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::data() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::data() const&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::begin() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::data() const&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::end() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const* std::__lc_rai&lt;std::random_access_iterator_tag, std::random_access_iterator_tag&gt;::__newlast1&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;bool std::__lexicographical_compare_impl&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:874:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool __gnu_cxx::__ops::_Iter_less_iter::operator()&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*) const&apos; into &apos;bool std::__lexicographical_compare_impl&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:874:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool std::__lexicographical_compare_impl&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter)&apos; into &apos;bool std::__lexicographical_compare&lt;false&gt;::__lc&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:903:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool std::__lexicographical_compare&lt;false&gt;::__lc&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;bool std::__lexicographical_compare_aux&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:930:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const* std::__niter_base&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;bool std::lexicographical_compare&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1223:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool std::__lexicographical_compare_aux&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;bool std::lexicographical_compare&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1223:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::begin() const&apos; into &apos;bool std::operator&lt;&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::end() const&apos; into &apos;bool std::operator&lt;&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool std::lexicographical_compare&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;bool std::operator&lt;&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const&amp;)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:263:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool std::operator&lt;&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const&amp;)&apos; into &apos;bool __gnu_cxx::__ops::_Iter_less_iter::operator()&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool __gnu_cxx::__ops::_Iter_less_iter::operator()&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*) const&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;* std::__max_element&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, __gnu_cxx::__ops::_Iter_less_iter&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, __gnu_cxx::__ops::_Iter_less_iter)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;* std::__max_element&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, __gnu_cxx::__ops::_Iter_less_iter&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, __gnu_cxx::__ops::_Iter_less_iter)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;* std::max_element&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;::difference_type std::__distance&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::random_access_iterator_tag)&apos; into &apos;std::iterator_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;::difference_type std::distance&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt; const (&amp;) [1437], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::_S_ptr(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [10])&apos; into &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::data() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:239:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::data() const&apos; into &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::begin() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:131:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::data() const&apos; into &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::end() const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;bool __gnu_cxx::__ops::_Iter_less_iter::operator()&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*) const&apos; into &apos;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const* std::__max_element&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5655:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const* std::__max_element&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, __gnu_cxx::__ops::_Iter_less_iter)&apos; into &apos;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const* std::max_element&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5675:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;::difference_type std::__distance&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, std::random_access_iterator_tag)&apos; into &apos;std::iterator_traits&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;::difference_type std::distance&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_iterator_base_funcs.h:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::_S_ref(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [10], unsigned long) (.403)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;::operator[](unsigned long) const (.320)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; transpose&lt;10ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; transpose&lt;10ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; transpose&lt;10ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; transpose&lt;10ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [10], unsigned long) (.403)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) (.108)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) const (.289)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) (.108)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; derivative_relu&lt;4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;)&apos; (../activations.h:29:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; derivative_relu&lt;4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;)&apos; (../activations.h:29:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; transpose&lt;10ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; backProp&lt;8, 4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 10ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; backProp&lt;8, 4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; matmul&lt;4ul, 8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;) (.212.331)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; backProp&lt;8, 4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) (.108)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; backProp&lt;8, 4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) const (.289)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; backProp&lt;8, 4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; backProp&lt;8, 4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; derivative_relu&lt;4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; backProp&lt;8, 4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [4], unsigned long) (.404)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;::operator[](unsigned long) const (.334)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; transpose&lt;4ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; transpose&lt;4ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; transpose&lt;4ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; transpose&lt;4ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) const (.170)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.100)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) const (.302)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.100)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; derivative_relu&lt;8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;)&apos; (../activations.h:29:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; derivative_relu&lt;8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;)&apos; (../activations.h:29:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; transpose&lt;4ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; backProp&lt;64, 8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; backProp&lt;64, 8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; matmul&lt;8ul, 64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;) (.224.350)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; backProp&lt;64, 8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) (.100)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; backProp&lt;64, 8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) const (.302)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; backProp&lt;64, 8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; backProp&lt;64, 8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; derivative_relu&lt;8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt;&amp;)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; backProp&lt;64, 8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt; const&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt; const&amp;, int)&apos; (../layer.h:181:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; transpose&lt;4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) const (.170)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; transpose&lt;4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; transpose&lt;4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; transpose&lt;4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt; const (&amp;) [10], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt; matmul&lt;10ul, 1ul, 4ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 1ul&gt; transpose&lt;4ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;)&apos; into &apos;void updateWeightBias&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long) (.268)&apos; into &apos;void updateWeightBias&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [8], unsigned long) (.405)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.163)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt; const (&amp;) [4], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; matmul&lt;4ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) const (.170)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; matmul&lt;4ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; matmul&lt;4ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; matmul&lt;4ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; matmul&lt;4ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; matmul&lt;4ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; transpose&lt;8ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;)&apos; into &apos;void updateWeightBias&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt; matmul&lt;4ul, 1ul, 8ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 1ul&gt; const&amp;)&apos; into &apos;void updateWeightBias&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::operator[](unsigned long) (.283)&apos; into &apos;void updateWeightBias&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4ul&gt;::operator[](unsigned long) const (.170)&apos; into &apos;void updateWeightBias&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;8, 4&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;, 4&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::_S_ref(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const (&amp;) [64], unsigned long)&apos; into &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const (.227)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;)&apos; (../layer.h:40:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt; const (&amp;) [1], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt; const (&amp;) [8], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.163)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::operator[](unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt; matmul&lt;8ul, 1ul, 64ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; const&amp;)&apos; (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 1ul&gt; transpose&lt;64ul, 1ul&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const&amp;)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;::operator[](unsigned long)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::operator[](unsigned long) (.298)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8ul&gt;::operator[](unsigned long) const (.163)&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::begin()&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::end()&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;* std::max_element&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;::difference_type std::distance&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::begin() const&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::end() const&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const* std::max_element&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;::difference_type std::distance&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::operator[](unsigned long)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void updateWeightBias&lt;4, 10&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4&gt;, 10&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 4&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void updateWeightBias&lt;64, 8&gt;(std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64&gt;, 8&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 8&gt; const&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int const&amp; std::min&lt;int&gt;(int const&amp;, int const&amp;)&apos; into &apos;void accelerator&lt;1437&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360ul&gt;::_S_ref(std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt; const (&amp;) [360], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360ul&gt;::_S_ref(std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt; const (&amp;) [360], unsigned long)&apos; into &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360ul&gt;::operator[](unsigned long) const&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:190:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::begin()&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 10ul&gt;::end()&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;::operator[](unsigned long)&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;::operator[](unsigned long)&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;* std::max_element&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*)&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;::difference_type std::distance&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*&gt;(std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;*)&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360ul&gt;::operator[](unsigned long) const&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::begin() const&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::end() const&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const* std::max_element&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::iterator_traits&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;::difference_type std::distance&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*&gt;(ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*, ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const*)&apos; into &apos;void accelerator&lt;360&gt;(std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360&gt; const&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 64ul&gt;, 8ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;, 4ul&gt;&amp;, std::array&lt;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;, 10ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;&amp;, std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, bool)&apos; (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 4ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;::fill(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt; const&amp;)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1797ul&gt;::operator[](unsigned long)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 1437ul&gt;::operator[](unsigned long)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1797ul&gt;::operator[](unsigned long)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 1437ul&gt;::operator[](unsigned long)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 1ul&gt;, 64ul&gt;, 360ul&gt;::operator[](unsigned long)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;std::array&lt;ap_fixed&lt;6, 6, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 10ul&gt;, 360ul&gt;::operator[](unsigned long)&apos; into &apos;top(ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, ap_fixed&lt;25, 8, (ap_q_mode)5, (ap_o_mode)3, 0&gt;&amp;, int&amp;)&apos; (../top.cpp:21:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; unknown&gt; at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; unknown&gt; at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:880:7" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_176_7&gt; at ../accelerator.h:176:31" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_71_1&gt; at ../layer.h:71:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_44_1&gt; at ../layer.h:44:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_235_1&gt; at ../layer.h:235:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_45_2&gt; at ../layer.h:45:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_190_1&gt; at ../layer.h:190:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_31_1&gt; at ../activations.h:31:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_208_3&gt; at ../layer.h:208:27" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_120_1&gt; at ../activations.h:120:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_100_1&gt; at ../activations.h:100:27" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_105_2&gt; at ../activations.h:105:27" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_138_3&gt; at ../activations.h:138:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_145_1&gt; at ../layer.h:145:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_21_1&gt; at ../activations.h:21:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_104_4&gt; at ../accelerator.h:104:35" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_68_3&gt; at ../accelerator.h:68:34" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; unknown&gt; at C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:740:7" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_82_1&gt; at ../top.cpp:82:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_88_2&gt; at ../top.cpp:88:22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_237_2&apos; is marked as complete unroll implied by the pipeline pragma (../layer.h:237:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_72_2&apos; is marked as complete unroll implied by the pipeline pragma (../layer.h:72:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_237_2&apos; (../layer.h:237:27) in function &apos;accelerator&lt;1437&gt;&apos; completely with a factor of 4 (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_237_2&apos; (../layer.h:237:27) in function &apos;accelerator&lt;1437&gt;&apos; completely with a factor of 64 (../accelerator.h:49:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_72_2&apos; (../layer.h:72:26) in function &apos;matmul&lt;8ul, 1ul, 64ul&gt;&apos; completely with a factor of 64 (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_237_2&apos; (../layer.h:237:27) in function &apos;updateWeightBias&lt;8, 4&gt;&apos; completely with a factor of 8 (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_72_2&apos; (../layer.h:72:26) in function &apos;updateWeightBias&lt;8, 4&gt;&apos; completely with a factor of 8 (../layer.h:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_72_2&apos; (../layer.h:72:26) in function &apos;matmul&lt;10ul, 1ul, 4ul&gt;&apos; completely with a factor of 4 (../layer.h:62:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;biases_l2&apos; completely based on array size. (../top.cpp:67:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;input_T&apos; completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;matrix&apos; completely based on array size. (../accelerator.h:75:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;d_l2&apos; completely based on array size. (../accelerator.h:133:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;result_l2&apos; completely based on array size. (../accelerator.h:183:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;C&apos; completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;net&apos; completely based on array size. (../layer.h:189:54)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;output&apos; completely based on array size." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;net&apos; completely based on array size. (../layer.h:143:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-421]" key="HLS 214-421" tag="" content="Automatically partitioning small array &apos;output&apos; completely based on array size. (../activations.h:20:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=13 dim=2&apos; for array &apos;digits_features&apos; due to pipeline pragma (../digits_features.h:1:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;ref.tmp17&apos; due to pipeline pragma (../activations.h:20:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ref.tmp17&apos; due to pipeline pragma (../activations.h:20:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;d_activation&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;d_activation&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;weights_l1&apos; due to pipeline pragma (../top.cpp:30:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;weights_l2&apos; due to pipeline pragma (../top.cpp:40:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;input_T&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;weights_l3&apos; due to pipeline pragma (../top.cpp:51:46)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;mid&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;mid&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;update_temp_mat&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;biases_l2&apos; due to pipeline pragma (../top.cpp:67:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=13 dim=2&apos; for array &apos;input_train&apos; due to pipeline pragma (../top.cpp:75:63)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;result_l2&apos; due to pipeline pragma (../accelerator.h:75:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;result_l2&apos; due to pipeline pragma (../accelerator.h:75:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=13 dim=2&apos; for array &apos;input_test&apos; due to pipeline pragma (../top.cpp:78:62)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;d_l2&apos; due to pipeline pragma (../accelerator.h:133:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;d_l2&apos; due to pipeline pragma (../accelerator.h:133:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;net&apos; due to pipeline pragma (../layer.h:143:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;net&apos; due to pipeline pragma (../layer.h:143:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;result_l2124&apos; due to pipeline pragma (../accelerator.h:183:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;result_l2124&apos; due to pipeline pragma (../accelerator.h:183:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;net&apos; due to pipeline pragma (../layer.h:189:54)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;net&apos; due to pipeline pragma (../layer.h:189:54)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;input_T.i&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;input_T.i&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;input_T.i42&apos; due to pipeline pragma" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;update_temp_mat.i&apos; due to pipeline pragma (../layer.h:233:64)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;update_temp_mat.i43&apos; due to pipeline pragma (../layer.h:233:64)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;digits_features&apos;: Cyclic partitioning with factor 13 on dimension 2. (../digits_features.h:1:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;mid&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;net&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../layer.h:143:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;ref.tmp17&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../activations.h:20:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;net&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../layer.h:189:54)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;d_activation&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;input_T&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;update_temp_mat&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;input_T.i42&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;update_temp_mat.i43&apos;: Complete partitioning on dimension 2. (../layer.h:233:64)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;input_T.i&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;update_temp_mat.i&apos;: Complete partitioning on dimension 2. (../layer.h:233:64)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;result_l2&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:75:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;d_l2&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:133:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;result_l2124&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. (../accelerator.h:183:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;weights_l1&apos;: Complete partitioning on dimension 2. (../top.cpp:30:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;weights_l2&apos;: Complete partitioning on dimension 2. (../top.cpp:40:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;weights_l3&apos;: Complete partitioning on dimension 2. (../top.cpp:51:46)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;biases_l2&apos;: Complete partitioning on dimension 1. (../top.cpp:67:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;input_train&apos;: Cyclic partitioning with factor 13 on dimension 2. (../top.cpp:75:63)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;input_test&apos;: Cyclic partitioning with factor 13 on dimension 2. (../top.cpp:78:62)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 117.71 seconds; current allocated memory: 156.617 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 156.812 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 176.926 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 199.188 MB." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_405" tag="" content="Updating loop lower bound from 0 to 1 for loop &apos;VITIS_LOOP_100_1&apos; (../activations.h:100:36) in function &apos;softmax&lt;10&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_405" tag="" content="Updating loop lower bound from 0 to 1 for loop &apos;VITIS_LOOP_105_2&apos; (../activations.h:105:36) in function &apos;softmax&lt;10&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:141) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:143) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;output&apos; (../activations.h:20) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:141) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:143) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;ref.tmp20&apos; in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;mid&apos; (../layer.h:188) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;net&apos; (../layer.h:189) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;output&apos; (../activations.h:30) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_ref&apos; (../accelerator.h:67) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;result_l1&apos; (../accelerator.h:73) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;final_error&apos; (../accelerator.h:103) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;d_l1&apos; (../accelerator.h:135) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_ref&apos; (../accelerator.h:175) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;result_l1&apos; (../accelerator.h:181) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_labels&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_T&apos; (../layer.h:232) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_T.8&apos; (../layer.h:232) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_T.9&apos; (../layer.h:232) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_T.10&apos; (../layer.h:232) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_T.11&apos; (../layer.h:232) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_T.12&apos; (../layer.h:232) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_T.13&apos; (../layer.h:232) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;input_T.14&apos; (../layer.h:232) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.74&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.75&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.76&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.77&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.78&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.79&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.80&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.81&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.82&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.83&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.84&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.85&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.86&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.87&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.88&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.89&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.90&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.91&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.92&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.93&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.94&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.95&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.96&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.97&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.98&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.99&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.100&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.101&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.102&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.103&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.104&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.105&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.106&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.107&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.108&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.109&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.110&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.111&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.112&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.113&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.114&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.115&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.116&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.117&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.118&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.119&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.120&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.121&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.122&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.123&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.124&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.125&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.126&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.127&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.128&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.129&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.130&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.131&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.132&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.133&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.134&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.135&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;transposed.136&apos; (../layer.h:41) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.1&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.2&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.3&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.4&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.5&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.6&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.7&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.8&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.9&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.10&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.11&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_train.12&apos; (../top.cpp:75) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.1&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.2&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.3&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.4&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.5&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.6&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.7&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.8&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.9&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.10&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.11&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;input_test.12&apos; (../top.cpp:78) in dimension 3 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_9&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_9.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_9.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_9.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_9.3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_9.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_8&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_8.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_8.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_8.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_8.3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_8.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_7&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_7.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_7.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_7.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_7.3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_7.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_6&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_6.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_6.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_6.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_6.3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_6.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_5&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_5.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_5.1&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_5.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_5.3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_5.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_4&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_4.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_4.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_4.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_4.3&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_4.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_3.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_3.1&apos; in dimension 3224114 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_3.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_3.3&apos; in dimension 3224114 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_3.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_2.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_2.1&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_2.2&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_2.3&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_2.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_12&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_12.0&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_12.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_12.2&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_12.3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_11&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_11.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_11.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_11.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_11.3&apos; in dimension 3224114 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_11.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_10&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_10.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_10.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_10.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_10.3&apos; in dimension 1601398131 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_10.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_1&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_1.0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_1.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_1.2&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_1.3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_1.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_0&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_0.0&apos; in dimension 473 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_0.1&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_0.2&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_0.3&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;digits_features_0.4&apos; in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../activations.h:126:15) to (../activations.h:99:9) in function &apos;softmax&lt;10&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../accelerator.h:193:37) to (../accelerator.h:197:1) in function &apos;accelerator&lt;360&gt;&apos;... converting 7 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (../accelerator.h:169:41) to (../accelerator.h:61:22) in function &apos;accelerator&lt;1437&gt;&apos;... converting 7 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.481 seconds; current allocated memory: 246.938 MB." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from 127 to 64 for loop &apos;VITIS_LOOP_100_1&apos; in function &apos;softmax&lt;10&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-561]" key="XFORM_LOOPBOUND_INVALID_402" tag="" content="Updating loop upper bound from 128 to 64 for loop &apos;VITIS_LOOP_105_2&apos; in function &apos;softmax&lt;10&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_71_1&apos;(../layer.h:71:22) and &apos;VITIS_LOOP_74_3&apos;(../layer.h:74:30) in function &apos;forwardPropagation&lt;8, 4&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_71_1&apos;(../layer.h:71:22) and &apos;VITIS_LOOP_74_3&apos;(../layer.h:74:30) in function &apos;forwardPropagation&lt;64, 8&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_71_1&apos;(../layer.h:71:22) and &apos;VITIS_LOOP_74_3&apos;(../layer.h:74:30) in function &apos;forwardPropagation&lt;4, 10&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_44_1&apos;(../layer.h:44:22) and &apos;VITIS_LOOP_45_2&apos;(../layer.h:45:26) in function &apos;backProp&lt;8, 4, 10&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_71_1&apos;(../layer.h:71:22) and &apos;VITIS_LOOP_74_3&apos;(../layer.h:74:30) in function &apos;backProp&lt;8, 4, 10&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_71_1&apos;(../layer.h:71:22) and &apos;VITIS_LOOP_74_3&apos;(../layer.h:74:30) in function &apos;backProp&lt;8, 4, 10&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_44_1&apos;(../layer.h:44:22) and &apos;VITIS_LOOP_45_2&apos;(../layer.h:45:26) in function &apos;backProp&lt;64, 8, 4&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_71_1&apos;(../layer.h:71:22) and &apos;VITIS_LOOP_74_3&apos;(../layer.h:74:30) in function &apos;backProp&lt;64, 8, 4&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_71_1&apos;(../layer.h:71:22) and &apos;VITIS_LOOP_74_3&apos;(../layer.h:74:30) in function &apos;backProp&lt;64, 8, 4&gt;&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_71_1&apos; (../layer.h:71:22) in function &apos;forwardPropagation&lt;8, 4&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_71_1&apos; (../layer.h:71:22) in function &apos;forwardPropagation&lt;64, 8&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_71_1&apos; (../layer.h:71:22) in function &apos;forwardPropagation&lt;4, 10&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_44_1&apos; (../layer.h:44:22) in function &apos;backProp&lt;8, 4, 10&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_71_1&apos; (../layer.h:71:22) in function &apos;backProp&lt;8, 4, 10&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_71_1&apos; (../layer.h:71:22) in function &apos;backProp&lt;8, 4, 10&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_44_1&apos; (../layer.h:44:22) in function &apos;backProp&lt;64, 8, 4&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_71_1&apos; (../layer.h:71:22) in function &apos;backProp&lt;64, 8, 4&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_71_1&apos; (../layer.h:71:22) in function &apos;backProp&lt;64, 8, 4&gt;&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;Loop-1.2&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7) in function &apos;accelerator&lt;360&gt;&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;Loop-1.1.2&apos; (C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5658:7) in function &apos;accelerator&lt;1437&gt;&apos; the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.962 seconds; current allocated memory: 765.062 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;top&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;_Pipeline_VITIS_LOOP_68_3&apos; to &apos;accelerator_1437_Pipeline_VITIS_LOOP_68_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 8&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos; to &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 8&gt;_Pipeline_VITIS_LOOP_145_1&apos; to &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 8&gt;_Pipeline_VITIS_LOOP_21_1&apos; to &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;64, 8&gt;&apos; to &apos;forwardPropagation_64_8_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos; to &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_145_1&apos; to &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_21_1&apos; to &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;8, 4&gt;&apos; to &apos;forwardPropagation_8_4_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;4, 10&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos; to &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;4, 10&gt;_Pipeline_VITIS_LOOP_145_1&apos; to &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;_Pipeline_VITIS_LOOP_120_1&apos; to &apos;softmax_10_Pipeline_VITIS_LOOP_120_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;_Pipeline_VITIS_LOOP_100_1&apos; to &apos;softmax_10_Pipeline_VITIS_LOOP_100_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;_Pipeline_VITIS_LOOP_105_2&apos; to &apos;softmax_10_Pipeline_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;_Pipeline_VITIS_LOOP_138_3&apos; to &apos;softmax_10_Pipeline_VITIS_LOOP_138_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10&gt;&apos; to &apos;softmax_10_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;forwardPropagation&lt;4, 10&gt;&apos; to &apos;forwardPropagation_4_10_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;_Pipeline_2&apos; to &apos;accelerator_1437_Pipeline_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;_Pipeline_3&apos; to &apos;accelerator_1437_Pipeline_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;_Pipeline_VITIS_LOOP_104_4&apos; to &apos;accelerator_1437_Pipeline_VITIS_LOOP_104_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos; to &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos; to &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33&apos; to &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_190_1&apos; to &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_190_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_31_1&apos; to &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_31_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 4, 10&gt;_Pipeline_VITIS_LOOP_208_3&apos; to &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_208_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;8, 4, 10&gt;&apos; to &apos;backProp_8_4_10_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos; to &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos; to &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34&apos; to &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_190_1&apos; to &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_190_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_31_1&apos; to &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_31_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 4&gt;_Pipeline_VITIS_LOOP_208_3&apos; to &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_208_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;backProp&lt;64, 8, 4&gt;&apos; to &apos;backProp_64_8_4_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;_Pipeline_VITIS_LOOP_44_1&apos; to &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;10ul, 1ul, 4ul&gt;_Pipeline_VITIS_LOOP_71_1&apos; to &apos;matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;10ul, 1ul, 4ul&gt;&apos; to &apos;matmul_10ul_1ul_4ul_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;_Pipeline_VITIS_LOOP_235_1&apos; to &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_44_1&apos; to &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1&apos; to &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;updateWeightBias&lt;8, 4&gt;_Pipeline_VITIS_LOOP_235_1&apos; to &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;updateWeightBias&lt;8, 4&gt;&apos; to &apos;updateWeightBias_8_4_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;_Pipeline_VITIS_LOOP_44_15&apos; to &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;8ul, 1ul, 64ul&gt;_Pipeline_VITIS_LOOP_71_1&apos; to &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;matmul&lt;8ul, 1ul, 64ul&gt;&apos; to &apos;matmul_8ul_1ul_64ul_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;_Pipeline_VITIS_LOOP_235_16&apos; to &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;1437&gt;&apos; to &apos;accelerator_1437_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;360&gt;_Pipeline_VITIS_LOOP_176_7&apos; to &apos;accelerator_360_Pipeline_VITIS_LOOP_176_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;360&gt;_Pipeline_2&apos; to &apos;accelerator_360_Pipeline_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;360&gt;_Pipeline_3&apos; to &apos;accelerator_360_Pipeline_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;accelerator&lt;360&gt;&apos; to &apos;accelerator_360_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_71&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_72&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_73&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77-&gt;../layer.h:233) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79&apos;, ../layer.h:79-&gt;../layer.h:233) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77-&gt;../layer.h:233) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_1&apos;, ../layer.h:79-&gt;../layer.h:233) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77-&gt;../layer.h:233) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_2&apos;, ../layer.h:79-&gt;../layer.h:233) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77-&gt;../layer.h:233) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_3&apos;, ../layer.h:79-&gt;../layer.h:233) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77-&gt;../layer.h:233) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_4&apos;, ../layer.h:79-&gt;../layer.h:233) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77-&gt;../layer.h:233) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_5&apos;, ../layer.h:79-&gt;../layer.h:233) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77-&gt;../layer.h:233) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_6&apos;, ../layer.h:79-&gt;../layer.h:233) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77-&gt;../layer.h:233) on &apos;mul&apos; operation 50 bit (&apos;mul_ln79_7&apos;, ../layer.h:79-&gt;../layer.h:233) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_8&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_9&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_10&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_11&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_12&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_13&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_14&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_15&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_16&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_17&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_18&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_19&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_20&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_21&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_22&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_23&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_24&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_25&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_26&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_27&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_28&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_29&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_30&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_31&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_32&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_33&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_34&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_35&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_36&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_37&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_38&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_39&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_40&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_41&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_42&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_43&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_44&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_45&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_46&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_47&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_48&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_49&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_50&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_51&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_52&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_53&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_54&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_55&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_56&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_57&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_58&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_59&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_60&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_61&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_62&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_63&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_64&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_65&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_66&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_67&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_68&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_69&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-303]" key="PREPROC_CORE_ASSIGN_ILLEGAL_434" tag="" content="Cannot apply functional unit assignment of &apos;AddSub_DSP&apos; (../layer.h:77) on &apos;mul&apos; operation 47 bit (&apos;mul_ln79_70&apos;, ../layer.h:79) due to incompatible operation sets." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top_Pipeline_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.123 seconds; current allocated memory: 774.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 775.273 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top_Pipeline_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 775.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 775.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top_Pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 775.773 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 775.797 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top_Pipeline_VITIS_LOOP_82_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_82_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;top_Pipeline_VITIS_LOOP_82_1&apos; (loop &apos;VITIS_LOOP_82_1&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;input_train_0_addr_3_write_ln83&apos;, ../top.cpp:83) of constant 0 on array &apos;input_train_0&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;input_train_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;top_Pipeline_VITIS_LOOP_82_1&apos; (loop &apos;VITIS_LOOP_82_1&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;input_train_0_addr_2_write_ln83&apos;, ../top.cpp:83) of variable &apos;digits_features_0_2_0_load&apos;, ../top.cpp:83 on array &apos;input_train_0&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;input_train_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;top_Pipeline_VITIS_LOOP_82_1&apos; (loop &apos;VITIS_LOOP_82_1&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;y_train_addr_5_write_ln84&apos;, ../top.cpp:84) of variable &apos;digits_labels_5_load&apos;, ../top.cpp:84 on array &apos;y_train&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;y_train&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;top_Pipeline_VITIS_LOOP_82_1&apos; (loop &apos;VITIS_LOOP_82_1&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;y_train_addr_7_write_ln84&apos;, ../top.cpp:84) of variable &apos;digits_labels_7_load&apos;, ../top.cpp:84 on array &apos;y_train&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;y_train&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop &apos;VITIS_LOOP_82_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 778.207 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 778.535 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top_Pipeline_VITIS_LOOP_88_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_88_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;top_Pipeline_VITIS_LOOP_88_2&apos; (loop &apos;VITIS_LOOP_88_2&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;input_test_0_addr_3_write_ln89&apos;, ../top.cpp:89) of constant 0 on array &apos;input_test_0&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;input_test_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;top_Pipeline_VITIS_LOOP_88_2&apos; (loop &apos;VITIS_LOOP_88_2&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;input_test_0_addr_2_write_ln89&apos;, ../top.cpp:89) of variable &apos;digits_features_0_2_0_load&apos;, ../top.cpp:89 on array &apos;input_test_0&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;input_test_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;top_Pipeline_VITIS_LOOP_88_2&apos; (loop &apos;VITIS_LOOP_88_2&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;y_test_addr_5_write_ln90&apos;, ../top.cpp:90) of variable &apos;digits_labels_5_load&apos;, ../top.cpp:90 on array &apos;y_test&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;y_test&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;top_Pipeline_VITIS_LOOP_88_2&apos; (loop &apos;VITIS_LOOP_88_2&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;y_test_addr_7_write_ln90&apos;, ../top.cpp:90) of variable &apos;digits_labels_7_load&apos;, ../top.cpp:90 on array &apos;y_test&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;y_test&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop &apos;VITIS_LOOP_88_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.646 seconds; current allocated memory: 779.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 780.457 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_Pipeline_VITIS_LOOP_68_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_68_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_68_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 781.230 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 781.539 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 782.824 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 783.676 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 784.285 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 784.285 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_21_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 784.293 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 784.293 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_64_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 784.438 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 784.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 785.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 785.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 785.766 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 786.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_21_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 786.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 786.258 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_8_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 786.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 786.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 786.891 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 786.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 787.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 787.199 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_Pipeline_VITIS_LOOP_120_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_120_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_120_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 787.301 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 787.352 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_Pipeline_VITIS_LOOP_100_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_100_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_100_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 787.371 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 787.480 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_Pipeline_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.398 seconds; current allocated memory: 787.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 787.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_Pipeline_VITIS_LOOP_138_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_138_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop &apos;VITIS_LOOP_138_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 788.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 788.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln95) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 789.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 789.418 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;forwardPropagation_4_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 789.461 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 789.816 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_Pipeline_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation 1 bit (&apos;icmp_ln43&apos;, C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:883-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683-&gt;../accelerator.h:92)) in the first pipeline iteration (II = 1 cycles)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-878.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.301 seconds; current allocated memory: 791.109 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 791.113 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_Pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 791.238 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 791.242 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_Pipeline_VITIS_LOOP_104_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_104_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_104_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 791.527 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 791.527 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 791.711 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 791.711 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 792.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 792.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 793.672 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 793.723 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_190_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_190_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_190_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 794.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 794.453 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_31_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_31_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 794.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.284 seconds; current allocated memory: 794.938 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_208_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_208_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_208_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 794.957 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 794.957 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_8_4_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 795.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 795.133 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 795.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 795.961 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 796.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 796.145 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 100, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 798.473 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 799.219 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_190_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_190_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_190_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 799.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 799.395 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_31_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_31_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_31_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 799.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 799.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_208_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_208_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_208_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.121 seconds; current allocated memory: 799.551 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 800.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;backProp_64_8_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 800.105 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 800.535 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_44_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_44_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 800.535 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 801.035 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 801.172 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 801.332 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_10ul_1ul_4ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.201 seconds; current allocated memory: 801.492 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 802.254 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_10) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_9) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_235_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_235_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 802.723 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 802.785 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_44_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_44_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 802.926 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 803.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 803.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.174 seconds; current allocated memory: 804.023 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_7) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_235_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_235_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 804.883 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 805.129 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;updateWeightBias_8_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 805.621 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 805.750 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_44_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_44_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 807.414 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 809.148 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 811.855 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 812.281 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;matmul_8ul_1ul_64ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 817.488 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 818.922 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln248) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_70) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_69) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_68) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_67) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_66) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_65) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_64) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_63) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_62) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_61) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_60) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_59) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_58) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_57) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_56) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_55) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_54) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_53) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_52) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_51) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_50) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_49) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_48) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_47) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_46) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_45) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_44) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_43) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_42) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_41) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_40) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_39) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_38) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_37) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_36) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_35) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_34) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_33) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_32) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_31) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_30) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_29) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_28) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_27) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_26) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_25) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_24) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_23) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_22) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_21) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_20) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_19) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_18) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_17) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_16) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_15) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_14) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_13) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_12) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_11) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_10) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_9) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241_8) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=sub_ln241) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_235_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_235_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.303 seconds; current allocated memory: 823.516 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 824.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_1437_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 826.770 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 828.211 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_360_Pipeline_VITIS_LOOP_176_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_176_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_176_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 829.344 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 829.781 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_360_Pipeline_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation 1 bit (&apos;icmp_ln43&apos;, C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:883-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:904-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:940-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:1236-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\array:264-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/predefined_ops.h:43-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5659-&gt;C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algo.h:5683-&gt;../accelerator.h:186)) in the first pipeline iteration (II = 1 cycles)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-878.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 830.359 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 830.547 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_360_Pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 830.555 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 830.652 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accelerator_360_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 830.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 832.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 838.727 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 840.484 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top_Pipeline_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top_Pipeline_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 842.527 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top_Pipeline_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top_Pipeline_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 843.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top_Pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top_Pipeline_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 843.871 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top_Pipeline_VITIS_LOOP_82_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;top_Pipeline_VITIS_LOOP_82_1&apos; pipeline &apos;VITIS_LOOP_82_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top_Pipeline_VITIS_LOOP_82_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 846.352 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top_Pipeline_VITIS_LOOP_88_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;top_Pipeline_VITIS_LOOP_88_2&apos; pipeline &apos;VITIS_LOOP_88_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top_Pipeline_VITIS_LOOP_88_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 854.023 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_Pipeline_VITIS_LOOP_68_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_1437_Pipeline_VITIS_LOOP_68_3&apos; pipeline &apos;VITIS_LOOP_68_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_27_4_5_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_Pipeline_VITIS_LOOP_68_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 860.910 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_42ns_42ns_42_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_22ns_25s_47_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 864.387 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1&apos; pipeline &apos;VITIS_LOOP_145_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 868.000 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1&apos; pipeline &apos;VITIS_LOOP_21_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_8_Pipeline_VITIS_LOOP_21_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 868.664 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_64_8_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_64_8_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_forwardPropagation_64_8_s_C_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_forwardPropagation_64_8_s_output_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 871.039 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_42ns_42ns_42_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_24ns_25s_49_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.225 seconds; current allocated memory: 873.402 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 875.004 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_4_Pipeline_VITIS_LOOP_21_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 875.699 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_8_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_8_4_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 877.102 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_42ns_42ns_42_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_25s_25s_50_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 879.176 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1&apos; pipeline &apos;VITIS_LOOP_145_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_4_10_Pipeline_VITIS_LOOP_145_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 880.168 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_Pipeline_VITIS_LOOP_120_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10_Pipeline_VITIS_LOOP_120_1&apos; pipeline &apos;VITIS_LOOP_120_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_Pipeline_VITIS_LOOP_120_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 880.918 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_Pipeline_VITIS_LOOP_100_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_Pipeline_VITIS_LOOP_100_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 881.574 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_Pipeline_VITIS_LOOP_105_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_Pipeline_VITIS_LOOP_105_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 882.047 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_Pipeline_VITIS_LOOP_138_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10_Pipeline_VITIS_LOOP_138_3&apos; pipeline &apos;VITIS_LOOP_138_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sdiv_42ns_25s_25_46_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_Pipeline_VITIS_LOOP_138_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 883.883 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_25s_15ns_34ns_40_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_22s_19ns_41_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_40s_25s_59_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 885.285 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;forwardPropagation_4_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;forwardPropagation_4_10_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_forwardPropagation_4_10_s_C_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_forwardPropagation_4_10_s_ref_tmp20_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 887.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_Pipeline_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_Pipeline_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 888.824 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_Pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_1437_Pipeline_3&apos; pipeline &apos;Loop 1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_Pipeline_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 890.684 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_Pipeline_VITIS_LOOP_104_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_1437_Pipeline_VITIS_LOOP_104_4&apos; pipeline &apos;VITIS_LOOP_104_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_Pipeline_VITIS_LOOP_104_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 892.055 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos; pipeline &apos;VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 893.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_42ns_42ns_42_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_25s_25s_50_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 894.871 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_42ns_42ns_42_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_24ns_25s_49_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_33&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 896.266 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_190_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_190_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 897.754 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_31_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_31_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 898.523 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_208_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_208_3&apos; pipeline &apos;VITIS_LOOP_208_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_18ns_25s_43_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_18_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_4_10_Pipeline_VITIS_LOOP_208_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 900.348 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_8_4_10_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_8_4_10_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_backProp_8_4_10_s_w_l_plus1_T_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 901.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos; pipeline &apos;VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_17_3_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 903.523 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_42ns_42ns_42_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_25s_25s_50_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 904.812 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;add_42ns_42ns_42_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_22ns_25s_47_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_129_6_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_34&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 907.598 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_190_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_190_1&apos; pipeline &apos;VITIS_LOOP_190_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_190_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 911.289 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_31_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_31_1&apos; pipeline &apos;VITIS_LOOP_31_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_31_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 912.027 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_208_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_208_3&apos; pipeline &apos;VITIS_LOOP_208_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_18ns_25s_42_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_4_Pipeline_VITIS_LOOP_208_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 913.441 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;backProp_64_8_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;backProp_64_8_4_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_backProp_64_8_4_s_w_l_plus1_T_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_backProp_64_8_4_s_d_activation_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 916.086 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 918.137 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1&apos; pipeline &apos;VITIS_LOOP_71_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_25s_25s_50_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_10ul_1ul_4ul_Pipeline_VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 919.551 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_10ul_1ul_4ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_10ul_1ul_4ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 920.301 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_1&apos; pipeline &apos;VITIS_LOOP_235_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_mulsub_25s_8ns_42s_42_4_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 922.902 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1&apos; pipeline &apos;VITIS_LOOP_44_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_44_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 923.742 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_25s_25s_50_1_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 925.625 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1&apos; pipeline &apos;VITIS_LOOP_235_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_mulsub_25s_8ns_42s_42_4_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_2_25_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;updateWeightBias_8_4_Pipeline_VITIS_LOOP_235_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 928.121 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;updateWeightBias_8_4_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;updateWeightBias_8_4_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_updateWeightBias_8_4_s_update_temp_mat_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 930.852 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_15&apos; pipeline &apos;VITIS_LOOP_44_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_Pipeline_VITIS_LOOP_44_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 934.152 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1&apos; pipeline &apos;VITIS_LOOP_71_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_25s_22ns_47_1_1&apos;: 64 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_8ul_1ul_64ul_Pipeline_VITIS_LOOP_71_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.508 seconds; current allocated memory: 944.156 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;matmul_8ul_1ul_64ul_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;matmul_8ul_1ul_64ul_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 954.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_16&apos; pipeline &apos;VITIS_LOOP_235_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_mulsub_25s_8ns_42s_42_4_1&apos;: 65 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_Pipeline_VITIS_LOOP_235_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.648 seconds; current allocated memory: 976.461 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_1437_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_10_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitofp_32ns_32_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_3_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_1437_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_accelerator_1437_s_input_ref_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_accelerator_1437_s_result_l1_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_accelerator_1437_s_d_l1_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.073 seconds; current allocated memory: 1003.246 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_360_Pipeline_VITIS_LOOP_176_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_360_Pipeline_VITIS_LOOP_176_7&apos; pipeline &apos;VITIS_LOOP_176_7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_27_4_5_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_360_Pipeline_VITIS_LOOP_176_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1012.879 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_360_Pipeline_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_360_Pipeline_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1013.383 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_360_Pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;accelerator_360_Pipeline_3&apos; pipeline &apos;Loop 1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_360_Pipeline_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1015.590 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accelerator_360_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_10_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitofp_32ns_32_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sparsemux_9_3_25_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accelerator_360_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_accelerator_360_s_input_ref_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_accelerator_360_s_result_l1_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1019.305 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;top&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/train_accuracy&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/test_accuracy&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;top/done&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;top&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;train_accuracy&apos;, &apos;test_accuracy&apos; and &apos;done&apos; to AXI-Lite port BUS." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-104]" key="RTGEN_104_852" tag="" content="Estimated max fanout for &apos;top&apos; is 5414 from HDL expression: (1&apos;b1 == ap_CS_fsm_state5)" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fdiv_32ns_32ns_32_10_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fpext_32ns_64_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;sitofp_32ns_32_4_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;top&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_1_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_2_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_3_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_4_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_5_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_6_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_7_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_8_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_9_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_10_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_11_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_12_0_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_0_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_1_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_2_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_3_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_4_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_5_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_6_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_7_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_8_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_9_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_10_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_11_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_12_1_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_0_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_1_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_2_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_3_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_4_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_5_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_7_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_8_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_9_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_10_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_11_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_12_2_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_1_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_2_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_3_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_4_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_5_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_6_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_7_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_8_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_9_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_10_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_11_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_12_3_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_0_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_1_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_2_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_3_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_4_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_5_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_6_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_7_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_8_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_9_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_10_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_features_11_4_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_0_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_1_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_2_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_3_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_4_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_5_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_6_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_7_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_8_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-279]" key="RTMG_279_1793" tag="" content="Implementing memory &apos;top_digits_labels_9_ROM_AUTO_1R&apos; using auto ROMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_y_train_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_y_test_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_weights_l1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_weights_l2_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_biases_l1_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_biases_l3_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_input_train_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;top_input_test_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.01 seconds; current allocated memory: 1.013 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 5.85 seconds; current allocated memory: 1.045 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.736 seconds; current allocated memory: 1.069 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for top." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for top." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 127.60 MHz" resolution=""/>
</Messages>
