// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Fri Mar 19 10:00:09 2021
// Host        : fpgdev running 64-bit Ubuntu 16.04.7 LTS
// Command     : write_verilog -force -mode funcsim
//               /.aux_mnt/fpgdeva/casperlibs/vitis/workspace/rtl_u280_kernel/vivado_rtl_kernel/rtl_kernel_wizard_1_ex/rtl_kernel_wizard_1_ex.gen/sources_1/bd/design_1/ip/design_1_cmac_usplus_1_0/design_1_cmac_usplus_1_0_sim_netlist.v
// Design      : design_1_cmac_usplus_1_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcu280-fsvh2892-2L-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_1_0,cmac_usplus_core,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* PARTIALLYOBFUSCATED *) 
(* NotValidForBitStream *)
module design_1_cmac_usplus_1_0
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_txusrclk2,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    sys_reset,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    usr_rx_reset,
    gt_rxusrclk2,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    ctl_rx_enable,
    ctl_rx_force_resync,
    ctl_rx_test_pattern,
    core_rx_reset,
    rx_clk,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_vlan,
    ctl_tx_enable,
    ctl_tx_test_pattern,
    ctl_tx_send_idle,
    ctl_tx_send_rfi,
    ctl_tx_send_lfi,
    core_tx_reset,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    tx_preamblein,
    usr_tx_reset,
    core_drp_reset,
    drp_clk,
    drp_addr,
    drp_di,
    drp_en,
    drp_do,
    drp_rdy,
    drp_we);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  output gt_txusrclk2;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input sys_reset;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output usr_rx_reset;
  output gt_rxusrclk2;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  input ctl_rx_enable;
  input ctl_rx_force_resync;
  input ctl_rx_test_pattern;
  input core_rx_reset;
  input rx_clk;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_vlan;
  input ctl_tx_enable;
  input ctl_tx_test_pattern;
  input ctl_tx_send_idle;
  input ctl_tx_send_rfi;
  input ctl_tx_send_lfi;
  input core_tx_reset;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  input [55:0]tx_preamblein;
  output usr_tx_reset;
  input core_drp_reset;
  input drp_clk;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input drp_en;
  output [15:0]drp_do;
  output drp_rdy;
  input drp_we;

  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire ctl_tx_test_pattern;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_tx_datapath;
  wire init_clk;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire tx_unfout;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire NLW_inst_common0_drprdy_UNCONNECTED;
  wire NLW_inst_gt0_drprdy_UNCONNECTED;
  wire NLW_inst_gt1_drprdy_UNCONNECTED;
  wire NLW_inst_gt2_drprdy_UNCONNECTED;
  wire NLW_inst_gt3_drprdy_UNCONNECTED;
  wire NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_inst_stat_rx_pause_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock0_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock1_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock2_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_am_lock3_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_hi_ser_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_lane_alignment_status_UNCONNECTED;
  wire NLW_inst_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED;
  wire NLW_inst_stat_rx_user_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_pause_UNCONNECTED;
  wire NLW_inst_stat_tx_ptp_fifo_read_error_UNCONNECTED;
  wire NLW_inst_stat_tx_ptp_fifo_write_error_UNCONNECTED;
  wire NLW_inst_stat_tx_user_pause_UNCONNECTED;
  wire NLW_inst_tx_ptp_tstamp_valid_out_UNCONNECTED;
  wire [15:0]NLW_inst_common0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt0_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt1_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt2_drpdo_UNCONNECTED;
  wire [15:0]NLW_inst_gt3_drpdo_UNCONNECTED;
  wire [3:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [11:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [3:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txbufstatus_UNCONNECTED;
  wire [3:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_0_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_1_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_10_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_11_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_12_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_13_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_14_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_15_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_16_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_17_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_18_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_19_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_2_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_3_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_4_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_5_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_6_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_7_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_8_UNCONNECTED;
  wire [6:0]NLW_inst_rx_lane_aligner_fill_9_UNCONNECTED;
  wire [4:0]NLW_inst_rx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_inst_rx_ptp_tstamp_out_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_inst_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_inst_stat_rx_pause_valid_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count0_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count1_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count2_inc_UNCONNECTED;
  wire [2:0]NLW_inst_stat_rx_rsfec_err_count3_inc_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_0_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_1_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_2_UNCONNECTED;
  wire [13:0]NLW_inst_stat_rx_rsfec_lane_fill_3_UNCONNECTED;
  wire [7:0]NLW_inst_stat_rx_rsfec_lane_mapping_UNCONNECTED;
  wire [31:0]NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_inst_stat_tx_pause_valid_UNCONNECTED;
  wire [4:0]NLW_inst_tx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_inst_tx_ptp_tstamp_out_UNCONNECTED;
  wire [15:0]NLW_inst_tx_ptp_tstamp_tag_out_UNCONNECTED;

  (* C_ADD_GT_CNRL_STS_PORTS = "0" *) 
  (* C_CLOCKING_MODE = "Asynchronous" *) 
  (* C_CMAC_CAUI4_MODE = "1" *) 
  (* C_CMAC_CORE_SELECT = "CMACE4_X0Y7" *) 
  (* C_ENABLE_PIPELINE_REG = "0" *) 
  (* C_GT_DRP_CLK = "100.00" *) 
  (* C_GT_REF_CLK_FREQ = "156.250000" *) 
  (* C_GT_RX_BUFFER_BYPASS = "0" *) 
  (* C_GT_TYPE = "GTY" *) 
  (* C_INCLUDE_SHARED_LOGIC = "2" *) 
  (* C_INS_LOSS_NYQ = "12" *) 
  (* C_LANE10_GT_LOC = "NA" *) 
  (* C_LANE1_GT_LOC = "X0Y44" *) 
  (* C_LANE2_GT_LOC = "X0Y45" *) 
  (* C_LANE3_GT_LOC = "X0Y46" *) 
  (* C_LANE4_GT_LOC = "X0Y47" *) 
  (* C_LANE5_GT_LOC = "NA" *) 
  (* C_LANE6_GT_LOC = "NA" *) 
  (* C_LANE7_GT_LOC = "NA" *) 
  (* C_LANE8_GT_LOC = "NA" *) 
  (* C_LANE9_GT_LOC = "NA" *) 
  (* C_LINE_RATE = "25.781250" *) 
  (* C_NUM_LANES = "4" *) 
  (* C_OPERATING_MODE = "3" *) 
  (* C_PLL_TYPE = "QPLL1" *) 
  (* C_PTP_TRANSPCLK_MODE = "0" *) 
  (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
  (* C_RS_FEC_TRANSCODE_BYPASS = "0" *) 
  (* C_RX_CHECK_ACK = "1" *) 
  (* C_RX_CHECK_PREAMBLE = "0" *) 
  (* C_RX_CHECK_SFD = "0" *) 
  (* C_RX_DELETE_FCS = "1" *) 
  (* C_RX_EQ_MODE = "AUTO" *) 
  (* C_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* C_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* C_RX_FLOW_CONTROL = "0" *) 
  (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
  (* C_RX_GT_BUFFER = "1" *) 
  (* C_RX_IGNORE_FCS = "0" *) 
  (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* C_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* C_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_RX_PROCESS_LFI = "0" *) 
  (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* C_TX_FCS_INS_ENABLE = "1" *) 
  (* C_TX_FLOW_CONTROL = "0" *) 
  (* C_TX_IGNORE_FCS = "1" *) 
  (* C_TX_IPG_VALUE = "4'b1100" *) 
  (* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) 
  (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* C_TX_PTP_1STEP_ENABLE = "0" *) 
  (* C_TX_PTP_LATENCY_ADJUST = "0" *) 
  (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
  (* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* C_USER_INTERFACE = "AXIS" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* MASTER_WATCHDOG_TIMER_RESET = "29'b00100011110000110100011000000" *) 
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_wrapper inst
       (.common0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common0_drpdo(NLW_inst_common0_drpdo_UNCONNECTED[15:0]),
        .common0_drpen(1'b0),
        .common0_drprdy(NLW_inst_common0_drprdy_UNCONNECTED),
        .common0_drpwe(1'b0),
        .core_drp_reset(core_drp_reset),
        .core_rx_reset(core_rx_reset),
        .core_tx_reset(core_tx_reset),
        .ctl_caui4_mode(1'b1),
        .ctl_rsfec_ieee_error_indication_mode(1'b0),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(1'b0),
        .ctl_rx_rsfec_enable_correction(1'b0),
        .ctl_rx_rsfec_enable_indication(1'b0),
        .ctl_rx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(1'b0),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .gt0_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt0_drpdo(NLW_inst_gt0_drpdo_UNCONNECTED[15:0]),
        .gt0_drpen(1'b0),
        .gt0_drprdy(NLW_inst_gt0_drprdy_UNCONNECTED),
        .gt0_drpwe(1'b0),
        .gt1_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt1_drpdo(NLW_inst_gt1_drpdo_UNCONNECTED[15:0]),
        .gt1_drpen(1'b0),
        .gt1_drprdy(NLW_inst_gt1_drprdy_UNCONNECTED),
        .gt1_drpwe(1'b0),
        .gt2_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt2_drpdo(NLW_inst_gt2_drpdo_UNCONNECTED[15:0]),
        .gt2_drpen(1'b0),
        .gt2_drprdy(NLW_inst_gt2_drprdy_UNCONNECTED),
        .gt2_drpwe(1'b0),
        .gt3_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt3_drpdo(NLW_inst_gt3_drpdo_UNCONNECTED[15:0]),
        .gt3_drpen(1'b0),
        .gt3_drprdy(NLW_inst_gt3_drprdy_UNCONNECTED),
        .gt3_drpwe(1'b0),
        .gt_drp_done(1'b0),
        .gt_drpclk(1'b0),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[3:0]),
        .gt_eyescanreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_eyescantrigger({1'b0,1'b0,1'b0,1'b0}),
        .gt_loopback_in(gt_loopback_in),
        .gt_powergoodout(gt_powergoodout),
        .gt_ref_clk_n(gt_ref_clk_n),
        .gt_ref_clk_out(gt_ref_clk_out),
        .gt_ref_clk_p(gt_ref_clk_p),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[11:0]),
        .gt_rxcdrhold({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxdfelpmreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxlpmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxn_in(gt_rxn_in),
        .gt_rxp_in(gt_rxp_in),
        .gt_rxpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[3:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(gt_rxrecclkout),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[3:0]),
        .gt_rxusrclk2(gt_rxusrclk2),
        .gt_txbufstatus(NLW_inst_gt_txbufstatus_UNCONNECTED[7:0]),
        .gt_txdiffctrl({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0}),
        .gt_txn_out(gt_txn_out),
        .gt_txp_out(gt_txp_out),
        .gt_txpippmen({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpippmsel({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpolarity({1'b0,1'b0,1'b0,1'b0}),
        .gt_txpostcursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprecursor({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[3:0]),
        .gt_txusrclk2(gt_txusrclk2),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath(gtwiz_reset_rx_datapath),
        .gtwiz_reset_tx_datapath(gtwiz_reset_tx_datapath),
        .init_clk(init_clk),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_lane_aligner_fill_0(NLW_inst_rx_lane_aligner_fill_0_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_1(NLW_inst_rx_lane_aligner_fill_1_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_10(NLW_inst_rx_lane_aligner_fill_10_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_11(NLW_inst_rx_lane_aligner_fill_11_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_12(NLW_inst_rx_lane_aligner_fill_12_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_13(NLW_inst_rx_lane_aligner_fill_13_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_14(NLW_inst_rx_lane_aligner_fill_14_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_15(NLW_inst_rx_lane_aligner_fill_15_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_16(NLW_inst_rx_lane_aligner_fill_16_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_17(NLW_inst_rx_lane_aligner_fill_17_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_18(NLW_inst_rx_lane_aligner_fill_18_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_19(NLW_inst_rx_lane_aligner_fill_19_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_2(NLW_inst_rx_lane_aligner_fill_2_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_3(NLW_inst_rx_lane_aligner_fill_3_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_4(NLW_inst_rx_lane_aligner_fill_4_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_5(NLW_inst_rx_lane_aligner_fill_5_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_6(NLW_inst_rx_lane_aligner_fill_6_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_7(NLW_inst_rx_lane_aligner_fill_7_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_8(NLW_inst_rx_lane_aligner_fill_8_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_9(NLW_inst_rx_lane_aligner_fill_9_UNCONNECTED[6:0]),
        .rx_otn_bip8_0(rx_otn_bip8_0),
        .rx_otn_bip8_1(rx_otn_bip8_1),
        .rx_otn_bip8_2(rx_otn_bip8_2),
        .rx_otn_bip8_3(rx_otn_bip8_3),
        .rx_otn_bip8_4(rx_otn_bip8_4),
        .rx_otn_data_0(rx_otn_data_0),
        .rx_otn_data_1(rx_otn_data_1),
        .rx_otn_data_2(rx_otn_data_2),
        .rx_otn_data_3(rx_otn_data_3),
        .rx_otn_data_4(rx_otn_data_4),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preambleout(rx_preambleout),
        .rx_ptp_pcslane_out(NLW_inst_rx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .rx_ptp_tstamp_out(NLW_inst_rx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_inst_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_inst_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_inst_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_inst_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_inst_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_inst_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_inst_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_inst_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_inst_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_inst_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_inst_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_inst_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_inst_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_inst_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_pcsl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_pcsl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_pcsl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_pcsl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_pcsl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_pcsl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_pcsl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_pcsl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_pcsl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_pcsl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_pcsl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_pcsl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_pcsl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_pcsl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_pcsl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_pcsl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_pcsl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_pcsl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_pcsl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_pcsl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_pcsl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(NLW_inst_stat_rx_rsfec_am_lock0_UNCONNECTED),
        .stat_rx_rsfec_am_lock1(NLW_inst_stat_rx_rsfec_am_lock1_UNCONNECTED),
        .stat_rx_rsfec_am_lock2(NLW_inst_stat_rx_rsfec_am_lock2_UNCONNECTED),
        .stat_rx_rsfec_am_lock3(NLW_inst_stat_rx_rsfec_am_lock3_UNCONNECTED),
        .stat_rx_rsfec_corrected_cw_inc(NLW_inst_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_cw_inc(NLW_inst_stat_rx_rsfec_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_err_count0_inc(NLW_inst_stat_rx_rsfec_err_count0_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count1_inc(NLW_inst_stat_rx_rsfec_err_count1_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count2_inc(NLW_inst_stat_rx_rsfec_err_count2_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count3_inc(NLW_inst_stat_rx_rsfec_err_count3_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_hi_ser(NLW_inst_stat_rx_rsfec_hi_ser_UNCONNECTED),
        .stat_rx_rsfec_lane_alignment_status(NLW_inst_stat_rx_rsfec_lane_alignment_status_UNCONNECTED),
        .stat_rx_rsfec_lane_fill_0(NLW_inst_stat_rx_rsfec_lane_fill_0_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_1(NLW_inst_stat_rx_rsfec_lane_fill_1_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_2(NLW_inst_stat_rx_rsfec_lane_fill_2_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_3(NLW_inst_stat_rx_rsfec_lane_fill_3_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_mapping(NLW_inst_stat_rx_rsfec_lane_mapping_UNCONNECTED[7:0]),
        .stat_rx_rsfec_rsvd(NLW_inst_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(NLW_inst_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_inst_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_inst_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_inst_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(NLW_inst_stat_tx_ptp_fifo_read_error_UNCONNECTED),
        .stat_tx_ptp_fifo_write_error(NLW_inst_stat_tx_ptp_fifo_write_error_UNCONNECTED),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_inst_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .sys_reset(sys_reset),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_ovfout(tx_ovfout),
        .tx_preamblein(tx_preamblein),
        .tx_ptp_1588op_in({1'b0,1'b0}),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(NLW_inst_tx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(NLW_inst_tx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .tx_ptp_tstamp_tag_out(NLW_inst_tx_ptp_tstamp_tag_out_UNCONNECTED[15:0]),
        .tx_ptp_tstamp_valid_out(NLW_inst_tx_ptp_tstamp_valid_out_UNCONNECTED),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_unfout(tx_unfout),
        .usr_rx_reset(usr_rx_reset),
        .usr_tx_reset(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_axis2lbus_segmented_corelogic" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_axis2lbus_segmented_corelogic
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [55:0]Q;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [55:0]Q;
  wire axis_tready_i;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ;
  wire \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 ;
  wire lbus_eopin_int_0;
  wire lbus_eopin_int_1;
  wire lbus_eopin_int_2;
  wire seg_valid_0__13;
  wire seg_valid_1__13;
  wire seg_valid_2__13;
  wire seg_valid_3__13;
  wire state;
  wire state_i_1_n_0;
  wire [3:0]tkeep_to_mty;
  wire [3:0]tkeep_to_mty0;
  wire [3:0]tkeep_to_mty1;
  wire [3:0]tkeep_to_mty2;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[120]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[100] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[28]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[101] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[29]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[102] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[30]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[103] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[31]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[104] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[16]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[105] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[17]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[106] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[18]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[107] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[19]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[108] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[20]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[109] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[21]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[114]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[110] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[22]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[111] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[23]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[112] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[8]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[113] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[9]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[114] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[10]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[115] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[11]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[116] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[12]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[117] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[13]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[118] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[14]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[119] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[15]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[115]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[120] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[121] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[122] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[123] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[124] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[4]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[125] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[5]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[126] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[6]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[127] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[7]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [127]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[116]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[117]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[118]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[119]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[104]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[105]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[106]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[107]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[121]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[108]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[109]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[110]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[111]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[96]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[97]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[98]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[99]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[100]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[101]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[122]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[102]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[103]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[88]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[89]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[90]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[91]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[92]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[93]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[94]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[95]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[123]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[80]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[81]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[82]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[83]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[84]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[85]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[86]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[87]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[72]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[73]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[124]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[74]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[75]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[76]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[77]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[78]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[79]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[56] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[64]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[57] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[65]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[58] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[66]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[59] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[67]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[125]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[60] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[68]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[61] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[69]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[62] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[70]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[63] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[71]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[64] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[56]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[65] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[57]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[66] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[58]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[67] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[59]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[68] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[60]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[69] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[61]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[126]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[70] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[62]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[71] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[63]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[72] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[48]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[73] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[49]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[74] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[50]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[75] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[51]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[76] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[52]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[77] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[53]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[78] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[54]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[79] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[55]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[127]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[80] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[40]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[81] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[41]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[82] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[42]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[83] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[43]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[84] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[44]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[85] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[45]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[86] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[46]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[87] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[47]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[88] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[32]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[89] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[33]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[112]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[90] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[34]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[91] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[35]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[92] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[36]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[93] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[37]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[94] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[38]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[95] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[39]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[96] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[24]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[97] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[25]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[98] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[26]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[99] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[27]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_data_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[113]),
        .Q(\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h1F)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_1 
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .I2(tx_axis_tvalid),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_2 
       (.I0(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ),
        .I1(tx_axis_tkeep[1]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[3]),
        .I4(tx_axis_tkeep[2]),
        .I5(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ),
        .O(seg_valid_0__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_3 
       (.I0(tx_axis_tkeep[5]),
        .I1(tx_axis_tkeep[4]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_4 
       (.I0(tx_axis_tkeep[10]),
        .I1(tx_axis_tkeep[11]),
        .I2(tx_axis_tkeep[8]),
        .I3(tx_axis_tkeep[9]),
        .I4(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_ena[0]_i_5 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .O(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_5_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_ena_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_enain0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_1 
       (.I0(tx_axis_tlast),
        .O(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[0].lbus_eop[0]_i_2 
       (.I0(seg_valid_1__13),
        .I1(seg_valid_0__13),
        .O(lbus_eopin_int_0));
  FDRE \genblk1.SEG_LOOP[0].lbus_eop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_0),
        .Q(tx_eopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_err[0]_i_1 
       (.I0(tx_axis_tuser),
        .O(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_err_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_0__13),
        .Q(tx_errin0),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[15]),
        .I2(tx_axis_tkeep[0]),
        .I3(tx_axis_tkeep[13]),
        .I4(tx_axis_tkeep[14]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ),
        .O(tkeep_to_mty[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_2 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[5]),
        .I2(tx_axis_tkeep[4]),
        .I3(tx_axis_tkeep[7]),
        .I4(tx_axis_tkeep[6]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[0]_i_3 
       (.I0(tx_axis_tkeep[2]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[0]),
        .I2(tx_axis_tkeep[15]),
        .I3(tx_axis_tkeep[14]),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ),
        .O(tkeep_to_mty[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_2 
       (.I0(tx_axis_tkeep[13]),
        .I1(tx_axis_tkeep[12]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[9]),
        .I4(tx_axis_tkeep[8]),
        .I5(tx_axis_tkeep[7]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_3 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[11]),
        .I4(tx_axis_tkeep[10]),
        .I5(tx_axis_tkeep[9]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[0].lbus_mty[1]_i_4 
       (.I0(tx_axis_tkeep[4]),
        .I1(tx_axis_tkeep[3]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_1 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ),
        .O(tkeep_to_mty[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_2 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[13]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[14]),
        .I4(tx_axis_tkeep[15]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_3 
       (.I0(tx_axis_tkeep[9]),
        .I1(tx_axis_tkeep[8]),
        .I2(tx_axis_tkeep[7]),
        .I3(tx_axis_tkeep[5]),
        .I4(tx_axis_tkeep[4]),
        .I5(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[0].lbus_mty[2]_i_4 
       (.I0(tx_axis_tkeep[3]),
        .I1(tx_axis_tkeep[2]),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[6]),
        .I4(tx_axis_tkeep[7]),
        .I5(tx_axis_tkeep[5]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ),
        .I2(tx_axis_tkeep[1]),
        .I3(tx_axis_tkeep[2]),
        .I4(tx_axis_tkeep[3]),
        .O(tkeep_to_mty[3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_2 
       (.I0(tx_axis_tkeep[7]),
        .I1(tx_axis_tkeep[6]),
        .I2(tx_axis_tkeep[5]),
        .I3(tx_axis_tkeep[4]),
        .I4(tx_axis_tkeep[3]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_3 
       (.I0(tx_axis_tkeep[0]),
        .I1(tx_axis_tkeep[10]),
        .I2(tx_axis_tkeep[11]),
        .I3(tx_axis_tkeep[8]),
        .I4(tx_axis_tkeep[9]),
        .I5(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[0].lbus_mty[3]_i_4 
       (.I0(tx_axis_tkeep[15]),
        .I1(tx_axis_tkeep[14]),
        .I2(tx_axis_tkeep[12]),
        .I3(tx_axis_tkeep[13]),
        .O(\genblk1.SEG_LOOP[0].lbus_mty[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[0]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[1]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[2]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].lbus_mty_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty[3]),
        .Q(\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 [3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \genblk1.SEG_LOOP[0].lbus_sop[0]_i_1 
       (.I0(state),
        .O(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].lbus_sop_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(\genblk1.SEG_LOOP[0].lbus_sop[0]_i_1_n_0 ),
        .Q(tx_sopin0),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[0] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[16] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[17] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[18] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[19] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[20] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[21] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[0].tx_preamblein_o_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_preamblein[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[128] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[248]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[129] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[249]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[130] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[250]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[131] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[251]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[132] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[252]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[133] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[253]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[134] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[254]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[135] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[255]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[136] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[240]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[137] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[241]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[138] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[242]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[139] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[243]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[140] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[244]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[141] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[245]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[142] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[246]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[143] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[247]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[144] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[232]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[145] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[233]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[146] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[234]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[147] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[235]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[148] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[236]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[149] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[237]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[150] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[238]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[151] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[239]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[152] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[224]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[153] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[225]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[154] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[226]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[155] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[227]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[156] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[228]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[157] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[229]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[158] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[230]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[159] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[231]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[160] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[216]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[161] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[217]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[162] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[218]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[163] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[219]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[164] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[220]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[165] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[221]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[166] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[222]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[167] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[223]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[168] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[208]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[169] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[209]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[170] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[210]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[171] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[211]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[172] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[212]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[173] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[213]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[174] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[214]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[175] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[215]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[176] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[200]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[177] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[201]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[178] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[202]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[179] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[203]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[180] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[204]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[181] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[205]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[182] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[206]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[183] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[207]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[184] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[192]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[185] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[193]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[186] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[194]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[187] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[195]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[188] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[196]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[189] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[197]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[190] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[198]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[191] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[199]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[192] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[184]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[193] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[185]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[194] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[186]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[195] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[187]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[196] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[188]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[197] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[189]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[198] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[190]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[199] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[191]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[200] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[176]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[201] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[177]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[202] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[178]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[203] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[179]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[204] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[180]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[205] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[181]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[206] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[182]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[207] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[183]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[208] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[168]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[209] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[169]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[210] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[170]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[211] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[171]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[212] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[172]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[213] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[173]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[214] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[174]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[215] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[175]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[216] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[160]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[217] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[161]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[218] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[162]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[219] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[163]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[220] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[164]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[221] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[165]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[222] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[166]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[223] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[167]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[224] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[152]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[225] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[153]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[226] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[154]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[227] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[155]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[228] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[156]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[229] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[157]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[230] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[158]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[231] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[159]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[232] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[144]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[233] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[145]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[234] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[146]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[235] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[147]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[236] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[148]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[237] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[149]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[238] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[150]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[239] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[151]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[240] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[136]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[241] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[137]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[242] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[138]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[243] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[139]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[244] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[140]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[245] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[141]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[246] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[142]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[247] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[143]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[248] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[128]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[249] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[129]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[250] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[130]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[251] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[131]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[252] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[132]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[253] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[133]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[254] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[134]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_data_reg[255] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[135]),
        .Q(\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ),
        .I1(tx_axis_tkeep[17]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[19]),
        .I4(tx_axis_tkeep[18]),
        .I5(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ),
        .O(seg_valid_1__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_2 
       (.I0(tx_axis_tkeep[21]),
        .I1(tx_axis_tkeep[20]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_3 
       (.I0(tx_axis_tkeep[26]),
        .I1(tx_axis_tkeep[27]),
        .I2(tx_axis_tkeep[24]),
        .I3(tx_axis_tkeep[25]),
        .I4(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_ena[1]_i_4 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .O(\genblk1.SEG_LOOP[1].lbus_ena[1]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_ena_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_enain1),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[1].lbus_eop[1]_i_1 
       (.I0(seg_valid_2__13),
        .I1(seg_valid_1__13),
        .O(lbus_eopin_int_1));
  FDRE \genblk1.SEG_LOOP[1].lbus_eop_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_1),
        .Q(tx_eopin1),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_err_reg[1] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_1__13),
        .Q(tx_errin1),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[31]),
        .I2(tx_axis_tkeep[16]),
        .I3(tx_axis_tkeep[29]),
        .I4(tx_axis_tkeep[30]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ),
        .O(tkeep_to_mty0[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_2 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[21]),
        .I2(tx_axis_tkeep[20]),
        .I3(tx_axis_tkeep[23]),
        .I4(tx_axis_tkeep[22]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[4]_i_3 
       (.I0(tx_axis_tkeep[18]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ),
        .I1(tx_axis_tkeep[16]),
        .I2(tx_axis_tkeep[31]),
        .I3(tx_axis_tkeep[30]),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ),
        .O(tkeep_to_mty0[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_2 
       (.I0(tx_axis_tkeep[29]),
        .I1(tx_axis_tkeep[28]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[25]),
        .I4(tx_axis_tkeep[24]),
        .I5(tx_axis_tkeep[23]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_3 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[27]),
        .I4(tx_axis_tkeep[26]),
        .I5(tx_axis_tkeep[25]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[1].lbus_mty[5]_i_4 
       (.I0(tx_axis_tkeep[20]),
        .I1(tx_axis_tkeep[19]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_1 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ),
        .O(tkeep_to_mty0[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_2 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[29]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[30]),
        .I4(tx_axis_tkeep[31]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_3 
       (.I0(tx_axis_tkeep[25]),
        .I1(tx_axis_tkeep[24]),
        .I2(tx_axis_tkeep[23]),
        .I3(tx_axis_tkeep[21]),
        .I4(tx_axis_tkeep[20]),
        .I5(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[1].lbus_mty[6]_i_4 
       (.I0(tx_axis_tkeep[19]),
        .I1(tx_axis_tkeep[18]),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[22]),
        .I4(tx_axis_tkeep[23]),
        .I5(tx_axis_tkeep[21]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_1 
       (.I0(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ),
        .I2(tx_axis_tkeep[17]),
        .I3(tx_axis_tkeep[18]),
        .I4(tx_axis_tkeep[19]),
        .O(tkeep_to_mty0[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_2 
       (.I0(tx_axis_tkeep[23]),
        .I1(tx_axis_tkeep[22]),
        .I2(tx_axis_tkeep[21]),
        .I3(tx_axis_tkeep[20]),
        .I4(tx_axis_tkeep[19]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_3 
       (.I0(tx_axis_tkeep[16]),
        .I1(tx_axis_tkeep[26]),
        .I2(tx_axis_tkeep[27]),
        .I3(tx_axis_tkeep[24]),
        .I4(tx_axis_tkeep[25]),
        .I5(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[1].lbus_mty[7]_i_4 
       (.I0(tx_axis_tkeep[31]),
        .I1(tx_axis_tkeep[30]),
        .I2(tx_axis_tkeep[28]),
        .I3(tx_axis_tkeep[29]),
        .O(\genblk1.SEG_LOOP[1].lbus_mty[7]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[4] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[0]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[5] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[1]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[6] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[2]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[1].lbus_mty_reg[7] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty0[3]),
        .Q(\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[256] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[376]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[257] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[377]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[258] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[378]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[259] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[379]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[260] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[380]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[261] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[381]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[262] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[382]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[263] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[383]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[264] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[368]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[265] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[369]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[266] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[370]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[267] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[371]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[268] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[372]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[269] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[373]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[270] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[374]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[271] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[375]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[272] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[360]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[273] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[361]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[274] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[362]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[275] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[363]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[276] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[364]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[277] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[365]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[278] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[366]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[279] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[367]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[280] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[352]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[281] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[353]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[282] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[354]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[283] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[355]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[284] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[356]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[285] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[357]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[286] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[358]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[287] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[359]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[288] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[344]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[289] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[345]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[290] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[346]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[291] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[347]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[292] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[348]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[293] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[349]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[294] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[350]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[295] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[351]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[296] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[336]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[297] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[337]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[298] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[338]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[299] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[339]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[300] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[340]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[301] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[341]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[302] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[342]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[303] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[343]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[304] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[328]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[305] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[329]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[306] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[330]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[307] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[331]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[308] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[332]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[309] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[333]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[310] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[334]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[311] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[335]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[312] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[320]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[313] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[321]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[314] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[322]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[315] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[323]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[316] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[324]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[317] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[325]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[318] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[326]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[319] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[327]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[320] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[312]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[321] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[313]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[322] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[314]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[323] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[315]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[324] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[316]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[325] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[317]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[326] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[318]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[327] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[319]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[328] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[304]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[329] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[305]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[330] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[306]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[331] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[307]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[332] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[308]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[333] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[309]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[334] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[310]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[335] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[311]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[336] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[296]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[337] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[297]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[338] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[298]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[339] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[299]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[340] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[300]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[341] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[301]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[342] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[302]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[343] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[303]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[344] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[288]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[345] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[289]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[346] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[290]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[347] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[291]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[348] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[292]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[349] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[293]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[350] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[294]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[351] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[295]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[352] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[280]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[353] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[281]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[354] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[282]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[355] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[283]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[356] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[284]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[357] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[285]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[358] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[286]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[359] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[287]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[360] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[272]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[361] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[273]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[362] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[274]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[363] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[275]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[364] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[276]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[365] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[277]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[366] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[278]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[367] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[279]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[368] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[264]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[369] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[265]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[370] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[266]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[371] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[267]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[372] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[268]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[373] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[269]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[374] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[270]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[375] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[271]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[376] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[256]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[377] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[257]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[378] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[258]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[379] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[259]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[380] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[260]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[381] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[261]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[382] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[262]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_data_reg[383] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[263]),
        .Q(\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ),
        .I1(tx_axis_tkeep[33]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[35]),
        .I4(tx_axis_tkeep[34]),
        .I5(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ),
        .O(seg_valid_2__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_2 
       (.I0(tx_axis_tkeep[37]),
        .I1(tx_axis_tkeep[36]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_3 
       (.I0(tx_axis_tkeep[42]),
        .I1(tx_axis_tkeep[43]),
        .I2(tx_axis_tkeep[40]),
        .I3(tx_axis_tkeep[41]),
        .I4(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_ena[2]_i_4 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .O(\genblk1.SEG_LOOP[2].lbus_ena[2]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_ena_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_enain2),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \genblk1.SEG_LOOP[2].lbus_eop[2]_i_1 
       (.I0(seg_valid_3__13),
        .I1(seg_valid_2__13),
        .O(lbus_eopin_int_2));
  FDRE \genblk1.SEG_LOOP[2].lbus_eop_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(lbus_eopin_int_2),
        .Q(tx_eopin2),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_err_reg[2] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_2__13),
        .Q(tx_errin2),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_1 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ),
        .O(tkeep_to_mty1[2]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_2 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[45]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[46]),
        .I4(tx_axis_tkeep[47]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_3 
       (.I0(tx_axis_tkeep[41]),
        .I1(tx_axis_tkeep[40]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[37]),
        .I4(tx_axis_tkeep[36]),
        .I5(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[2].lbus_mty[10]_i_4 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[39]),
        .I5(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[34]),
        .I4(tx_axis_tkeep[35]),
        .O(tkeep_to_mty1[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_2 
       (.I0(tx_axis_tkeep[39]),
        .I1(tx_axis_tkeep[38]),
        .I2(tx_axis_tkeep[37]),
        .I3(tx_axis_tkeep[36]),
        .I4(tx_axis_tkeep[35]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_3 
       (.I0(tx_axis_tkeep[32]),
        .I1(tx_axis_tkeep[42]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[40]),
        .I4(tx_axis_tkeep[41]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[2].lbus_mty[11]_i_4 
       (.I0(tx_axis_tkeep[47]),
        .I1(tx_axis_tkeep[46]),
        .I2(tx_axis_tkeep[44]),
        .I3(tx_axis_tkeep[45]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[47]),
        .I2(tx_axis_tkeep[32]),
        .I3(tx_axis_tkeep[45]),
        .I4(tx_axis_tkeep[46]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ),
        .O(tkeep_to_mty1[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_2 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[37]),
        .I2(tx_axis_tkeep[36]),
        .I3(tx_axis_tkeep[39]),
        .I4(tx_axis_tkeep[38]),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[8]_i_3 
       (.I0(tx_axis_tkeep[34]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_1 
       (.I0(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ),
        .I1(tx_axis_tkeep[32]),
        .I2(tx_axis_tkeep[47]),
        .I3(tx_axis_tkeep[46]),
        .I4(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ),
        .O(tkeep_to_mty1[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_2 
       (.I0(tx_axis_tkeep[45]),
        .I1(tx_axis_tkeep[44]),
        .I2(tx_axis_tkeep[43]),
        .I3(tx_axis_tkeep[41]),
        .I4(tx_axis_tkeep[40]),
        .I5(tx_axis_tkeep[39]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_3 
       (.I0(tx_axis_tkeep[35]),
        .I1(tx_axis_tkeep[34]),
        .I2(tx_axis_tkeep[33]),
        .I3(tx_axis_tkeep[43]),
        .I4(tx_axis_tkeep[42]),
        .I5(tx_axis_tkeep[41]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[2].lbus_mty[9]_i_4 
       (.I0(tx_axis_tkeep[36]),
        .I1(tx_axis_tkeep[35]),
        .I2(tx_axis_tkeep[39]),
        .I3(tx_axis_tkeep[38]),
        .I4(tx_axis_tkeep[37]),
        .O(\genblk1.SEG_LOOP[2].lbus_mty[9]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[10] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[2]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[11] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[3]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[8] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[0]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[2].lbus_mty_reg[9] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty1[1]),
        .Q(\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].axis_tready_i_reg 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_rdyout),
        .Q(axis_tready_i),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[384] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[504]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[385] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[505]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[386] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[506]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[387] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[507]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [3]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[388] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[508]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [4]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[389] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[509]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [5]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[390] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[510]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [6]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[391] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[511]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [7]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[392] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[496]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [8]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[393] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[497]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [9]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[394] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[498]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [10]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[395] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[499]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [11]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[396] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[500]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [12]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[397] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[501]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [13]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[398] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[502]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [14]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[399] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[503]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [15]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[400] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[488]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [16]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[401] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[489]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [17]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[402] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[490]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [18]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[403] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[491]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [19]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[404] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[492]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [20]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[405] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[493]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [21]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[406] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[494]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [22]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[407] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[495]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [23]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[408] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[480]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [24]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[409] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[481]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [25]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[410] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[482]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [26]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[411] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[483]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [27]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[412] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[484]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [28]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[413] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[485]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [29]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[414] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[486]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [30]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[415] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[487]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [31]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[416] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[472]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [32]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[417] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[473]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [33]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[418] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[474]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [34]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[419] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[475]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [35]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[420] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[476]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [36]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[421] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[477]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [37]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[422] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[478]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [38]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[423] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[479]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [39]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[424] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[464]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [40]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[425] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[465]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [41]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[426] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[466]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [42]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[427] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[467]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [43]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[428] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[468]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [44]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[429] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[469]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [45]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[430] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[470]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [46]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[431] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[471]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [47]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[432] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[456]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [48]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[433] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[457]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [49]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[434] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[458]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [50]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[435] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[459]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [51]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[436] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[460]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [52]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[437] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[461]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [53]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[438] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[462]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [54]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[439] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[463]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [55]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[440] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[448]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [56]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[441] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[449]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [57]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[442] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[450]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [58]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[443] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[451]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [59]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[444] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[452]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [60]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[445] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[453]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [61]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[446] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[454]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [62]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[447] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[455]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [63]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[448] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[440]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [64]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[449] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[441]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [65]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[450] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[442]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [66]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[451] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[443]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [67]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[452] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[444]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [68]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[453] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[445]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [69]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[454] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[446]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [70]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[455] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[447]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [71]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[456] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[432]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [72]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[457] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[433]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [73]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[458] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[434]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [74]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[459] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[435]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [75]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[460] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[436]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [76]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[461] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[437]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [77]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[462] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[438]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [78]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[463] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[439]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [79]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[464] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[424]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [80]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[465] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[425]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [81]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[466] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[426]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [82]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[467] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[427]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [83]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[468] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[428]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [84]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[469] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[429]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [85]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[470] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[430]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [86]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[471] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[431]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [87]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[472] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[416]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [88]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[473] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[417]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [89]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[474] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[418]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [90]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[475] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[419]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [91]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[476] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[420]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [92]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[477] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[421]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [93]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[478] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[422]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [94]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[479] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[423]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [95]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[480] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[408]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [96]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[481] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[409]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [97]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[482] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[410]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [98]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[483] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[411]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [99]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[484] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[412]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [100]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[485] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[413]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [101]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[486] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[414]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [102]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[487] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[415]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [103]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[488] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[400]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [104]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[489] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[401]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [105]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[490] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[402]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [106]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[491] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[403]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [107]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[492] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[404]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [108]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[493] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[405]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [109]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[494] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[406]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [110]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[495] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[407]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [111]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[496] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[392]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [112]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[497] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[393]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [113]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[498] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[394]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [114]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[499] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[395]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [115]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[500] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[396]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [116]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[501] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[397]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [117]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[502] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[398]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [118]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[503] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[399]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [119]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[504] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[384]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [120]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[505] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[385]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [121]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[506] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[386]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [122]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[507] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[387]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [123]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[508] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[388]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [124]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[509] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[389]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [125]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[510] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[390]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [126]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_data_reg[511] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tx_axis_tdata[391]),
        .Q(\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 [127]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ),
        .I1(tx_axis_tkeep[49]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[51]),
        .I4(tx_axis_tkeep[50]),
        .I5(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ),
        .O(seg_valid_3__13));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_2 
       (.I0(tx_axis_tkeep[53]),
        .I1(tx_axis_tkeep[52]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_3 
       (.I0(tx_axis_tkeep[58]),
        .I1(tx_axis_tkeep[59]),
        .I2(tx_axis_tkeep[56]),
        .I3(tx_axis_tkeep[57]),
        .I4(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_ena[3]_i_4 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .O(\genblk1.SEG_LOOP[3].lbus_ena[3]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_ena_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_enain3),
        .R(\genblk1.SEG_LOOP[0].lbus_ena[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_eop_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_eopin3),
        .R(\genblk1.SEG_LOOP[0].lbus_eop[0]_i_1_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_err_reg[3] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(seg_valid_3__13),
        .Q(tx_errin3),
        .R(\genblk1.SEG_LOOP[0].lbus_err[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000020)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[63]),
        .I2(tx_axis_tkeep[48]),
        .I3(tx_axis_tkeep[61]),
        .I4(tx_axis_tkeep[62]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ),
        .O(tkeep_to_mty2[0]));
  LUT6 #(
    .INIT(64'h7F7FFFDEFFFFFFFF)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_2 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[53]),
        .I2(tx_axis_tkeep[52]),
        .I3(tx_axis_tkeep[55]),
        .I4(tx_axis_tkeep[54]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA1A10000000000A1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[12]_i_3 
       (.I0(tx_axis_tkeep[50]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ),
        .I1(tx_axis_tkeep[48]),
        .I2(tx_axis_tkeep[63]),
        .I3(tx_axis_tkeep[62]),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ),
        .O(tkeep_to_mty2[1]));
  LUT6 #(
    .INIT(64'hC1C10000000000C1)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_2 
       (.I0(tx_axis_tkeep[61]),
        .I1(tx_axis_tkeep[60]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[57]),
        .I4(tx_axis_tkeep[56]),
        .I5(tx_axis_tkeep[55]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9100009100000091)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_3 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[59]),
        .I4(tx_axis_tkeep[58]),
        .I5(tx_axis_tkeep[57]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h80080009)) 
    \genblk1.SEG_LOOP[3].lbus_mty[13]_i_4 
       (.I0(tx_axis_tkeep[52]),
        .I1(tx_axis_tkeep[51]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008B00)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_1 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ),
        .I4(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ),
        .O(tkeep_to_mty2[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_2 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[61]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[62]),
        .I4(tx_axis_tkeep[63]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3EFFFF3EFFFFFF3E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_3 
       (.I0(tx_axis_tkeep[57]),
        .I1(tx_axis_tkeep[56]),
        .I2(tx_axis_tkeep[55]),
        .I3(tx_axis_tkeep[53]),
        .I4(tx_axis_tkeep[52]),
        .I5(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2EFFFFFFFFFFFF2E)) 
    \genblk1.SEG_LOOP[3].lbus_mty[14]_i_4 
       (.I0(tx_axis_tkeep[51]),
        .I1(tx_axis_tkeep[50]),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[54]),
        .I4(tx_axis_tkeep[55]),
        .I5(tx_axis_tkeep[53]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h40004044)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_1 
       (.I0(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ),
        .I1(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ),
        .I2(tx_axis_tkeep[49]),
        .I3(tx_axis_tkeep[50]),
        .I4(tx_axis_tkeep[51]),
        .O(tkeep_to_mty2[3]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h2EFEFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_2 
       (.I0(tx_axis_tkeep[55]),
        .I1(tx_axis_tkeep[54]),
        .I2(tx_axis_tkeep[53]),
        .I3(tx_axis_tkeep[52]),
        .I4(tx_axis_tkeep[51]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_3 
       (.I0(tx_axis_tkeep[48]),
        .I1(tx_axis_tkeep[58]),
        .I2(tx_axis_tkeep[59]),
        .I3(tx_axis_tkeep[56]),
        .I4(tx_axis_tkeep[57]),
        .I5(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \genblk1.SEG_LOOP[3].lbus_mty[15]_i_4 
       (.I0(tx_axis_tkeep[63]),
        .I1(tx_axis_tkeep[62]),
        .I2(tx_axis_tkeep[60]),
        .I3(tx_axis_tkeep[61]),
        .O(\genblk1.SEG_LOOP[3].lbus_mty[15]_i_4_n_0 ));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[12] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[0]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[13] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[1]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[14] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[2]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \genblk1.SEG_LOOP[3].lbus_mty_reg[15] 
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(tkeep_to_mty2[3]),
        .Q(\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 [3]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000002AAFEAA)) 
    state_i_1
       (.I0(state),
        .I1(axis_tready_i),
        .I2(tx_rdyout),
        .I3(tx_axis_tvalid),
        .I4(tx_axis_tlast),
        .I5(usr_tx_reset),
        .O(state_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    state_reg
       (.C(\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 ),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    tx_axis_tready_INST_0
       (.I0(axis_tready_i),
        .I1(tx_rdyout),
        .O(tx_axis_tready));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_axis2lbus_segmented_top" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_axis2lbus_segmented_top
   (tx_enain0,
    tx_enain1,
    tx_enain2,
    tx_enain3,
    tx_sopin0,
    tx_eopin0,
    tx_eopin1,
    tx_eopin2,
    tx_eopin3,
    tx_errin0,
    tx_errin1,
    tx_errin2,
    tx_errin3,
    tx_axis_tready,
    Q,
    \genblk1.SEG_LOOP[0].lbus_data_reg[127] ,
    \genblk1.SEG_LOOP[1].lbus_data_reg[255] ,
    \genblk1.SEG_LOOP[2].lbus_data_reg[383] ,
    \genblk1.SEG_LOOP[3].lbus_data_reg[511] ,
    \genblk1.SEG_LOOP[0].lbus_mty_reg[3] ,
    \genblk1.SEG_LOOP[1].lbus_mty_reg[7] ,
    \genblk1.SEG_LOOP[2].lbus_mty_reg[11] ,
    \genblk1.SEG_LOOP[3].lbus_mty_reg[15] ,
    tx_rdyout,
    \genblk1.SEG_LOOP[3].lbus_err_reg[3] ,
    tx_axis_tvalid,
    tx_axis_tlast,
    usr_tx_reset,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_preamblein,
    tx_axis_tdata);
  output tx_enain0;
  output tx_enain1;
  output tx_enain2;
  output tx_enain3;
  output tx_sopin0;
  output tx_eopin0;
  output tx_eopin1;
  output tx_eopin2;
  output tx_eopin3;
  output tx_errin0;
  output tx_errin1;
  output tx_errin2;
  output tx_errin3;
  output tx_axis_tready;
  output [55:0]Q;
  output [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  output [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  output [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  output [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  output [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  output [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  output [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  output [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  input tx_rdyout;
  input \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  input tx_axis_tvalid;
  input tx_axis_tlast;
  input usr_tx_reset;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  input [55:0]tx_preamblein;
  input [511:0]tx_axis_tdata;

  wire [55:0]Q;
  wire [127:0]\genblk1.SEG_LOOP[0].lbus_data_reg[127] ;
  wire [3:0]\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ;
  wire [127:0]\genblk1.SEG_LOOP[1].lbus_data_reg[255] ;
  wire [3:0]\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ;
  wire [127:0]\genblk1.SEG_LOOP[2].lbus_data_reg[383] ;
  wire [3:0]\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ;
  wire [127:0]\genblk1.SEG_LOOP[3].lbus_data_reg[511] ;
  wire \genblk1.SEG_LOOP[3].lbus_err_reg[3] ;
  wire [3:0]\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [55:0]tx_preamblein;
  wire tx_rdyout;
  wire tx_sopin0;
  wire usr_tx_reset;

  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_axis2lbus_segmented_corelogic i_design_1_cmac_usplus_1_0_axis2lbus_segmented_corelogic
       (.Q(Q),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127]_0 (\genblk1.SEG_LOOP[0].lbus_data_reg[127] ),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3]_0 (\genblk1.SEG_LOOP[0].lbus_mty_reg[3] ),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255]_0 (\genblk1.SEG_LOOP[1].lbus_data_reg[255] ),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7]_0 (\genblk1.SEG_LOOP[1].lbus_mty_reg[7] ),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383]_0 (\genblk1.SEG_LOOP[2].lbus_data_reg[383] ),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11]_0 (\genblk1.SEG_LOOP[2].lbus_mty_reg[11] ),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511]_0 (\genblk1.SEG_LOOP[3].lbus_data_reg[511] ),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3]_0 (\genblk1.SEG_LOOP[3].lbus_err_reg[3] ),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15]_0 (\genblk1.SEG_LOOP[3].lbus_mty_reg[15] ),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync
   (SR,
    core_drp_reset,
    rx_clk,
    s_out_d4,
    s_out_d4_0);
  output [0:0]SR;
  input core_drp_reset;
  input rx_clk;
  input s_out_d4;
  input s_out_d4_0;

  wire [0:0]SR;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_rx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_0
   (usr_tx_reset,
    core_drp_reset,
    s_out_d4_reg_0,
    s_out_d4,
    s_out_d4_0);
  output usr_tx_reset;
  input core_drp_reset;
  input s_out_d4_reg_0;
  input s_out_d4;
  input s_out_d4_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire s_out_d4_reg_0;
  wire sig_in_cdc_from;
  wire usr_tx_reset;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(s_out_d4_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEF)) 
    usr_tx_reset_INST_0
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .O(usr_tx_reset));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_1
   (s_out_d4,
    core_rx_reset,
    rx_clk);
  output s_out_d4;
  input core_rx_reset;
  input rx_clk;

  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_rx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_2
   (s_out_d4,
    core_tx_reset,
    s_out_d3_reg_0);
  output s_out_d4;
  input core_tx_reset;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_tx_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_3
   (s_out_d4,
    gt_rx_reset_done_inv,
    gtwiz_reset_rx_done_out,
    rx_clk);
  output s_out_d4;
  output gt_rx_reset_done_inv;
  input [0:0]gtwiz_reset_rx_done_out;
  input rx_clk;

  wire gt_rx_reset_done_inv;
  wire rx_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_rx_done_out[0];
  LUT1 #(
    .INIT(2'h1)) 
    gt_rx_reset_done_inv_reg_i_1
       (.I0(s_out_d4),
        .O(gt_rx_reset_done_inv));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_4
   (rx_serdes_reset,
    in0,
    CLK,
    s_out_d4);
  output [0:0]rx_serdes_reset;
  input in0;
  input CLK;
  input s_out_d4;

  wire CLK;
  wire [0:0]rx_serdes_reset;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_0;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = in0;
  LUT2 #(
    .INIT(4'hE)) 
    i_design_1_cmac_usplus_1_0_top_i_1
       (.I0(s_out_d4_0),
        .I1(s_out_d4),
        .O(rx_serdes_reset));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_5
   (s_out_d4,
    gtwiz_reset_tx_done_out,
    s_out_d3_reg_0);
  output s_out_d4;
  input [0:0]gtwiz_reset_tx_done_out;
  input s_out_d3_reg_0;

  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d3_reg_0;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = gtwiz_reset_tx_done_out[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(s_out_d3_reg_0),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_6
   (s_out_d4,
    core_drp_reset,
    CLK);
  output s_out_d4;
  input core_drp_reset;
  input CLK;

  wire CLK;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = core_drp_reset;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(CLK),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(CLK),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_7
   (s_out_d4,
    SR,
    init_clk);
  output s_out_d4;
  input [0:0]SR;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = SR[0];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_8
   (s_out_d4,
    stat_rx_aligned,
    init_clk);
  output s_out_d4;
  input stat_rx_aligned;
  input init_clk;

  wire init_clk;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = stat_rx_aligned;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_cdc_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_9
   (master_watchdog0,
    usr_tx_reset,
    init_clk,
    s_out_d4,
    s_out_d4_0,
    \master_watchdog_reg[0] );
  output master_watchdog0;
  input usr_tx_reset;
  input init_clk;
  input s_out_d4;
  input s_out_d4_0;
  input \master_watchdog_reg[0] ;

  wire init_clk;
  wire master_watchdog0;
  wire \master_watchdog_reg[0] ;
  (* async_reg = "true" *) wire s_out_d2_cdc_to;
  (* async_reg = "true" *) wire s_out_d3;
  wire s_out_d4;
  wire s_out_d4_0;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_1;
  wire sig_in_cdc_from;

  assign sig_in_cdc_from = usr_tx_reset;
  LUT4 #(
    .INIT(16'hFF04)) 
    \master_watchdog[0]_i_1 
       (.I0(s_out_d4_1),
        .I1(s_out_d4),
        .I2(s_out_d4_0),
        .I3(\master_watchdog_reg[0] ),
        .O(master_watchdog0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_cdc_to_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(sig_in_cdc_from),
        .Q(s_out_d2_cdc_to),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d2_cdc_to),
        .Q(s_out_d3),
        .R(1'b0));
  (* RTL_MAX_FANOUT = "found" *) 
  FDRE s_out_d4_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_fifo" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_fifo
   (Q,
    D,
    \rot_reg[0] ,
    sel,
    rx_clk_0,
    \rot_reg[0]_0 ,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[1] ,
    \rot_reg[0]_2 ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[0]_0 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rd_ptr_reg[2]_0 ,
    dout,
    \rot_reg[0]_6 ,
    \rot_reg[0]_7 ,
    \rd_ptr[2]_i_4__1 ,
    \rd_ptr[2]_i_4__1_0 ,
    \axis_tkeep[63]_i_21 ,
    \rot[1]_i_5 ,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rot_reg[0]_8 ,
    \axis_tkeep[63]_i_6 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \rot[1]_i_5_0 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_3_1 ,
    \rot[1]_i_6_0 ,
    \rot[1]_i_6_1 ,
    \rot[1]_i_6_2 ,
    SR,
    rx_clk,
    E);
  output [2:0]Q;
  output [0:0]D;
  output \rot_reg[0] ;
  output sel;
  output rx_clk_0;
  output \rot_reg[0]_0 ;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[1] ;
  output \rot_reg[0]_2 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output \rd_ptr_reg[0]_0 ;
  input \rot_reg[0]_3 ;
  input \rot_reg[0]_4 ;
  input \rot_reg[0]_5 ;
  input [1:0]\rd_ptr_reg[2]_0 ;
  input [1:0]dout;
  input \rot_reg[0]_6 ;
  input \rot_reg[0]_7 ;
  input [1:0]\rd_ptr[2]_i_4__1 ;
  input \rd_ptr[2]_i_4__1_0 ;
  input [1:0]\axis_tkeep[63]_i_21 ;
  input [1:0]\rot[1]_i_5 ;
  input \rd_ptr_reg[2]_1 ;
  input \rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rot_reg[0]_8 ;
  input \axis_tkeep[63]_i_6 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_6_0 ;
  input \axis_tkeep[63]_i_6_1 ;
  input \axis_tkeep[63]_i_6_2 ;
  input \rot[1]_i_5_0 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_3_1 ;
  input \rot[1]_i_6_0 ;
  input \rot[1]_i_6_1 ;
  input \rot[1]_i_6_2 ;
  input [0:0]SR;
  input rx_clk;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [1:0]\axis_tkeep[63]_i_21 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_3_1 ;
  wire \axis_tkeep[63]_i_6 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep[63]_i_6_2 ;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__1_n_0 ;
  wire \rd_ptr[1]_i_1_n_0 ;
  wire \rd_ptr[2]_i_2_n_0 ;
  wire [1:0]\rd_ptr[2]_i_4__1 ;
  wire \rd_ptr[2]_i_4__1_0 ;
  wire \rd_ptr[2]_i_4__2_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire [1:0]\rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rot[1]_i_10_n_0 ;
  wire [1:0]\rot[1]_i_5 ;
  wire \rot[1]_i_5_0 ;
  wire \rot[1]_i_6_0 ;
  wire \rot[1]_i_6_1 ;
  wire \rot[1]_i_6_2 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[1] ;
  wire rx_clk;
  wire rx_clk_0;
  wire sel;
  wire [2:0]wr_ptr0;
  wire [2:0]\wr_ptr_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h4454555544544454)) 
    \axis_tkeep[63]_i_13 
       (.I0(\rot[1]_i_10_n_0 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(dout[0]),
        .I3(\axis_tkeep[63]_i_3_0 ),
        .I4(\axis_tkeep[63]_i_3_1 ),
        .I5(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D0D0D0D)) 
    \axis_tkeep[63]_i_18 
       (.I0(\axis_tkeep[63]_i_6 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(\rot[1]_i_10_n_0 ),
        .I3(\axis_tkeep[63]_i_6_0 ),
        .I4(\axis_tkeep[63]_i_6_1 ),
        .I5(\axis_tkeep[63]_i_6_2 ),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51005151)) 
    \axis_tkeep[63]_i_22 
       (.I0(\rot[1]_i_5_0 ),
        .I1(dout[1]),
        .I2(\axis_tkeep[63]_i_3_0 ),
        .I3(\axis_tkeep[63]_i_3_1 ),
        .I4(\rot[1]_i_5 [1]),
        .I5(\rot[1]_i_10_n_0 ),
        .O(\rot_reg[1] ));
  LUT4 #(
    .INIT(16'hC840)) 
    \axis_tkeep[63]_i_38 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(\axis_tkeep[63]_i_21 [1]),
        .I3(\rot[1]_i_5 [1]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\rd_ptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_1 ),
        .I2(\rd_ptr[2]_i_4__2_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_2 ),
        .I5(dout[1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__2 
       (.I0(Q[1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(Q[2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h3032023230154515)) 
    \rd_ptr[2]_i_4__2 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(rx_clk_0),
        .I2(\rd_ptr_reg[2]_3 ),
        .I3(\rd_ptr_reg[2]_4 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_0 [1]),
        .O(\rd_ptr[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF2F22)) 
    \rd_ptr[2]_i_5 
       (.I0(dout[1]),
        .I1(\rot_reg[0]_6 ),
        .I2(\rot_reg[0]_7 ),
        .I3(\rd_ptr[2]_i_4__1 [1]),
        .I4(\rot_reg[0]_0 ),
        .I5(\rd_ptr[2]_i_4__1_0 ),
        .O(rx_clk_0));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2_n_0 ),
        .Q(Q[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFF60009)) 
    \rot[0]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_3 ),
        .I2(\rot_reg[0]_4 ),
        .I3(\rot_reg[0]_5 ),
        .I4(\rd_ptr_reg[2]_0 [0]),
        .O(D));
  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \rot[1]_i_10 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rot[1]_i_6_0 ),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .I3(\rot[1]_i_6_1 ),
        .I4(\rd_ptr_reg[2]_0 [1]),
        .I5(\rot[1]_i_6_2 ),
        .O(\rot[1]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \rot[1]_i_2 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[0]_5 ),
        .I3(\rot_reg[0]_3 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h4454555544544454)) 
    \rot[1]_i_6 
       (.I0(\rot[1]_i_10_n_0 ),
        .I1(\rot_reg[0]_8 ),
        .I2(\axis_tkeep[63]_i_21 [0]),
        .I3(\rot_reg[0]_7 ),
        .I4(\rot_reg[0]_6 ),
        .I5(\rd_ptr[2]_i_4__1 [0]),
        .O(\rot_reg[0] ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\wr_ptr_reg[2]_0 [1]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[2]),
        .O(\rd_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_fifo" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_fifo_16
   (Q,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0] ,
    SR,
    p_0_in,
    \rot_reg[1] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    sel,
    \rd_ptr_reg[2]_2 ,
    \rot_reg[1]_0 ,
    \wr_ptr_reg[0]_0 ,
    \axis_tkeep_reg[47] ,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[15] ,
    \axis_tkeep_reg[15]_0 ,
    \axis_tkeep_reg[31] ,
    \axis_tkeep_reg[31]_0 ,
    \axis_tkeep_reg[63] ,
    \axis_tkeep_reg[63]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \axis_tkeep[63]_i_6 ,
    dout,
    \rot_reg[1]_4 ,
    \axis_tkeep[63]_i_6_0 ,
    \axis_tkeep[63]_i_6_1 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rd_ptr_reg[2]_7 ,
    \rot_reg[1]_5 ,
    \rot_reg[1]_6 ,
    \rot_reg[1]_7 ,
    \rd_ptr_reg[2]_8 ,
    \rd_ptr_reg[2]_9 ,
    \rd_ptr_reg[2]_10 ,
    \rd_ptr_reg[2]_11 ,
    \axis_tkeep[63]_i_17 ,
    \axis_tkeep[63]_i_17_0 ,
    \axis_tkeep[63]_i_17_1 ,
    rx_clk,
    E);
  output [2:0]Q;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0] ;
  output [0:0]SR;
  output p_0_in;
  output [3:0]\rot_reg[1] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output \rd_ptr_reg[2]_0 ;
  input \rd_ptr_reg[2]_1 ;
  input sel;
  input [0:0]\rd_ptr_reg[2]_2 ;
  input \rot_reg[1]_0 ;
  input [0:0]\wr_ptr_reg[0]_0 ;
  input \axis_tkeep_reg[47] ;
  input \axis_tkeep_reg[47]_0 ;
  input \axis_tkeep_reg[15] ;
  input \axis_tkeep_reg[15]_0 ;
  input \axis_tkeep_reg[31] ;
  input \axis_tkeep_reg[31]_0 ;
  input \axis_tkeep_reg[63] ;
  input \axis_tkeep_reg[63]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input \rot_reg[1]_3 ;
  input \axis_tkeep[63]_i_6 ;
  input [1:0]dout;
  input \rot_reg[1]_4 ;
  input \axis_tkeep[63]_i_6_0 ;
  input [0:0]\axis_tkeep[63]_i_6_1 ;
  input [1:0]\rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rd_ptr_reg[2]_7 ;
  input \rot_reg[1]_5 ;
  input \rot_reg[1]_6 ;
  input [0:0]\rot_reg[1]_7 ;
  input \rd_ptr_reg[2]_8 ;
  input \rd_ptr_reg[2]_9 ;
  input \rd_ptr_reg[2]_10 ;
  input \rd_ptr_reg[2]_11 ;
  input \axis_tkeep[63]_i_17 ;
  input \axis_tkeep[63]_i_17_0 ;
  input \axis_tkeep[63]_i_17_1 ;
  input rx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_17 ;
  wire \axis_tkeep[63]_i_17_0 ;
  wire \axis_tkeep[63]_i_17_1 ;
  wire \axis_tkeep[63]_i_6 ;
  wire \axis_tkeep[63]_i_6_0 ;
  wire [0:0]\axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep_reg[15] ;
  wire \axis_tkeep_reg[15]_0 ;
  wire \axis_tkeep_reg[31] ;
  wire \axis_tkeep_reg[31]_0 ;
  wire \axis_tkeep_reg[47] ;
  wire \axis_tkeep_reg[47]_0 ;
  wire \axis_tkeep_reg[63] ;
  wire \axis_tkeep_reg[63]_0 ;
  wire [1:0]dout;
  wire p_0_in;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__0_n_0 ;
  wire \rd_ptr[1]_i_1__0_n_0 ;
  wire \rd_ptr[2]_i_2__0_n_0 ;
  wire \rd_ptr[2]_i_4__1_n_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire \rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_10 ;
  wire \rd_ptr_reg[2]_11 ;
  wire [0:0]\rd_ptr_reg[2]_2 ;
  wire [1:0]\rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rd_ptr_reg[2]_7 ;
  wire \rd_ptr_reg[2]_8 ;
  wire \rd_ptr_reg[2]_9 ;
  wire \rot[1]_i_5_n_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire [3:0]\rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire [0:0]\rot_reg[1]_7 ;
  wire rx_clk;
  wire sel;
  wire [2:0]wr_ptr0;
  wire [0:0]\wr_ptr_reg[0]_0 ;
  wire [2:0]\wr_ptr_reg[2]_0 ;

  LUT5 #(
    .INIT(32'hFF08FFFF)) 
    \axis_tkeep[15]_i_1 
       (.I0(\axis_tkeep_reg[15] ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47] ),
        .I3(\axis_tkeep_reg[15]_0 ),
        .I4(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \axis_tkeep[31]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep_reg[31] ),
        .I2(\axis_tkeep_reg[31]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \axis_tkeep[47]_i_1 
       (.I0(\axis_tkeep_reg[47] ),
        .I1(\rot_reg[0] ),
        .I2(\axis_tkeep_reg[47]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [2]));
  LUT4 #(
    .INIT(16'hF2FF)) 
    \axis_tkeep[63]_i_1 
       (.I0(\rot_reg[0] ),
        .I1(\axis_tkeep_reg[63] ),
        .I2(\axis_tkeep_reg[63]_0 ),
        .I3(\rd_ptr_reg[2]_1 ),
        .O(\rot_reg[1] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axis_tkeep[63]_i_10 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_17 ),
        .I2(\rd_ptr_reg[2]_3 [0]),
        .I3(\axis_tkeep[63]_i_17_0 ),
        .I4(\rd_ptr_reg[2]_3 [1]),
        .I5(\axis_tkeep[63]_i_17_1 ),
        .O(\rot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_20 
       (.I0(\rot_reg[0]_0 ),
        .I1(\axis_tkeep[63]_i_6 ),
        .I2(dout[1]),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_6_0 ),
        .I5(\axis_tkeep[63]_i_6_1 ),
        .O(\rot_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF222F)) 
    \axis_tkeep[63]_i_3 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rd_ptr_reg[2]_8 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rd_ptr_reg[2]_9 ),
        .I4(\rd_ptr_reg[2]_10 ),
        .I5(\rd_ptr_reg[2]_11 ),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tvalid_i_1
       (.I0(\rot_reg[1] [2]),
        .I1(\rot_reg[1] [3]),
        .I2(\rot_reg[1] [0]),
        .I3(\rot_reg[1] [1]),
        .O(p_0_in));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\rd_ptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__0 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_1 ),
        .I2(\rd_ptr[2]_i_4__1_n_0 ),
        .I3(sel),
        .I4(\rot_reg[0] ),
        .I5(\rd_ptr_reg[2]_2 ),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\rd_ptr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__0 
       (.I0(Q[1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(Q[2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00200222FB0B0333)) 
    \rd_ptr[2]_i_4__1 
       (.I0(\rd_ptr_reg[2]_3 [0]),
        .I1(\rd_ptr_reg[2]_3 [1]),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_7 ),
        .O(\rd_ptr[2]_i_4__1_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__0_n_0 ),
        .Q(Q[2]),
        .R(\wr_ptr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \rot[1]_i_1 
       (.I0(\rot_reg[1]_0 ),
        .I1(sel),
        .I2(\rot_reg[0] ),
        .I3(\rot[1]_i_5_n_0 ),
        .I4(\wr_ptr_reg[0]_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'hDDD0000000000000)) 
    \rot[1]_i_5 
       (.I0(\rot_reg[0]_0 ),
        .I1(\axis_tkeep_reg[47]_0 ),
        .I2(\axis_tkeep_reg[63]_0 ),
        .I3(\rot_reg[1]_1 ),
        .I4(\rot_reg[1]_2 ),
        .I5(\rot_reg[1]_3 ),
        .O(\rot[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_8 
       (.I0(\rot_reg[0]_0 ),
        .I1(\rot_reg[1]_5 ),
        .I2(dout[0]),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_6 ),
        .I5(\rot_reg[1]_7 ),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__0 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h4104001000204104)) 
    \wr_ptr[2]_i_4 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [1]),
        .I5(Q[1]),
        .O(\rd_ptr_reg[2]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(\wr_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(\wr_ptr_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_fifo" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_fifo_17
   (Q,
    \rd_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_0 ,
    \axis_tkeep[63]_i_22 ,
    \rot_reg[1] ,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rd_ptr_reg[0]_0 ,
    rx_clk_0,
    sel,
    \rd_ptr_reg[2]_1 ,
    \rd_ptr_reg[2]_2 ,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rd_ptr_reg[2]_7 ,
    \rd_ptr_reg[2]_8 ,
    \rd_ptr_reg[2]_9 ,
    \rd_ptr_reg[2]_10 ,
    \rd_ptr_reg[2]_11 ,
    \rot_reg[1]_3 ,
    \axis_tkeep[63]_i_6_0 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    dout,
    \axis_tkeep[63]_i_6_1 ,
    \axis_tkeep[63]_i_6_2 ,
    \axis_tkeep[63]_i_6_3 ,
    \axis_tkeep[63]_i_6_4 ,
    \axis_tkeep[63]_i_6_5 ,
    \axis_tkeep[63]_i_6_6 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_3_1 ,
    axis_tuser_reg,
    SR,
    rx_clk,
    E);
  output [2:0]Q;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output \wr_ptr_reg[2]_0 ;
  output \axis_tkeep[63]_i_22 ;
  output \rot_reg[1] ;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rd_ptr_reg[0]_0 ;
  output rx_clk_0;
  input sel;
  input \rd_ptr_reg[2]_1 ;
  input [1:0]\rd_ptr_reg[2]_2 ;
  input \rd_ptr_reg[2]_3 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rot_reg[1]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input [1:0]\rd_ptr_reg[2]_7 ;
  input \rd_ptr_reg[2]_8 ;
  input \rd_ptr_reg[2]_9 ;
  input \rd_ptr_reg[2]_10 ;
  input \rd_ptr_reg[2]_11 ;
  input \rot_reg[1]_3 ;
  input [2:0]\axis_tkeep[63]_i_6_0 ;
  input \rot_reg[1]_4 ;
  input \rot_reg[1]_5 ;
  input [1:0]dout;
  input \axis_tkeep[63]_i_6_1 ;
  input \axis_tkeep[63]_i_6_2 ;
  input \axis_tkeep[63]_i_6_3 ;
  input \axis_tkeep[63]_i_6_4 ;
  input \axis_tkeep[63]_i_6_5 ;
  input \axis_tkeep[63]_i_6_6 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_3_1 ;
  input [0:0]axis_tuser_reg;
  input [0:0]SR;
  input rx_clk;
  input [0:0]E;

  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_17_n_0 ;
  wire \axis_tkeep[63]_i_19_n_0 ;
  wire \axis_tkeep[63]_i_22 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire \axis_tkeep[63]_i_3_1 ;
  wire [2:0]\axis_tkeep[63]_i_6_0 ;
  wire \axis_tkeep[63]_i_6_1 ;
  wire \axis_tkeep[63]_i_6_2 ;
  wire \axis_tkeep[63]_i_6_3 ;
  wire \axis_tkeep[63]_i_6_4 ;
  wire \axis_tkeep[63]_i_6_5 ;
  wire \axis_tkeep[63]_i_6_6 ;
  wire [0:0]axis_tuser_reg;
  wire [1:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1__2_n_0 ;
  wire \rd_ptr[1]_i_1__1_n_0 ;
  wire \rd_ptr[2]_i_2__1_n_0 ;
  wire \rd_ptr[2]_i_4_n_0 ;
  wire \rd_ptr_reg[0]_0 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire \rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_10 ;
  wire \rd_ptr_reg[2]_11 ;
  wire [1:0]\rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire [1:0]\rd_ptr_reg[2]_7 ;
  wire \rd_ptr_reg[2]_8 ;
  wire \rd_ptr_reg[2]_9 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire rx_clk;
  wire rx_clk_0;
  wire sel;
  wire [2:1]wr_ptr0;
  wire \wr_ptr[0]_i_1__2_n_0 ;
  wire \wr_ptr_reg[2]_0 ;

  LUT6 #(
    .INIT(64'h505F3030505F3F3F)) 
    \axis_tkeep[63]_i_11 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_3 ),
        .I2(\rd_ptr_reg[2]_7 [0]),
        .I3(\axis_tkeep[63]_i_3_0 ),
        .I4(\rd_ptr_reg[2]_7 [1]),
        .I5(\axis_tkeep[63]_i_3_1 ),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF0DFF0D0D0D0D)) 
    \axis_tkeep[63]_i_17 
       (.I0(\axis_tkeep[63]_i_6_3 ),
        .I1(\axis_tkeep[63]_i_6_4 ),
        .I2(\rot_reg[0] ),
        .I3(\axis_tkeep[63]_i_6_5 ),
        .I4(\axis_tkeep[63]_i_6_6 ),
        .I5(\rot_reg[1]_1 ),
        .O(\axis_tkeep[63]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF51005151)) 
    \axis_tkeep[63]_i_19 
       (.I0(\axis_tkeep[63]_i_6_1 ),
        .I1(\rd_ptr_reg[2]_2 [1]),
        .I2(\axis_tkeep[63]_i_6_2 ),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_6_0 [2]),
        .I5(\rot_reg[0] ),
        .O(\axis_tkeep[63]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEFEE)) 
    \axis_tkeep[63]_i_6 
       (.I0(\axis_tkeep[63]_i_17_n_0 ),
        .I1(\rd_ptr_reg[2]_3 ),
        .I2(\axis_tkeep[63]_i_19_n_0 ),
        .I3(\rd_ptr_reg[2]_4 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_6 ),
        .O(\axis_tkeep[63]_i_22 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    axis_tuser_i_1
       (.I0(\rd_ptr_reg[2]_2 [0]),
        .I1(\axis_tkeep[63]_i_6_0 [1]),
        .I2(dout[1]),
        .I3(axis_tuser_reg),
        .O(rx_clk_0));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__1 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__1 
       (.I0(\wr_ptr_reg[2]_0 ),
        .I1(\axis_tkeep[63]_i_22 ),
        .I2(\rd_ptr[2]_i_4_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_1 ),
        .I5(\rd_ptr_reg[2]_2 [1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__1 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3__1 
       (.I0(Q[2]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(Q[1]),
        .I3(\rd_ptr_reg[2]_0 [1]),
        .I4(\rd_ptr_reg[2]_0 [0]),
        .I5(Q[0]),
        .O(\wr_ptr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h3015451530320232)) 
    \rd_ptr[2]_i_4 
       (.I0(\rd_ptr_reg[2]_7 [0]),
        .I1(\rd_ptr_reg[2]_8 ),
        .I2(\rd_ptr_reg[2]_9 ),
        .I3(\rd_ptr_reg[2]_10 ),
        .I4(\rd_ptr_reg[2]_11 ),
        .I5(\rd_ptr_reg[2]_7 [1]),
        .O(\rd_ptr[2]_i_4_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \rot[1]_i_4 
       (.I0(\rot_reg[1]_0 ),
        .I1(\rot_reg[0] ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rot_reg[1]_2 ),
        .I4(\rd_ptr_reg[2]_5 ),
        .I5(\rd_ptr_reg[2]_6 ),
        .O(\rot_reg[1] ));
  LUT6 #(
    .INIT(64'hBBABAAAABBABBBAB)) 
    \rot[1]_i_9 
       (.I0(\rot_reg[0] ),
        .I1(\rot_reg[1]_3 ),
        .I2(\axis_tkeep[63]_i_6_0 [0]),
        .I3(\rot_reg[1]_4 ),
        .I4(\rot_reg[1]_5 ),
        .I5(dout[0]),
        .O(\rot_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\wr_ptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_5 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\rd_ptr_reg[2]_0 [2]),
        .O(\rd_ptr_reg[0]_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(\wr_ptr[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(Q[2]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_fifo" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_fifo_18
   (\rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    D,
    \rot_reg[0]_2 ,
    \rd_ptr_reg[1]_0 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rd_ptr_reg[2]_0 ,
    \wr_ptr_reg[2]_0 ,
    E,
    Q,
    dout,
    \rd_ptr_reg[2]_1 ,
    \rot_reg[1] ,
    \rot[1]_i_5 ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rd_ptr_reg[2]_2 ,
    sel,
    \rd_ptr_reg[2]_3 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    \rd_ptr_reg[2]_6 ,
    \rd_ptr_reg[2]_7 ,
    \rot[1]_i_5_0 ,
    \axis_tkeep[63]_i_3 ,
    \axis_tkeep[63]_i_3_0 ,
    \axis_tkeep[63]_i_18 ,
    \axis_tkeep[63]_i_18_0 ,
    \axis_tkeep[63]_i_18_1 ,
    din,
    \wr_ptr_reg[2]_1 ,
    \wr_ptr_reg[2]_2 ,
    \wr_ptr_reg[2]_3 ,
    SR,
    rx_clk);
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output [0:0]D;
  output \rot_reg[0]_2 ;
  output \rd_ptr_reg[1]_0 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output [0:0]E;
  input [1:0]Q;
  input [2:0]dout;
  input [1:0]\rd_ptr_reg[2]_1 ;
  input [0:0]\rot_reg[1] ;
  input [2:0]\rot[1]_i_5 ;
  input \rot_reg[1]_0 ;
  input \rot_reg[1]_1 ;
  input \rot_reg[1]_2 ;
  input \rd_ptr_reg[2]_2 ;
  input sel;
  input \rd_ptr_reg[2]_3 ;
  input \rot_reg[1]_3 ;
  input \rot_reg[1]_4 ;
  input \rd_ptr_reg[2]_4 ;
  input \rd_ptr_reg[2]_5 ;
  input \rd_ptr_reg[2]_6 ;
  input \rd_ptr_reg[2]_7 ;
  input \rot[1]_i_5_0 ;
  input \axis_tkeep[63]_i_3 ;
  input \axis_tkeep[63]_i_3_0 ;
  input \axis_tkeep[63]_i_18 ;
  input \axis_tkeep[63]_i_18_0 ;
  input \axis_tkeep[63]_i_18_1 ;
  input [0:0]din;
  input \wr_ptr_reg[2]_1 ;
  input \wr_ptr_reg[2]_2 ;
  input \wr_ptr_reg[2]_3 ;
  input [0:0]SR;
  input rx_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \axis_tkeep[63]_i_18 ;
  wire \axis_tkeep[63]_i_18_0 ;
  wire \axis_tkeep[63]_i_18_1 ;
  wire \axis_tkeep[63]_i_3 ;
  wire \axis_tkeep[63]_i_3_0 ;
  wire [0:0]din;
  wire [2:0]dout;
  wire rd_ptr0;
  wire \rd_ptr[0]_i_1_n_0 ;
  wire \rd_ptr[1]_i_1__2_n_0 ;
  wire \rd_ptr[2]_i_2__2_n_0 ;
  wire \rd_ptr[2]_i_4__0_n_0 ;
  wire \rd_ptr_reg[1]_0 ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [1:0]\rd_ptr_reg[2]_1 ;
  wire \rd_ptr_reg[2]_2 ;
  wire \rd_ptr_reg[2]_3 ;
  wire \rd_ptr_reg[2]_4 ;
  wire \rd_ptr_reg[2]_5 ;
  wire \rd_ptr_reg[2]_6 ;
  wire \rd_ptr_reg[2]_7 ;
  wire \rot[1]_i_13_n_0 ;
  wire [2:0]\rot[1]_i_5 ;
  wire \rot[1]_i_5_0 ;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire [0:0]\rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire rx_clk;
  wire sel;
  wire [2:0]wr_ptr0;
  wire \wr_ptr[2]_i_3_n_0 ;
  wire [2:0]\wr_ptr_reg[2]_0 ;
  wire \wr_ptr_reg[2]_1 ;
  wire \wr_ptr_reg[2]_2 ;
  wire \wr_ptr_reg[2]_3 ;

  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \axis_tkeep[63]_i_12 
       (.I0(\rot_reg[0]_3 ),
        .I1(\axis_tkeep[63]_i_3_0 ),
        .I2(\rot[1]_i_5 [1]),
        .I3(\rot_reg[1]_4 ),
        .I4(\axis_tkeep[63]_i_3 ),
        .I5(dout[1]),
        .O(\rot_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \axis_tkeep[63]_i_21 
       (.I0(\rot[1]_i_5_0 ),
        .I1(\rot[1]_i_5 [2]),
        .I2(\rot_reg[1]_4 ),
        .I3(\axis_tkeep[63]_i_3 ),
        .I4(dout[2]),
        .I5(\rot_reg[0]_3 ),
        .O(\rot_reg[0]_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \rd_ptr[0]_i_1 
       (.I0(\rd_ptr_reg[2]_0 [2]),
        .I1(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \rd_ptr[1]_i_1__2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \rd_ptr[2]_i_1__2 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\rd_ptr_reg[2]_2 ),
        .I2(\rd_ptr[2]_i_4__0_n_0 ),
        .I3(sel),
        .I4(\rd_ptr_reg[2]_3 ),
        .I5(\rd_ptr_reg[2]_1 [1]),
        .O(rd_ptr0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \rd_ptr[2]_i_2__2 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\rd_ptr_reg[2]_0 [2]),
        .I2(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \rd_ptr[2]_i_3 
       (.I0(\rd_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [2]),
        .I3(\rd_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(\rd_ptr_reg[2]_0 [0]),
        .O(\rd_ptr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00880808F00CECEC)) 
    \rd_ptr[2]_i_4__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_4 ),
        .I3(\rd_ptr_reg[2]_5 ),
        .I4(\rd_ptr_reg[2]_6 ),
        .I5(\rd_ptr_reg[2]_7 ),
        .O(\rd_ptr[2]_i_4__0_n_0 ));
  FDRE \rd_ptr_reg[0] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[0]_i_1_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \rd_ptr_reg[1] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[1]_i_1__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \rd_ptr_reg[2] 
       (.C(rx_clk),
        .CE(rd_ptr0),
        .D(\rd_ptr[2]_i_2__2_n_0 ),
        .Q(\rd_ptr_reg[2]_0 [2]),
        .R(SR));
  LUT4 #(
    .INIT(16'hC480)) 
    \rot[1]_i_11 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[0]),
        .I3(\rd_ptr_reg[2]_1 [0]),
        .O(\rot_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rot[1]_i_12 
       (.I0(\rd_ptr_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_18 ),
        .I2(Q[0]),
        .I3(\axis_tkeep[63]_i_18_0 ),
        .I4(Q[1]),
        .I5(\axis_tkeep[63]_i_18_1 ),
        .O(\rot_reg[0]_3 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_13 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rd_ptr_reg[2]_1 [0]),
        .I3(dout[0]),
        .O(\rot[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_14 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rot[1]_i_5 [0]),
        .I3(\rot_reg[1] ),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9180)) 
    \rot[1]_i_15 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\rot_reg[1] ),
        .I3(\rd_ptr_reg[2]_1 [0]),
        .O(\rot_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFCDFFFFE03200001)) 
    \rot[1]_i_3 
       (.I0(Q[0]),
        .I1(\rot_reg[0]_2 ),
        .I2(\rot_reg[1]_0 ),
        .I3(\rot_reg[1]_1 ),
        .I4(\rot_reg[1]_2 ),
        .I5(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h88A8AAAA88A888A8)) 
    \rot[1]_i_7 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot[1]_i_13_n_0 ),
        .I2(\rot_reg[1] ),
        .I3(\rot_reg[1]_3 ),
        .I4(\rot_reg[1]_4 ),
        .I5(\rot[1]_i_5 [0]),
        .O(\rot_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h9)) 
    \wr_ptr[0]_i_1__1 
       (.I0(\wr_ptr_reg[2]_0 [2]),
        .I1(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \wr_ptr[1]_i_1__2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \wr_ptr[2]_i_1 
       (.I0(\wr_ptr[2]_i_3_n_0 ),
        .I1(din),
        .I2(\wr_ptr_reg[2]_1 ),
        .I3(\wr_ptr_reg[2]_2 ),
        .I4(\wr_ptr_reg[2]_3 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \wr_ptr[2]_i_1__2 
       (.I0(\wr_ptr_reg[2]_0 [1]),
        .I1(\wr_ptr_reg[2]_0 [2]),
        .I2(\wr_ptr_reg[2]_0 [0]),
        .O(wr_ptr0[2]));
  LUT6 #(
    .INIT(64'h0010000082044182)) 
    \wr_ptr[2]_i_3 
       (.I0(\rd_ptr_reg[2]_0 [0]),
        .I1(\rd_ptr_reg[2]_0 [1]),
        .I2(\wr_ptr_reg[2]_0 [1]),
        .I3(\wr_ptr_reg[2]_0 [2]),
        .I4(\wr_ptr_reg[2]_0 [0]),
        .I5(\rd_ptr_reg[2]_0 [2]),
        .O(\wr_ptr[2]_i_3_n_0 ));
  FDRE \wr_ptr_reg[0] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[0]),
        .Q(\wr_ptr_reg[2]_0 [0]),
        .R(SR));
  FDRE \wr_ptr_reg[1] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[1]),
        .Q(\wr_ptr_reg[2]_0 [1]),
        .R(SR));
  FDRE \wr_ptr_reg[2] 
       (.C(rx_clk),
        .CE(E),
        .D(wr_ptr0[2]),
        .Q(\wr_ptr_reg[2]_0 [2]),
        .R(SR));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_1_0_gt,design_1_cmac_usplus_1_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_gt" *) 
(* X_CORE_INFO = "design_1_cmac_usplus_1_0_gt_gtwizard_top,Vivado 2020.2" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk01_in,
    qpll1outclk_out,
    qpll1outrefclk_out,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    rxcdrhold_in,
    rxdfelfhold_in,
    rxusrclk_in,
    rxusrclk2_in,
    txctrl0_in,
    txctrl1_in,
    txdata_in,
    txusrclk_in,
    txusrclk2_in,
    gtpowergood_out,
    gtytxn_out,
    gtytxp_out,
    rxctrl0_out,
    rxctrl1_out,
    rxdata_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk01_in;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [511:0]txdata_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]gtpowergood_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [511:0]rxdata_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk01_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;
  wire [3:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [35:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [3:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [11:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [3:0]NLW_inst_cplllock_out_UNCONNECTED;
  wire [3:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [63:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [63:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [3:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gthtxp_out_UNCONNECTED;
  wire [3:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [319:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [3:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [3:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [63:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [3:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [3:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [3:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [19:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [511:64]NLW_inst_rxdata_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [31:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [3:1]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [11:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [3:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [3:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [3:1]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [3:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphaligndone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [0:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [3:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txresetdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [3:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [15:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "67" *) 
  (* C_GT_TYPE = "3" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "2" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "80" *) 
  (* C_RX_LINE_RATE = "25.781250" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "44" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "1" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "80" *) 
  (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_RX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "4" *) 
  (* C_TOTAL_NUM_COMMONS = "1" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "1" *) 
  (* C_TXPROGDIV_FREQ_VAL = "322.265625" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "1" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "80" *) 
  (* C_TX_LINE_RATE = "25.781250" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "44" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "1" *) 
  (* C_TX_REFCLK_FREQUENCY = "156.250000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "80" *) 
  (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
  (* C_TX_USRCLK_FREQUENCY = "322.265625" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[3:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[11:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[35:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[3:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[11:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[3:0]),
        .cpllfreqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllock_out(NLW_inst_cplllock_out_UNCONNECTED[3:0]),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in({1'b1,1'b1,1'b1,1'b1}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[3:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b1,1'b1,1'b1,1'b1}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[63:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[3:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[63:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[3:0]),
        .drprst_in({1'b0,1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[3:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(1'b0),
        .gthrxp_in(1'b0),
        .gthtxn_out(NLW_inst_gthtxn_out_UNCONNECTED[0]),
        .gthtxp_out(NLW_inst_gthtxp_out_UNCONNECTED[0]),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(gtrefclk01_in),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[3:0]),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[319:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .incpctrl_in({1'b0,1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[3:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[3:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[7:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[7:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[3:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[3:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[3:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[3:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[63:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[3:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[3:0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b0),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b1),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b1),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b1),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b0),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b0),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[3:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[11:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[3:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[3:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[3:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[3:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[3:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[3:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[3:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[19:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[3:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[7:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[3:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[3:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[3:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[3:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[63:56],\^rxctrl0_out }),
        .rxctrl1_out({NLW_inst_rxctrl1_out_UNCONNECTED[63:56],\^rxctrl1_out }),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[31:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[31:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[511:448],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[31:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[7:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in(1'b0),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[3:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[3:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[23:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[7:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[3:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[3:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[3:0]),
        .rxlpmen_in({1'b1,1'b1,1'b1,1'b1}),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[31:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[3:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[3:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[3:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[3:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_inst_rxoutclk_out_UNCONNECTED[3:1],\^rxoutclk_out }),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[3:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[3:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[3:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[3:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in(1'b0),
        .rxpllclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[3:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[3:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[3:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .rxqpien_in(1'b0),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[3:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(NLW_inst_rxresetdone_out_UNCONNECTED[3:0]),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[3:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[3:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[3:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[3:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[7:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[11:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[3:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[3:0]),
        .rxsysclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxtermination_in({1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({rxusrclk_in[3],1'b0,1'b0,1'b0}),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[3:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[7:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[3:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[3:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b1,1'b1,1'b1,1'b1}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[3:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({1'b0,1'b0,1'b0,1'b0}),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0,1'b0}),
        .txoutclk_out({NLW_inst_txoutclk_out_UNCONNECTED[3:1],\^txoutclk_out }),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[3:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[3:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(NLW_inst_txphaligndone_out_UNCONNECTED[3:0]),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b1,1'b1,1'b1,1'b1}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[3:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b1,1'b1,1'b1,1'b1}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in(1'b0),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in(1'b0),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[3:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(NLW_inst_txresetdone_out_UNCONNECTED[3:0]),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[3:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[3:0]),
        .txsysclksel_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .txuserrdy_in({1'b1,1'b1,1'b1,1'b1}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({txusrclk_in[3],1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[15:0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[15:0]),
        .ubdo_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in({1'b0,1'b0}),
        .ubintr_in({1'b0,1'b0}),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in({1'b0,1'b0,1'b0,1'b0}),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_gt_gtwizard_gtye4" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt_gtwizard_gtye4
   (gtytxn_out,
    gtytxp_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    txoutclk_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    gtpowergood_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtrefclk01_in,
    gtyrxn_in,
    gtyrxp_in,
    rxusrclk_in,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [0:0]txoutclk_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  output [3:0]gtpowergood_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]gtrefclk01_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]rxusrclk_in;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ;
  wire \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ;
  wire \gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gtpowergood_int ;
  wire [3:0]\gen_gtwizard_gtye4.gttxreset_ch_int ;
  wire [3:0]\gen_gtwizard_gtye4.txpisopd_ch_int ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk01_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire rst_in0;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt_gtye4_channel_wrapper \gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXCDRLOCK({\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 }),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 }),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXOUTCLKPCS({\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 }),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int ),
        .GTYE4_CHANNEL_TXRESETDONE({\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ,\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 }),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .gtrxreset_out_reg(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .gtrxreset_out_reg_0(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .gtrxreset_out_reg_1(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .gtrxreset_out_reg_2(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt_gtye4_common_wrapper \gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst 
       (.gtrefclk01_in(gtrefclk01_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll0outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_0 ),
        .qpll0outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_1 ),
        .qpll1lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .qpll1outclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_3 ),
        .qpll1outrefclk_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_4 ),
        .rst_in0(rst_in0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_37 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [0]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_0 ),
        .out(gtpowergood_out[0]));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_19 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_36 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [1]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_5 ),
        .out(gtpowergood_out[1]));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_20 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_35 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [2]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_6 ),
        .out(gtpowergood_out[2]));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_21 \gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst 
       (.GTYE4_CHANNEL_TXOUTCLKPCS(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_34 ),
        .GTYE4_CHANNEL_TXRATE(\gen_gtwizard_gtye4.txpisopd_ch_int [3]),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 (\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_7 ),
        .out(gtpowergood_out[3]));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_32 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_49 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_23 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_31 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_24 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_48 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_30 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_47 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst 
       (.GTYE4_CHANNEL_RXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_29 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst 
       (.GTYE4_CHANNEL_TXRESETDONE(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_46 ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[1]),
        .I1(gtpowergood_out[0]),
        .I2(gtpowergood_out[3]),
        .I3(gtpowergood_out[2]),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.GTYE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gtye4.gtpowergood_int ),
        .GTYE4_CHANNEL_GTRXRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .GTYE4_CHANNEL_GTTXRESET(\gen_gtwizard_gtye4.gttxreset_ch_int ),
        .GTYE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .GTYE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTYE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .GTYE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .in0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .pllreset_tx_out_reg_0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_11 ),
        .qpll1lock_out(\gen_gtwizard_gtye4.gen_common.gen_common_container[11].gen_enabled_common.gtye4_common_wrapper_inst_n_2 ),
        .rst_in0(rst_in0),
        .rxusrclk_in(rxusrclk_in),
        .txusrclk_in(txusrclk_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_18 ),
        .I1(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_19 ),
        .I2(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_16 ),
        .I3(\gen_gtwizard_gtye4.gen_channel_container[11].gen_enabled_channel.gtye4_channel_wrapper_inst_n_17 ),
        .O(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2578.125000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "67" *) (* C_GT_TYPE = "3" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "2" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "80" *) (* C_RX_LINE_RATE = "25.781250" *) 
(* C_RX_MASTER_CHANNEL_IDX = "44" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "322.265625" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "1" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "156.250000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "80" *) (* C_RX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_RX_USRCLK_FREQUENCY = "322.265625" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "4" *) (* C_TOTAL_NUM_COMMONS = "1" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "1" *) 
(* C_TXPROGDIV_FREQ_VAL = "322.265625" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "1" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "80" *) (* C_TX_LINE_RATE = "25.781250" *) (* C_TX_MASTER_CHANNEL_IDX = "44" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "322.265625" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "1" *) (* C_TX_REFCLK_FREQUENCY = "156.250000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "80" *) (* C_TX_USRCLK2_FREQUENCY = "322.265625" *) 
(* C_TX_USRCLK_FREQUENCY = "322.265625" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) (* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_gt_gtwizard_top" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [71:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [71:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [71:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [3:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [319:0]gtwiz_userdata_tx_in;
  output [319:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [15:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [1:0]ubgpi_in;
  input [1:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [3:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [15:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [15:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [3:0]cdrstepdir_in;
  input [3:0]cdrstepsq_in;
  input [3:0]cdrstepsx_in;
  input [3:0]cfgreset_in;
  input [3:0]clkrsvd0_in;
  input [3:0]clkrsvd1_in;
  input [3:0]cpllfreqlock_in;
  input [3:0]cplllockdetclk_in;
  input [3:0]cplllocken_in;
  input [3:0]cpllpd_in;
  input [11:0]cpllrefclksel_in;
  input [3:0]cpllreset_in;
  input [3:0]dmonfiforeset_in;
  input [3:0]dmonitorclk_in;
  input [39:0]drpaddr_in;
  input [3:0]drpclk_in;
  input [63:0]drpdi_in;
  input [3:0]drpen_in;
  input [3:0]drprst_in;
  input [3:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [3:0]eyescanreset_in;
  input [3:0]eyescantrigger_in;
  input [3:0]freqos_in;
  input [3:0]gtgrefclk_in;
  input [0:0]gthrxn_in;
  input [0:0]gthrxp_in;
  input [3:0]gtnorthrefclk0_in;
  input [3:0]gtnorthrefclk1_in;
  input [3:0]gtrefclk0_in;
  input [3:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [63:0]gtrsvd_in;
  input [3:0]gtrxreset_in;
  input [3:0]gtrxresetsel_in;
  input [3:0]gtsouthrefclk0_in;
  input [3:0]gtsouthrefclk1_in;
  input [3:0]gttxreset_in;
  input [3:0]gttxresetsel_in;
  input [3:0]incpctrl_in;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [11:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [3:0]pcieeqrxeqadaptdone_in;
  input [3:0]pcierstidle_in;
  input [3:0]pciersttxsyncstart_in;
  input [3:0]pcieuserratedone_in;
  input [63:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0freqlock_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1freqlock_in;
  input [3:0]qpll1refclk_in;
  input [3:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [3:0]rx8b10ben_in;
  input [3:0]rxafecfoken_in;
  input [3:0]rxbufreset_in;
  input [3:0]rxcdrfreqreset_in;
  input [3:0]rxcdrhold_in;
  input [3:0]rxcdrovrden_in;
  input [3:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [3:0]rxchbonden_in;
  input [19:0]rxchbondi_in;
  input [11:0]rxchbondlevel_in;
  input [3:0]rxchbondmaster_in;
  input [3:0]rxchbondslave_in;
  input [3:0]rxckcalreset_in;
  input [27:0]rxckcalstart_in;
  input [3:0]rxcommadeten_in;
  input [0:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [3:0]rxdfeagchold_in;
  input [3:0]rxdfeagcovrden_in;
  input [15:0]rxdfecfokfcnum_in;
  input [3:0]rxdfecfokfen_in;
  input [3:0]rxdfecfokfpulse_in;
  input [3:0]rxdfecfokhold_in;
  input [3:0]rxdfecfokovren_in;
  input [3:0]rxdfekhhold_in;
  input [3:0]rxdfekhovrden_in;
  input [3:0]rxdfelfhold_in;
  input [3:0]rxdfelfovrden_in;
  input [3:0]rxdfelpmreset_in;
  input [3:0]rxdfetap10hold_in;
  input [3:0]rxdfetap10ovrden_in;
  input [3:0]rxdfetap11hold_in;
  input [3:0]rxdfetap11ovrden_in;
  input [3:0]rxdfetap12hold_in;
  input [3:0]rxdfetap12ovrden_in;
  input [3:0]rxdfetap13hold_in;
  input [3:0]rxdfetap13ovrden_in;
  input [3:0]rxdfetap14hold_in;
  input [3:0]rxdfetap14ovrden_in;
  input [3:0]rxdfetap15hold_in;
  input [3:0]rxdfetap15ovrden_in;
  input [3:0]rxdfetap2hold_in;
  input [3:0]rxdfetap2ovrden_in;
  input [3:0]rxdfetap3hold_in;
  input [3:0]rxdfetap3ovrden_in;
  input [3:0]rxdfetap4hold_in;
  input [3:0]rxdfetap4ovrden_in;
  input [3:0]rxdfetap5hold_in;
  input [3:0]rxdfetap5ovrden_in;
  input [3:0]rxdfetap6hold_in;
  input [3:0]rxdfetap6ovrden_in;
  input [3:0]rxdfetap7hold_in;
  input [3:0]rxdfetap7ovrden_in;
  input [3:0]rxdfetap8hold_in;
  input [3:0]rxdfetap8ovrden_in;
  input [3:0]rxdfetap9hold_in;
  input [3:0]rxdfetap9ovrden_in;
  input [3:0]rxdfeuthold_in;
  input [3:0]rxdfeutovrden_in;
  input [3:0]rxdfevphold_in;
  input [3:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [3:0]rxdfexyden_in;
  input [3:0]rxdlybypass_in;
  input [3:0]rxdlyen_in;
  input [3:0]rxdlyovrden_in;
  input [3:0]rxdlysreset_in;
  input [7:0]rxelecidlemode_in;
  input [3:0]rxeqtraining_in;
  input [3:0]rxgearboxslip_in;
  input [3:0]rxlatclk_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxlpmgchold_in;
  input [3:0]rxlpmgcovrden_in;
  input [3:0]rxlpmhfhold_in;
  input [3:0]rxlpmhfovrden_in;
  input [3:0]rxlpmlfhold_in;
  input [3:0]rxlpmlfklovrden_in;
  input [3:0]rxlpmoshold_in;
  input [3:0]rxlpmosovrden_in;
  input [3:0]rxmcommaalignen_in;
  input [7:0]rxmonitorsel_in;
  input [3:0]rxoobreset_in;
  input [3:0]rxoscalreset_in;
  input [3:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [3:0]rxosovrden_in;
  input [11:0]rxoutclksel_in;
  input [3:0]rxpcommaalignen_in;
  input [3:0]rxpcsreset_in;
  input [7:0]rxpd_in;
  input [3:0]rxphalign_in;
  input [3:0]rxphalignen_in;
  input [3:0]rxphdlypd_in;
  input [3:0]rxphdlyreset_in;
  input [0:0]rxphovrden_in;
  input [7:0]rxpllclksel_in;
  input [3:0]rxpmareset_in;
  input [3:0]rxpolarity_in;
  input [3:0]rxprbscntreset_in;
  input [15:0]rxprbssel_in;
  input [3:0]rxprogdivreset_in;
  input [0:0]rxqpien_in;
  input [11:0]rxrate_in;
  input [3:0]rxratemode_in;
  input [3:0]rxslide_in;
  input [3:0]rxslipoutclk_in;
  input [3:0]rxslippma_in;
  input [3:0]rxsyncallin_in;
  input [3:0]rxsyncin_in;
  input [3:0]rxsyncmode_in;
  input [7:0]rxsysclksel_in;
  input [3:0]rxtermination_in;
  input [3:0]rxuserrdy_in;
  input [3:0]rxusrclk_in;
  input [3:0]rxusrclk2_in;
  input [3:0]sigvalidclk_in;
  input [79:0]tstin_in;
  input [31:0]tx8b10bbypass_in;
  input [3:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [3:0]txcominit_in;
  input [3:0]txcomsas_in;
  input [3:0]txcomwake_in;
  input [63:0]txctrl0_in;
  input [63:0]txctrl1_in;
  input [31:0]txctrl2_in;
  input [511:0]txdata_in;
  input [31:0]txdataextendrsvd_in;
  input [3:0]txdccforcestart_in;
  input [3:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [3:0]txdetectrx_in;
  input [19:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [3:0]txdlybypass_in;
  input [3:0]txdlyen_in;
  input [3:0]txdlyhold_in;
  input [3:0]txdlyovrden_in;
  input [3:0]txdlysreset_in;
  input [3:0]txdlyupdown_in;
  input [3:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [23:0]txheader_in;
  input [3:0]txinhibit_in;
  input [3:0]txlatclk_in;
  input [3:0]txlfpstreset_in;
  input [3:0]txlfpsu2lpexit_in;
  input [3:0]txlfpsu3wake_in;
  input [27:0]txmaincursor_in;
  input [11:0]txmargin_in;
  input [3:0]txmuxdcdexhold_in;
  input [3:0]txmuxdcdorwren_in;
  input [3:0]txoneszeros_in;
  input [11:0]txoutclksel_in;
  input [3:0]txpcsreset_in;
  input [7:0]txpd_in;
  input [3:0]txpdelecidlemode_in;
  input [3:0]txphalign_in;
  input [3:0]txphalignen_in;
  input [3:0]txphdlypd_in;
  input [3:0]txphdlyreset_in;
  input [3:0]txphdlytstclk_in;
  input [3:0]txphinit_in;
  input [3:0]txphovrden_in;
  input [3:0]txpippmen_in;
  input [3:0]txpippmovrden_in;
  input [3:0]txpippmpd_in;
  input [3:0]txpippmsel_in;
  input [19:0]txpippmstepsize_in;
  input [3:0]txpisopd_in;
  input [7:0]txpllclksel_in;
  input [3:0]txpmareset_in;
  input [3:0]txpolarity_in;
  input [19:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [3:0]txprbsforceerr_in;
  input [15:0]txprbssel_in;
  input [19:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [3:0]txprogdivreset_in;
  input [0:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [0:0]txqpiweakpup_in;
  input [11:0]txrate_in;
  input [3:0]txratemode_in;
  input [27:0]txsequence_in;
  input [3:0]txswing_in;
  input [3:0]txsyncallin_in;
  input [3:0]txsyncin_in;
  input [3:0]txsyncmode_in;
  input [7:0]txsysclksel_in;
  input [3:0]txuserrdy_in;
  input [3:0]txusrclk_in;
  input [3:0]txusrclk2_in;
  output [3:0]bufgtce_out;
  output [11:0]bufgtcemask_out;
  output [35:0]bufgtdiv_out;
  output [3:0]bufgtreset_out;
  output [11:0]bufgtrstmask_out;
  output [3:0]cpllfbclklost_out;
  output [3:0]cplllock_out;
  output [3:0]cpllrefclklost_out;
  output [63:0]dmonitorout_out;
  output [3:0]dmonitoroutclk_out;
  output [63:0]drpdo_out;
  output [3:0]drprdy_out;
  output [3:0]eyescandataerror_out;
  output [0:0]gthtxn_out;
  output [0:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]gtrefclkmonitor_out;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]pcierategen3_out;
  output [3:0]pcierateidle_out;
  output [7:0]pcierateqpllpd_out;
  output [7:0]pcierateqpllreset_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]pcieusergen3rdy_out;
  output [3:0]pcieuserphystatusrst_out;
  output [3:0]pcieuserratestart_out;
  output [63:0]pcsrsvdout_out;
  output [3:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [3:0]powerpresent_out;
  output [3:0]resetexception_out;
  output [11:0]rxbufstatus_out;
  output [3:0]rxbyteisaligned_out;
  output [3:0]rxbyterealign_out;
  output [3:0]rxcdrlock_out;
  output [3:0]rxcdrphdone_out;
  output [3:0]rxchanbondseq_out;
  output [3:0]rxchanisaligned_out;
  output [3:0]rxchanrealign_out;
  output [19:0]rxchbondo_out;
  output [3:0]rxckcaldone_out;
  output [7:0]rxclkcorcnt_out;
  output [3:0]rxcominitdet_out;
  output [3:0]rxcommadet_out;
  output [3:0]rxcomsasdet_out;
  output [3:0]rxcomwakedet_out;
  output [63:0]rxctrl0_out;
  output [63:0]rxctrl1_out;
  output [31:0]rxctrl2_out;
  output [31:0]rxctrl3_out;
  output [511:0]rxdata_out;
  output [31:0]rxdataextendrsvd_out;
  output [7:0]rxdatavalid_out;
  output [3:0]rxdlysresetdone_out;
  output [3:0]rxelecidle_out;
  output [23:0]rxheader_out;
  output [7:0]rxheadervalid_out;
  output [3:0]rxlfpstresetdet_out;
  output [3:0]rxlfpsu2lpexitdet_out;
  output [3:0]rxlfpsu3wakedet_out;
  output [31:0]rxmonitorout_out;
  output [3:0]rxosintdone_out;
  output [3:0]rxosintstarted_out;
  output [3:0]rxosintstrobedone_out;
  output [3:0]rxosintstrobestarted_out;
  output [3:0]rxoutclk_out;
  output [3:0]rxoutclkfabric_out;
  output [3:0]rxoutclkpcs_out;
  output [3:0]rxphaligndone_out;
  output [3:0]rxphalignerr_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxprbserr_out;
  output [3:0]rxprbslocked_out;
  output [3:0]rxprgdivresetdone_out;
  output [0:0]rxqpisenn_out;
  output [0:0]rxqpisenp_out;
  output [3:0]rxratedone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxsliderdy_out;
  output [3:0]rxslipdone_out;
  output [3:0]rxslipoutclkrdy_out;
  output [3:0]rxslippmardy_out;
  output [7:0]rxstartofseq_out;
  output [11:0]rxstatus_out;
  output [3:0]rxsyncdone_out;
  output [3:0]rxsyncout_out;
  output [3:0]rxvalid_out;
  output [7:0]txbufstatus_out;
  output [3:0]txcomfinish_out;
  output [3:0]txdccdone_out;
  output [3:0]txdlysresetdone_out;
  output [3:0]txoutclk_out;
  output [3:0]txoutclkfabric_out;
  output [3:0]txoutclkpcs_out;
  output [3:0]txphaligndone_out;
  output [3:0]txphinitdone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [0:0]txqpisenn_out;
  output [0:0]txqpisenp_out;
  output [3:0]txratedone_out;
  output [3:0]txresetdone_out;
  output [3:0]txsyncdone_out;
  output [3:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire \<const0> ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk01_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [55:0]\^rxctrl0_out ;
  wire [55:0]\^rxctrl1_out ;
  wire [447:0]\^rxdata_out ;
  wire [0:0]\^rxoutclk_out ;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [3:0]rxusrclk_in;
  wire [63:0]txctrl0_in;
  wire [63:0]txctrl1_in;
  wire [511:0]txdata_in;
  wire [0:0]\^txoutclk_out ;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txusrclk_in;

  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cplllock_out[3] = \<const0> ;
  assign cplllock_out[2] = \<const0> ;
  assign cplllock_out[1] = \<const0> ;
  assign cplllock_out[0] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[3] = \<const0> ;
  assign dmonitoroutclk_out[2] = \<const0> ;
  assign dmonitoroutclk_out[1] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gthtxn_out[0] = \<const0> ;
  assign gthtxp_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[319] = \<const0> ;
  assign gtwiz_userdata_rx_out[318] = \<const0> ;
  assign gtwiz_userdata_rx_out[317] = \<const0> ;
  assign gtwiz_userdata_rx_out[316] = \<const0> ;
  assign gtwiz_userdata_rx_out[315] = \<const0> ;
  assign gtwiz_userdata_rx_out[314] = \<const0> ;
  assign gtwiz_userdata_rx_out[313] = \<const0> ;
  assign gtwiz_userdata_rx_out[312] = \<const0> ;
  assign gtwiz_userdata_rx_out[311] = \<const0> ;
  assign gtwiz_userdata_rx_out[310] = \<const0> ;
  assign gtwiz_userdata_rx_out[309] = \<const0> ;
  assign gtwiz_userdata_rx_out[308] = \<const0> ;
  assign gtwiz_userdata_rx_out[307] = \<const0> ;
  assign gtwiz_userdata_rx_out[306] = \<const0> ;
  assign gtwiz_userdata_rx_out[305] = \<const0> ;
  assign gtwiz_userdata_rx_out[304] = \<const0> ;
  assign gtwiz_userdata_rx_out[303] = \<const0> ;
  assign gtwiz_userdata_rx_out[302] = \<const0> ;
  assign gtwiz_userdata_rx_out[301] = \<const0> ;
  assign gtwiz_userdata_rx_out[300] = \<const0> ;
  assign gtwiz_userdata_rx_out[299] = \<const0> ;
  assign gtwiz_userdata_rx_out[298] = \<const0> ;
  assign gtwiz_userdata_rx_out[297] = \<const0> ;
  assign gtwiz_userdata_rx_out[296] = \<const0> ;
  assign gtwiz_userdata_rx_out[295] = \<const0> ;
  assign gtwiz_userdata_rx_out[294] = \<const0> ;
  assign gtwiz_userdata_rx_out[293] = \<const0> ;
  assign gtwiz_userdata_rx_out[292] = \<const0> ;
  assign gtwiz_userdata_rx_out[291] = \<const0> ;
  assign gtwiz_userdata_rx_out[290] = \<const0> ;
  assign gtwiz_userdata_rx_out[289] = \<const0> ;
  assign gtwiz_userdata_rx_out[288] = \<const0> ;
  assign gtwiz_userdata_rx_out[287] = \<const0> ;
  assign gtwiz_userdata_rx_out[286] = \<const0> ;
  assign gtwiz_userdata_rx_out[285] = \<const0> ;
  assign gtwiz_userdata_rx_out[284] = \<const0> ;
  assign gtwiz_userdata_rx_out[283] = \<const0> ;
  assign gtwiz_userdata_rx_out[282] = \<const0> ;
  assign gtwiz_userdata_rx_out[281] = \<const0> ;
  assign gtwiz_userdata_rx_out[280] = \<const0> ;
  assign gtwiz_userdata_rx_out[279] = \<const0> ;
  assign gtwiz_userdata_rx_out[278] = \<const0> ;
  assign gtwiz_userdata_rx_out[277] = \<const0> ;
  assign gtwiz_userdata_rx_out[276] = \<const0> ;
  assign gtwiz_userdata_rx_out[275] = \<const0> ;
  assign gtwiz_userdata_rx_out[274] = \<const0> ;
  assign gtwiz_userdata_rx_out[273] = \<const0> ;
  assign gtwiz_userdata_rx_out[272] = \<const0> ;
  assign gtwiz_userdata_rx_out[271] = \<const0> ;
  assign gtwiz_userdata_rx_out[270] = \<const0> ;
  assign gtwiz_userdata_rx_out[269] = \<const0> ;
  assign gtwiz_userdata_rx_out[268] = \<const0> ;
  assign gtwiz_userdata_rx_out[267] = \<const0> ;
  assign gtwiz_userdata_rx_out[266] = \<const0> ;
  assign gtwiz_userdata_rx_out[265] = \<const0> ;
  assign gtwiz_userdata_rx_out[264] = \<const0> ;
  assign gtwiz_userdata_rx_out[263] = \<const0> ;
  assign gtwiz_userdata_rx_out[262] = \<const0> ;
  assign gtwiz_userdata_rx_out[261] = \<const0> ;
  assign gtwiz_userdata_rx_out[260] = \<const0> ;
  assign gtwiz_userdata_rx_out[259] = \<const0> ;
  assign gtwiz_userdata_rx_out[258] = \<const0> ;
  assign gtwiz_userdata_rx_out[257] = \<const0> ;
  assign gtwiz_userdata_rx_out[256] = \<const0> ;
  assign gtwiz_userdata_rx_out[255] = \<const0> ;
  assign gtwiz_userdata_rx_out[254] = \<const0> ;
  assign gtwiz_userdata_rx_out[253] = \<const0> ;
  assign gtwiz_userdata_rx_out[252] = \<const0> ;
  assign gtwiz_userdata_rx_out[251] = \<const0> ;
  assign gtwiz_userdata_rx_out[250] = \<const0> ;
  assign gtwiz_userdata_rx_out[249] = \<const0> ;
  assign gtwiz_userdata_rx_out[248] = \<const0> ;
  assign gtwiz_userdata_rx_out[247] = \<const0> ;
  assign gtwiz_userdata_rx_out[246] = \<const0> ;
  assign gtwiz_userdata_rx_out[245] = \<const0> ;
  assign gtwiz_userdata_rx_out[244] = \<const0> ;
  assign gtwiz_userdata_rx_out[243] = \<const0> ;
  assign gtwiz_userdata_rx_out[242] = \<const0> ;
  assign gtwiz_userdata_rx_out[241] = \<const0> ;
  assign gtwiz_userdata_rx_out[240] = \<const0> ;
  assign gtwiz_userdata_rx_out[239] = \<const0> ;
  assign gtwiz_userdata_rx_out[238] = \<const0> ;
  assign gtwiz_userdata_rx_out[237] = \<const0> ;
  assign gtwiz_userdata_rx_out[236] = \<const0> ;
  assign gtwiz_userdata_rx_out[235] = \<const0> ;
  assign gtwiz_userdata_rx_out[234] = \<const0> ;
  assign gtwiz_userdata_rx_out[233] = \<const0> ;
  assign gtwiz_userdata_rx_out[232] = \<const0> ;
  assign gtwiz_userdata_rx_out[231] = \<const0> ;
  assign gtwiz_userdata_rx_out[230] = \<const0> ;
  assign gtwiz_userdata_rx_out[229] = \<const0> ;
  assign gtwiz_userdata_rx_out[228] = \<const0> ;
  assign gtwiz_userdata_rx_out[227] = \<const0> ;
  assign gtwiz_userdata_rx_out[226] = \<const0> ;
  assign gtwiz_userdata_rx_out[225] = \<const0> ;
  assign gtwiz_userdata_rx_out[224] = \<const0> ;
  assign gtwiz_userdata_rx_out[223] = \<const0> ;
  assign gtwiz_userdata_rx_out[222] = \<const0> ;
  assign gtwiz_userdata_rx_out[221] = \<const0> ;
  assign gtwiz_userdata_rx_out[220] = \<const0> ;
  assign gtwiz_userdata_rx_out[219] = \<const0> ;
  assign gtwiz_userdata_rx_out[218] = \<const0> ;
  assign gtwiz_userdata_rx_out[217] = \<const0> ;
  assign gtwiz_userdata_rx_out[216] = \<const0> ;
  assign gtwiz_userdata_rx_out[215] = \<const0> ;
  assign gtwiz_userdata_rx_out[214] = \<const0> ;
  assign gtwiz_userdata_rx_out[213] = \<const0> ;
  assign gtwiz_userdata_rx_out[212] = \<const0> ;
  assign gtwiz_userdata_rx_out[211] = \<const0> ;
  assign gtwiz_userdata_rx_out[210] = \<const0> ;
  assign gtwiz_userdata_rx_out[209] = \<const0> ;
  assign gtwiz_userdata_rx_out[208] = \<const0> ;
  assign gtwiz_userdata_rx_out[207] = \<const0> ;
  assign gtwiz_userdata_rx_out[206] = \<const0> ;
  assign gtwiz_userdata_rx_out[205] = \<const0> ;
  assign gtwiz_userdata_rx_out[204] = \<const0> ;
  assign gtwiz_userdata_rx_out[203] = \<const0> ;
  assign gtwiz_userdata_rx_out[202] = \<const0> ;
  assign gtwiz_userdata_rx_out[201] = \<const0> ;
  assign gtwiz_userdata_rx_out[200] = \<const0> ;
  assign gtwiz_userdata_rx_out[199] = \<const0> ;
  assign gtwiz_userdata_rx_out[198] = \<const0> ;
  assign gtwiz_userdata_rx_out[197] = \<const0> ;
  assign gtwiz_userdata_rx_out[196] = \<const0> ;
  assign gtwiz_userdata_rx_out[195] = \<const0> ;
  assign gtwiz_userdata_rx_out[194] = \<const0> ;
  assign gtwiz_userdata_rx_out[193] = \<const0> ;
  assign gtwiz_userdata_rx_out[192] = \<const0> ;
  assign gtwiz_userdata_rx_out[191] = \<const0> ;
  assign gtwiz_userdata_rx_out[190] = \<const0> ;
  assign gtwiz_userdata_rx_out[189] = \<const0> ;
  assign gtwiz_userdata_rx_out[188] = \<const0> ;
  assign gtwiz_userdata_rx_out[187] = \<const0> ;
  assign gtwiz_userdata_rx_out[186] = \<const0> ;
  assign gtwiz_userdata_rx_out[185] = \<const0> ;
  assign gtwiz_userdata_rx_out[184] = \<const0> ;
  assign gtwiz_userdata_rx_out[183] = \<const0> ;
  assign gtwiz_userdata_rx_out[182] = \<const0> ;
  assign gtwiz_userdata_rx_out[181] = \<const0> ;
  assign gtwiz_userdata_rx_out[180] = \<const0> ;
  assign gtwiz_userdata_rx_out[179] = \<const0> ;
  assign gtwiz_userdata_rx_out[178] = \<const0> ;
  assign gtwiz_userdata_rx_out[177] = \<const0> ;
  assign gtwiz_userdata_rx_out[176] = \<const0> ;
  assign gtwiz_userdata_rx_out[175] = \<const0> ;
  assign gtwiz_userdata_rx_out[174] = \<const0> ;
  assign gtwiz_userdata_rx_out[173] = \<const0> ;
  assign gtwiz_userdata_rx_out[172] = \<const0> ;
  assign gtwiz_userdata_rx_out[171] = \<const0> ;
  assign gtwiz_userdata_rx_out[170] = \<const0> ;
  assign gtwiz_userdata_rx_out[169] = \<const0> ;
  assign gtwiz_userdata_rx_out[168] = \<const0> ;
  assign gtwiz_userdata_rx_out[167] = \<const0> ;
  assign gtwiz_userdata_rx_out[166] = \<const0> ;
  assign gtwiz_userdata_rx_out[165] = \<const0> ;
  assign gtwiz_userdata_rx_out[164] = \<const0> ;
  assign gtwiz_userdata_rx_out[163] = \<const0> ;
  assign gtwiz_userdata_rx_out[162] = \<const0> ;
  assign gtwiz_userdata_rx_out[161] = \<const0> ;
  assign gtwiz_userdata_rx_out[160] = \<const0> ;
  assign gtwiz_userdata_rx_out[159] = \<const0> ;
  assign gtwiz_userdata_rx_out[158] = \<const0> ;
  assign gtwiz_userdata_rx_out[157] = \<const0> ;
  assign gtwiz_userdata_rx_out[156] = \<const0> ;
  assign gtwiz_userdata_rx_out[155] = \<const0> ;
  assign gtwiz_userdata_rx_out[154] = \<const0> ;
  assign gtwiz_userdata_rx_out[153] = \<const0> ;
  assign gtwiz_userdata_rx_out[152] = \<const0> ;
  assign gtwiz_userdata_rx_out[151] = \<const0> ;
  assign gtwiz_userdata_rx_out[150] = \<const0> ;
  assign gtwiz_userdata_rx_out[149] = \<const0> ;
  assign gtwiz_userdata_rx_out[148] = \<const0> ;
  assign gtwiz_userdata_rx_out[147] = \<const0> ;
  assign gtwiz_userdata_rx_out[146] = \<const0> ;
  assign gtwiz_userdata_rx_out[145] = \<const0> ;
  assign gtwiz_userdata_rx_out[144] = \<const0> ;
  assign gtwiz_userdata_rx_out[143] = \<const0> ;
  assign gtwiz_userdata_rx_out[142] = \<const0> ;
  assign gtwiz_userdata_rx_out[141] = \<const0> ;
  assign gtwiz_userdata_rx_out[140] = \<const0> ;
  assign gtwiz_userdata_rx_out[139] = \<const0> ;
  assign gtwiz_userdata_rx_out[138] = \<const0> ;
  assign gtwiz_userdata_rx_out[137] = \<const0> ;
  assign gtwiz_userdata_rx_out[136] = \<const0> ;
  assign gtwiz_userdata_rx_out[135] = \<const0> ;
  assign gtwiz_userdata_rx_out[134] = \<const0> ;
  assign gtwiz_userdata_rx_out[133] = \<const0> ;
  assign gtwiz_userdata_rx_out[132] = \<const0> ;
  assign gtwiz_userdata_rx_out[131] = \<const0> ;
  assign gtwiz_userdata_rx_out[130] = \<const0> ;
  assign gtwiz_userdata_rx_out[129] = \<const0> ;
  assign gtwiz_userdata_rx_out[128] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign pcierategen3_out[3] = \<const0> ;
  assign pcierategen3_out[2] = \<const0> ;
  assign pcierategen3_out[1] = \<const0> ;
  assign pcierategen3_out[0] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pciesynctxsyncdone_out[3] = \<const0> ;
  assign pciesynctxsyncdone_out[2] = \<const0> ;
  assign pciesynctxsyncdone_out[1] = \<const0> ;
  assign pciesynctxsyncdone_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign phystatus_out[3] = \<const0> ;
  assign phystatus_out[2] = \<const0> ;
  assign phystatus_out[1] = \<const0> ;
  assign phystatus_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[3] = \<const0> ;
  assign powerpresent_out[2] = \<const0> ;
  assign powerpresent_out[1] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[3] = \<const0> ;
  assign rxckcaldone_out[2] = \<const0> ;
  assign rxckcaldone_out[1] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55:48] = \^rxctrl0_out [55:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39:32] = \^rxctrl0_out [39:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23:16] = \^rxctrl0_out [23:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7:0] = \^rxctrl0_out [7:0];
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55:48] = \^rxctrl1_out [55:48];
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39:32] = \^rxctrl1_out [39:32];
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23:16] = \^rxctrl1_out [23:16];
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7:0] = \^rxctrl1_out [7:0];
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447:384] = \^rxdata_out [447:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319:256] = \^rxdata_out [319:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191:128] = \^rxdata_out [191:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63:0] = \^rxdata_out [63:0];
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxelecidle_out[3] = \<const0> ;
  assign rxelecidle_out[2] = \<const0> ;
  assign rxelecidle_out[1] = \<const0> ;
  assign rxelecidle_out[0] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[3] = \<const0> ;
  assign rxlfpstresetdet_out[2] = \<const0> ;
  assign rxlfpstresetdet_out[1] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[3] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[2] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[1] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[3] = \<const0> ;
  assign rxlfpsu3wakedet_out[2] = \<const0> ;
  assign rxlfpsu3wakedet_out[1] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \^rxoutclk_out [0];
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxresetdone_out[3] = \<const0> ;
  assign rxresetdone_out[2] = \<const0> ;
  assign rxresetdone_out[1] = \<const0> ;
  assign rxresetdone_out[0] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxstatus_out[11] = \<const0> ;
  assign rxstatus_out[10] = \<const0> ;
  assign rxstatus_out[9] = \<const0> ;
  assign rxstatus_out[8] = \<const0> ;
  assign rxstatus_out[7] = \<const0> ;
  assign rxstatus_out[6] = \<const0> ;
  assign rxstatus_out[5] = \<const0> ;
  assign rxstatus_out[4] = \<const0> ;
  assign rxstatus_out[3] = \<const0> ;
  assign rxstatus_out[2] = \<const0> ;
  assign rxstatus_out[1] = \<const0> ;
  assign rxstatus_out[0] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign rxvalid_out[3] = \<const0> ;
  assign rxvalid_out[2] = \<const0> ;
  assign rxvalid_out[1] = \<const0> ;
  assign rxvalid_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[3] = \<const0> ;
  assign txdccdone_out[2] = \<const0> ;
  assign txdccdone_out[1] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \^txoutclk_out [0];
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphaligndone_out[3] = \<const0> ;
  assign txphaligndone_out[2] = \<const0> ;
  assign txphaligndone_out[1] = \<const0> ;
  assign txphaligndone_out[0] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txresetdone_out[3] = \<const0> ;
  assign txresetdone_out[2] = \<const0> ;
  assign txresetdone_out[1] = \<const0> ;
  assign txresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[15] = \<const0> ;
  assign ubdaddr_out[14] = \<const0> ;
  assign ubdaddr_out[13] = \<const0> ;
  assign ubdaddr_out[12] = \<const0> ;
  assign ubdaddr_out[11] = \<const0> ;
  assign ubdaddr_out[10] = \<const0> ;
  assign ubdaddr_out[9] = \<const0> ;
  assign ubdaddr_out[8] = \<const0> ;
  assign ubdaddr_out[7] = \<const0> ;
  assign ubdaddr_out[6] = \<const0> ;
  assign ubdaddr_out[5] = \<const0> ;
  assign ubdaddr_out[4] = \<const0> ;
  assign ubdaddr_out[3] = \<const0> ;
  assign ubdaddr_out[2] = \<const0> ;
  assign ubdaddr_out[1] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[15] = \<const0> ;
  assign ubdi_out[14] = \<const0> ;
  assign ubdi_out[13] = \<const0> ;
  assign ubdi_out[12] = \<const0> ;
  assign ubdi_out[11] = \<const0> ;
  assign ubdi_out[10] = \<const0> ;
  assign ubdi_out[9] = \<const0> ;
  assign ubdi_out[8] = \<const0> ;
  assign ubdi_out[7] = \<const0> ;
  assign ubdi_out[6] = \<const0> ;
  assign ubdi_out[5] = \<const0> ;
  assign ubdi_out[4] = \<const0> ;
  assign ubdi_out[3] = \<const0> ;
  assign ubdi_out[2] = \<const0> ;
  assign ubdi_out[1] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt_gtwizard_gtye4 \gen_gtwizard_gtye4_top.design_1_cmac_usplus_1_0_gt_gtwizard_gtye4_inst 
       (.gtpowergood_out(gtpowergood_out),
        .gtrefclk01_in(gtrefclk01_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .rxctrl0_out({\^rxctrl0_out [55:48],\^rxctrl0_out [39:32],\^rxctrl0_out [23:16],\^rxctrl0_out [7:0]}),
        .rxctrl1_out({\^rxctrl1_out [55:48],\^rxctrl1_out [39:32],\^rxctrl1_out [23:16],\^rxctrl1_out [7:0]}),
        .rxdata_out({\^rxdata_out [447:384],\^rxdata_out [319:256],\^rxdata_out [191:128],\^rxdata_out [63:0]}),
        .rxoutclk_out(\^rxoutclk_out ),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in[3]),
        .txctrl0_in({txctrl0_in[55:48],txctrl0_in[39:32],txctrl0_in[23:16],txctrl0_in[7:0]}),
        .txctrl1_in({txctrl1_in[55:48],txctrl1_in[39:32],txctrl1_in[23:16],txctrl1_in[7:0]}),
        .txdata_in({txdata_in[447:384],txdata_in[319:256],txdata_in[191:128],txdata_in[63:0]}),
        .txoutclk_out(\^txoutclk_out ),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in[3]));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_gt_gtye4_channel_wrapper" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt_gtye4_channel_wrapper
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;

  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_channel channel_inst
       (.GTYE4_CHANNEL_GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTYE4_CHANNEL_GTTXRESET(GTYE4_CHANNEL_GTTXRESET),
        .GTYE4_CHANNEL_RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .GTYE4_CHANNEL_RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .GTYE4_CHANNEL_TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS),
        .GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .GTYE4_CHANNEL_TXRATE(GTYE4_CHANNEL_TXRATE),
        .GTYE4_CHANNEL_TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .gtrxreset_out_reg(gtrxreset_out_reg),
        .gtrxreset_out_reg_0(gtrxreset_out_reg_0),
        .gtrxreset_out_reg_1(gtrxreset_out_reg_1),
        .gtrxreset_out_reg_2(gtrxreset_out_reg_2),
        .gtyrxn_in(gtyrxn_in),
        .gtyrxp_in(gtyrxp_in),
        .gtytxn_out(gtytxn_out),
        .gtytxp_out(gtytxp_out),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxdata_out(rxdata_out),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxusrclk_in(rxusrclk_in),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txdata_in(txdata_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk_in(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_gt_gtye4_common_wrapper" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt_gtye4_common_wrapper
   (qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk01_in,
    i_in_meta_reg);
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk01_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk01_in;
  wire i_in_meta_reg;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1lock_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_common common_inst
       (.gtrefclk01_in(gtrefclk01_in),
        .i_in_meta_reg(i_in_meta_reg),
        .qpll0outclk_out(qpll0outclk_out),
        .qpll0outrefclk_out(qpll0outrefclk_out),
        .qpll1lock_out(qpll1lock_out),
        .qpll1outclk_out(qpll1outclk_out),
        .qpll1outrefclk_out(qpll1outrefclk_out),
        .rst_in0(rst_in0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic
   (rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    rx_preambleout,
    \rot_reg[0] ,
    \rot_reg[0]_0 ,
    \rot_reg[0]_1 ,
    \rot_reg[0]_2 ,
    \rot_reg[1] ,
    \rot_reg[1]_0 ,
    \rot_reg[1]_1 ,
    \rot_reg[1]_2 ,
    \rot_reg[1]_3 ,
    \rot_reg[1]_4 ,
    \rot_reg[1]_5 ,
    \rot_reg[0]_3 ,
    \rot_reg[0]_4 ,
    \rot_reg[0]_5 ,
    \rot_reg[1]_6 ,
    \rot_reg[1]_7 ,
    \rot_reg[1]_8 ,
    \rot_reg[0]_6 ,
    \rot_reg[1]_9 ,
    \rot_reg[1]_10 ,
    \rot_reg[1]_11 ,
    \rot_reg[0]_7 ,
    \rot_reg[0]_8 ,
    \rot_reg[0]_9 ,
    \rot_reg[0]_10 ,
    \rot_reg[1]_12 ,
    \rot_reg[0]_11 ,
    \rot_reg[0]_12 ,
    rx_clk_0,
    rx_axis_tdata,
    rx_axis_tkeep,
    p_0_in,
    rx_clk,
    axis_tuser_reg_0,
    rx_preout,
    Q,
    \axis_tkeep_reg[47]_0 ,
    \axis_tkeep_reg[47]_1 ,
    \axis_tkeep_reg[47]_2 ,
    dout,
    SR);
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output [55:0]rx_preambleout;
  output \rot_reg[0] ;
  output \rot_reg[0]_0 ;
  output \rot_reg[0]_1 ;
  output \rot_reg[0]_2 ;
  output \rot_reg[1] ;
  output \rot_reg[1]_0 ;
  output \rot_reg[1]_1 ;
  output \rot_reg[1]_2 ;
  output \rot_reg[1]_3 ;
  output \rot_reg[1]_4 ;
  output \rot_reg[1]_5 ;
  output \rot_reg[0]_3 ;
  output \rot_reg[0]_4 ;
  output \rot_reg[0]_5 ;
  output \rot_reg[1]_6 ;
  output \rot_reg[1]_7 ;
  output \rot_reg[1]_8 ;
  output \rot_reg[0]_6 ;
  output \rot_reg[1]_9 ;
  output \rot_reg[1]_10 ;
  output \rot_reg[1]_11 ;
  output \rot_reg[0]_7 ;
  output \rot_reg[0]_8 ;
  output \rot_reg[0]_9 ;
  output \rot_reg[0]_10 ;
  output \rot_reg[1]_12 ;
  output \rot_reg[0]_11 ;
  output \rot_reg[0]_12 ;
  output rx_clk_0;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input p_0_in;
  input rx_clk;
  input axis_tuser_reg_0;
  input [55:0]rx_preout;
  input [1:0]Q;
  input [133:0]\axis_tkeep_reg[47]_0 ;
  input [133:0]\axis_tkeep_reg[47]_1 ;
  input [133:0]\axis_tkeep_reg[47]_2 ;
  input [133:0]dout;
  input [3:0]SR;

  wire [1:0]Q;
  wire [3:0]SR;
  wire \axis_tdata[0]_i_2_n_0 ;
  wire \axis_tdata[100]_i_2_n_0 ;
  wire \axis_tdata[101]_i_2_n_0 ;
  wire \axis_tdata[102]_i_2_n_0 ;
  wire \axis_tdata[103]_i_2_n_0 ;
  wire \axis_tdata[104]_i_2_n_0 ;
  wire \axis_tdata[105]_i_2_n_0 ;
  wire \axis_tdata[106]_i_2_n_0 ;
  wire \axis_tdata[107]_i_2_n_0 ;
  wire \axis_tdata[108]_i_2_n_0 ;
  wire \axis_tdata[109]_i_2_n_0 ;
  wire \axis_tdata[10]_i_2_n_0 ;
  wire \axis_tdata[110]_i_2_n_0 ;
  wire \axis_tdata[111]_i_2_n_0 ;
  wire \axis_tdata[112]_i_2_n_0 ;
  wire \axis_tdata[113]_i_2_n_0 ;
  wire \axis_tdata[114]_i_2_n_0 ;
  wire \axis_tdata[115]_i_2_n_0 ;
  wire \axis_tdata[116]_i_2_n_0 ;
  wire \axis_tdata[117]_i_2_n_0 ;
  wire \axis_tdata[118]_i_2_n_0 ;
  wire \axis_tdata[119]_i_2_n_0 ;
  wire \axis_tdata[11]_i_2_n_0 ;
  wire \axis_tdata[120]_i_2_n_0 ;
  wire \axis_tdata[121]_i_2_n_0 ;
  wire \axis_tdata[122]_i_2_n_0 ;
  wire \axis_tdata[123]_i_2_n_0 ;
  wire \axis_tdata[124]_i_2_n_0 ;
  wire \axis_tdata[125]_i_2_n_0 ;
  wire \axis_tdata[126]_i_2_n_0 ;
  wire \axis_tdata[127]_i_2_n_0 ;
  wire \axis_tdata[128]_i_2_n_0 ;
  wire \axis_tdata[129]_i_2_n_0 ;
  wire \axis_tdata[12]_i_2_n_0 ;
  wire \axis_tdata[130]_i_2_n_0 ;
  wire \axis_tdata[131]_i_2_n_0 ;
  wire \axis_tdata[132]_i_2_n_0 ;
  wire \axis_tdata[133]_i_2_n_0 ;
  wire \axis_tdata[134]_i_2_n_0 ;
  wire \axis_tdata[135]_i_2_n_0 ;
  wire \axis_tdata[136]_i_2_n_0 ;
  wire \axis_tdata[137]_i_2_n_0 ;
  wire \axis_tdata[138]_i_2_n_0 ;
  wire \axis_tdata[139]_i_2_n_0 ;
  wire \axis_tdata[13]_i_2_n_0 ;
  wire \axis_tdata[140]_i_2_n_0 ;
  wire \axis_tdata[141]_i_2_n_0 ;
  wire \axis_tdata[142]_i_2_n_0 ;
  wire \axis_tdata[143]_i_2_n_0 ;
  wire \axis_tdata[144]_i_2_n_0 ;
  wire \axis_tdata[145]_i_2_n_0 ;
  wire \axis_tdata[146]_i_2_n_0 ;
  wire \axis_tdata[147]_i_2_n_0 ;
  wire \axis_tdata[148]_i_2_n_0 ;
  wire \axis_tdata[149]_i_2_n_0 ;
  wire \axis_tdata[14]_i_2_n_0 ;
  wire \axis_tdata[150]_i_2_n_0 ;
  wire \axis_tdata[151]_i_2_n_0 ;
  wire \axis_tdata[152]_i_2_n_0 ;
  wire \axis_tdata[153]_i_2_n_0 ;
  wire \axis_tdata[154]_i_2_n_0 ;
  wire \axis_tdata[155]_i_2_n_0 ;
  wire \axis_tdata[156]_i_2_n_0 ;
  wire \axis_tdata[157]_i_2_n_0 ;
  wire \axis_tdata[158]_i_2_n_0 ;
  wire \axis_tdata[159]_i_2_n_0 ;
  wire \axis_tdata[15]_i_2_n_0 ;
  wire \axis_tdata[160]_i_2_n_0 ;
  wire \axis_tdata[161]_i_2_n_0 ;
  wire \axis_tdata[162]_i_2_n_0 ;
  wire \axis_tdata[163]_i_2_n_0 ;
  wire \axis_tdata[164]_i_2_n_0 ;
  wire \axis_tdata[165]_i_2_n_0 ;
  wire \axis_tdata[166]_i_2_n_0 ;
  wire \axis_tdata[167]_i_2_n_0 ;
  wire \axis_tdata[168]_i_2_n_0 ;
  wire \axis_tdata[169]_i_2_n_0 ;
  wire \axis_tdata[16]_i_2_n_0 ;
  wire \axis_tdata[170]_i_2_n_0 ;
  wire \axis_tdata[171]_i_2_n_0 ;
  wire \axis_tdata[172]_i_2_n_0 ;
  wire \axis_tdata[173]_i_2_n_0 ;
  wire \axis_tdata[174]_i_2_n_0 ;
  wire \axis_tdata[175]_i_2_n_0 ;
  wire \axis_tdata[176]_i_2_n_0 ;
  wire \axis_tdata[177]_i_2_n_0 ;
  wire \axis_tdata[178]_i_2_n_0 ;
  wire \axis_tdata[179]_i_2_n_0 ;
  wire \axis_tdata[17]_i_2_n_0 ;
  wire \axis_tdata[180]_i_2_n_0 ;
  wire \axis_tdata[181]_i_2_n_0 ;
  wire \axis_tdata[182]_i_2_n_0 ;
  wire \axis_tdata[183]_i_2_n_0 ;
  wire \axis_tdata[184]_i_2_n_0 ;
  wire \axis_tdata[185]_i_2_n_0 ;
  wire \axis_tdata[186]_i_2_n_0 ;
  wire \axis_tdata[187]_i_2_n_0 ;
  wire \axis_tdata[188]_i_2_n_0 ;
  wire \axis_tdata[189]_i_2_n_0 ;
  wire \axis_tdata[18]_i_2_n_0 ;
  wire \axis_tdata[190]_i_2_n_0 ;
  wire \axis_tdata[191]_i_2_n_0 ;
  wire \axis_tdata[192]_i_2_n_0 ;
  wire \axis_tdata[193]_i_2_n_0 ;
  wire \axis_tdata[194]_i_2_n_0 ;
  wire \axis_tdata[195]_i_2_n_0 ;
  wire \axis_tdata[196]_i_2_n_0 ;
  wire \axis_tdata[197]_i_2_n_0 ;
  wire \axis_tdata[198]_i_2_n_0 ;
  wire \axis_tdata[199]_i_2_n_0 ;
  wire \axis_tdata[19]_i_2_n_0 ;
  wire \axis_tdata[1]_i_2_n_0 ;
  wire \axis_tdata[200]_i_2_n_0 ;
  wire \axis_tdata[201]_i_2_n_0 ;
  wire \axis_tdata[202]_i_2_n_0 ;
  wire \axis_tdata[203]_i_2_n_0 ;
  wire \axis_tdata[204]_i_2_n_0 ;
  wire \axis_tdata[205]_i_2_n_0 ;
  wire \axis_tdata[206]_i_2_n_0 ;
  wire \axis_tdata[207]_i_2_n_0 ;
  wire \axis_tdata[208]_i_2_n_0 ;
  wire \axis_tdata[209]_i_2_n_0 ;
  wire \axis_tdata[20]_i_2_n_0 ;
  wire \axis_tdata[210]_i_2_n_0 ;
  wire \axis_tdata[211]_i_2_n_0 ;
  wire \axis_tdata[212]_i_2_n_0 ;
  wire \axis_tdata[213]_i_2_n_0 ;
  wire \axis_tdata[214]_i_2_n_0 ;
  wire \axis_tdata[215]_i_2_n_0 ;
  wire \axis_tdata[216]_i_2_n_0 ;
  wire \axis_tdata[217]_i_2_n_0 ;
  wire \axis_tdata[218]_i_2_n_0 ;
  wire \axis_tdata[219]_i_2_n_0 ;
  wire \axis_tdata[21]_i_2_n_0 ;
  wire \axis_tdata[220]_i_2_n_0 ;
  wire \axis_tdata[221]_i_2_n_0 ;
  wire \axis_tdata[222]_i_2_n_0 ;
  wire \axis_tdata[223]_i_2_n_0 ;
  wire \axis_tdata[224]_i_2_n_0 ;
  wire \axis_tdata[225]_i_2_n_0 ;
  wire \axis_tdata[226]_i_2_n_0 ;
  wire \axis_tdata[227]_i_2_n_0 ;
  wire \axis_tdata[228]_i_2_n_0 ;
  wire \axis_tdata[229]_i_2_n_0 ;
  wire \axis_tdata[22]_i_2_n_0 ;
  wire \axis_tdata[230]_i_2_n_0 ;
  wire \axis_tdata[231]_i_2_n_0 ;
  wire \axis_tdata[232]_i_2_n_0 ;
  wire \axis_tdata[233]_i_2_n_0 ;
  wire \axis_tdata[234]_i_2_n_0 ;
  wire \axis_tdata[235]_i_2_n_0 ;
  wire \axis_tdata[236]_i_2_n_0 ;
  wire \axis_tdata[237]_i_2_n_0 ;
  wire \axis_tdata[238]_i_2_n_0 ;
  wire \axis_tdata[239]_i_2_n_0 ;
  wire \axis_tdata[23]_i_2_n_0 ;
  wire \axis_tdata[240]_i_2_n_0 ;
  wire \axis_tdata[241]_i_2_n_0 ;
  wire \axis_tdata[242]_i_2_n_0 ;
  wire \axis_tdata[243]_i_2_n_0 ;
  wire \axis_tdata[244]_i_2_n_0 ;
  wire \axis_tdata[245]_i_2_n_0 ;
  wire \axis_tdata[246]_i_2_n_0 ;
  wire \axis_tdata[247]_i_2_n_0 ;
  wire \axis_tdata[248]_i_2_n_0 ;
  wire \axis_tdata[249]_i_2_n_0 ;
  wire \axis_tdata[24]_i_2_n_0 ;
  wire \axis_tdata[250]_i_2_n_0 ;
  wire \axis_tdata[251]_i_2_n_0 ;
  wire \axis_tdata[252]_i_2_n_0 ;
  wire \axis_tdata[253]_i_2_n_0 ;
  wire \axis_tdata[254]_i_2_n_0 ;
  wire \axis_tdata[255]_i_2_n_0 ;
  wire \axis_tdata[255]_i_3_n_0 ;
  wire \axis_tdata[256]_i_2_n_0 ;
  wire \axis_tdata[257]_i_2_n_0 ;
  wire \axis_tdata[258]_i_2_n_0 ;
  wire \axis_tdata[259]_i_2_n_0 ;
  wire \axis_tdata[25]_i_2_n_0 ;
  wire \axis_tdata[260]_i_2_n_0 ;
  wire \axis_tdata[261]_i_2_n_0 ;
  wire \axis_tdata[262]_i_2_n_0 ;
  wire \axis_tdata[263]_i_2_n_0 ;
  wire \axis_tdata[264]_i_2_n_0 ;
  wire \axis_tdata[265]_i_2_n_0 ;
  wire \axis_tdata[266]_i_2_n_0 ;
  wire \axis_tdata[267]_i_2_n_0 ;
  wire \axis_tdata[268]_i_2_n_0 ;
  wire \axis_tdata[269]_i_2_n_0 ;
  wire \axis_tdata[26]_i_2_n_0 ;
  wire \axis_tdata[270]_i_2_n_0 ;
  wire \axis_tdata[271]_i_2_n_0 ;
  wire \axis_tdata[272]_i_2_n_0 ;
  wire \axis_tdata[273]_i_2_n_0 ;
  wire \axis_tdata[274]_i_2_n_0 ;
  wire \axis_tdata[275]_i_2_n_0 ;
  wire \axis_tdata[276]_i_2_n_0 ;
  wire \axis_tdata[277]_i_2_n_0 ;
  wire \axis_tdata[278]_i_2_n_0 ;
  wire \axis_tdata[279]_i_2_n_0 ;
  wire \axis_tdata[27]_i_2_n_0 ;
  wire \axis_tdata[280]_i_2_n_0 ;
  wire \axis_tdata[281]_i_2_n_0 ;
  wire \axis_tdata[282]_i_2_n_0 ;
  wire \axis_tdata[283]_i_2_n_0 ;
  wire \axis_tdata[284]_i_2_n_0 ;
  wire \axis_tdata[285]_i_2_n_0 ;
  wire \axis_tdata[286]_i_2_n_0 ;
  wire \axis_tdata[287]_i_2_n_0 ;
  wire \axis_tdata[288]_i_2_n_0 ;
  wire \axis_tdata[289]_i_2_n_0 ;
  wire \axis_tdata[28]_i_2_n_0 ;
  wire \axis_tdata[290]_i_2_n_0 ;
  wire \axis_tdata[291]_i_2_n_0 ;
  wire \axis_tdata[292]_i_2_n_0 ;
  wire \axis_tdata[293]_i_2_n_0 ;
  wire \axis_tdata[294]_i_2_n_0 ;
  wire \axis_tdata[295]_i_2_n_0 ;
  wire \axis_tdata[296]_i_2_n_0 ;
  wire \axis_tdata[297]_i_2_n_0 ;
  wire \axis_tdata[298]_i_2_n_0 ;
  wire \axis_tdata[299]_i_2_n_0 ;
  wire \axis_tdata[29]_i_2_n_0 ;
  wire \axis_tdata[2]_i_2_n_0 ;
  wire \axis_tdata[300]_i_2_n_0 ;
  wire \axis_tdata[301]_i_2_n_0 ;
  wire \axis_tdata[302]_i_2_n_0 ;
  wire \axis_tdata[303]_i_2_n_0 ;
  wire \axis_tdata[304]_i_2_n_0 ;
  wire \axis_tdata[305]_i_2_n_0 ;
  wire \axis_tdata[306]_i_2_n_0 ;
  wire \axis_tdata[307]_i_2_n_0 ;
  wire \axis_tdata[308]_i_2_n_0 ;
  wire \axis_tdata[309]_i_2_n_0 ;
  wire \axis_tdata[30]_i_2_n_0 ;
  wire \axis_tdata[310]_i_2_n_0 ;
  wire \axis_tdata[311]_i_2_n_0 ;
  wire \axis_tdata[312]_i_2_n_0 ;
  wire \axis_tdata[313]_i_2_n_0 ;
  wire \axis_tdata[314]_i_2_n_0 ;
  wire \axis_tdata[315]_i_2_n_0 ;
  wire \axis_tdata[316]_i_2_n_0 ;
  wire \axis_tdata[317]_i_2_n_0 ;
  wire \axis_tdata[318]_i_2_n_0 ;
  wire \axis_tdata[319]_i_2_n_0 ;
  wire \axis_tdata[31]_i_2_n_0 ;
  wire \axis_tdata[320]_i_2_n_0 ;
  wire \axis_tdata[321]_i_2_n_0 ;
  wire \axis_tdata[322]_i_2_n_0 ;
  wire \axis_tdata[323]_i_2_n_0 ;
  wire \axis_tdata[324]_i_2_n_0 ;
  wire \axis_tdata[325]_i_2_n_0 ;
  wire \axis_tdata[326]_i_2_n_0 ;
  wire \axis_tdata[327]_i_2_n_0 ;
  wire \axis_tdata[328]_i_2_n_0 ;
  wire \axis_tdata[329]_i_2_n_0 ;
  wire \axis_tdata[32]_i_2_n_0 ;
  wire \axis_tdata[330]_i_2_n_0 ;
  wire \axis_tdata[331]_i_2_n_0 ;
  wire \axis_tdata[332]_i_2_n_0 ;
  wire \axis_tdata[333]_i_2_n_0 ;
  wire \axis_tdata[334]_i_2_n_0 ;
  wire \axis_tdata[335]_i_2_n_0 ;
  wire \axis_tdata[336]_i_2_n_0 ;
  wire \axis_tdata[337]_i_2_n_0 ;
  wire \axis_tdata[338]_i_2_n_0 ;
  wire \axis_tdata[339]_i_2_n_0 ;
  wire \axis_tdata[33]_i_2_n_0 ;
  wire \axis_tdata[340]_i_2_n_0 ;
  wire \axis_tdata[341]_i_2_n_0 ;
  wire \axis_tdata[342]_i_2_n_0 ;
  wire \axis_tdata[343]_i_2_n_0 ;
  wire \axis_tdata[344]_i_2_n_0 ;
  wire \axis_tdata[345]_i_2_n_0 ;
  wire \axis_tdata[346]_i_2_n_0 ;
  wire \axis_tdata[347]_i_2_n_0 ;
  wire \axis_tdata[348]_i_2_n_0 ;
  wire \axis_tdata[349]_i_2_n_0 ;
  wire \axis_tdata[34]_i_2_n_0 ;
  wire \axis_tdata[350]_i_2_n_0 ;
  wire \axis_tdata[351]_i_2_n_0 ;
  wire \axis_tdata[352]_i_2_n_0 ;
  wire \axis_tdata[353]_i_2_n_0 ;
  wire \axis_tdata[354]_i_2_n_0 ;
  wire \axis_tdata[355]_i_2_n_0 ;
  wire \axis_tdata[356]_i_2_n_0 ;
  wire \axis_tdata[357]_i_2_n_0 ;
  wire \axis_tdata[358]_i_2_n_0 ;
  wire \axis_tdata[359]_i_2_n_0 ;
  wire \axis_tdata[35]_i_2_n_0 ;
  wire \axis_tdata[360]_i_2_n_0 ;
  wire \axis_tdata[361]_i_2_n_0 ;
  wire \axis_tdata[362]_i_2_n_0 ;
  wire \axis_tdata[363]_i_2_n_0 ;
  wire \axis_tdata[364]_i_2_n_0 ;
  wire \axis_tdata[365]_i_2_n_0 ;
  wire \axis_tdata[366]_i_2_n_0 ;
  wire \axis_tdata[367]_i_2_n_0 ;
  wire \axis_tdata[368]_i_2_n_0 ;
  wire \axis_tdata[369]_i_2_n_0 ;
  wire \axis_tdata[36]_i_2_n_0 ;
  wire \axis_tdata[370]_i_2_n_0 ;
  wire \axis_tdata[371]_i_2_n_0 ;
  wire \axis_tdata[372]_i_2_n_0 ;
  wire \axis_tdata[373]_i_2_n_0 ;
  wire \axis_tdata[374]_i_2_n_0 ;
  wire \axis_tdata[375]_i_2_n_0 ;
  wire \axis_tdata[376]_i_2_n_0 ;
  wire \axis_tdata[377]_i_2_n_0 ;
  wire \axis_tdata[378]_i_2_n_0 ;
  wire \axis_tdata[379]_i_2_n_0 ;
  wire \axis_tdata[37]_i_2_n_0 ;
  wire \axis_tdata[380]_i_2_n_0 ;
  wire \axis_tdata[381]_i_2_n_0 ;
  wire \axis_tdata[382]_i_2_n_0 ;
  wire \axis_tdata[383]_i_2_n_0 ;
  wire \axis_tdata[384]_i_2_n_0 ;
  wire \axis_tdata[385]_i_2_n_0 ;
  wire \axis_tdata[386]_i_2_n_0 ;
  wire \axis_tdata[387]_i_2_n_0 ;
  wire \axis_tdata[388]_i_2_n_0 ;
  wire \axis_tdata[389]_i_2_n_0 ;
  wire \axis_tdata[38]_i_2_n_0 ;
  wire \axis_tdata[390]_i_2_n_0 ;
  wire \axis_tdata[391]_i_2_n_0 ;
  wire \axis_tdata[392]_i_2_n_0 ;
  wire \axis_tdata[393]_i_2_n_0 ;
  wire \axis_tdata[394]_i_2_n_0 ;
  wire \axis_tdata[395]_i_2_n_0 ;
  wire \axis_tdata[396]_i_2_n_0 ;
  wire \axis_tdata[397]_i_2_n_0 ;
  wire \axis_tdata[398]_i_2_n_0 ;
  wire \axis_tdata[399]_i_2_n_0 ;
  wire \axis_tdata[39]_i_2_n_0 ;
  wire \axis_tdata[3]_i_2_n_0 ;
  wire \axis_tdata[400]_i_2_n_0 ;
  wire \axis_tdata[401]_i_2_n_0 ;
  wire \axis_tdata[402]_i_2_n_0 ;
  wire \axis_tdata[403]_i_2_n_0 ;
  wire \axis_tdata[404]_i_2_n_0 ;
  wire \axis_tdata[405]_i_2_n_0 ;
  wire \axis_tdata[406]_i_2_n_0 ;
  wire \axis_tdata[407]_i_2_n_0 ;
  wire \axis_tdata[408]_i_2_n_0 ;
  wire \axis_tdata[409]_i_2_n_0 ;
  wire \axis_tdata[40]_i_2_n_0 ;
  wire \axis_tdata[410]_i_2_n_0 ;
  wire \axis_tdata[411]_i_2_n_0 ;
  wire \axis_tdata[412]_i_2_n_0 ;
  wire \axis_tdata[413]_i_2_n_0 ;
  wire \axis_tdata[414]_i_2_n_0 ;
  wire \axis_tdata[415]_i_2_n_0 ;
  wire \axis_tdata[416]_i_2_n_0 ;
  wire \axis_tdata[417]_i_2_n_0 ;
  wire \axis_tdata[418]_i_2_n_0 ;
  wire \axis_tdata[419]_i_2_n_0 ;
  wire \axis_tdata[41]_i_2_n_0 ;
  wire \axis_tdata[420]_i_2_n_0 ;
  wire \axis_tdata[421]_i_2_n_0 ;
  wire \axis_tdata[422]_i_2_n_0 ;
  wire \axis_tdata[423]_i_2_n_0 ;
  wire \axis_tdata[424]_i_2_n_0 ;
  wire \axis_tdata[425]_i_2_n_0 ;
  wire \axis_tdata[426]_i_2_n_0 ;
  wire \axis_tdata[427]_i_2_n_0 ;
  wire \axis_tdata[428]_i_2_n_0 ;
  wire \axis_tdata[429]_i_2_n_0 ;
  wire \axis_tdata[42]_i_2_n_0 ;
  wire \axis_tdata[430]_i_2_n_0 ;
  wire \axis_tdata[431]_i_2_n_0 ;
  wire \axis_tdata[432]_i_2_n_0 ;
  wire \axis_tdata[433]_i_2_n_0 ;
  wire \axis_tdata[434]_i_2_n_0 ;
  wire \axis_tdata[435]_i_2_n_0 ;
  wire \axis_tdata[436]_i_2_n_0 ;
  wire \axis_tdata[437]_i_2_n_0 ;
  wire \axis_tdata[438]_i_2_n_0 ;
  wire \axis_tdata[439]_i_2_n_0 ;
  wire \axis_tdata[43]_i_2_n_0 ;
  wire \axis_tdata[440]_i_2_n_0 ;
  wire \axis_tdata[441]_i_2_n_0 ;
  wire \axis_tdata[442]_i_2_n_0 ;
  wire \axis_tdata[443]_i_2_n_0 ;
  wire \axis_tdata[444]_i_2_n_0 ;
  wire \axis_tdata[445]_i_2_n_0 ;
  wire \axis_tdata[446]_i_2_n_0 ;
  wire \axis_tdata[447]_i_2_n_0 ;
  wire \axis_tdata[448]_i_2_n_0 ;
  wire \axis_tdata[449]_i_2_n_0 ;
  wire \axis_tdata[44]_i_2_n_0 ;
  wire \axis_tdata[450]_i_2_n_0 ;
  wire \axis_tdata[451]_i_2_n_0 ;
  wire \axis_tdata[452]_i_2_n_0 ;
  wire \axis_tdata[453]_i_2_n_0 ;
  wire \axis_tdata[454]_i_2_n_0 ;
  wire \axis_tdata[455]_i_2_n_0 ;
  wire \axis_tdata[456]_i_2_n_0 ;
  wire \axis_tdata[457]_i_2_n_0 ;
  wire \axis_tdata[458]_i_2_n_0 ;
  wire \axis_tdata[459]_i_2_n_0 ;
  wire \axis_tdata[45]_i_2_n_0 ;
  wire \axis_tdata[460]_i_2_n_0 ;
  wire \axis_tdata[461]_i_2_n_0 ;
  wire \axis_tdata[462]_i_2_n_0 ;
  wire \axis_tdata[463]_i_2_n_0 ;
  wire \axis_tdata[464]_i_2_n_0 ;
  wire \axis_tdata[465]_i_2_n_0 ;
  wire \axis_tdata[466]_i_2_n_0 ;
  wire \axis_tdata[467]_i_2_n_0 ;
  wire \axis_tdata[468]_i_2_n_0 ;
  wire \axis_tdata[469]_i_2_n_0 ;
  wire \axis_tdata[46]_i_2_n_0 ;
  wire \axis_tdata[470]_i_2_n_0 ;
  wire \axis_tdata[471]_i_2_n_0 ;
  wire \axis_tdata[472]_i_2_n_0 ;
  wire \axis_tdata[473]_i_2_n_0 ;
  wire \axis_tdata[474]_i_2_n_0 ;
  wire \axis_tdata[475]_i_2_n_0 ;
  wire \axis_tdata[476]_i_2_n_0 ;
  wire \axis_tdata[477]_i_2_n_0 ;
  wire \axis_tdata[478]_i_2_n_0 ;
  wire \axis_tdata[479]_i_2_n_0 ;
  wire \axis_tdata[47]_i_2_n_0 ;
  wire \axis_tdata[480]_i_2_n_0 ;
  wire \axis_tdata[481]_i_2_n_0 ;
  wire \axis_tdata[482]_i_2_n_0 ;
  wire \axis_tdata[483]_i_2_n_0 ;
  wire \axis_tdata[484]_i_2_n_0 ;
  wire \axis_tdata[485]_i_2_n_0 ;
  wire \axis_tdata[486]_i_2_n_0 ;
  wire \axis_tdata[487]_i_2_n_0 ;
  wire \axis_tdata[488]_i_2_n_0 ;
  wire \axis_tdata[489]_i_2_n_0 ;
  wire \axis_tdata[48]_i_2_n_0 ;
  wire \axis_tdata[490]_i_2_n_0 ;
  wire \axis_tdata[491]_i_2_n_0 ;
  wire \axis_tdata[492]_i_2_n_0 ;
  wire \axis_tdata[493]_i_2_n_0 ;
  wire \axis_tdata[494]_i_2_n_0 ;
  wire \axis_tdata[495]_i_2_n_0 ;
  wire \axis_tdata[496]_i_2_n_0 ;
  wire \axis_tdata[497]_i_2_n_0 ;
  wire \axis_tdata[498]_i_2_n_0 ;
  wire \axis_tdata[499]_i_2_n_0 ;
  wire \axis_tdata[49]_i_2_n_0 ;
  wire \axis_tdata[4]_i_2_n_0 ;
  wire \axis_tdata[500]_i_2_n_0 ;
  wire \axis_tdata[501]_i_2_n_0 ;
  wire \axis_tdata[502]_i_2_n_0 ;
  wire \axis_tdata[503]_i_2_n_0 ;
  wire \axis_tdata[504]_i_2_n_0 ;
  wire \axis_tdata[505]_i_4_n_0 ;
  wire \axis_tdata[506]_i_2_n_0 ;
  wire \axis_tdata[507]_i_2_n_0 ;
  wire \axis_tdata[508]_i_2_n_0 ;
  wire \axis_tdata[509]_i_2_n_0 ;
  wire \axis_tdata[50]_i_2_n_0 ;
  wire \axis_tdata[510]_i_2_n_0 ;
  wire \axis_tdata[511]_i_2_n_0 ;
  wire \axis_tdata[511]_i_3_n_0 ;
  wire \axis_tdata[511]_i_4_n_0 ;
  wire \axis_tdata[51]_i_2_n_0 ;
  wire \axis_tdata[52]_i_2_n_0 ;
  wire \axis_tdata[53]_i_2_n_0 ;
  wire \axis_tdata[54]_i_2_n_0 ;
  wire \axis_tdata[55]_i_2_n_0 ;
  wire \axis_tdata[56]_i_2_n_0 ;
  wire \axis_tdata[57]_i_2_n_0 ;
  wire \axis_tdata[58]_i_2_n_0 ;
  wire \axis_tdata[59]_i_2_n_0 ;
  wire \axis_tdata[5]_i_2_n_0 ;
  wire \axis_tdata[60]_i_2_n_0 ;
  wire \axis_tdata[61]_i_2_n_0 ;
  wire \axis_tdata[62]_i_2_n_0 ;
  wire \axis_tdata[63]_i_2_n_0 ;
  wire \axis_tdata[64]_i_2_n_0 ;
  wire \axis_tdata[65]_i_2_n_0 ;
  wire \axis_tdata[66]_i_2_n_0 ;
  wire \axis_tdata[67]_i_2_n_0 ;
  wire \axis_tdata[68]_i_2_n_0 ;
  wire \axis_tdata[69]_i_2_n_0 ;
  wire \axis_tdata[6]_i_2_n_0 ;
  wire \axis_tdata[70]_i_2_n_0 ;
  wire \axis_tdata[71]_i_2_n_0 ;
  wire \axis_tdata[72]_i_2_n_0 ;
  wire \axis_tdata[73]_i_2_n_0 ;
  wire \axis_tdata[74]_i_2_n_0 ;
  wire \axis_tdata[75]_i_2_n_0 ;
  wire \axis_tdata[76]_i_2_n_0 ;
  wire \axis_tdata[77]_i_2_n_0 ;
  wire \axis_tdata[78]_i_2_n_0 ;
  wire \axis_tdata[79]_i_2_n_0 ;
  wire \axis_tdata[7]_i_2_n_0 ;
  wire \axis_tdata[80]_i_2_n_0 ;
  wire \axis_tdata[81]_i_2_n_0 ;
  wire \axis_tdata[82]_i_2_n_0 ;
  wire \axis_tdata[83]_i_2_n_0 ;
  wire \axis_tdata[84]_i_2_n_0 ;
  wire \axis_tdata[85]_i_2_n_0 ;
  wire \axis_tdata[86]_i_2_n_0 ;
  wire \axis_tdata[87]_i_2_n_0 ;
  wire \axis_tdata[88]_i_2_n_0 ;
  wire \axis_tdata[89]_i_2_n_0 ;
  wire \axis_tdata[8]_i_2_n_0 ;
  wire \axis_tdata[90]_i_2_n_0 ;
  wire \axis_tdata[91]_i_2_n_0 ;
  wire \axis_tdata[92]_i_2_n_0 ;
  wire \axis_tdata[93]_i_2_n_0 ;
  wire \axis_tdata[94]_i_2_n_0 ;
  wire \axis_tdata[95]_i_2_n_0 ;
  wire \axis_tdata[96]_i_2_n_0 ;
  wire \axis_tdata[97]_i_2_n_0 ;
  wire \axis_tdata[98]_i_2_n_0 ;
  wire \axis_tdata[99]_i_2_n_0 ;
  wire \axis_tdata[9]_i_2_n_0 ;
  wire \axis_tkeep[15]_i_10_n_0 ;
  wire \axis_tkeep[15]_i_5_n_0 ;
  wire \axis_tkeep[15]_i_6_n_0 ;
  wire \axis_tkeep[15]_i_7_n_0 ;
  wire \axis_tkeep[15]_i_8_n_0 ;
  wire \axis_tkeep[15]_i_9_n_0 ;
  wire \axis_tkeep[24]_i_2_n_0 ;
  wire \axis_tkeep[31]_i_10_n_0 ;
  wire \axis_tkeep[31]_i_11_n_0 ;
  wire \axis_tkeep[31]_i_5_n_0 ;
  wire \axis_tkeep[31]_i_6_n_0 ;
  wire \axis_tkeep[31]_i_7_n_0 ;
  wire \axis_tkeep[31]_i_9_n_0 ;
  wire \axis_tkeep[40]_i_2_n_0 ;
  wire \axis_tkeep[47]_i_10_n_0 ;
  wire \axis_tkeep[47]_i_5_n_0 ;
  wire \axis_tkeep[47]_i_6_n_0 ;
  wire \axis_tkeep[47]_i_7_n_0 ;
  wire \axis_tkeep[47]_i_8_n_0 ;
  wire \axis_tkeep[47]_i_9_n_0 ;
  wire \axis_tkeep[56]_i_3_n_0 ;
  wire \axis_tkeep[63]_i_23_n_0 ;
  wire \axis_tkeep[63]_i_24_n_0 ;
  wire \axis_tkeep[63]_i_25_n_0 ;
  wire \axis_tkeep[63]_i_27_n_0 ;
  wire \axis_tkeep[63]_i_30_n_0 ;
  wire \axis_tkeep[63]_i_34_n_0 ;
  wire \axis_tkeep[63]_i_7_n_0 ;
  wire \axis_tkeep[63]_i_8_n_0 ;
  wire \axis_tkeep[63]_i_9_n_0 ;
  wire \axis_tkeep[8]_i_2_n_0 ;
  wire [133:0]\axis_tkeep_reg[47]_0 ;
  wire [133:0]\axis_tkeep_reg[47]_1 ;
  wire [133:0]\axis_tkeep_reg[47]_2 ;
  wire axis_tlast_i_1_n_0;
  wire axis_tlast_i_2_n_0;
  wire axis_tuser_reg_0;
  wire [133:0]dout;
  wire [511:0]lbus_data;
  wire [15:1]mty_to_tkeep0_return;
  wire [15:1]mty_to_tkeep1_return;
  wire [15:1]mty_to_tkeep2_return;
  wire [15:1]mty_to_tkeep_return;
  wire p_0_in;
  wire \rot_reg[0] ;
  wire \rot_reg[0]_0 ;
  wire \rot_reg[0]_1 ;
  wire \rot_reg[0]_10 ;
  wire \rot_reg[0]_11 ;
  wire \rot_reg[0]_12 ;
  wire \rot_reg[0]_2 ;
  wire \rot_reg[0]_3 ;
  wire \rot_reg[0]_4 ;
  wire \rot_reg[0]_5 ;
  wire \rot_reg[0]_6 ;
  wire \rot_reg[0]_7 ;
  wire \rot_reg[0]_8 ;
  wire \rot_reg[0]_9 ;
  wire \rot_reg[1] ;
  wire \rot_reg[1]_0 ;
  wire \rot_reg[1]_1 ;
  wire \rot_reg[1]_10 ;
  wire \rot_reg[1]_11 ;
  wire \rot_reg[1]_12 ;
  wire \rot_reg[1]_2 ;
  wire \rot_reg[1]_3 ;
  wire \rot_reg[1]_4 ;
  wire \rot_reg[1]_5 ;
  wire \rot_reg[1]_6 ;
  wire \rot_reg[1]_7 ;
  wire \rot_reg[1]_8 ;
  wire \rot_reg[1]_9 ;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire rx_clk_0;
  wire [55:0]rx_preambleout;
  wire \rx_preambleout_2d_reg[0]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[10]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[11]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[12]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[13]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[14]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[15]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[16]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[17]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[18]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[19]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[1]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[20]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[21]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[22]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[23]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[24]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[25]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[26]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[27]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[28]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[29]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[2]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[30]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[31]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[32]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[33]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[34]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[35]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[36]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[37]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[38]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[39]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[3]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[40]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[41]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[42]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[43]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[44]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[45]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[46]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[47]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[48]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[49]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[4]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[50]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[51]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[52]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[53]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[54]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[55]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[5]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[6]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[7]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[8]_srl2_n_0 ;
  wire \rx_preambleout_2d_reg[9]_srl2_n_0 ;
  wire [55:0]rx_preout;

  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[0]_i_1 
       (.I0(dout[120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[0]_i_2_n_0 ),
        .O(lbus_data[120]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[0]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [120]),
        .O(\axis_tdata[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[100]_i_1 
       (.I0(dout[28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[100]_i_2_n_0 ),
        .O(lbus_data[28]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[100]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [28]),
        .O(\axis_tdata[100]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[101]_i_1 
       (.I0(dout[29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[101]_i_2_n_0 ),
        .O(lbus_data[29]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[101]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [29]),
        .O(\axis_tdata[101]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[102]_i_1 
       (.I0(dout[30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[102]_i_2_n_0 ),
        .O(lbus_data[30]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[102]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [30]),
        .O(\axis_tdata[102]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[103]_i_1 
       (.I0(dout[31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[103]_i_2_n_0 ),
        .O(lbus_data[31]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[103]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [31]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [31]),
        .O(\axis_tdata[103]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[104]_i_1 
       (.I0(dout[16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[104]_i_2_n_0 ),
        .O(lbus_data[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[104]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [16]),
        .O(\axis_tdata[104]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[105]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[105]_i_2_n_0 ),
        .O(lbus_data[17]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[105]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[17]),
        .O(\axis_tdata[105]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[106]_i_1 
       (.I0(dout[18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[106]_i_2_n_0 ),
        .O(lbus_data[18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[106]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [18]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [18]),
        .O(\axis_tdata[106]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[107]_i_1 
       (.I0(dout[19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[107]_i_2_n_0 ),
        .O(lbus_data[19]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[107]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [19]),
        .O(\axis_tdata[107]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[108]_i_1 
       (.I0(dout[20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[108]_i_2_n_0 ),
        .O(lbus_data[20]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[108]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [20]),
        .O(\axis_tdata[108]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[109]_i_1 
       (.I0(dout[21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[109]_i_2_n_0 ),
        .O(lbus_data[21]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[109]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [21]),
        .O(\axis_tdata[109]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[10]_i_1 
       (.I0(dout[114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[10]_i_2_n_0 ),
        .O(lbus_data[114]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[10]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [114]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [114]),
        .O(\axis_tdata[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[110]_i_1 
       (.I0(dout[22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[110]_i_2_n_0 ),
        .O(lbus_data[22]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[110]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [22]),
        .O(\axis_tdata[110]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[111]_i_1 
       (.I0(dout[23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[111]_i_2_n_0 ),
        .O(lbus_data[23]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[111]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [23]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [23]),
        .O(\axis_tdata[111]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[112]_i_1 
       (.I0(dout[8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[112]_i_2_n_0 ),
        .O(lbus_data[8]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[112]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [8]),
        .O(\axis_tdata[112]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[113]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[113]_i_2_n_0 ),
        .O(lbus_data[9]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[113]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[9]),
        .O(\axis_tdata[113]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[114]_i_1 
       (.I0(dout[10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[114]_i_2_n_0 ),
        .O(lbus_data[10]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[114]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [10]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [10]),
        .O(\axis_tdata[114]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[115]_i_1 
       (.I0(dout[11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[115]_i_2_n_0 ),
        .O(lbus_data[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[115]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [11]),
        .O(\axis_tdata[115]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[116]_i_1 
       (.I0(dout[12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[116]_i_2_n_0 ),
        .O(lbus_data[12]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[116]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [12]),
        .O(\axis_tdata[116]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[117]_i_1 
       (.I0(dout[13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[117]_i_2_n_0 ),
        .O(lbus_data[13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[117]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [13]),
        .O(\axis_tdata[117]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[118]_i_1 
       (.I0(dout[14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[118]_i_2_n_0 ),
        .O(lbus_data[14]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[118]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [14]),
        .O(\axis_tdata[118]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[119]_i_1 
       (.I0(dout[15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[119]_i_2_n_0 ),
        .O(lbus_data[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[119]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [15]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [15]),
        .O(\axis_tdata[119]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[11]_i_1 
       (.I0(dout[115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[11]_i_2_n_0 ),
        .O(lbus_data[115]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[11]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [115]),
        .O(\axis_tdata[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[120]_i_1 
       (.I0(dout[0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[120]_i_2_n_0 ),
        .O(lbus_data[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[120]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [0]),
        .O(\axis_tdata[120]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[121]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[121]_i_2_n_0 ),
        .O(lbus_data[1]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[121]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[1]),
        .O(\axis_tdata[121]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[122]_i_1 
       (.I0(dout[2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[122]_i_2_n_0 ),
        .O(lbus_data[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[122]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [2]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [2]),
        .O(\axis_tdata[122]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[123]_i_1 
       (.I0(dout[3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[123]_i_2_n_0 ),
        .O(lbus_data[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[123]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [3]),
        .O(\axis_tdata[123]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[124]_i_1 
       (.I0(dout[4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[124]_i_2_n_0 ),
        .O(lbus_data[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[124]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [4]),
        .O(\axis_tdata[124]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[125]_i_1 
       (.I0(dout[5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[125]_i_2_n_0 ),
        .O(lbus_data[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[125]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [5]),
        .O(\axis_tdata[125]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[126]_i_1 
       (.I0(dout[6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[126]_i_2_n_0 ),
        .O(lbus_data[6]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[126]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [6]),
        .O(\axis_tdata[126]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[127]_i_1 
       (.I0(dout[7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[127]_i_2_n_0 ),
        .O(lbus_data[7]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[127]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [7]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [7]),
        .O(\axis_tdata[127]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[128]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[128]_i_2_n_0 ),
        .O(lbus_data[248]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[128]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [120]),
        .O(\axis_tdata[128]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[129]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[129]_i_2_n_0 ),
        .O(lbus_data[249]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[129]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [121]),
        .O(\axis_tdata[129]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[12]_i_1 
       (.I0(dout[116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[12]_i_2_n_0 ),
        .O(lbus_data[116]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[12]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [116]),
        .O(\axis_tdata[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[130]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [122]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [122]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[130]_i_2_n_0 ),
        .O(lbus_data[250]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[130]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[122]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [122]),
        .O(\axis_tdata[130]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[131]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[131]_i_2_n_0 ),
        .O(lbus_data[251]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[131]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[123]),
        .O(\axis_tdata[131]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[132]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[132]_i_2_n_0 ),
        .O(lbus_data[252]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[132]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[124]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [124]),
        .O(\axis_tdata[132]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[133]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[133]_i_2_n_0 ),
        .O(lbus_data[253]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[133]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [125]),
        .O(\axis_tdata[133]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[134]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[134]_i_2_n_0 ),
        .O(lbus_data[254]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[134]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[126]),
        .O(\axis_tdata[134]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[135]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [127]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[127]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[135]_i_2_n_0 ),
        .O(lbus_data[255]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[135]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [127]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [127]),
        .O(\axis_tdata[135]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[136]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[136]_i_2_n_0 ),
        .O(lbus_data[240]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[136]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [112]),
        .O(\axis_tdata[136]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[137]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[137]_i_2_n_0 ),
        .O(lbus_data[241]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[137]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [113]),
        .O(\axis_tdata[137]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[138]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [114]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [114]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[138]_i_2_n_0 ),
        .O(lbus_data[242]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[138]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[114]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [114]),
        .O(\axis_tdata[138]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[139]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[139]_i_2_n_0 ),
        .O(lbus_data[243]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[139]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[115]),
        .O(\axis_tdata[139]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[13]_i_1 
       (.I0(dout[117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[13]_i_2_n_0 ),
        .O(lbus_data[117]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[13]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [117]),
        .O(\axis_tdata[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[140]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[140]_i_2_n_0 ),
        .O(lbus_data[244]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[140]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[116]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [116]),
        .O(\axis_tdata[140]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[141]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[141]_i_2_n_0 ),
        .O(lbus_data[245]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[141]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [117]),
        .O(\axis_tdata[141]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[142]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[142]_i_2_n_0 ),
        .O(lbus_data[246]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[142]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[118]),
        .O(\axis_tdata[142]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[143]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [119]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[119]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[143]_i_2_n_0 ),
        .O(lbus_data[247]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[143]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [119]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [119]),
        .O(\axis_tdata[143]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[144]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[144]_i_2_n_0 ),
        .O(lbus_data[232]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[144]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [104]),
        .O(\axis_tdata[144]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[145]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[145]_i_2_n_0 ),
        .O(lbus_data[233]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[145]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [105]),
        .O(\axis_tdata[145]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[146]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [106]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [106]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[146]_i_2_n_0 ),
        .O(lbus_data[234]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[146]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[106]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [106]),
        .O(\axis_tdata[146]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[147]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[147]_i_2_n_0 ),
        .O(lbus_data[235]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[147]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[107]),
        .O(\axis_tdata[147]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[148]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[148]_i_2_n_0 ),
        .O(lbus_data[236]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[148]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[108]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [108]),
        .O(\axis_tdata[148]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[149]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[149]_i_2_n_0 ),
        .O(lbus_data[237]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[149]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [109]),
        .O(\axis_tdata[149]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[14]_i_1 
       (.I0(dout[118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[14]_i_2_n_0 ),
        .O(lbus_data[118]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[14]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [118]),
        .O(\axis_tdata[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[150]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[150]_i_2_n_0 ),
        .O(lbus_data[238]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[150]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[110]),
        .O(\axis_tdata[150]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[151]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [111]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[111]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[151]_i_2_n_0 ),
        .O(lbus_data[239]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[151]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [111]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [111]),
        .O(\axis_tdata[151]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[152]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[152]_i_2_n_0 ),
        .O(lbus_data[224]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[152]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [96]),
        .O(\axis_tdata[152]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[153]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[153]_i_2_n_0 ),
        .O(lbus_data[225]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[153]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [97]),
        .O(\axis_tdata[153]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[154]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [98]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [98]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[154]_i_2_n_0 ),
        .O(lbus_data[226]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[154]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[98]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [98]),
        .O(\axis_tdata[154]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[155]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[155]_i_2_n_0 ),
        .O(lbus_data[227]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[155]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[99]),
        .O(\axis_tdata[155]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[156]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[156]_i_2_n_0 ),
        .O(lbus_data[228]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[156]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[100]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [100]),
        .O(\axis_tdata[156]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[157]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[157]_i_2_n_0 ),
        .O(lbus_data[229]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[157]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [101]),
        .O(\axis_tdata[157]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[158]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[158]_i_2_n_0 ),
        .O(lbus_data[230]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[158]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[102]),
        .O(\axis_tdata[158]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[159]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [103]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[103]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[159]_i_2_n_0 ),
        .O(lbus_data[231]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[159]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [103]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [103]),
        .O(\axis_tdata[159]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[15]_i_1 
       (.I0(dout[119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[15]_i_2_n_0 ),
        .O(lbus_data[119]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[15]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [119]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [119]),
        .O(\axis_tdata[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[160]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[160]_i_2_n_0 ),
        .O(lbus_data[216]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[160]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [88]),
        .O(\axis_tdata[160]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[161]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[161]_i_2_n_0 ),
        .O(lbus_data[217]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[161]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [89]),
        .O(\axis_tdata[161]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[162]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [90]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [90]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[162]_i_2_n_0 ),
        .O(lbus_data[218]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[162]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[90]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [90]),
        .O(\axis_tdata[162]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[163]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[163]_i_2_n_0 ),
        .O(lbus_data[219]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[163]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[91]),
        .O(\axis_tdata[163]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[164]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[164]_i_2_n_0 ),
        .O(lbus_data[220]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[164]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[92]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [92]),
        .O(\axis_tdata[164]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[165]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[165]_i_2_n_0 ),
        .O(lbus_data[221]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[165]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [93]),
        .O(\axis_tdata[165]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[166]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[166]_i_2_n_0 ),
        .O(lbus_data[222]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[166]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[94]),
        .O(\axis_tdata[166]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[167]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [95]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[95]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[167]_i_2_n_0 ),
        .O(lbus_data[223]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[167]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [95]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [95]),
        .O(\axis_tdata[167]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[168]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[168]_i_2_n_0 ),
        .O(lbus_data[208]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[168]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [80]),
        .O(\axis_tdata[168]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[169]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[169]_i_2_n_0 ),
        .O(lbus_data[209]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[169]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [81]),
        .O(\axis_tdata[169]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[16]_i_1 
       (.I0(dout[104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[16]_i_2_n_0 ),
        .O(lbus_data[104]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[16]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [104]),
        .O(\axis_tdata[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[170]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [82]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [82]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[170]_i_2_n_0 ),
        .O(lbus_data[210]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[170]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[82]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [82]),
        .O(\axis_tdata[170]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[171]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[171]_i_2_n_0 ),
        .O(lbus_data[211]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[171]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[83]),
        .O(\axis_tdata[171]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[172]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[172]_i_2_n_0 ),
        .O(lbus_data[212]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[172]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[84]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [84]),
        .O(\axis_tdata[172]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[173]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[173]_i_2_n_0 ),
        .O(lbus_data[213]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[173]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [85]),
        .O(\axis_tdata[173]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[174]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[174]_i_2_n_0 ),
        .O(lbus_data[214]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[174]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[86]),
        .O(\axis_tdata[174]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[175]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [87]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[87]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[175]_i_2_n_0 ),
        .O(lbus_data[215]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[175]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [87]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [87]),
        .O(\axis_tdata[175]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[176]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[176]_i_2_n_0 ),
        .O(lbus_data[200]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[176]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [72]),
        .O(\axis_tdata[176]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[177]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[177]_i_2_n_0 ),
        .O(lbus_data[201]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[177]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [73]),
        .O(\axis_tdata[177]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[178]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [74]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [74]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[178]_i_2_n_0 ),
        .O(lbus_data[202]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[178]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[74]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [74]),
        .O(\axis_tdata[178]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[179]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[179]_i_2_n_0 ),
        .O(lbus_data[203]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[179]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[75]),
        .O(\axis_tdata[179]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[17]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[17]_i_2_n_0 ),
        .O(lbus_data[105]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[17]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[105]),
        .O(\axis_tdata[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[180]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[180]_i_2_n_0 ),
        .O(lbus_data[204]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[180]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[76]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [76]),
        .O(\axis_tdata[180]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[181]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[181]_i_2_n_0 ),
        .O(lbus_data[205]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[181]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [77]),
        .O(\axis_tdata[181]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[182]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[182]_i_2_n_0 ),
        .O(lbus_data[206]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[182]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[78]),
        .O(\axis_tdata[182]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[183]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [79]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[79]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[183]_i_2_n_0 ),
        .O(lbus_data[207]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[183]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [79]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [79]),
        .O(\axis_tdata[183]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[184]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[184]_i_2_n_0 ),
        .O(lbus_data[192]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[184]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [64]),
        .O(\axis_tdata[184]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[185]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[185]_i_2_n_0 ),
        .O(lbus_data[193]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[185]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [65]),
        .O(\axis_tdata[185]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[186]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [66]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [66]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[186]_i_2_n_0 ),
        .O(lbus_data[194]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[186]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[66]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [66]),
        .O(\axis_tdata[186]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[187]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[187]_i_2_n_0 ),
        .O(lbus_data[195]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[187]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[67]),
        .O(\axis_tdata[187]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[188]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[188]_i_2_n_0 ),
        .O(lbus_data[196]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[188]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[68]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [68]),
        .O(\axis_tdata[188]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[189]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[189]_i_2_n_0 ),
        .O(lbus_data[197]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[189]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [69]),
        .O(\axis_tdata[189]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[18]_i_1 
       (.I0(dout[106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[18]_i_2_n_0 ),
        .O(lbus_data[106]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[18]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [106]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [106]),
        .O(\axis_tdata[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[190]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[190]_i_2_n_0 ),
        .O(lbus_data[198]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[190]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[70]),
        .O(\axis_tdata[190]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[191]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [71]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[71]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[191]_i_2_n_0 ),
        .O(lbus_data[199]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[191]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [71]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [71]),
        .O(\axis_tdata[191]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[192]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[192]_i_2_n_0 ),
        .O(lbus_data[184]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[192]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [56]),
        .O(\axis_tdata[192]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[193]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[193]_i_2_n_0 ),
        .O(lbus_data[185]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[193]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [57]),
        .O(\axis_tdata[193]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[194]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [58]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [58]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[194]_i_2_n_0 ),
        .O(lbus_data[186]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[194]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[58]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [58]),
        .O(\axis_tdata[194]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[195]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[195]_i_2_n_0 ),
        .O(lbus_data[187]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[195]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[59]),
        .O(\axis_tdata[195]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[196]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[196]_i_2_n_0 ),
        .O(lbus_data[188]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[196]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[60]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [60]),
        .O(\axis_tdata[196]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[197]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[197]_i_2_n_0 ),
        .O(lbus_data[189]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[197]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [61]),
        .O(\axis_tdata[197]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[198]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[198]_i_2_n_0 ),
        .O(lbus_data[190]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[198]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[62]),
        .O(\axis_tdata[198]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[199]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [63]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[63]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[199]_i_2_n_0 ),
        .O(lbus_data[191]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[199]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [63]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [63]),
        .O(\axis_tdata[199]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[19]_i_1 
       (.I0(dout[107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[19]_i_2_n_0 ),
        .O(lbus_data[107]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[19]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [107]),
        .O(\axis_tdata[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[1]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[1]_i_2_n_0 ),
        .O(lbus_data[121]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[1]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[121]),
        .O(\axis_tdata[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[200]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[200]_i_2_n_0 ),
        .O(lbus_data[176]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[200]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [48]),
        .O(\axis_tdata[200]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[201]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[201]_i_2_n_0 ),
        .O(lbus_data[177]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[201]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [49]),
        .O(\axis_tdata[201]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[202]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [50]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [50]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[202]_i_2_n_0 ),
        .O(lbus_data[178]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[202]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[50]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [50]),
        .O(\axis_tdata[202]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[203]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[203]_i_2_n_0 ),
        .O(lbus_data[179]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[203]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[51]),
        .O(\axis_tdata[203]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[204]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[204]_i_2_n_0 ),
        .O(lbus_data[180]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[204]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[52]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [52]),
        .O(\axis_tdata[204]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[205]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[205]_i_2_n_0 ),
        .O(lbus_data[181]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[205]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [53]),
        .O(\axis_tdata[205]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[206]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[206]_i_2_n_0 ),
        .O(lbus_data[182]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[206]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[54]),
        .O(\axis_tdata[206]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[207]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [55]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[55]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[207]_i_2_n_0 ),
        .O(lbus_data[183]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[207]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [55]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [55]),
        .O(\axis_tdata[207]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[208]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[208]_i_2_n_0 ),
        .O(lbus_data[168]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[208]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [40]),
        .O(\axis_tdata[208]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[209]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[209]_i_2_n_0 ),
        .O(lbus_data[169]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[209]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [41]),
        .O(\axis_tdata[209]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[20]_i_1 
       (.I0(dout[108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[20]_i_2_n_0 ),
        .O(lbus_data[108]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[20]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [108]),
        .O(\axis_tdata[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[210]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [42]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [42]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[210]_i_2_n_0 ),
        .O(lbus_data[170]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[210]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[42]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [42]),
        .O(\axis_tdata[210]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[211]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[211]_i_2_n_0 ),
        .O(lbus_data[171]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[211]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[43]),
        .O(\axis_tdata[211]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[212]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[212]_i_2_n_0 ),
        .O(lbus_data[172]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[212]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[44]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [44]),
        .O(\axis_tdata[212]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[213]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[213]_i_2_n_0 ),
        .O(lbus_data[173]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[213]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [45]),
        .O(\axis_tdata[213]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[214]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[214]_i_2_n_0 ),
        .O(lbus_data[174]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[214]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[46]),
        .O(\axis_tdata[214]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[215]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [47]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[47]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[215]_i_2_n_0 ),
        .O(lbus_data[175]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[215]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [47]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [47]),
        .O(\axis_tdata[215]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[216]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[216]_i_2_n_0 ),
        .O(lbus_data[160]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[216]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [32]),
        .O(\axis_tdata[216]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[217]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[217]_i_2_n_0 ),
        .O(lbus_data[161]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[217]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [33]),
        .O(\axis_tdata[217]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[218]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [34]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [34]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[218]_i_2_n_0 ),
        .O(lbus_data[162]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[218]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[34]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [34]),
        .O(\axis_tdata[218]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[219]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[219]_i_2_n_0 ),
        .O(lbus_data[163]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[219]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[35]),
        .O(\axis_tdata[219]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[21]_i_1 
       (.I0(dout[109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[21]_i_2_n_0 ),
        .O(lbus_data[109]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[21]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [109]),
        .O(\axis_tdata[21]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[220]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[220]_i_2_n_0 ),
        .O(lbus_data[164]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[220]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[36]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [36]),
        .O(\axis_tdata[220]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[221]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[221]_i_2_n_0 ),
        .O(lbus_data[165]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[221]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [37]),
        .O(\axis_tdata[221]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[222]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[222]_i_2_n_0 ),
        .O(lbus_data[166]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[222]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[38]),
        .O(\axis_tdata[222]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[223]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [39]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[39]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[223]_i_2_n_0 ),
        .O(lbus_data[167]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[223]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [39]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [39]),
        .O(\axis_tdata[223]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[224]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[224]_i_2_n_0 ),
        .O(lbus_data[152]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[224]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [24]),
        .O(\axis_tdata[224]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[225]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[225]_i_2_n_0 ),
        .O(lbus_data[153]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[225]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [25]),
        .O(\axis_tdata[225]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[226]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [26]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [26]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[226]_i_2_n_0 ),
        .O(lbus_data[154]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[226]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[26]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [26]),
        .O(\axis_tdata[226]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[227]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[227]_i_2_n_0 ),
        .O(lbus_data[155]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[227]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[27]),
        .O(\axis_tdata[227]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[228]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[228]_i_2_n_0 ),
        .O(lbus_data[156]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[228]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[28]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [28]),
        .O(\axis_tdata[228]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[229]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[229]_i_2_n_0 ),
        .O(lbus_data[157]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[229]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [29]),
        .O(\axis_tdata[229]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[22]_i_1 
       (.I0(dout[110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[22]_i_2_n_0 ),
        .O(lbus_data[110]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[22]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [110]),
        .O(\axis_tdata[22]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[230]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[230]_i_2_n_0 ),
        .O(lbus_data[158]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[230]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[30]),
        .O(\axis_tdata[230]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[231]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [31]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[31]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[231]_i_2_n_0 ),
        .O(lbus_data[159]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[231]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [31]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [31]),
        .O(\axis_tdata[231]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[232]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[232]_i_2_n_0 ),
        .O(lbus_data[144]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[232]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [16]),
        .O(\axis_tdata[232]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[233]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[233]_i_2_n_0 ),
        .O(lbus_data[145]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[233]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [17]),
        .O(\axis_tdata[233]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[234]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [18]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [18]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[234]_i_2_n_0 ),
        .O(lbus_data[146]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[234]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[18]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [18]),
        .O(\axis_tdata[234]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[235]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[235]_i_2_n_0 ),
        .O(lbus_data[147]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[235]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[19]),
        .O(\axis_tdata[235]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[236]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[236]_i_2_n_0 ),
        .O(lbus_data[148]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[236]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[20]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [20]),
        .O(\axis_tdata[236]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[237]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[237]_i_2_n_0 ),
        .O(lbus_data[149]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[237]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [21]),
        .O(\axis_tdata[237]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[238]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[238]_i_2_n_0 ),
        .O(lbus_data[150]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[238]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[22]),
        .O(\axis_tdata[238]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[239]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [23]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[23]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[239]_i_2_n_0 ),
        .O(lbus_data[151]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[239]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [23]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [23]),
        .O(\axis_tdata[239]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[23]_i_1 
       (.I0(dout[111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[23]_i_2_n_0 ),
        .O(lbus_data[111]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[23]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [111]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [111]),
        .O(\axis_tdata[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[240]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[240]_i_2_n_0 ),
        .O(lbus_data[136]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[240]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [8]),
        .O(\axis_tdata[240]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[241]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[241]_i_2_n_0 ),
        .O(lbus_data[137]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[241]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [9]),
        .O(\axis_tdata[241]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[242]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [10]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [10]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[242]_i_2_n_0 ),
        .O(lbus_data[138]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[242]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[10]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [10]),
        .O(\axis_tdata[242]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[243]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[243]_i_2_n_0 ),
        .O(lbus_data[139]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[243]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[11]),
        .O(\axis_tdata[243]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[244]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[244]_i_2_n_0 ),
        .O(lbus_data[140]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[244]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[12]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [12]),
        .O(\axis_tdata[244]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[245]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[245]_i_2_n_0 ),
        .O(lbus_data[141]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[245]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [13]),
        .O(\axis_tdata[245]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[246]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[246]_i_2_n_0 ),
        .O(lbus_data[142]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[246]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[14]),
        .O(\axis_tdata[246]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[247]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [15]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[15]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[247]_i_2_n_0 ),
        .O(lbus_data[143]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[247]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [15]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [15]),
        .O(\axis_tdata[247]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[248]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[248]_i_2_n_0 ),
        .O(lbus_data[128]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[248]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [0]),
        .O(\axis_tdata[248]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[249]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[249]_i_2_n_0 ),
        .O(lbus_data[129]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[249]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [1]),
        .O(\axis_tdata[249]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[24]_i_1 
       (.I0(dout[96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[24]_i_2_n_0 ),
        .O(lbus_data[96]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[24]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [96]),
        .O(\axis_tdata[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[250]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [2]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [2]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[250]_i_2_n_0 ),
        .O(lbus_data[130]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[250]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[2]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [2]),
        .O(\axis_tdata[250]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[251]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[251]_i_2_n_0 ),
        .O(lbus_data[131]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[251]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[3]),
        .O(\axis_tdata[251]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[252]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[252]_i_2_n_0 ),
        .O(lbus_data[132]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[252]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[4]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [4]),
        .O(\axis_tdata[252]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[253]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[253]_i_2_n_0 ),
        .O(lbus_data[133]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[253]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(dout[5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_1 [5]),
        .O(\axis_tdata[253]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[254]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_0 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[254]_i_2_n_0 ),
        .O(lbus_data[134]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[254]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[6]),
        .O(\axis_tdata[254]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[255]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [7]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[7]),
        .I3(\axis_tdata[255]_i_2_n_0 ),
        .I4(\axis_tdata[255]_i_3_n_0 ),
        .O(lbus_data[135]));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tdata[255]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[255]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[255]_i_3 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [7]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [7]),
        .O(\axis_tdata[255]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[256]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[256]_i_2_n_0 ),
        .O(lbus_data[376]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[256]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[120]),
        .O(\axis_tdata[256]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[257]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [121]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[257]_i_2_n_0 ),
        .O(lbus_data[377]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[257]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [121]),
        .O(\axis_tdata[257]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[258]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [122]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[122]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[258]_i_2_n_0 ),
        .O(lbus_data[378]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[258]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [122]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [122]),
        .O(\axis_tdata[258]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[259]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[259]_i_2_n_0 ),
        .O(lbus_data[379]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[259]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [123]),
        .O(\axis_tdata[259]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[25]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[25]_i_2_n_0 ),
        .O(lbus_data[97]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[25]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[97]),
        .O(\axis_tdata[25]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[260]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[260]_i_2_n_0 ),
        .O(lbus_data[380]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[260]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [124]),
        .O(\axis_tdata[260]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[261]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[261]_i_2_n_0 ),
        .O(lbus_data[381]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[261]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[125]),
        .O(\axis_tdata[261]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[262]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[262]_i_2_n_0 ),
        .O(lbus_data[382]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[262]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [126]),
        .O(\axis_tdata[262]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[263]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [127]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[127]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[263]_i_2_n_0 ),
        .O(lbus_data[383]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[263]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [127]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [127]),
        .O(\axis_tdata[263]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[264]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[264]_i_2_n_0 ),
        .O(lbus_data[368]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[264]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[112]),
        .O(\axis_tdata[264]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[265]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[265]_i_2_n_0 ),
        .O(lbus_data[369]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[265]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [113]),
        .O(\axis_tdata[265]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[266]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [114]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[114]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[266]_i_2_n_0 ),
        .O(lbus_data[370]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[266]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [114]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [114]),
        .O(\axis_tdata[266]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[267]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[267]_i_2_n_0 ),
        .O(lbus_data[371]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[267]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[115]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [115]),
        .O(\axis_tdata[267]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[268]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[268]_i_2_n_0 ),
        .O(lbus_data[372]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[268]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [116]),
        .O(\axis_tdata[268]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[269]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[269]_i_2_n_0 ),
        .O(lbus_data[373]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[269]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[117]),
        .O(\axis_tdata[269]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[26]_i_1 
       (.I0(dout[98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[26]_i_2_n_0 ),
        .O(lbus_data[98]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[26]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [98]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [98]),
        .O(\axis_tdata[26]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[270]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[270]_i_2_n_0 ),
        .O(lbus_data[374]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[270]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [118]),
        .O(\axis_tdata[270]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[271]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [119]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[119]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[271]_i_2_n_0 ),
        .O(lbus_data[375]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[271]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [119]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [119]),
        .O(\axis_tdata[271]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[272]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[272]_i_2_n_0 ),
        .O(lbus_data[360]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[272]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[104]),
        .O(\axis_tdata[272]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[273]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [105]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[273]_i_2_n_0 ),
        .O(lbus_data[361]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[273]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [105]),
        .O(\axis_tdata[273]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[274]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [106]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[106]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[274]_i_2_n_0 ),
        .O(lbus_data[362]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[274]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [106]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [106]),
        .O(\axis_tdata[274]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[275]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[275]_i_2_n_0 ),
        .O(lbus_data[363]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[275]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[107]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [107]),
        .O(\axis_tdata[275]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[276]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[276]_i_2_n_0 ),
        .O(lbus_data[364]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[276]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [108]),
        .O(\axis_tdata[276]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[277]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[277]_i_2_n_0 ),
        .O(lbus_data[365]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[277]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[109]),
        .O(\axis_tdata[277]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[278]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[278]_i_2_n_0 ),
        .O(lbus_data[366]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[278]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [110]),
        .O(\axis_tdata[278]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[279]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [111]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[111]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[279]_i_2_n_0 ),
        .O(lbus_data[367]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[279]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [111]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [111]),
        .O(\axis_tdata[279]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[27]_i_1 
       (.I0(dout[99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[27]_i_2_n_0 ),
        .O(lbus_data[99]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[27]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [99]),
        .O(\axis_tdata[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[280]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[280]_i_2_n_0 ),
        .O(lbus_data[352]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[280]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[96]),
        .O(\axis_tdata[280]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[281]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [97]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[281]_i_2_n_0 ),
        .O(lbus_data[353]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[281]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [97]),
        .O(\axis_tdata[281]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[282]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [98]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[98]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[282]_i_2_n_0 ),
        .O(lbus_data[354]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[282]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [98]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\axis_tdata[282]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[283]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[283]_i_2_n_0 ),
        .O(lbus_data[355]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[283]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[99]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [99]),
        .O(\axis_tdata[283]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[284]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[284]_i_2_n_0 ),
        .O(lbus_data[356]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[284]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [100]),
        .O(\axis_tdata[284]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[285]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[285]_i_2_n_0 ),
        .O(lbus_data[357]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[285]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[101]),
        .O(\axis_tdata[285]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[286]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[286]_i_2_n_0 ),
        .O(lbus_data[358]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[286]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [102]),
        .O(\axis_tdata[286]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[287]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [103]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[103]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[287]_i_2_n_0 ),
        .O(lbus_data[359]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[287]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [103]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [103]),
        .O(\axis_tdata[287]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[288]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[288]_i_2_n_0 ),
        .O(lbus_data[344]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[288]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[88]),
        .O(\axis_tdata[288]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[289]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[289]_i_2_n_0 ),
        .O(lbus_data[345]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[289]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [89]),
        .O(\axis_tdata[289]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[28]_i_1 
       (.I0(dout[100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[28]_i_2_n_0 ),
        .O(lbus_data[100]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[28]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [100]),
        .O(\axis_tdata[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[290]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [90]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[90]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[290]_i_2_n_0 ),
        .O(lbus_data[346]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[290]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [90]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [90]),
        .O(\axis_tdata[290]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[291]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[291]_i_2_n_0 ),
        .O(lbus_data[347]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[291]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [91]),
        .O(\axis_tdata[291]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[292]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[292]_i_2_n_0 ),
        .O(lbus_data[348]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[292]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [92]),
        .O(\axis_tdata[292]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[293]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[293]_i_2_n_0 ),
        .O(lbus_data[349]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[293]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[93]),
        .O(\axis_tdata[293]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[294]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[294]_i_2_n_0 ),
        .O(lbus_data[350]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[294]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [94]),
        .O(\axis_tdata[294]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[295]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [95]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[95]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[295]_i_2_n_0 ),
        .O(lbus_data[351]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[295]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [95]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\axis_tdata[295]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[296]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[296]_i_2_n_0 ),
        .O(lbus_data[336]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[296]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[80]),
        .O(\axis_tdata[296]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[297]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[297]_i_2_n_0 ),
        .O(lbus_data[337]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[297]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [81]),
        .O(\axis_tdata[297]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[298]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [82]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[82]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[298]_i_2_n_0 ),
        .O(lbus_data[338]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[298]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [82]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\axis_tdata[298]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[299]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[299]_i_2_n_0 ),
        .O(lbus_data[339]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[299]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [83]),
        .O(\axis_tdata[299]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[29]_i_1 
       (.I0(dout[101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[29]_i_2_n_0 ),
        .O(lbus_data[101]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[29]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [101]),
        .O(\axis_tdata[29]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[2]_i_1 
       (.I0(dout[122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[2]_i_2_n_0 ),
        .O(lbus_data[122]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[2]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [122]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [122]),
        .O(\axis_tdata[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[300]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[300]_i_2_n_0 ),
        .O(lbus_data[340]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[300]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [84]),
        .O(\axis_tdata[300]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[301]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[301]_i_2_n_0 ),
        .O(lbus_data[341]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[301]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[85]),
        .O(\axis_tdata[301]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[302]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[302]_i_2_n_0 ),
        .O(lbus_data[342]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[302]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [86]),
        .O(\axis_tdata[302]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[303]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [87]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[87]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[303]_i_2_n_0 ),
        .O(lbus_data[343]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[303]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [87]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [87]),
        .O(\axis_tdata[303]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[304]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[304]_i_2_n_0 ),
        .O(lbus_data[328]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[304]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[72]),
        .O(\axis_tdata[304]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[305]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[305]_i_2_n_0 ),
        .O(lbus_data[329]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[305]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [73]),
        .O(\axis_tdata[305]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[306]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [74]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[74]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[306]_i_2_n_0 ),
        .O(lbus_data[330]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[306]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [74]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\axis_tdata[306]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[307]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[307]_i_2_n_0 ),
        .O(lbus_data[331]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[307]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [75]),
        .O(\axis_tdata[307]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[308]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[308]_i_2_n_0 ),
        .O(lbus_data[332]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[308]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [76]),
        .O(\axis_tdata[308]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[309]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[309]_i_2_n_0 ),
        .O(lbus_data[333]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[309]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[77]),
        .O(\axis_tdata[309]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[30]_i_1 
       (.I0(dout[102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[30]_i_2_n_0 ),
        .O(lbus_data[102]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[30]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [102]),
        .O(\axis_tdata[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[310]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[310]_i_2_n_0 ),
        .O(lbus_data[334]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[310]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [78]),
        .O(\axis_tdata[310]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[311]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [79]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[79]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[311]_i_2_n_0 ),
        .O(lbus_data[335]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[311]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [79]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [79]),
        .O(\axis_tdata[311]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[312]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[312]_i_2_n_0 ),
        .O(lbus_data[320]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[312]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[64]),
        .O(\axis_tdata[312]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[313]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[313]_i_2_n_0 ),
        .O(lbus_data[321]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[313]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [65]),
        .O(\axis_tdata[313]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[314]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [66]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[66]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[314]_i_2_n_0 ),
        .O(lbus_data[322]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[314]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [66]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [66]),
        .O(\axis_tdata[314]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[315]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[315]_i_2_n_0 ),
        .O(lbus_data[323]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[315]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [67]),
        .O(\axis_tdata[315]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[316]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[316]_i_2_n_0 ),
        .O(lbus_data[324]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[316]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [68]),
        .O(\axis_tdata[316]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[317]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[317]_i_2_n_0 ),
        .O(lbus_data[325]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[317]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[69]),
        .O(\axis_tdata[317]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[318]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[318]_i_2_n_0 ),
        .O(lbus_data[326]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[318]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [70]),
        .O(\axis_tdata[318]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[319]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [71]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[71]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[319]_i_2_n_0 ),
        .O(lbus_data[327]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[319]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [71]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\axis_tdata[319]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[31]_i_1 
       (.I0(dout[103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[31]_i_2_n_0 ),
        .O(lbus_data[103]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[31]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [103]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [103]),
        .O(\axis_tdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[320]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[320]_i_2_n_0 ),
        .O(lbus_data[312]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[320]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[56]),
        .O(\axis_tdata[320]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[321]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[321]_i_2_n_0 ),
        .O(lbus_data[313]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[321]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [57]),
        .O(\axis_tdata[321]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[322]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [58]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[58]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[322]_i_2_n_0 ),
        .O(lbus_data[314]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[322]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [58]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\axis_tdata[322]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[323]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[323]_i_2_n_0 ),
        .O(lbus_data[315]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[323]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [59]),
        .O(\axis_tdata[323]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[324]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[324]_i_2_n_0 ),
        .O(lbus_data[316]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[324]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [60]),
        .O(\axis_tdata[324]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[325]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[325]_i_2_n_0 ),
        .O(lbus_data[317]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[325]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[61]),
        .O(\axis_tdata[325]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[326]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[326]_i_2_n_0 ),
        .O(lbus_data[318]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[326]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [62]),
        .O(\axis_tdata[326]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[327]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [63]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[63]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[327]_i_2_n_0 ),
        .O(lbus_data[319]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[327]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [63]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [63]),
        .O(\axis_tdata[327]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[328]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[328]_i_2_n_0 ),
        .O(lbus_data[304]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[328]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[48]),
        .O(\axis_tdata[328]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[329]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[329]_i_2_n_0 ),
        .O(lbus_data[305]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[329]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [49]),
        .O(\axis_tdata[329]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[32]_i_1 
       (.I0(dout[88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[32]_i_2_n_0 ),
        .O(lbus_data[88]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[32]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [88]),
        .O(\axis_tdata[32]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[330]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [50]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[50]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[330]_i_2_n_0 ),
        .O(lbus_data[306]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[330]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [50]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\axis_tdata[330]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[331]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[331]_i_2_n_0 ),
        .O(lbus_data[307]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[331]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [51]),
        .O(\axis_tdata[331]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[332]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[332]_i_2_n_0 ),
        .O(lbus_data[308]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[332]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [52]),
        .O(\axis_tdata[332]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[333]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[333]_i_2_n_0 ),
        .O(lbus_data[309]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[333]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[53]),
        .O(\axis_tdata[333]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[334]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[334]_i_2_n_0 ),
        .O(lbus_data[310]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[334]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [54]),
        .O(\axis_tdata[334]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[335]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [55]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[55]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[335]_i_2_n_0 ),
        .O(lbus_data[311]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[335]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [55]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [55]),
        .O(\axis_tdata[335]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[336]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[336]_i_2_n_0 ),
        .O(lbus_data[296]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[336]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[40]),
        .O(\axis_tdata[336]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[337]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[337]_i_2_n_0 ),
        .O(lbus_data[297]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[337]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [41]),
        .O(\axis_tdata[337]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[338]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [42]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[42]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[338]_i_2_n_0 ),
        .O(lbus_data[298]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[338]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [42]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [42]),
        .O(\axis_tdata[338]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[339]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[339]_i_2_n_0 ),
        .O(lbus_data[299]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[339]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [43]),
        .O(\axis_tdata[339]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[33]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[33]_i_2_n_0 ),
        .O(lbus_data[89]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[33]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[89]),
        .O(\axis_tdata[33]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[340]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[340]_i_2_n_0 ),
        .O(lbus_data[300]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[340]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [44]),
        .O(\axis_tdata[340]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[341]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[341]_i_2_n_0 ),
        .O(lbus_data[301]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[341]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[45]),
        .O(\axis_tdata[341]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[342]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[342]_i_2_n_0 ),
        .O(lbus_data[302]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[342]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [46]),
        .O(\axis_tdata[342]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[343]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [47]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[47]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[343]_i_2_n_0 ),
        .O(lbus_data[303]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[343]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [47]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\axis_tdata[343]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[344]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[344]_i_2_n_0 ),
        .O(lbus_data[288]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[344]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[32]),
        .O(\axis_tdata[344]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[345]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[345]_i_2_n_0 ),
        .O(lbus_data[289]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[345]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [33]),
        .O(\axis_tdata[345]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[346]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [34]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[34]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[346]_i_2_n_0 ),
        .O(lbus_data[290]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[346]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [34]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\axis_tdata[346]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[347]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[347]_i_2_n_0 ),
        .O(lbus_data[291]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[347]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [35]),
        .O(\axis_tdata[347]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[348]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[348]_i_2_n_0 ),
        .O(lbus_data[292]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[348]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [36]),
        .O(\axis_tdata[348]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[349]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[349]_i_2_n_0 ),
        .O(lbus_data[293]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[349]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[37]),
        .O(\axis_tdata[349]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[34]_i_1 
       (.I0(dout[90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[34]_i_2_n_0 ),
        .O(lbus_data[90]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[34]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [90]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [90]),
        .O(\axis_tdata[34]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[350]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[350]_i_2_n_0 ),
        .O(lbus_data[294]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[350]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [38]),
        .O(\axis_tdata[350]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[351]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [39]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[39]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[351]_i_2_n_0 ),
        .O(lbus_data[295]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[351]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [39]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [39]),
        .O(\axis_tdata[351]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[352]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[352]_i_2_n_0 ),
        .O(lbus_data[280]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[352]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[24]),
        .O(\axis_tdata[352]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[353]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[353]_i_2_n_0 ),
        .O(lbus_data[281]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[353]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [25]),
        .O(\axis_tdata[353]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[354]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [26]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[26]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[354]_i_2_n_0 ),
        .O(lbus_data[282]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[354]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [26]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\axis_tdata[354]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[355]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[355]_i_2_n_0 ),
        .O(lbus_data[283]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[355]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [27]),
        .O(\axis_tdata[355]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[356]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[356]_i_2_n_0 ),
        .O(lbus_data[284]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[356]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [28]),
        .O(\axis_tdata[356]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[357]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[357]_i_2_n_0 ),
        .O(lbus_data[285]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[357]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[29]),
        .O(\axis_tdata[357]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[358]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[358]_i_2_n_0 ),
        .O(lbus_data[286]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[358]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [30]),
        .O(\axis_tdata[358]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[359]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [31]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[31]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[359]_i_2_n_0 ),
        .O(lbus_data[287]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[359]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [31]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [31]),
        .O(\axis_tdata[359]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[35]_i_1 
       (.I0(dout[91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[35]_i_2_n_0 ),
        .O(lbus_data[91]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[35]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [91]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [91]),
        .O(\axis_tdata[35]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[360]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[360]_i_2_n_0 ),
        .O(lbus_data[272]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[360]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[16]),
        .O(\axis_tdata[360]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[361]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [17]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[361]_i_2_n_0 ),
        .O(lbus_data[273]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[361]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [17]),
        .O(\axis_tdata[361]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[362]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [18]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[18]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[362]_i_2_n_0 ),
        .O(lbus_data[274]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[362]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [18]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [18]),
        .O(\axis_tdata[362]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[363]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[363]_i_2_n_0 ),
        .O(lbus_data[275]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[363]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[19]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [19]),
        .O(\axis_tdata[363]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[364]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[364]_i_2_n_0 ),
        .O(lbus_data[276]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[364]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [20]),
        .O(\axis_tdata[364]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[365]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[365]_i_2_n_0 ),
        .O(lbus_data[277]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[365]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[21]),
        .O(\axis_tdata[365]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[366]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[366]_i_2_n_0 ),
        .O(lbus_data[278]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[366]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [22]),
        .O(\axis_tdata[366]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[367]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [23]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[23]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[367]_i_2_n_0 ),
        .O(lbus_data[279]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[367]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [23]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\axis_tdata[367]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[368]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[368]_i_2_n_0 ),
        .O(lbus_data[264]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[368]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[8]),
        .O(\axis_tdata[368]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[369]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [9]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[369]_i_2_n_0 ),
        .O(lbus_data[265]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[369]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [9]),
        .O(\axis_tdata[369]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[36]_i_1 
       (.I0(dout[92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[36]_i_2_n_0 ),
        .O(lbus_data[92]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[36]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [92]),
        .O(\axis_tdata[36]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[370]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [10]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[10]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[370]_i_2_n_0 ),
        .O(lbus_data[266]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[370]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [10]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\axis_tdata[370]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[371]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[371]_i_2_n_0 ),
        .O(lbus_data[267]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[371]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[11]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [11]),
        .O(\axis_tdata[371]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[372]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[372]_i_2_n_0 ),
        .O(lbus_data[268]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[372]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [12]),
        .O(\axis_tdata[372]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[373]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[373]_i_2_n_0 ),
        .O(lbus_data[269]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[373]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[13]),
        .O(\axis_tdata[373]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[374]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[374]_i_2_n_0 ),
        .O(lbus_data[270]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[374]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [14]),
        .O(\axis_tdata[374]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[375]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [15]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[15]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[375]_i_2_n_0 ),
        .O(lbus_data[271]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[375]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [15]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [15]),
        .O(\axis_tdata[375]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[376]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[376]_i_2_n_0 ),
        .O(lbus_data[256]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[376]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[0]),
        .O(\axis_tdata[376]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[377]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [1]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[377]_i_2_n_0 ),
        .O(lbus_data[257]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[377]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [1]),
        .O(\axis_tdata[377]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[378]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [2]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[2]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[378]_i_2_n_0 ),
        .O(lbus_data[258]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[378]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [2]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\axis_tdata[378]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[379]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[379]_i_2_n_0 ),
        .O(lbus_data[259]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[379]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[3]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [3]),
        .O(\axis_tdata[379]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[37]_i_1 
       (.I0(dout[93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[37]_i_2_n_0 ),
        .O(lbus_data[93]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[37]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [93]),
        .O(\axis_tdata[37]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[380]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[380]_i_2_n_0 ),
        .O(lbus_data[260]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[380]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [4]),
        .O(\axis_tdata[380]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[381]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[381]_i_2_n_0 ),
        .O(lbus_data[261]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[381]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(dout[5]),
        .O(\axis_tdata[381]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[382]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_1 [6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[382]_i_2_n_0 ),
        .O(lbus_data[262]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[382]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_2 [6]),
        .O(\axis_tdata[382]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[383]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [7]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[7]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[383]_i_2_n_0 ),
        .O(lbus_data[263]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[383]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_2 [7]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [7]),
        .O(\axis_tdata[383]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[384]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [120]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[120]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[384]_i_2_n_0 ),
        .O(lbus_data[504]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[384]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [120]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [120]),
        .O(\axis_tdata[384]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[385]_i_1 
       (.I0(dout[121]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [121]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[385]_i_2_n_0 ),
        .O(lbus_data[505]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[385]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [121]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [121]),
        .O(\axis_tdata[385]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[386]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [122]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[122]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[386]_i_2_n_0 ),
        .O(lbus_data[506]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[386]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [122]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [122]),
        .O(\axis_tdata[386]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[387]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[387]_i_2_n_0 ),
        .O(lbus_data[507]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[387]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [123]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [123]),
        .O(\axis_tdata[387]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[388]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[388]_i_2_n_0 ),
        .O(lbus_data[508]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[388]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [124]),
        .O(\axis_tdata[388]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[389]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[389]_i_2_n_0 ),
        .O(lbus_data[509]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[389]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [125]),
        .O(\axis_tdata[389]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[38]_i_1 
       (.I0(dout[94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[38]_i_2_n_0 ),
        .O(lbus_data[94]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[38]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [94]),
        .O(\axis_tdata[38]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[390]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[390]_i_2_n_0 ),
        .O(lbus_data[510]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[390]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [126]),
        .O(\axis_tdata[390]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[391]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[391]_i_2_n_0 ),
        .O(lbus_data[511]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[391]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [127]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [127]),
        .O(\axis_tdata[391]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[392]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[392]_i_2_n_0 ),
        .O(lbus_data[496]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[392]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [112]),
        .O(\axis_tdata[392]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[393]_i_1 
       (.I0(dout[113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[393]_i_2_n_0 ),
        .O(lbus_data[497]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[393]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [113]),
        .O(\axis_tdata[393]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[394]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [114]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[114]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[394]_i_2_n_0 ),
        .O(lbus_data[498]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[394]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [114]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [114]),
        .O(\axis_tdata[394]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[395]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [115]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[115]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[395]_i_2_n_0 ),
        .O(lbus_data[499]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[395]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [115]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [115]),
        .O(\axis_tdata[395]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[396]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [116]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[116]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[396]_i_2_n_0 ),
        .O(lbus_data[500]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[396]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [116]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [116]),
        .O(\axis_tdata[396]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[397]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [117]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[117]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[397]_i_2_n_0 ),
        .O(lbus_data[501]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[397]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [117]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [117]),
        .O(\axis_tdata[397]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[398]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [118]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[118]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[398]_i_2_n_0 ),
        .O(lbus_data[502]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[398]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [118]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [118]),
        .O(\axis_tdata[398]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[399]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [119]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[119]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[399]_i_2_n_0 ),
        .O(lbus_data[503]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[399]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [119]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [119]),
        .O(\axis_tdata[399]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[39]_i_1 
       (.I0(dout[95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[39]_i_2_n_0 ),
        .O(lbus_data[95]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[39]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [95]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [95]),
        .O(\axis_tdata[39]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[3]_i_1 
       (.I0(dout[123]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [123]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[3]_i_2_n_0 ),
        .O(lbus_data[123]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[3]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [123]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [123]),
        .O(\axis_tdata[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[400]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [104]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[104]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[400]_i_2_n_0 ),
        .O(lbus_data[488]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[400]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [104]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [104]),
        .O(\axis_tdata[400]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[401]_i_1 
       (.I0(dout[105]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [105]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[401]_i_2_n_0 ),
        .O(lbus_data[489]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[401]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [105]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [105]),
        .O(\axis_tdata[401]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[402]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [106]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[106]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[402]_i_2_n_0 ),
        .O(lbus_data[490]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[402]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [106]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [106]),
        .O(\axis_tdata[402]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[403]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [107]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[107]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[403]_i_2_n_0 ),
        .O(lbus_data[491]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[403]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [107]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [107]),
        .O(\axis_tdata[403]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[404]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [108]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[108]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[404]_i_2_n_0 ),
        .O(lbus_data[492]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[404]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [108]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [108]),
        .O(\axis_tdata[404]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[405]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [109]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[109]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[405]_i_2_n_0 ),
        .O(lbus_data[493]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[405]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [109]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [109]),
        .O(\axis_tdata[405]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[406]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [110]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[110]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[406]_i_2_n_0 ),
        .O(lbus_data[494]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[406]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [110]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [110]),
        .O(\axis_tdata[406]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[407]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [111]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[111]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[407]_i_2_n_0 ),
        .O(lbus_data[495]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[407]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [111]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [111]),
        .O(\axis_tdata[407]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[408]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [96]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[96]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[408]_i_2_n_0 ),
        .O(lbus_data[480]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[408]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [96]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [96]),
        .O(\axis_tdata[408]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[409]_i_1 
       (.I0(dout[97]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [97]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[409]_i_2_n_0 ),
        .O(lbus_data[481]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[409]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [97]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [97]),
        .O(\axis_tdata[409]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[40]_i_1 
       (.I0(dout[80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[40]_i_2_n_0 ),
        .O(lbus_data[80]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[40]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [80]),
        .O(\axis_tdata[40]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[410]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [98]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[98]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[410]_i_2_n_0 ),
        .O(lbus_data[482]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[410]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [98]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [98]),
        .O(\axis_tdata[410]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[411]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [99]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[99]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[411]_i_2_n_0 ),
        .O(lbus_data[483]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[411]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [99]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [99]),
        .O(\axis_tdata[411]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[412]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [100]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[100]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[412]_i_2_n_0 ),
        .O(lbus_data[484]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[412]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [100]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [100]),
        .O(\axis_tdata[412]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[413]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [101]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[101]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[413]_i_2_n_0 ),
        .O(lbus_data[485]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[413]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [101]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [101]),
        .O(\axis_tdata[413]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[414]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [102]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[102]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[414]_i_2_n_0 ),
        .O(lbus_data[486]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[414]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [102]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [102]),
        .O(\axis_tdata[414]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[415]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [103]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[103]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[415]_i_2_n_0 ),
        .O(lbus_data[487]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[415]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [103]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [103]),
        .O(\axis_tdata[415]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[416]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [88]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[88]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[416]_i_2_n_0 ),
        .O(lbus_data[472]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[416]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [88]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [88]),
        .O(\axis_tdata[416]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[417]_i_1 
       (.I0(dout[89]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [89]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[417]_i_2_n_0 ),
        .O(lbus_data[473]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[417]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [89]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [89]),
        .O(\axis_tdata[417]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[418]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [90]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[90]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[418]_i_2_n_0 ),
        .O(lbus_data[474]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[418]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [90]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [90]),
        .O(\axis_tdata[418]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[419]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [91]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[91]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[419]_i_2_n_0 ),
        .O(lbus_data[475]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[419]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [91]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [91]),
        .O(\axis_tdata[419]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[41]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[41]_i_2_n_0 ),
        .O(lbus_data[81]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[41]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[81]),
        .O(\axis_tdata[41]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[420]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [92]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[92]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[420]_i_2_n_0 ),
        .O(lbus_data[476]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[420]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [92]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [92]),
        .O(\axis_tdata[420]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[421]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [93]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[93]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[421]_i_2_n_0 ),
        .O(lbus_data[477]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[421]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [93]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [93]),
        .O(\axis_tdata[421]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[422]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [94]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[94]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[422]_i_2_n_0 ),
        .O(lbus_data[478]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[422]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [94]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [94]),
        .O(\axis_tdata[422]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[423]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [95]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[95]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[423]_i_2_n_0 ),
        .O(lbus_data[479]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[423]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [95]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [95]),
        .O(\axis_tdata[423]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[424]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [80]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[80]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[424]_i_2_n_0 ),
        .O(lbus_data[464]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[424]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [80]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [80]),
        .O(\axis_tdata[424]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[425]_i_1 
       (.I0(dout[81]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [81]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[425]_i_2_n_0 ),
        .O(lbus_data[465]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[425]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [81]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [81]),
        .O(\axis_tdata[425]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[426]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[426]_i_2_n_0 ),
        .O(lbus_data[466]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[426]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [82]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [82]),
        .O(\axis_tdata[426]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[427]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[427]_i_2_n_0 ),
        .O(lbus_data[467]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[427]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [83]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [83]),
        .O(\axis_tdata[427]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[428]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[428]_i_2_n_0 ),
        .O(lbus_data[468]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[428]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [84]),
        .O(\axis_tdata[428]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[429]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[429]_i_2_n_0 ),
        .O(lbus_data[469]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[429]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [85]),
        .O(\axis_tdata[429]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[42]_i_1 
       (.I0(dout[82]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [82]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[42]_i_2_n_0 ),
        .O(lbus_data[82]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[42]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [82]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [82]),
        .O(\axis_tdata[42]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[430]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[430]_i_2_n_0 ),
        .O(lbus_data[470]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[430]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [86]),
        .O(\axis_tdata[430]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[431]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[431]_i_2_n_0 ),
        .O(lbus_data[471]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[431]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [87]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [87]),
        .O(\axis_tdata[431]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[432]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[432]_i_2_n_0 ),
        .O(lbus_data[456]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[432]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [72]),
        .O(\axis_tdata[432]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[433]_i_1 
       (.I0(dout[73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[433]_i_2_n_0 ),
        .O(lbus_data[457]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[433]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [73]),
        .O(\axis_tdata[433]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[434]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[434]_i_2_n_0 ),
        .O(lbus_data[458]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[434]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [74]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [74]),
        .O(\axis_tdata[434]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[435]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[435]_i_2_n_0 ),
        .O(lbus_data[459]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[435]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [75]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [75]),
        .O(\axis_tdata[435]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[436]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[436]_i_2_n_0 ),
        .O(lbus_data[460]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[436]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [76]),
        .O(\axis_tdata[436]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[437]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[437]_i_2_n_0 ),
        .O(lbus_data[461]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[437]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [77]),
        .O(\axis_tdata[437]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[438]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[438]_i_2_n_0 ),
        .O(lbus_data[462]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[438]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [78]),
        .O(\axis_tdata[438]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[439]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[439]_i_2_n_0 ),
        .O(lbus_data[463]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[439]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [79]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [79]),
        .O(\axis_tdata[439]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[43]_i_1 
       (.I0(dout[83]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [83]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[43]_i_2_n_0 ),
        .O(lbus_data[83]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[43]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [83]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [83]),
        .O(\axis_tdata[43]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[440]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[440]_i_2_n_0 ),
        .O(lbus_data[448]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[440]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [64]),
        .O(\axis_tdata[440]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[441]_i_1 
       (.I0(dout[65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[441]_i_2_n_0 ),
        .O(lbus_data[449]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[441]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [65]),
        .O(\axis_tdata[441]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[442]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[442]_i_2_n_0 ),
        .O(lbus_data[450]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[442]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [66]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [66]),
        .O(\axis_tdata[442]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[443]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[443]_i_2_n_0 ),
        .O(lbus_data[451]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[443]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [67]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [67]),
        .O(\axis_tdata[443]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[444]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[444]_i_2_n_0 ),
        .O(lbus_data[452]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[444]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [68]),
        .O(\axis_tdata[444]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[445]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[445]_i_2_n_0 ),
        .O(lbus_data[453]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[445]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [69]),
        .O(\axis_tdata[445]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[446]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[446]_i_2_n_0 ),
        .O(lbus_data[454]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[446]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [70]),
        .O(\axis_tdata[446]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[447]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[447]_i_2_n_0 ),
        .O(lbus_data[455]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[447]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [71]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [71]),
        .O(\axis_tdata[447]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[448]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[448]_i_2_n_0 ),
        .O(lbus_data[440]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[448]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [56]),
        .O(\axis_tdata[448]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[449]_i_1 
       (.I0(dout[57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[449]_i_2_n_0 ),
        .O(lbus_data[441]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[449]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [57]),
        .O(\axis_tdata[449]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[44]_i_1 
       (.I0(dout[84]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [84]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[44]_i_2_n_0 ),
        .O(lbus_data[84]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[44]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [84]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [84]),
        .O(\axis_tdata[44]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[450]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[450]_i_2_n_0 ),
        .O(lbus_data[442]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[450]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [58]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [58]),
        .O(\axis_tdata[450]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[451]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[451]_i_2_n_0 ),
        .O(lbus_data[443]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[451]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [59]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [59]),
        .O(\axis_tdata[451]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[452]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[452]_i_2_n_0 ),
        .O(lbus_data[444]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[452]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [60]),
        .O(\axis_tdata[452]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[453]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[453]_i_2_n_0 ),
        .O(lbus_data[445]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[453]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [61]),
        .O(\axis_tdata[453]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[454]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[454]_i_2_n_0 ),
        .O(lbus_data[446]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[454]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [62]),
        .O(\axis_tdata[454]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[455]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[455]_i_2_n_0 ),
        .O(lbus_data[447]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[455]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [63]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [63]),
        .O(\axis_tdata[455]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[456]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[456]_i_2_n_0 ),
        .O(lbus_data[432]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[456]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [48]),
        .O(\axis_tdata[456]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[457]_i_1 
       (.I0(dout[49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[457]_i_2_n_0 ),
        .O(lbus_data[433]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[457]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [49]),
        .O(\axis_tdata[457]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[458]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[458]_i_2_n_0 ),
        .O(lbus_data[434]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[458]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [50]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [50]),
        .O(\axis_tdata[458]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[459]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[459]_i_2_n_0 ),
        .O(lbus_data[435]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[459]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [51]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [51]),
        .O(\axis_tdata[459]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[45]_i_1 
       (.I0(dout[85]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [85]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[45]_i_2_n_0 ),
        .O(lbus_data[85]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[45]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [85]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [85]),
        .O(\axis_tdata[45]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[460]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[460]_i_2_n_0 ),
        .O(lbus_data[436]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[460]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [52]),
        .O(\axis_tdata[460]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[461]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[461]_i_2_n_0 ),
        .O(lbus_data[437]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[461]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [53]),
        .O(\axis_tdata[461]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[462]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[462]_i_2_n_0 ),
        .O(lbus_data[438]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[462]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [54]),
        .O(\axis_tdata[462]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[463]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[463]_i_2_n_0 ),
        .O(lbus_data[439]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[463]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [55]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [55]),
        .O(\axis_tdata[463]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[464]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[464]_i_2_n_0 ),
        .O(lbus_data[424]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[464]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [40]),
        .O(\axis_tdata[464]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[465]_i_1 
       (.I0(dout[41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[465]_i_2_n_0 ),
        .O(lbus_data[425]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[465]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [41]),
        .O(\axis_tdata[465]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[466]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[466]_i_2_n_0 ),
        .O(lbus_data[426]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[466]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [42]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [42]),
        .O(\axis_tdata[466]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[467]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[467]_i_2_n_0 ),
        .O(lbus_data[427]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[467]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [43]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [43]),
        .O(\axis_tdata[467]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[468]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[468]_i_2_n_0 ),
        .O(lbus_data[428]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[468]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [44]),
        .O(\axis_tdata[468]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[469]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[469]_i_2_n_0 ),
        .O(lbus_data[429]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[469]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [45]),
        .O(\axis_tdata[469]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[46]_i_1 
       (.I0(dout[86]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [86]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[46]_i_2_n_0 ),
        .O(lbus_data[86]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[46]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [86]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [86]),
        .O(\axis_tdata[46]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[470]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[470]_i_2_n_0 ),
        .O(lbus_data[430]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[470]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [46]),
        .O(\axis_tdata[470]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[471]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[471]_i_2_n_0 ),
        .O(lbus_data[431]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[471]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [47]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [47]),
        .O(\axis_tdata[471]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[472]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[472]_i_2_n_0 ),
        .O(lbus_data[416]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[472]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [32]),
        .O(\axis_tdata[472]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[473]_i_1 
       (.I0(dout[33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[473]_i_2_n_0 ),
        .O(lbus_data[417]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[473]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [33]),
        .O(\axis_tdata[473]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[474]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[474]_i_2_n_0 ),
        .O(lbus_data[418]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[474]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [34]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [34]),
        .O(\axis_tdata[474]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[475]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[475]_i_2_n_0 ),
        .O(lbus_data[419]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[475]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [35]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [35]),
        .O(\axis_tdata[475]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[476]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[476]_i_2_n_0 ),
        .O(lbus_data[420]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[476]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [36]),
        .O(\axis_tdata[476]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[477]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[477]_i_2_n_0 ),
        .O(lbus_data[421]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[477]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [37]),
        .O(\axis_tdata[477]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[478]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[478]_i_2_n_0 ),
        .O(lbus_data[422]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[478]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [38]),
        .O(\axis_tdata[478]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[479]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[479]_i_2_n_0 ),
        .O(lbus_data[423]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[479]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [39]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [39]),
        .O(\axis_tdata[479]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[47]_i_1 
       (.I0(dout[87]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [87]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[47]_i_2_n_0 ),
        .O(lbus_data[87]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[47]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [87]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [87]),
        .O(\axis_tdata[47]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[480]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[480]_i_2_n_0 ),
        .O(lbus_data[408]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[480]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [24]),
        .O(\axis_tdata[480]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[481]_i_1 
       (.I0(dout[25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[481]_i_2_n_0 ),
        .O(lbus_data[409]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[481]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [25]),
        .O(\axis_tdata[481]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[482]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[482]_i_2_n_0 ),
        .O(lbus_data[410]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[482]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [26]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [26]),
        .O(\axis_tdata[482]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[483]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[483]_i_2_n_0 ),
        .O(lbus_data[411]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[483]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [27]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [27]),
        .O(\axis_tdata[483]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[484]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [28]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[28]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[484]_i_2_n_0 ),
        .O(lbus_data[412]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[484]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [28]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [28]),
        .O(\axis_tdata[484]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[485]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [29]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[29]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[485]_i_2_n_0 ),
        .O(lbus_data[413]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[485]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [29]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [29]),
        .O(\axis_tdata[485]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[486]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [30]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[30]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[486]_i_2_n_0 ),
        .O(lbus_data[414]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[486]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [30]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [30]),
        .O(\axis_tdata[486]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[487]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [31]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[31]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[487]_i_2_n_0 ),
        .O(lbus_data[415]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[487]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [31]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [31]),
        .O(\axis_tdata[487]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[488]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [16]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[16]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[488]_i_2_n_0 ),
        .O(lbus_data[400]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[488]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [16]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [16]),
        .O(\axis_tdata[488]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[489]_i_1 
       (.I0(dout[17]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [17]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[489]_i_2_n_0 ),
        .O(lbus_data[401]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[489]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [17]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [17]),
        .O(\axis_tdata[489]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[48]_i_1 
       (.I0(dout[72]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [72]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[48]_i_2_n_0 ),
        .O(lbus_data[72]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[48]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [72]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [72]),
        .O(\axis_tdata[48]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[490]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [18]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[18]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[490]_i_2_n_0 ),
        .O(lbus_data[402]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[490]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [18]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [18]),
        .O(\axis_tdata[490]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[491]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [19]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[19]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[491]_i_2_n_0 ),
        .O(lbus_data[403]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[491]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [19]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [19]),
        .O(\axis_tdata[491]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[492]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [20]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[20]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[492]_i_2_n_0 ),
        .O(lbus_data[404]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[492]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [20]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [20]),
        .O(\axis_tdata[492]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[493]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [21]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[21]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[493]_i_2_n_0 ),
        .O(lbus_data[405]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[493]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [21]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [21]),
        .O(\axis_tdata[493]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[494]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [22]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[22]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[494]_i_2_n_0 ),
        .O(lbus_data[406]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[494]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [22]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [22]),
        .O(\axis_tdata[494]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[495]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [23]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[23]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[495]_i_2_n_0 ),
        .O(lbus_data[407]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[495]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [23]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [23]),
        .O(\axis_tdata[495]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[496]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [8]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[8]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[496]_i_2_n_0 ),
        .O(lbus_data[392]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[496]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [8]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [8]),
        .O(\axis_tdata[496]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[497]_i_1 
       (.I0(dout[9]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [9]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[497]_i_2_n_0 ),
        .O(lbus_data[393]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[497]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [9]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [9]),
        .O(\axis_tdata[497]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[498]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [10]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[10]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[498]_i_2_n_0 ),
        .O(lbus_data[394]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[498]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [10]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [10]),
        .O(\axis_tdata[498]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[499]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [11]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[11]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[499]_i_2_n_0 ),
        .O(lbus_data[395]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[499]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [11]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [11]),
        .O(\axis_tdata[499]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[49]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [73]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [73]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[49]_i_2_n_0 ),
        .O(lbus_data[73]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[49]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [73]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[73]),
        .O(\axis_tdata[49]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[4]_i_1 
       (.I0(dout[124]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [124]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[4]_i_2_n_0 ),
        .O(lbus_data[124]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[4]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [124]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [124]),
        .O(\axis_tdata[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[500]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [12]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[12]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[500]_i_2_n_0 ),
        .O(lbus_data[396]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[500]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [12]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [12]),
        .O(\axis_tdata[500]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[501]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [13]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[13]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[501]_i_2_n_0 ),
        .O(lbus_data[397]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[501]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [13]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [13]),
        .O(\axis_tdata[501]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[502]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [14]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[14]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[502]_i_2_n_0 ),
        .O(lbus_data[398]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[502]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [14]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [14]),
        .O(\axis_tdata[502]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[503]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [15]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[15]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[503]_i_2_n_0 ),
        .O(lbus_data[399]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[503]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [15]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [15]),
        .O(\axis_tdata[503]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[504]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [0]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[0]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[504]_i_2_n_0 ),
        .O(lbus_data[384]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[504]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [0]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [0]),
        .O(\axis_tdata[504]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[505]_i_1 
       (.I0(dout[1]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [1]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[505]_i_4_n_0 ),
        .O(lbus_data[385]));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[505]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\rot_reg[1]_12 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[505]_i_3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[505]_i_4 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [1]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [1]),
        .O(\axis_tdata[505]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[506]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [2]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[2]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[506]_i_2_n_0 ),
        .O(lbus_data[386]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[506]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [2]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [2]),
        .O(\axis_tdata[506]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[507]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [3]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[3]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[507]_i_2_n_0 ),
        .O(lbus_data[387]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[507]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [3]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [3]),
        .O(\axis_tdata[507]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[508]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [4]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[4]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[508]_i_2_n_0 ),
        .O(lbus_data[388]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[508]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [4]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [4]),
        .O(\axis_tdata[508]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[509]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [5]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[5]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[509]_i_2_n_0 ),
        .O(lbus_data[389]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[509]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_0 [5]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [5]),
        .O(\axis_tdata[509]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[50]_i_1 
       (.I0(dout[74]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [74]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[50]_i_2_n_0 ),
        .O(lbus_data[74]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[50]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [74]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [74]),
        .O(\axis_tdata[50]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[510]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [6]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[6]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[510]_i_2_n_0 ),
        .O(lbus_data[390]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[510]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [6]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [6]),
        .O(\axis_tdata[510]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[511]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [7]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(dout[7]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[511]_i_4_n_0 ),
        .O(lbus_data[391]));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tdata[511]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\axis_tdata[511]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \axis_tdata[511]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\axis_tdata[511]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[511]_i_4 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [7]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_0 [7]),
        .O(\axis_tdata[511]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[51]_i_1 
       (.I0(dout[75]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [75]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[51]_i_2_n_0 ),
        .O(lbus_data[75]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[51]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [75]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [75]),
        .O(\axis_tdata[51]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[52]_i_1 
       (.I0(dout[76]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [76]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[52]_i_2_n_0 ),
        .O(lbus_data[76]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[52]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [76]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [76]),
        .O(\axis_tdata[52]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[53]_i_1 
       (.I0(dout[77]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [77]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[53]_i_2_n_0 ),
        .O(lbus_data[77]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[53]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [77]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [77]),
        .O(\axis_tdata[53]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[54]_i_1 
       (.I0(dout[78]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [78]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[54]_i_2_n_0 ),
        .O(lbus_data[78]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[54]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [78]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [78]),
        .O(\axis_tdata[54]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[55]_i_1 
       (.I0(dout[79]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [79]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[55]_i_2_n_0 ),
        .O(lbus_data[79]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[55]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [79]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [79]),
        .O(\axis_tdata[55]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[56]_i_1 
       (.I0(dout[64]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [64]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[56]_i_2_n_0 ),
        .O(lbus_data[64]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[56]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [64]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [64]),
        .O(\axis_tdata[56]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[57]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [65]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [65]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[57]_i_2_n_0 ),
        .O(lbus_data[65]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[57]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [65]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[65]),
        .O(\axis_tdata[57]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[58]_i_1 
       (.I0(dout[66]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [66]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[58]_i_2_n_0 ),
        .O(lbus_data[66]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[58]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [66]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [66]),
        .O(\axis_tdata[58]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[59]_i_1 
       (.I0(dout[67]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [67]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[59]_i_2_n_0 ),
        .O(lbus_data[67]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[59]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [67]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [67]),
        .O(\axis_tdata[59]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[5]_i_1 
       (.I0(dout[125]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [125]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[5]_i_2_n_0 ),
        .O(lbus_data[125]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[5]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [125]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [125]),
        .O(\axis_tdata[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[60]_i_1 
       (.I0(dout[68]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [68]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[60]_i_2_n_0 ),
        .O(lbus_data[68]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[60]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [68]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [68]),
        .O(\axis_tdata[60]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[61]_i_1 
       (.I0(dout[69]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [69]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[61]_i_2_n_0 ),
        .O(lbus_data[69]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[61]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [69]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [69]),
        .O(\axis_tdata[61]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[62]_i_1 
       (.I0(dout[70]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [70]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[62]_i_2_n_0 ),
        .O(lbus_data[70]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[62]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [70]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [70]),
        .O(\axis_tdata[62]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[63]_i_1 
       (.I0(dout[71]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [71]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[63]_i_2_n_0 ),
        .O(lbus_data[71]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[63]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [71]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [71]),
        .O(\axis_tdata[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[64]_i_1 
       (.I0(dout[56]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [56]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[64]_i_2_n_0 ),
        .O(lbus_data[56]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[64]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [56]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [56]),
        .O(\axis_tdata[64]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[65]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [57]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [57]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[65]_i_2_n_0 ),
        .O(lbus_data[57]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[65]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [57]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[57]),
        .O(\axis_tdata[65]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[66]_i_1 
       (.I0(dout[58]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [58]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[66]_i_2_n_0 ),
        .O(lbus_data[58]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[66]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [58]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [58]),
        .O(\axis_tdata[66]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[67]_i_1 
       (.I0(dout[59]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [59]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[67]_i_2_n_0 ),
        .O(lbus_data[59]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[67]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [59]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [59]),
        .O(\axis_tdata[67]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[68]_i_1 
       (.I0(dout[60]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [60]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[68]_i_2_n_0 ),
        .O(lbus_data[60]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[68]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [60]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [60]),
        .O(\axis_tdata[68]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[69]_i_1 
       (.I0(dout[61]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [61]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[69]_i_2_n_0 ),
        .O(lbus_data[61]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[69]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [61]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [61]),
        .O(\axis_tdata[69]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[6]_i_1 
       (.I0(dout[126]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [126]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[6]_i_2_n_0 ),
        .O(lbus_data[126]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[6]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [126]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [126]),
        .O(\axis_tdata[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[70]_i_1 
       (.I0(dout[62]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [62]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[70]_i_2_n_0 ),
        .O(lbus_data[62]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[70]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [62]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [62]),
        .O(\axis_tdata[70]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[71]_i_1 
       (.I0(dout[63]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [63]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[71]_i_2_n_0 ),
        .O(lbus_data[63]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[71]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [63]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [63]),
        .O(\axis_tdata[71]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[72]_i_1 
       (.I0(dout[48]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [48]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[72]_i_2_n_0 ),
        .O(lbus_data[48]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[72]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [48]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [48]),
        .O(\axis_tdata[72]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[73]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [49]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [49]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[73]_i_2_n_0 ),
        .O(lbus_data[49]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[73]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [49]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[49]),
        .O(\axis_tdata[73]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[74]_i_1 
       (.I0(dout[50]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [50]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[74]_i_2_n_0 ),
        .O(lbus_data[50]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[74]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [50]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [50]),
        .O(\axis_tdata[74]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[75]_i_1 
       (.I0(dout[51]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [51]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[75]_i_2_n_0 ),
        .O(lbus_data[51]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[75]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [51]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [51]),
        .O(\axis_tdata[75]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[76]_i_1 
       (.I0(dout[52]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [52]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[76]_i_2_n_0 ),
        .O(lbus_data[52]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[76]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [52]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [52]),
        .O(\axis_tdata[76]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[77]_i_1 
       (.I0(dout[53]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [53]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[77]_i_2_n_0 ),
        .O(lbus_data[53]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[77]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [53]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [53]),
        .O(\axis_tdata[77]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[78]_i_1 
       (.I0(dout[54]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [54]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[78]_i_2_n_0 ),
        .O(lbus_data[54]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[78]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [54]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [54]),
        .O(\axis_tdata[78]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[79]_i_1 
       (.I0(dout[55]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [55]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[79]_i_2_n_0 ),
        .O(lbus_data[55]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[79]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [55]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [55]),
        .O(\axis_tdata[79]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[7]_i_1 
       (.I0(dout[127]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [127]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[7]_i_2_n_0 ),
        .O(lbus_data[127]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[7]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [127]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [127]),
        .O(\axis_tdata[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[80]_i_1 
       (.I0(dout[40]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [40]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[80]_i_2_n_0 ),
        .O(lbus_data[40]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[80]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [40]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [40]),
        .O(\axis_tdata[80]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[81]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [41]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [41]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[81]_i_2_n_0 ),
        .O(lbus_data[41]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[81]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [41]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[41]),
        .O(\axis_tdata[81]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[82]_i_1 
       (.I0(dout[42]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [42]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[82]_i_2_n_0 ),
        .O(lbus_data[42]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[82]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [42]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [42]),
        .O(\axis_tdata[82]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[83]_i_1 
       (.I0(dout[43]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [43]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[83]_i_2_n_0 ),
        .O(lbus_data[43]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[83]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [43]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [43]),
        .O(\axis_tdata[83]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[84]_i_1 
       (.I0(dout[44]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [44]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[84]_i_2_n_0 ),
        .O(lbus_data[44]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[84]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [44]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [44]),
        .O(\axis_tdata[84]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[85]_i_1 
       (.I0(dout[45]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [45]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[85]_i_2_n_0 ),
        .O(lbus_data[45]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[85]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [45]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [45]),
        .O(\axis_tdata[85]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[86]_i_1 
       (.I0(dout[46]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [46]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[86]_i_2_n_0 ),
        .O(lbus_data[46]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[86]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [46]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [46]),
        .O(\axis_tdata[86]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[87]_i_1 
       (.I0(dout[47]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [47]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[87]_i_2_n_0 ),
        .O(lbus_data[47]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[87]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [47]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [47]),
        .O(\axis_tdata[87]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[88]_i_1 
       (.I0(dout[32]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [32]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[88]_i_2_n_0 ),
        .O(lbus_data[32]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[88]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [32]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [32]),
        .O(\axis_tdata[88]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[89]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [33]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [33]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[89]_i_2_n_0 ),
        .O(lbus_data[33]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[89]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [33]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[33]),
        .O(\axis_tdata[89]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[8]_i_1 
       (.I0(dout[112]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [112]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[8]_i_2_n_0 ),
        .O(lbus_data[112]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[8]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [112]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [112]),
        .O(\axis_tdata[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[90]_i_1 
       (.I0(dout[34]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [34]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[90]_i_2_n_0 ),
        .O(lbus_data[34]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[90]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [34]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [34]),
        .O(\axis_tdata[90]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[91]_i_1 
       (.I0(dout[35]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [35]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[91]_i_2_n_0 ),
        .O(lbus_data[35]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[91]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [35]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [35]),
        .O(\axis_tdata[91]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[92]_i_1 
       (.I0(dout[36]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [36]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[92]_i_2_n_0 ),
        .O(lbus_data[36]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[92]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [36]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [36]),
        .O(\axis_tdata[92]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[93]_i_1 
       (.I0(dout[37]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [37]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[93]_i_2_n_0 ),
        .O(lbus_data[37]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[93]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [37]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [37]),
        .O(\axis_tdata[93]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[94]_i_1 
       (.I0(dout[38]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [38]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[94]_i_2_n_0 ),
        .O(lbus_data[38]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[94]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [38]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [38]),
        .O(\axis_tdata[94]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[95]_i_1 
       (.I0(dout[39]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [39]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[95]_i_2_n_0 ),
        .O(lbus_data[39]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[95]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [39]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [39]),
        .O(\axis_tdata[95]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[96]_i_1 
       (.I0(dout[24]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [24]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[96]_i_2_n_0 ),
        .O(lbus_data[24]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[96]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [24]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [24]),
        .O(\axis_tdata[96]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[97]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [25]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [25]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[97]_i_2_n_0 ),
        .O(lbus_data[25]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[97]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [25]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[25]),
        .O(\axis_tdata[97]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[98]_i_1 
       (.I0(dout[26]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [26]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[98]_i_2_n_0 ),
        .O(lbus_data[26]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[98]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [26]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [26]),
        .O(\axis_tdata[98]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[99]_i_1 
       (.I0(dout[27]),
        .I1(\axis_tdata[511]_i_2_n_0 ),
        .I2(\axis_tkeep_reg[47]_2 [27]),
        .I3(\axis_tdata[511]_i_3_n_0 ),
        .I4(\axis_tdata[99]_i_2_n_0 ),
        .O(lbus_data[27]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[99]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [27]),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(\axis_tkeep_reg[47]_1 [27]),
        .O(\axis_tdata[99]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    \axis_tdata[9]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [113]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [113]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tdata[9]_i_2_n_0 ),
        .O(lbus_data[113]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tdata[9]_i_2 
       (.I0(\axis_tdata[255]_i_2_n_0 ),
        .I1(\axis_tkeep_reg[47]_1 [113]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[113]),
        .O(\axis_tdata[9]_i_2_n_0 ));
  FDRE \axis_tdata_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[120]),
        .Q(rx_axis_tdata[0]),
        .R(1'b0));
  FDRE \axis_tdata_reg[100] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[28]),
        .Q(rx_axis_tdata[100]),
        .R(1'b0));
  FDRE \axis_tdata_reg[101] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[29]),
        .Q(rx_axis_tdata[101]),
        .R(1'b0));
  FDRE \axis_tdata_reg[102] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[30]),
        .Q(rx_axis_tdata[102]),
        .R(1'b0));
  FDRE \axis_tdata_reg[103] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[31]),
        .Q(rx_axis_tdata[103]),
        .R(1'b0));
  FDRE \axis_tdata_reg[104] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[16]),
        .Q(rx_axis_tdata[104]),
        .R(1'b0));
  FDRE \axis_tdata_reg[105] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[17]),
        .Q(rx_axis_tdata[105]),
        .R(1'b0));
  FDRE \axis_tdata_reg[106] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[18]),
        .Q(rx_axis_tdata[106]),
        .R(1'b0));
  FDRE \axis_tdata_reg[107] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[19]),
        .Q(rx_axis_tdata[107]),
        .R(1'b0));
  FDRE \axis_tdata_reg[108] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[20]),
        .Q(rx_axis_tdata[108]),
        .R(1'b0));
  FDRE \axis_tdata_reg[109] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[21]),
        .Q(rx_axis_tdata[109]),
        .R(1'b0));
  FDRE \axis_tdata_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[114]),
        .Q(rx_axis_tdata[10]),
        .R(1'b0));
  FDRE \axis_tdata_reg[110] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[22]),
        .Q(rx_axis_tdata[110]),
        .R(1'b0));
  FDRE \axis_tdata_reg[111] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[23]),
        .Q(rx_axis_tdata[111]),
        .R(1'b0));
  FDRE \axis_tdata_reg[112] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[8]),
        .Q(rx_axis_tdata[112]),
        .R(1'b0));
  FDRE \axis_tdata_reg[113] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[9]),
        .Q(rx_axis_tdata[113]),
        .R(1'b0));
  FDRE \axis_tdata_reg[114] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[10]),
        .Q(rx_axis_tdata[114]),
        .R(1'b0));
  FDRE \axis_tdata_reg[115] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[11]),
        .Q(rx_axis_tdata[115]),
        .R(1'b0));
  FDRE \axis_tdata_reg[116] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[12]),
        .Q(rx_axis_tdata[116]),
        .R(1'b0));
  FDRE \axis_tdata_reg[117] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[13]),
        .Q(rx_axis_tdata[117]),
        .R(1'b0));
  FDRE \axis_tdata_reg[118] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[14]),
        .Q(rx_axis_tdata[118]),
        .R(1'b0));
  FDRE \axis_tdata_reg[119] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[15]),
        .Q(rx_axis_tdata[119]),
        .R(1'b0));
  FDRE \axis_tdata_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[115]),
        .Q(rx_axis_tdata[11]),
        .R(1'b0));
  FDRE \axis_tdata_reg[120] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[0]),
        .Q(rx_axis_tdata[120]),
        .R(1'b0));
  FDRE \axis_tdata_reg[121] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[1]),
        .Q(rx_axis_tdata[121]),
        .R(1'b0));
  FDRE \axis_tdata_reg[122] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[2]),
        .Q(rx_axis_tdata[122]),
        .R(1'b0));
  FDRE \axis_tdata_reg[123] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[3]),
        .Q(rx_axis_tdata[123]),
        .R(1'b0));
  FDRE \axis_tdata_reg[124] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[4]),
        .Q(rx_axis_tdata[124]),
        .R(1'b0));
  FDRE \axis_tdata_reg[125] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[5]),
        .Q(rx_axis_tdata[125]),
        .R(1'b0));
  FDRE \axis_tdata_reg[126] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[6]),
        .Q(rx_axis_tdata[126]),
        .R(1'b0));
  FDRE \axis_tdata_reg[127] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[7]),
        .Q(rx_axis_tdata[127]),
        .R(1'b0));
  FDRE \axis_tdata_reg[128] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[248]),
        .Q(rx_axis_tdata[128]),
        .R(1'b0));
  FDRE \axis_tdata_reg[129] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[249]),
        .Q(rx_axis_tdata[129]),
        .R(1'b0));
  FDRE \axis_tdata_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[116]),
        .Q(rx_axis_tdata[12]),
        .R(1'b0));
  FDRE \axis_tdata_reg[130] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[250]),
        .Q(rx_axis_tdata[130]),
        .R(1'b0));
  FDRE \axis_tdata_reg[131] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[251]),
        .Q(rx_axis_tdata[131]),
        .R(1'b0));
  FDRE \axis_tdata_reg[132] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[252]),
        .Q(rx_axis_tdata[132]),
        .R(1'b0));
  FDRE \axis_tdata_reg[133] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[253]),
        .Q(rx_axis_tdata[133]),
        .R(1'b0));
  FDRE \axis_tdata_reg[134] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[254]),
        .Q(rx_axis_tdata[134]),
        .R(1'b0));
  FDRE \axis_tdata_reg[135] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[255]),
        .Q(rx_axis_tdata[135]),
        .R(1'b0));
  FDRE \axis_tdata_reg[136] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[240]),
        .Q(rx_axis_tdata[136]),
        .R(1'b0));
  FDRE \axis_tdata_reg[137] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[241]),
        .Q(rx_axis_tdata[137]),
        .R(1'b0));
  FDRE \axis_tdata_reg[138] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[242]),
        .Q(rx_axis_tdata[138]),
        .R(1'b0));
  FDRE \axis_tdata_reg[139] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[243]),
        .Q(rx_axis_tdata[139]),
        .R(1'b0));
  FDRE \axis_tdata_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[117]),
        .Q(rx_axis_tdata[13]),
        .R(1'b0));
  FDRE \axis_tdata_reg[140] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[244]),
        .Q(rx_axis_tdata[140]),
        .R(1'b0));
  FDRE \axis_tdata_reg[141] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[245]),
        .Q(rx_axis_tdata[141]),
        .R(1'b0));
  FDRE \axis_tdata_reg[142] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[246]),
        .Q(rx_axis_tdata[142]),
        .R(1'b0));
  FDRE \axis_tdata_reg[143] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[247]),
        .Q(rx_axis_tdata[143]),
        .R(1'b0));
  FDRE \axis_tdata_reg[144] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[232]),
        .Q(rx_axis_tdata[144]),
        .R(1'b0));
  FDRE \axis_tdata_reg[145] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[233]),
        .Q(rx_axis_tdata[145]),
        .R(1'b0));
  FDRE \axis_tdata_reg[146] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[234]),
        .Q(rx_axis_tdata[146]),
        .R(1'b0));
  FDRE \axis_tdata_reg[147] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[235]),
        .Q(rx_axis_tdata[147]),
        .R(1'b0));
  FDRE \axis_tdata_reg[148] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[236]),
        .Q(rx_axis_tdata[148]),
        .R(1'b0));
  FDRE \axis_tdata_reg[149] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[237]),
        .Q(rx_axis_tdata[149]),
        .R(1'b0));
  FDRE \axis_tdata_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[118]),
        .Q(rx_axis_tdata[14]),
        .R(1'b0));
  FDRE \axis_tdata_reg[150] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[238]),
        .Q(rx_axis_tdata[150]),
        .R(1'b0));
  FDRE \axis_tdata_reg[151] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[239]),
        .Q(rx_axis_tdata[151]),
        .R(1'b0));
  FDRE \axis_tdata_reg[152] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[224]),
        .Q(rx_axis_tdata[152]),
        .R(1'b0));
  FDRE \axis_tdata_reg[153] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[225]),
        .Q(rx_axis_tdata[153]),
        .R(1'b0));
  FDRE \axis_tdata_reg[154] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[226]),
        .Q(rx_axis_tdata[154]),
        .R(1'b0));
  FDRE \axis_tdata_reg[155] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[227]),
        .Q(rx_axis_tdata[155]),
        .R(1'b0));
  FDRE \axis_tdata_reg[156] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[228]),
        .Q(rx_axis_tdata[156]),
        .R(1'b0));
  FDRE \axis_tdata_reg[157] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[229]),
        .Q(rx_axis_tdata[157]),
        .R(1'b0));
  FDRE \axis_tdata_reg[158] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[230]),
        .Q(rx_axis_tdata[158]),
        .R(1'b0));
  FDRE \axis_tdata_reg[159] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[231]),
        .Q(rx_axis_tdata[159]),
        .R(1'b0));
  FDRE \axis_tdata_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[119]),
        .Q(rx_axis_tdata[15]),
        .R(1'b0));
  FDRE \axis_tdata_reg[160] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[216]),
        .Q(rx_axis_tdata[160]),
        .R(1'b0));
  FDRE \axis_tdata_reg[161] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[217]),
        .Q(rx_axis_tdata[161]),
        .R(1'b0));
  FDRE \axis_tdata_reg[162] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[218]),
        .Q(rx_axis_tdata[162]),
        .R(1'b0));
  FDRE \axis_tdata_reg[163] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[219]),
        .Q(rx_axis_tdata[163]),
        .R(1'b0));
  FDRE \axis_tdata_reg[164] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[220]),
        .Q(rx_axis_tdata[164]),
        .R(1'b0));
  FDRE \axis_tdata_reg[165] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[221]),
        .Q(rx_axis_tdata[165]),
        .R(1'b0));
  FDRE \axis_tdata_reg[166] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[222]),
        .Q(rx_axis_tdata[166]),
        .R(1'b0));
  FDRE \axis_tdata_reg[167] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[223]),
        .Q(rx_axis_tdata[167]),
        .R(1'b0));
  FDRE \axis_tdata_reg[168] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[208]),
        .Q(rx_axis_tdata[168]),
        .R(1'b0));
  FDRE \axis_tdata_reg[169] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[209]),
        .Q(rx_axis_tdata[169]),
        .R(1'b0));
  FDRE \axis_tdata_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[104]),
        .Q(rx_axis_tdata[16]),
        .R(1'b0));
  FDRE \axis_tdata_reg[170] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[210]),
        .Q(rx_axis_tdata[170]),
        .R(1'b0));
  FDRE \axis_tdata_reg[171] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[211]),
        .Q(rx_axis_tdata[171]),
        .R(1'b0));
  FDRE \axis_tdata_reg[172] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[212]),
        .Q(rx_axis_tdata[172]),
        .R(1'b0));
  FDRE \axis_tdata_reg[173] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[213]),
        .Q(rx_axis_tdata[173]),
        .R(1'b0));
  FDRE \axis_tdata_reg[174] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[214]),
        .Q(rx_axis_tdata[174]),
        .R(1'b0));
  FDRE \axis_tdata_reg[175] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[215]),
        .Q(rx_axis_tdata[175]),
        .R(1'b0));
  FDRE \axis_tdata_reg[176] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[200]),
        .Q(rx_axis_tdata[176]),
        .R(1'b0));
  FDRE \axis_tdata_reg[177] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[201]),
        .Q(rx_axis_tdata[177]),
        .R(1'b0));
  FDRE \axis_tdata_reg[178] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[202]),
        .Q(rx_axis_tdata[178]),
        .R(1'b0));
  FDRE \axis_tdata_reg[179] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[203]),
        .Q(rx_axis_tdata[179]),
        .R(1'b0));
  FDRE \axis_tdata_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[105]),
        .Q(rx_axis_tdata[17]),
        .R(1'b0));
  FDRE \axis_tdata_reg[180] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[204]),
        .Q(rx_axis_tdata[180]),
        .R(1'b0));
  FDRE \axis_tdata_reg[181] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[205]),
        .Q(rx_axis_tdata[181]),
        .R(1'b0));
  FDRE \axis_tdata_reg[182] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[206]),
        .Q(rx_axis_tdata[182]),
        .R(1'b0));
  FDRE \axis_tdata_reg[183] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[207]),
        .Q(rx_axis_tdata[183]),
        .R(1'b0));
  FDRE \axis_tdata_reg[184] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[192]),
        .Q(rx_axis_tdata[184]),
        .R(1'b0));
  FDRE \axis_tdata_reg[185] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[193]),
        .Q(rx_axis_tdata[185]),
        .R(1'b0));
  FDRE \axis_tdata_reg[186] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[194]),
        .Q(rx_axis_tdata[186]),
        .R(1'b0));
  FDRE \axis_tdata_reg[187] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[195]),
        .Q(rx_axis_tdata[187]),
        .R(1'b0));
  FDRE \axis_tdata_reg[188] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[196]),
        .Q(rx_axis_tdata[188]),
        .R(1'b0));
  FDRE \axis_tdata_reg[189] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[197]),
        .Q(rx_axis_tdata[189]),
        .R(1'b0));
  FDRE \axis_tdata_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[106]),
        .Q(rx_axis_tdata[18]),
        .R(1'b0));
  FDRE \axis_tdata_reg[190] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[198]),
        .Q(rx_axis_tdata[190]),
        .R(1'b0));
  FDRE \axis_tdata_reg[191] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[199]),
        .Q(rx_axis_tdata[191]),
        .R(1'b0));
  FDRE \axis_tdata_reg[192] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[184]),
        .Q(rx_axis_tdata[192]),
        .R(1'b0));
  FDRE \axis_tdata_reg[193] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[185]),
        .Q(rx_axis_tdata[193]),
        .R(1'b0));
  FDRE \axis_tdata_reg[194] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[186]),
        .Q(rx_axis_tdata[194]),
        .R(1'b0));
  FDRE \axis_tdata_reg[195] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[187]),
        .Q(rx_axis_tdata[195]),
        .R(1'b0));
  FDRE \axis_tdata_reg[196] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[188]),
        .Q(rx_axis_tdata[196]),
        .R(1'b0));
  FDRE \axis_tdata_reg[197] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[189]),
        .Q(rx_axis_tdata[197]),
        .R(1'b0));
  FDRE \axis_tdata_reg[198] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[190]),
        .Q(rx_axis_tdata[198]),
        .R(1'b0));
  FDRE \axis_tdata_reg[199] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[191]),
        .Q(rx_axis_tdata[199]),
        .R(1'b0));
  FDRE \axis_tdata_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[107]),
        .Q(rx_axis_tdata[19]),
        .R(1'b0));
  FDRE \axis_tdata_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[121]),
        .Q(rx_axis_tdata[1]),
        .R(1'b0));
  FDRE \axis_tdata_reg[200] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[176]),
        .Q(rx_axis_tdata[200]),
        .R(1'b0));
  FDRE \axis_tdata_reg[201] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[177]),
        .Q(rx_axis_tdata[201]),
        .R(1'b0));
  FDRE \axis_tdata_reg[202] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[178]),
        .Q(rx_axis_tdata[202]),
        .R(1'b0));
  FDRE \axis_tdata_reg[203] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[179]),
        .Q(rx_axis_tdata[203]),
        .R(1'b0));
  FDRE \axis_tdata_reg[204] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[180]),
        .Q(rx_axis_tdata[204]),
        .R(1'b0));
  FDRE \axis_tdata_reg[205] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[181]),
        .Q(rx_axis_tdata[205]),
        .R(1'b0));
  FDRE \axis_tdata_reg[206] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[182]),
        .Q(rx_axis_tdata[206]),
        .R(1'b0));
  FDRE \axis_tdata_reg[207] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[183]),
        .Q(rx_axis_tdata[207]),
        .R(1'b0));
  FDRE \axis_tdata_reg[208] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[168]),
        .Q(rx_axis_tdata[208]),
        .R(1'b0));
  FDRE \axis_tdata_reg[209] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[169]),
        .Q(rx_axis_tdata[209]),
        .R(1'b0));
  FDRE \axis_tdata_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[108]),
        .Q(rx_axis_tdata[20]),
        .R(1'b0));
  FDRE \axis_tdata_reg[210] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[170]),
        .Q(rx_axis_tdata[210]),
        .R(1'b0));
  FDRE \axis_tdata_reg[211] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[171]),
        .Q(rx_axis_tdata[211]),
        .R(1'b0));
  FDRE \axis_tdata_reg[212] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[172]),
        .Q(rx_axis_tdata[212]),
        .R(1'b0));
  FDRE \axis_tdata_reg[213] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[173]),
        .Q(rx_axis_tdata[213]),
        .R(1'b0));
  FDRE \axis_tdata_reg[214] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[174]),
        .Q(rx_axis_tdata[214]),
        .R(1'b0));
  FDRE \axis_tdata_reg[215] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[175]),
        .Q(rx_axis_tdata[215]),
        .R(1'b0));
  FDRE \axis_tdata_reg[216] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[160]),
        .Q(rx_axis_tdata[216]),
        .R(1'b0));
  FDRE \axis_tdata_reg[217] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[161]),
        .Q(rx_axis_tdata[217]),
        .R(1'b0));
  FDRE \axis_tdata_reg[218] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[162]),
        .Q(rx_axis_tdata[218]),
        .R(1'b0));
  FDRE \axis_tdata_reg[219] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[163]),
        .Q(rx_axis_tdata[219]),
        .R(1'b0));
  FDRE \axis_tdata_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[109]),
        .Q(rx_axis_tdata[21]),
        .R(1'b0));
  FDRE \axis_tdata_reg[220] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[164]),
        .Q(rx_axis_tdata[220]),
        .R(1'b0));
  FDRE \axis_tdata_reg[221] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[165]),
        .Q(rx_axis_tdata[221]),
        .R(1'b0));
  FDRE \axis_tdata_reg[222] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[166]),
        .Q(rx_axis_tdata[222]),
        .R(1'b0));
  FDRE \axis_tdata_reg[223] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[167]),
        .Q(rx_axis_tdata[223]),
        .R(1'b0));
  FDRE \axis_tdata_reg[224] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[152]),
        .Q(rx_axis_tdata[224]),
        .R(1'b0));
  FDRE \axis_tdata_reg[225] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[153]),
        .Q(rx_axis_tdata[225]),
        .R(1'b0));
  FDRE \axis_tdata_reg[226] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[154]),
        .Q(rx_axis_tdata[226]),
        .R(1'b0));
  FDRE \axis_tdata_reg[227] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[155]),
        .Q(rx_axis_tdata[227]),
        .R(1'b0));
  FDRE \axis_tdata_reg[228] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[156]),
        .Q(rx_axis_tdata[228]),
        .R(1'b0));
  FDRE \axis_tdata_reg[229] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[157]),
        .Q(rx_axis_tdata[229]),
        .R(1'b0));
  FDRE \axis_tdata_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[110]),
        .Q(rx_axis_tdata[22]),
        .R(1'b0));
  FDRE \axis_tdata_reg[230] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[158]),
        .Q(rx_axis_tdata[230]),
        .R(1'b0));
  FDRE \axis_tdata_reg[231] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[159]),
        .Q(rx_axis_tdata[231]),
        .R(1'b0));
  FDRE \axis_tdata_reg[232] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[144]),
        .Q(rx_axis_tdata[232]),
        .R(1'b0));
  FDRE \axis_tdata_reg[233] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[145]),
        .Q(rx_axis_tdata[233]),
        .R(1'b0));
  FDRE \axis_tdata_reg[234] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[146]),
        .Q(rx_axis_tdata[234]),
        .R(1'b0));
  FDRE \axis_tdata_reg[235] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[147]),
        .Q(rx_axis_tdata[235]),
        .R(1'b0));
  FDRE \axis_tdata_reg[236] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[148]),
        .Q(rx_axis_tdata[236]),
        .R(1'b0));
  FDRE \axis_tdata_reg[237] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[149]),
        .Q(rx_axis_tdata[237]),
        .R(1'b0));
  FDRE \axis_tdata_reg[238] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[150]),
        .Q(rx_axis_tdata[238]),
        .R(1'b0));
  FDRE \axis_tdata_reg[239] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[151]),
        .Q(rx_axis_tdata[239]),
        .R(1'b0));
  FDRE \axis_tdata_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[111]),
        .Q(rx_axis_tdata[23]),
        .R(1'b0));
  FDRE \axis_tdata_reg[240] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[136]),
        .Q(rx_axis_tdata[240]),
        .R(1'b0));
  FDRE \axis_tdata_reg[241] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[137]),
        .Q(rx_axis_tdata[241]),
        .R(1'b0));
  FDRE \axis_tdata_reg[242] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[138]),
        .Q(rx_axis_tdata[242]),
        .R(1'b0));
  FDRE \axis_tdata_reg[243] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[139]),
        .Q(rx_axis_tdata[243]),
        .R(1'b0));
  FDRE \axis_tdata_reg[244] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[140]),
        .Q(rx_axis_tdata[244]),
        .R(1'b0));
  FDRE \axis_tdata_reg[245] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[141]),
        .Q(rx_axis_tdata[245]),
        .R(1'b0));
  FDRE \axis_tdata_reg[246] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[142]),
        .Q(rx_axis_tdata[246]),
        .R(1'b0));
  FDRE \axis_tdata_reg[247] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[143]),
        .Q(rx_axis_tdata[247]),
        .R(1'b0));
  FDRE \axis_tdata_reg[248] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[128]),
        .Q(rx_axis_tdata[248]),
        .R(1'b0));
  FDRE \axis_tdata_reg[249] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[129]),
        .Q(rx_axis_tdata[249]),
        .R(1'b0));
  FDRE \axis_tdata_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[96]),
        .Q(rx_axis_tdata[24]),
        .R(1'b0));
  FDRE \axis_tdata_reg[250] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[130]),
        .Q(rx_axis_tdata[250]),
        .R(1'b0));
  FDRE \axis_tdata_reg[251] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[131]),
        .Q(rx_axis_tdata[251]),
        .R(1'b0));
  FDRE \axis_tdata_reg[252] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[132]),
        .Q(rx_axis_tdata[252]),
        .R(1'b0));
  FDRE \axis_tdata_reg[253] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[133]),
        .Q(rx_axis_tdata[253]),
        .R(1'b0));
  FDRE \axis_tdata_reg[254] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[134]),
        .Q(rx_axis_tdata[254]),
        .R(1'b0));
  FDRE \axis_tdata_reg[255] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[135]),
        .Q(rx_axis_tdata[255]),
        .R(1'b0));
  FDRE \axis_tdata_reg[256] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[376]),
        .Q(rx_axis_tdata[256]),
        .R(1'b0));
  FDRE \axis_tdata_reg[257] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[377]),
        .Q(rx_axis_tdata[257]),
        .R(1'b0));
  FDRE \axis_tdata_reg[258] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[378]),
        .Q(rx_axis_tdata[258]),
        .R(1'b0));
  FDRE \axis_tdata_reg[259] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[379]),
        .Q(rx_axis_tdata[259]),
        .R(1'b0));
  FDRE \axis_tdata_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[97]),
        .Q(rx_axis_tdata[25]),
        .R(1'b0));
  FDRE \axis_tdata_reg[260] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[380]),
        .Q(rx_axis_tdata[260]),
        .R(1'b0));
  FDRE \axis_tdata_reg[261] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[381]),
        .Q(rx_axis_tdata[261]),
        .R(1'b0));
  FDRE \axis_tdata_reg[262] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[382]),
        .Q(rx_axis_tdata[262]),
        .R(1'b0));
  FDRE \axis_tdata_reg[263] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[383]),
        .Q(rx_axis_tdata[263]),
        .R(1'b0));
  FDRE \axis_tdata_reg[264] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[368]),
        .Q(rx_axis_tdata[264]),
        .R(1'b0));
  FDRE \axis_tdata_reg[265] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[369]),
        .Q(rx_axis_tdata[265]),
        .R(1'b0));
  FDRE \axis_tdata_reg[266] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[370]),
        .Q(rx_axis_tdata[266]),
        .R(1'b0));
  FDRE \axis_tdata_reg[267] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[371]),
        .Q(rx_axis_tdata[267]),
        .R(1'b0));
  FDRE \axis_tdata_reg[268] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[372]),
        .Q(rx_axis_tdata[268]),
        .R(1'b0));
  FDRE \axis_tdata_reg[269] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[373]),
        .Q(rx_axis_tdata[269]),
        .R(1'b0));
  FDRE \axis_tdata_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[98]),
        .Q(rx_axis_tdata[26]),
        .R(1'b0));
  FDRE \axis_tdata_reg[270] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[374]),
        .Q(rx_axis_tdata[270]),
        .R(1'b0));
  FDRE \axis_tdata_reg[271] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[375]),
        .Q(rx_axis_tdata[271]),
        .R(1'b0));
  FDRE \axis_tdata_reg[272] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[360]),
        .Q(rx_axis_tdata[272]),
        .R(1'b0));
  FDRE \axis_tdata_reg[273] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[361]),
        .Q(rx_axis_tdata[273]),
        .R(1'b0));
  FDRE \axis_tdata_reg[274] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[362]),
        .Q(rx_axis_tdata[274]),
        .R(1'b0));
  FDRE \axis_tdata_reg[275] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[363]),
        .Q(rx_axis_tdata[275]),
        .R(1'b0));
  FDRE \axis_tdata_reg[276] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[364]),
        .Q(rx_axis_tdata[276]),
        .R(1'b0));
  FDRE \axis_tdata_reg[277] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[365]),
        .Q(rx_axis_tdata[277]),
        .R(1'b0));
  FDRE \axis_tdata_reg[278] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[366]),
        .Q(rx_axis_tdata[278]),
        .R(1'b0));
  FDRE \axis_tdata_reg[279] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[367]),
        .Q(rx_axis_tdata[279]),
        .R(1'b0));
  FDRE \axis_tdata_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[99]),
        .Q(rx_axis_tdata[27]),
        .R(1'b0));
  FDRE \axis_tdata_reg[280] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[352]),
        .Q(rx_axis_tdata[280]),
        .R(1'b0));
  FDRE \axis_tdata_reg[281] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[353]),
        .Q(rx_axis_tdata[281]),
        .R(1'b0));
  FDRE \axis_tdata_reg[282] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[354]),
        .Q(rx_axis_tdata[282]),
        .R(1'b0));
  FDRE \axis_tdata_reg[283] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[355]),
        .Q(rx_axis_tdata[283]),
        .R(1'b0));
  FDRE \axis_tdata_reg[284] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[356]),
        .Q(rx_axis_tdata[284]),
        .R(1'b0));
  FDRE \axis_tdata_reg[285] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[357]),
        .Q(rx_axis_tdata[285]),
        .R(1'b0));
  FDRE \axis_tdata_reg[286] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[358]),
        .Q(rx_axis_tdata[286]),
        .R(1'b0));
  FDRE \axis_tdata_reg[287] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[359]),
        .Q(rx_axis_tdata[287]),
        .R(1'b0));
  FDRE \axis_tdata_reg[288] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[344]),
        .Q(rx_axis_tdata[288]),
        .R(1'b0));
  FDRE \axis_tdata_reg[289] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[345]),
        .Q(rx_axis_tdata[289]),
        .R(1'b0));
  FDRE \axis_tdata_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[100]),
        .Q(rx_axis_tdata[28]),
        .R(1'b0));
  FDRE \axis_tdata_reg[290] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[346]),
        .Q(rx_axis_tdata[290]),
        .R(1'b0));
  FDRE \axis_tdata_reg[291] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[347]),
        .Q(rx_axis_tdata[291]),
        .R(1'b0));
  FDRE \axis_tdata_reg[292] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[348]),
        .Q(rx_axis_tdata[292]),
        .R(1'b0));
  FDRE \axis_tdata_reg[293] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[349]),
        .Q(rx_axis_tdata[293]),
        .R(1'b0));
  FDRE \axis_tdata_reg[294] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[350]),
        .Q(rx_axis_tdata[294]),
        .R(1'b0));
  FDRE \axis_tdata_reg[295] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[351]),
        .Q(rx_axis_tdata[295]),
        .R(1'b0));
  FDRE \axis_tdata_reg[296] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[336]),
        .Q(rx_axis_tdata[296]),
        .R(1'b0));
  FDRE \axis_tdata_reg[297] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[337]),
        .Q(rx_axis_tdata[297]),
        .R(1'b0));
  FDRE \axis_tdata_reg[298] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[338]),
        .Q(rx_axis_tdata[298]),
        .R(1'b0));
  FDRE \axis_tdata_reg[299] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[339]),
        .Q(rx_axis_tdata[299]),
        .R(1'b0));
  FDRE \axis_tdata_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[101]),
        .Q(rx_axis_tdata[29]),
        .R(1'b0));
  FDRE \axis_tdata_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[122]),
        .Q(rx_axis_tdata[2]),
        .R(1'b0));
  FDRE \axis_tdata_reg[300] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[340]),
        .Q(rx_axis_tdata[300]),
        .R(1'b0));
  FDRE \axis_tdata_reg[301] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[341]),
        .Q(rx_axis_tdata[301]),
        .R(1'b0));
  FDRE \axis_tdata_reg[302] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[342]),
        .Q(rx_axis_tdata[302]),
        .R(1'b0));
  FDRE \axis_tdata_reg[303] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[343]),
        .Q(rx_axis_tdata[303]),
        .R(1'b0));
  FDRE \axis_tdata_reg[304] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[328]),
        .Q(rx_axis_tdata[304]),
        .R(1'b0));
  FDRE \axis_tdata_reg[305] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[329]),
        .Q(rx_axis_tdata[305]),
        .R(1'b0));
  FDRE \axis_tdata_reg[306] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[330]),
        .Q(rx_axis_tdata[306]),
        .R(1'b0));
  FDRE \axis_tdata_reg[307] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[331]),
        .Q(rx_axis_tdata[307]),
        .R(1'b0));
  FDRE \axis_tdata_reg[308] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[332]),
        .Q(rx_axis_tdata[308]),
        .R(1'b0));
  FDRE \axis_tdata_reg[309] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[333]),
        .Q(rx_axis_tdata[309]),
        .R(1'b0));
  FDRE \axis_tdata_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[102]),
        .Q(rx_axis_tdata[30]),
        .R(1'b0));
  FDRE \axis_tdata_reg[310] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[334]),
        .Q(rx_axis_tdata[310]),
        .R(1'b0));
  FDRE \axis_tdata_reg[311] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[335]),
        .Q(rx_axis_tdata[311]),
        .R(1'b0));
  FDRE \axis_tdata_reg[312] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[320]),
        .Q(rx_axis_tdata[312]),
        .R(1'b0));
  FDRE \axis_tdata_reg[313] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[321]),
        .Q(rx_axis_tdata[313]),
        .R(1'b0));
  FDRE \axis_tdata_reg[314] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[322]),
        .Q(rx_axis_tdata[314]),
        .R(1'b0));
  FDRE \axis_tdata_reg[315] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[323]),
        .Q(rx_axis_tdata[315]),
        .R(1'b0));
  FDRE \axis_tdata_reg[316] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[324]),
        .Q(rx_axis_tdata[316]),
        .R(1'b0));
  FDRE \axis_tdata_reg[317] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[325]),
        .Q(rx_axis_tdata[317]),
        .R(1'b0));
  FDRE \axis_tdata_reg[318] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[326]),
        .Q(rx_axis_tdata[318]),
        .R(1'b0));
  FDRE \axis_tdata_reg[319] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[327]),
        .Q(rx_axis_tdata[319]),
        .R(1'b0));
  FDRE \axis_tdata_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[103]),
        .Q(rx_axis_tdata[31]),
        .R(1'b0));
  FDRE \axis_tdata_reg[320] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[312]),
        .Q(rx_axis_tdata[320]),
        .R(1'b0));
  FDRE \axis_tdata_reg[321] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[313]),
        .Q(rx_axis_tdata[321]),
        .R(1'b0));
  FDRE \axis_tdata_reg[322] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[314]),
        .Q(rx_axis_tdata[322]),
        .R(1'b0));
  FDRE \axis_tdata_reg[323] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[315]),
        .Q(rx_axis_tdata[323]),
        .R(1'b0));
  FDRE \axis_tdata_reg[324] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[316]),
        .Q(rx_axis_tdata[324]),
        .R(1'b0));
  FDRE \axis_tdata_reg[325] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[317]),
        .Q(rx_axis_tdata[325]),
        .R(1'b0));
  FDRE \axis_tdata_reg[326] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[318]),
        .Q(rx_axis_tdata[326]),
        .R(1'b0));
  FDRE \axis_tdata_reg[327] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[319]),
        .Q(rx_axis_tdata[327]),
        .R(1'b0));
  FDRE \axis_tdata_reg[328] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[304]),
        .Q(rx_axis_tdata[328]),
        .R(1'b0));
  FDRE \axis_tdata_reg[329] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[305]),
        .Q(rx_axis_tdata[329]),
        .R(1'b0));
  FDRE \axis_tdata_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[88]),
        .Q(rx_axis_tdata[32]),
        .R(1'b0));
  FDRE \axis_tdata_reg[330] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[306]),
        .Q(rx_axis_tdata[330]),
        .R(1'b0));
  FDRE \axis_tdata_reg[331] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[307]),
        .Q(rx_axis_tdata[331]),
        .R(1'b0));
  FDRE \axis_tdata_reg[332] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[308]),
        .Q(rx_axis_tdata[332]),
        .R(1'b0));
  FDRE \axis_tdata_reg[333] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[309]),
        .Q(rx_axis_tdata[333]),
        .R(1'b0));
  FDRE \axis_tdata_reg[334] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[310]),
        .Q(rx_axis_tdata[334]),
        .R(1'b0));
  FDRE \axis_tdata_reg[335] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[311]),
        .Q(rx_axis_tdata[335]),
        .R(1'b0));
  FDRE \axis_tdata_reg[336] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[296]),
        .Q(rx_axis_tdata[336]),
        .R(1'b0));
  FDRE \axis_tdata_reg[337] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[297]),
        .Q(rx_axis_tdata[337]),
        .R(1'b0));
  FDRE \axis_tdata_reg[338] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[298]),
        .Q(rx_axis_tdata[338]),
        .R(1'b0));
  FDRE \axis_tdata_reg[339] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[299]),
        .Q(rx_axis_tdata[339]),
        .R(1'b0));
  FDRE \axis_tdata_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[89]),
        .Q(rx_axis_tdata[33]),
        .R(1'b0));
  FDRE \axis_tdata_reg[340] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[300]),
        .Q(rx_axis_tdata[340]),
        .R(1'b0));
  FDRE \axis_tdata_reg[341] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[301]),
        .Q(rx_axis_tdata[341]),
        .R(1'b0));
  FDRE \axis_tdata_reg[342] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[302]),
        .Q(rx_axis_tdata[342]),
        .R(1'b0));
  FDRE \axis_tdata_reg[343] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[303]),
        .Q(rx_axis_tdata[343]),
        .R(1'b0));
  FDRE \axis_tdata_reg[344] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[288]),
        .Q(rx_axis_tdata[344]),
        .R(1'b0));
  FDRE \axis_tdata_reg[345] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[289]),
        .Q(rx_axis_tdata[345]),
        .R(1'b0));
  FDRE \axis_tdata_reg[346] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[290]),
        .Q(rx_axis_tdata[346]),
        .R(1'b0));
  FDRE \axis_tdata_reg[347] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[291]),
        .Q(rx_axis_tdata[347]),
        .R(1'b0));
  FDRE \axis_tdata_reg[348] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[292]),
        .Q(rx_axis_tdata[348]),
        .R(1'b0));
  FDRE \axis_tdata_reg[349] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[293]),
        .Q(rx_axis_tdata[349]),
        .R(1'b0));
  FDRE \axis_tdata_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[90]),
        .Q(rx_axis_tdata[34]),
        .R(1'b0));
  FDRE \axis_tdata_reg[350] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[294]),
        .Q(rx_axis_tdata[350]),
        .R(1'b0));
  FDRE \axis_tdata_reg[351] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[295]),
        .Q(rx_axis_tdata[351]),
        .R(1'b0));
  FDRE \axis_tdata_reg[352] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[280]),
        .Q(rx_axis_tdata[352]),
        .R(1'b0));
  FDRE \axis_tdata_reg[353] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[281]),
        .Q(rx_axis_tdata[353]),
        .R(1'b0));
  FDRE \axis_tdata_reg[354] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[282]),
        .Q(rx_axis_tdata[354]),
        .R(1'b0));
  FDRE \axis_tdata_reg[355] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[283]),
        .Q(rx_axis_tdata[355]),
        .R(1'b0));
  FDRE \axis_tdata_reg[356] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[284]),
        .Q(rx_axis_tdata[356]),
        .R(1'b0));
  FDRE \axis_tdata_reg[357] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[285]),
        .Q(rx_axis_tdata[357]),
        .R(1'b0));
  FDRE \axis_tdata_reg[358] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[286]),
        .Q(rx_axis_tdata[358]),
        .R(1'b0));
  FDRE \axis_tdata_reg[359] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[287]),
        .Q(rx_axis_tdata[359]),
        .R(1'b0));
  FDRE \axis_tdata_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[91]),
        .Q(rx_axis_tdata[35]),
        .R(1'b0));
  FDRE \axis_tdata_reg[360] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[272]),
        .Q(rx_axis_tdata[360]),
        .R(1'b0));
  FDRE \axis_tdata_reg[361] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[273]),
        .Q(rx_axis_tdata[361]),
        .R(1'b0));
  FDRE \axis_tdata_reg[362] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[274]),
        .Q(rx_axis_tdata[362]),
        .R(1'b0));
  FDRE \axis_tdata_reg[363] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[275]),
        .Q(rx_axis_tdata[363]),
        .R(1'b0));
  FDRE \axis_tdata_reg[364] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[276]),
        .Q(rx_axis_tdata[364]),
        .R(1'b0));
  FDRE \axis_tdata_reg[365] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[277]),
        .Q(rx_axis_tdata[365]),
        .R(1'b0));
  FDRE \axis_tdata_reg[366] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[278]),
        .Q(rx_axis_tdata[366]),
        .R(1'b0));
  FDRE \axis_tdata_reg[367] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[279]),
        .Q(rx_axis_tdata[367]),
        .R(1'b0));
  FDRE \axis_tdata_reg[368] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[264]),
        .Q(rx_axis_tdata[368]),
        .R(1'b0));
  FDRE \axis_tdata_reg[369] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[265]),
        .Q(rx_axis_tdata[369]),
        .R(1'b0));
  FDRE \axis_tdata_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[92]),
        .Q(rx_axis_tdata[36]),
        .R(1'b0));
  FDRE \axis_tdata_reg[370] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[266]),
        .Q(rx_axis_tdata[370]),
        .R(1'b0));
  FDRE \axis_tdata_reg[371] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[267]),
        .Q(rx_axis_tdata[371]),
        .R(1'b0));
  FDRE \axis_tdata_reg[372] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[268]),
        .Q(rx_axis_tdata[372]),
        .R(1'b0));
  FDRE \axis_tdata_reg[373] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[269]),
        .Q(rx_axis_tdata[373]),
        .R(1'b0));
  FDRE \axis_tdata_reg[374] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[270]),
        .Q(rx_axis_tdata[374]),
        .R(1'b0));
  FDRE \axis_tdata_reg[375] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[271]),
        .Q(rx_axis_tdata[375]),
        .R(1'b0));
  FDRE \axis_tdata_reg[376] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[256]),
        .Q(rx_axis_tdata[376]),
        .R(1'b0));
  FDRE \axis_tdata_reg[377] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[257]),
        .Q(rx_axis_tdata[377]),
        .R(1'b0));
  FDRE \axis_tdata_reg[378] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[258]),
        .Q(rx_axis_tdata[378]),
        .R(1'b0));
  FDRE \axis_tdata_reg[379] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[259]),
        .Q(rx_axis_tdata[379]),
        .R(1'b0));
  FDRE \axis_tdata_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[93]),
        .Q(rx_axis_tdata[37]),
        .R(1'b0));
  FDRE \axis_tdata_reg[380] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[260]),
        .Q(rx_axis_tdata[380]),
        .R(1'b0));
  FDRE \axis_tdata_reg[381] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[261]),
        .Q(rx_axis_tdata[381]),
        .R(1'b0));
  FDRE \axis_tdata_reg[382] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[262]),
        .Q(rx_axis_tdata[382]),
        .R(1'b0));
  FDRE \axis_tdata_reg[383] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[263]),
        .Q(rx_axis_tdata[383]),
        .R(1'b0));
  FDRE \axis_tdata_reg[384] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[504]),
        .Q(rx_axis_tdata[384]),
        .R(1'b0));
  FDRE \axis_tdata_reg[385] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[505]),
        .Q(rx_axis_tdata[385]),
        .R(1'b0));
  FDRE \axis_tdata_reg[386] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[506]),
        .Q(rx_axis_tdata[386]),
        .R(1'b0));
  FDRE \axis_tdata_reg[387] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[507]),
        .Q(rx_axis_tdata[387]),
        .R(1'b0));
  FDRE \axis_tdata_reg[388] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[508]),
        .Q(rx_axis_tdata[388]),
        .R(1'b0));
  FDRE \axis_tdata_reg[389] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[509]),
        .Q(rx_axis_tdata[389]),
        .R(1'b0));
  FDRE \axis_tdata_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[94]),
        .Q(rx_axis_tdata[38]),
        .R(1'b0));
  FDRE \axis_tdata_reg[390] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[510]),
        .Q(rx_axis_tdata[390]),
        .R(1'b0));
  FDRE \axis_tdata_reg[391] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[511]),
        .Q(rx_axis_tdata[391]),
        .R(1'b0));
  FDRE \axis_tdata_reg[392] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[496]),
        .Q(rx_axis_tdata[392]),
        .R(1'b0));
  FDRE \axis_tdata_reg[393] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[497]),
        .Q(rx_axis_tdata[393]),
        .R(1'b0));
  FDRE \axis_tdata_reg[394] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[498]),
        .Q(rx_axis_tdata[394]),
        .R(1'b0));
  FDRE \axis_tdata_reg[395] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[499]),
        .Q(rx_axis_tdata[395]),
        .R(1'b0));
  FDRE \axis_tdata_reg[396] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[500]),
        .Q(rx_axis_tdata[396]),
        .R(1'b0));
  FDRE \axis_tdata_reg[397] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[501]),
        .Q(rx_axis_tdata[397]),
        .R(1'b0));
  FDRE \axis_tdata_reg[398] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[502]),
        .Q(rx_axis_tdata[398]),
        .R(1'b0));
  FDRE \axis_tdata_reg[399] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[503]),
        .Q(rx_axis_tdata[399]),
        .R(1'b0));
  FDRE \axis_tdata_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[95]),
        .Q(rx_axis_tdata[39]),
        .R(1'b0));
  FDRE \axis_tdata_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[123]),
        .Q(rx_axis_tdata[3]),
        .R(1'b0));
  FDRE \axis_tdata_reg[400] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[488]),
        .Q(rx_axis_tdata[400]),
        .R(1'b0));
  FDRE \axis_tdata_reg[401] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[489]),
        .Q(rx_axis_tdata[401]),
        .R(1'b0));
  FDRE \axis_tdata_reg[402] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[490]),
        .Q(rx_axis_tdata[402]),
        .R(1'b0));
  FDRE \axis_tdata_reg[403] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[491]),
        .Q(rx_axis_tdata[403]),
        .R(1'b0));
  FDRE \axis_tdata_reg[404] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[492]),
        .Q(rx_axis_tdata[404]),
        .R(1'b0));
  FDRE \axis_tdata_reg[405] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[493]),
        .Q(rx_axis_tdata[405]),
        .R(1'b0));
  FDRE \axis_tdata_reg[406] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[494]),
        .Q(rx_axis_tdata[406]),
        .R(1'b0));
  FDRE \axis_tdata_reg[407] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[495]),
        .Q(rx_axis_tdata[407]),
        .R(1'b0));
  FDRE \axis_tdata_reg[408] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[480]),
        .Q(rx_axis_tdata[408]),
        .R(1'b0));
  FDRE \axis_tdata_reg[409] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[481]),
        .Q(rx_axis_tdata[409]),
        .R(1'b0));
  FDRE \axis_tdata_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[80]),
        .Q(rx_axis_tdata[40]),
        .R(1'b0));
  FDRE \axis_tdata_reg[410] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[482]),
        .Q(rx_axis_tdata[410]),
        .R(1'b0));
  FDRE \axis_tdata_reg[411] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[483]),
        .Q(rx_axis_tdata[411]),
        .R(1'b0));
  FDRE \axis_tdata_reg[412] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[484]),
        .Q(rx_axis_tdata[412]),
        .R(1'b0));
  FDRE \axis_tdata_reg[413] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[485]),
        .Q(rx_axis_tdata[413]),
        .R(1'b0));
  FDRE \axis_tdata_reg[414] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[486]),
        .Q(rx_axis_tdata[414]),
        .R(1'b0));
  FDRE \axis_tdata_reg[415] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[487]),
        .Q(rx_axis_tdata[415]),
        .R(1'b0));
  FDRE \axis_tdata_reg[416] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[472]),
        .Q(rx_axis_tdata[416]),
        .R(1'b0));
  FDRE \axis_tdata_reg[417] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[473]),
        .Q(rx_axis_tdata[417]),
        .R(1'b0));
  FDRE \axis_tdata_reg[418] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[474]),
        .Q(rx_axis_tdata[418]),
        .R(1'b0));
  FDRE \axis_tdata_reg[419] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[475]),
        .Q(rx_axis_tdata[419]),
        .R(1'b0));
  FDRE \axis_tdata_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[81]),
        .Q(rx_axis_tdata[41]),
        .R(1'b0));
  FDRE \axis_tdata_reg[420] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[476]),
        .Q(rx_axis_tdata[420]),
        .R(1'b0));
  FDRE \axis_tdata_reg[421] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[477]),
        .Q(rx_axis_tdata[421]),
        .R(1'b0));
  FDRE \axis_tdata_reg[422] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[478]),
        .Q(rx_axis_tdata[422]),
        .R(1'b0));
  FDRE \axis_tdata_reg[423] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[479]),
        .Q(rx_axis_tdata[423]),
        .R(1'b0));
  FDRE \axis_tdata_reg[424] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[464]),
        .Q(rx_axis_tdata[424]),
        .R(1'b0));
  FDRE \axis_tdata_reg[425] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[465]),
        .Q(rx_axis_tdata[425]),
        .R(1'b0));
  FDRE \axis_tdata_reg[426] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[466]),
        .Q(rx_axis_tdata[426]),
        .R(1'b0));
  FDRE \axis_tdata_reg[427] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[467]),
        .Q(rx_axis_tdata[427]),
        .R(1'b0));
  FDRE \axis_tdata_reg[428] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[468]),
        .Q(rx_axis_tdata[428]),
        .R(1'b0));
  FDRE \axis_tdata_reg[429] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[469]),
        .Q(rx_axis_tdata[429]),
        .R(1'b0));
  FDRE \axis_tdata_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[82]),
        .Q(rx_axis_tdata[42]),
        .R(1'b0));
  FDRE \axis_tdata_reg[430] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[470]),
        .Q(rx_axis_tdata[430]),
        .R(1'b0));
  FDRE \axis_tdata_reg[431] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[471]),
        .Q(rx_axis_tdata[431]),
        .R(1'b0));
  FDRE \axis_tdata_reg[432] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[456]),
        .Q(rx_axis_tdata[432]),
        .R(1'b0));
  FDRE \axis_tdata_reg[433] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[457]),
        .Q(rx_axis_tdata[433]),
        .R(1'b0));
  FDRE \axis_tdata_reg[434] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[458]),
        .Q(rx_axis_tdata[434]),
        .R(1'b0));
  FDRE \axis_tdata_reg[435] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[459]),
        .Q(rx_axis_tdata[435]),
        .R(1'b0));
  FDRE \axis_tdata_reg[436] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[460]),
        .Q(rx_axis_tdata[436]),
        .R(1'b0));
  FDRE \axis_tdata_reg[437] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[461]),
        .Q(rx_axis_tdata[437]),
        .R(1'b0));
  FDRE \axis_tdata_reg[438] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[462]),
        .Q(rx_axis_tdata[438]),
        .R(1'b0));
  FDRE \axis_tdata_reg[439] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[463]),
        .Q(rx_axis_tdata[439]),
        .R(1'b0));
  FDRE \axis_tdata_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[83]),
        .Q(rx_axis_tdata[43]),
        .R(1'b0));
  FDRE \axis_tdata_reg[440] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[448]),
        .Q(rx_axis_tdata[440]),
        .R(1'b0));
  FDRE \axis_tdata_reg[441] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[449]),
        .Q(rx_axis_tdata[441]),
        .R(1'b0));
  FDRE \axis_tdata_reg[442] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[450]),
        .Q(rx_axis_tdata[442]),
        .R(1'b0));
  FDRE \axis_tdata_reg[443] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[451]),
        .Q(rx_axis_tdata[443]),
        .R(1'b0));
  FDRE \axis_tdata_reg[444] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[452]),
        .Q(rx_axis_tdata[444]),
        .R(1'b0));
  FDRE \axis_tdata_reg[445] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[453]),
        .Q(rx_axis_tdata[445]),
        .R(1'b0));
  FDRE \axis_tdata_reg[446] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[454]),
        .Q(rx_axis_tdata[446]),
        .R(1'b0));
  FDRE \axis_tdata_reg[447] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[455]),
        .Q(rx_axis_tdata[447]),
        .R(1'b0));
  FDRE \axis_tdata_reg[448] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[440]),
        .Q(rx_axis_tdata[448]),
        .R(1'b0));
  FDRE \axis_tdata_reg[449] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[441]),
        .Q(rx_axis_tdata[449]),
        .R(1'b0));
  FDRE \axis_tdata_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[84]),
        .Q(rx_axis_tdata[44]),
        .R(1'b0));
  FDRE \axis_tdata_reg[450] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[442]),
        .Q(rx_axis_tdata[450]),
        .R(1'b0));
  FDRE \axis_tdata_reg[451] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[443]),
        .Q(rx_axis_tdata[451]),
        .R(1'b0));
  FDRE \axis_tdata_reg[452] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[444]),
        .Q(rx_axis_tdata[452]),
        .R(1'b0));
  FDRE \axis_tdata_reg[453] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[445]),
        .Q(rx_axis_tdata[453]),
        .R(1'b0));
  FDRE \axis_tdata_reg[454] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[446]),
        .Q(rx_axis_tdata[454]),
        .R(1'b0));
  FDRE \axis_tdata_reg[455] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[447]),
        .Q(rx_axis_tdata[455]),
        .R(1'b0));
  FDRE \axis_tdata_reg[456] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[432]),
        .Q(rx_axis_tdata[456]),
        .R(1'b0));
  FDRE \axis_tdata_reg[457] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[433]),
        .Q(rx_axis_tdata[457]),
        .R(1'b0));
  FDRE \axis_tdata_reg[458] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[434]),
        .Q(rx_axis_tdata[458]),
        .R(1'b0));
  FDRE \axis_tdata_reg[459] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[435]),
        .Q(rx_axis_tdata[459]),
        .R(1'b0));
  FDRE \axis_tdata_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[85]),
        .Q(rx_axis_tdata[45]),
        .R(1'b0));
  FDRE \axis_tdata_reg[460] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[436]),
        .Q(rx_axis_tdata[460]),
        .R(1'b0));
  FDRE \axis_tdata_reg[461] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[437]),
        .Q(rx_axis_tdata[461]),
        .R(1'b0));
  FDRE \axis_tdata_reg[462] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[438]),
        .Q(rx_axis_tdata[462]),
        .R(1'b0));
  FDRE \axis_tdata_reg[463] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[439]),
        .Q(rx_axis_tdata[463]),
        .R(1'b0));
  FDRE \axis_tdata_reg[464] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[424]),
        .Q(rx_axis_tdata[464]),
        .R(1'b0));
  FDRE \axis_tdata_reg[465] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[425]),
        .Q(rx_axis_tdata[465]),
        .R(1'b0));
  FDRE \axis_tdata_reg[466] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[426]),
        .Q(rx_axis_tdata[466]),
        .R(1'b0));
  FDRE \axis_tdata_reg[467] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[427]),
        .Q(rx_axis_tdata[467]),
        .R(1'b0));
  FDRE \axis_tdata_reg[468] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[428]),
        .Q(rx_axis_tdata[468]),
        .R(1'b0));
  FDRE \axis_tdata_reg[469] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[429]),
        .Q(rx_axis_tdata[469]),
        .R(1'b0));
  FDRE \axis_tdata_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[86]),
        .Q(rx_axis_tdata[46]),
        .R(1'b0));
  FDRE \axis_tdata_reg[470] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[430]),
        .Q(rx_axis_tdata[470]),
        .R(1'b0));
  FDRE \axis_tdata_reg[471] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[431]),
        .Q(rx_axis_tdata[471]),
        .R(1'b0));
  FDRE \axis_tdata_reg[472] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[416]),
        .Q(rx_axis_tdata[472]),
        .R(1'b0));
  FDRE \axis_tdata_reg[473] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[417]),
        .Q(rx_axis_tdata[473]),
        .R(1'b0));
  FDRE \axis_tdata_reg[474] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[418]),
        .Q(rx_axis_tdata[474]),
        .R(1'b0));
  FDRE \axis_tdata_reg[475] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[419]),
        .Q(rx_axis_tdata[475]),
        .R(1'b0));
  FDRE \axis_tdata_reg[476] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[420]),
        .Q(rx_axis_tdata[476]),
        .R(1'b0));
  FDRE \axis_tdata_reg[477] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[421]),
        .Q(rx_axis_tdata[477]),
        .R(1'b0));
  FDRE \axis_tdata_reg[478] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[422]),
        .Q(rx_axis_tdata[478]),
        .R(1'b0));
  FDRE \axis_tdata_reg[479] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[423]),
        .Q(rx_axis_tdata[479]),
        .R(1'b0));
  FDRE \axis_tdata_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[87]),
        .Q(rx_axis_tdata[47]),
        .R(1'b0));
  FDRE \axis_tdata_reg[480] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[408]),
        .Q(rx_axis_tdata[480]),
        .R(1'b0));
  FDRE \axis_tdata_reg[481] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[409]),
        .Q(rx_axis_tdata[481]),
        .R(1'b0));
  FDRE \axis_tdata_reg[482] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[410]),
        .Q(rx_axis_tdata[482]),
        .R(1'b0));
  FDRE \axis_tdata_reg[483] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[411]),
        .Q(rx_axis_tdata[483]),
        .R(1'b0));
  FDRE \axis_tdata_reg[484] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[412]),
        .Q(rx_axis_tdata[484]),
        .R(1'b0));
  FDRE \axis_tdata_reg[485] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[413]),
        .Q(rx_axis_tdata[485]),
        .R(1'b0));
  FDRE \axis_tdata_reg[486] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[414]),
        .Q(rx_axis_tdata[486]),
        .R(1'b0));
  FDRE \axis_tdata_reg[487] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[415]),
        .Q(rx_axis_tdata[487]),
        .R(1'b0));
  FDRE \axis_tdata_reg[488] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[400]),
        .Q(rx_axis_tdata[488]),
        .R(1'b0));
  FDRE \axis_tdata_reg[489] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[401]),
        .Q(rx_axis_tdata[489]),
        .R(1'b0));
  FDRE \axis_tdata_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[72]),
        .Q(rx_axis_tdata[48]),
        .R(1'b0));
  FDRE \axis_tdata_reg[490] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[402]),
        .Q(rx_axis_tdata[490]),
        .R(1'b0));
  FDRE \axis_tdata_reg[491] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[403]),
        .Q(rx_axis_tdata[491]),
        .R(1'b0));
  FDRE \axis_tdata_reg[492] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[404]),
        .Q(rx_axis_tdata[492]),
        .R(1'b0));
  FDRE \axis_tdata_reg[493] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[405]),
        .Q(rx_axis_tdata[493]),
        .R(1'b0));
  FDRE \axis_tdata_reg[494] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[406]),
        .Q(rx_axis_tdata[494]),
        .R(1'b0));
  FDRE \axis_tdata_reg[495] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[407]),
        .Q(rx_axis_tdata[495]),
        .R(1'b0));
  FDRE \axis_tdata_reg[496] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[392]),
        .Q(rx_axis_tdata[496]),
        .R(1'b0));
  FDRE \axis_tdata_reg[497] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[393]),
        .Q(rx_axis_tdata[497]),
        .R(1'b0));
  FDRE \axis_tdata_reg[498] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[394]),
        .Q(rx_axis_tdata[498]),
        .R(1'b0));
  FDRE \axis_tdata_reg[499] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[395]),
        .Q(rx_axis_tdata[499]),
        .R(1'b0));
  FDRE \axis_tdata_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[73]),
        .Q(rx_axis_tdata[49]),
        .R(1'b0));
  FDRE \axis_tdata_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[124]),
        .Q(rx_axis_tdata[4]),
        .R(1'b0));
  FDRE \axis_tdata_reg[500] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[396]),
        .Q(rx_axis_tdata[500]),
        .R(1'b0));
  FDRE \axis_tdata_reg[501] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[397]),
        .Q(rx_axis_tdata[501]),
        .R(1'b0));
  FDRE \axis_tdata_reg[502] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[398]),
        .Q(rx_axis_tdata[502]),
        .R(1'b0));
  FDRE \axis_tdata_reg[503] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[399]),
        .Q(rx_axis_tdata[503]),
        .R(1'b0));
  FDRE \axis_tdata_reg[504] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[384]),
        .Q(rx_axis_tdata[504]),
        .R(1'b0));
  FDRE \axis_tdata_reg[505] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[385]),
        .Q(rx_axis_tdata[505]),
        .R(1'b0));
  FDRE \axis_tdata_reg[506] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[386]),
        .Q(rx_axis_tdata[506]),
        .R(1'b0));
  FDRE \axis_tdata_reg[507] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[387]),
        .Q(rx_axis_tdata[507]),
        .R(1'b0));
  FDRE \axis_tdata_reg[508] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[388]),
        .Q(rx_axis_tdata[508]),
        .R(1'b0));
  FDRE \axis_tdata_reg[509] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[389]),
        .Q(rx_axis_tdata[509]),
        .R(1'b0));
  FDRE \axis_tdata_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[74]),
        .Q(rx_axis_tdata[50]),
        .R(1'b0));
  FDRE \axis_tdata_reg[510] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[390]),
        .Q(rx_axis_tdata[510]),
        .R(1'b0));
  FDRE \axis_tdata_reg[511] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[391]),
        .Q(rx_axis_tdata[511]),
        .R(1'b0));
  FDRE \axis_tdata_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[75]),
        .Q(rx_axis_tdata[51]),
        .R(1'b0));
  FDRE \axis_tdata_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[76]),
        .Q(rx_axis_tdata[52]),
        .R(1'b0));
  FDRE \axis_tdata_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[77]),
        .Q(rx_axis_tdata[53]),
        .R(1'b0));
  FDRE \axis_tdata_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[78]),
        .Q(rx_axis_tdata[54]),
        .R(1'b0));
  FDRE \axis_tdata_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[79]),
        .Q(rx_axis_tdata[55]),
        .R(1'b0));
  FDRE \axis_tdata_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[64]),
        .Q(rx_axis_tdata[56]),
        .R(1'b0));
  FDRE \axis_tdata_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[65]),
        .Q(rx_axis_tdata[57]),
        .R(1'b0));
  FDRE \axis_tdata_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[66]),
        .Q(rx_axis_tdata[58]),
        .R(1'b0));
  FDRE \axis_tdata_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[67]),
        .Q(rx_axis_tdata[59]),
        .R(1'b0));
  FDRE \axis_tdata_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[125]),
        .Q(rx_axis_tdata[5]),
        .R(1'b0));
  FDRE \axis_tdata_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[68]),
        .Q(rx_axis_tdata[60]),
        .R(1'b0));
  FDRE \axis_tdata_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[69]),
        .Q(rx_axis_tdata[61]),
        .R(1'b0));
  FDRE \axis_tdata_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[70]),
        .Q(rx_axis_tdata[62]),
        .R(1'b0));
  FDRE \axis_tdata_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[71]),
        .Q(rx_axis_tdata[63]),
        .R(1'b0));
  FDRE \axis_tdata_reg[64] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[56]),
        .Q(rx_axis_tdata[64]),
        .R(1'b0));
  FDRE \axis_tdata_reg[65] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[57]),
        .Q(rx_axis_tdata[65]),
        .R(1'b0));
  FDRE \axis_tdata_reg[66] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[58]),
        .Q(rx_axis_tdata[66]),
        .R(1'b0));
  FDRE \axis_tdata_reg[67] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[59]),
        .Q(rx_axis_tdata[67]),
        .R(1'b0));
  FDRE \axis_tdata_reg[68] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[60]),
        .Q(rx_axis_tdata[68]),
        .R(1'b0));
  FDRE \axis_tdata_reg[69] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[61]),
        .Q(rx_axis_tdata[69]),
        .R(1'b0));
  FDRE \axis_tdata_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[126]),
        .Q(rx_axis_tdata[6]),
        .R(1'b0));
  FDRE \axis_tdata_reg[70] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[62]),
        .Q(rx_axis_tdata[70]),
        .R(1'b0));
  FDRE \axis_tdata_reg[71] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[63]),
        .Q(rx_axis_tdata[71]),
        .R(1'b0));
  FDRE \axis_tdata_reg[72] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[48]),
        .Q(rx_axis_tdata[72]),
        .R(1'b0));
  FDRE \axis_tdata_reg[73] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[49]),
        .Q(rx_axis_tdata[73]),
        .R(1'b0));
  FDRE \axis_tdata_reg[74] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[50]),
        .Q(rx_axis_tdata[74]),
        .R(1'b0));
  FDRE \axis_tdata_reg[75] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[51]),
        .Q(rx_axis_tdata[75]),
        .R(1'b0));
  FDRE \axis_tdata_reg[76] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[52]),
        .Q(rx_axis_tdata[76]),
        .R(1'b0));
  FDRE \axis_tdata_reg[77] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[53]),
        .Q(rx_axis_tdata[77]),
        .R(1'b0));
  FDRE \axis_tdata_reg[78] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[54]),
        .Q(rx_axis_tdata[78]),
        .R(1'b0));
  FDRE \axis_tdata_reg[79] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[55]),
        .Q(rx_axis_tdata[79]),
        .R(1'b0));
  FDRE \axis_tdata_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[127]),
        .Q(rx_axis_tdata[7]),
        .R(1'b0));
  FDRE \axis_tdata_reg[80] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[40]),
        .Q(rx_axis_tdata[80]),
        .R(1'b0));
  FDRE \axis_tdata_reg[81] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[41]),
        .Q(rx_axis_tdata[81]),
        .R(1'b0));
  FDRE \axis_tdata_reg[82] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[42]),
        .Q(rx_axis_tdata[82]),
        .R(1'b0));
  FDRE \axis_tdata_reg[83] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[43]),
        .Q(rx_axis_tdata[83]),
        .R(1'b0));
  FDRE \axis_tdata_reg[84] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[44]),
        .Q(rx_axis_tdata[84]),
        .R(1'b0));
  FDRE \axis_tdata_reg[85] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[45]),
        .Q(rx_axis_tdata[85]),
        .R(1'b0));
  FDRE \axis_tdata_reg[86] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[46]),
        .Q(rx_axis_tdata[86]),
        .R(1'b0));
  FDRE \axis_tdata_reg[87] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[47]),
        .Q(rx_axis_tdata[87]),
        .R(1'b0));
  FDRE \axis_tdata_reg[88] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[32]),
        .Q(rx_axis_tdata[88]),
        .R(1'b0));
  FDRE \axis_tdata_reg[89] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[33]),
        .Q(rx_axis_tdata[89]),
        .R(1'b0));
  FDRE \axis_tdata_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[112]),
        .Q(rx_axis_tdata[8]),
        .R(1'b0));
  FDRE \axis_tdata_reg[90] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[34]),
        .Q(rx_axis_tdata[90]),
        .R(1'b0));
  FDRE \axis_tdata_reg[91] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[35]),
        .Q(rx_axis_tdata[91]),
        .R(1'b0));
  FDRE \axis_tdata_reg[92] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[36]),
        .Q(rx_axis_tdata[92]),
        .R(1'b0));
  FDRE \axis_tdata_reg[93] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[37]),
        .Q(rx_axis_tdata[93]),
        .R(1'b0));
  FDRE \axis_tdata_reg[94] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[38]),
        .Q(rx_axis_tdata[94]),
        .R(1'b0));
  FDRE \axis_tdata_reg[95] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[39]),
        .Q(rx_axis_tdata[95]),
        .R(1'b0));
  FDRE \axis_tdata_reg[96] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[24]),
        .Q(rx_axis_tdata[96]),
        .R(1'b0));
  FDRE \axis_tdata_reg[97] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[25]),
        .Q(rx_axis_tdata[97]),
        .R(1'b0));
  FDRE \axis_tdata_reg[98] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[26]),
        .Q(rx_axis_tdata[98]),
        .R(1'b0));
  FDRE \axis_tdata_reg[99] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[27]),
        .Q(rx_axis_tdata[99]),
        .R(1'b0));
  FDRE \axis_tdata_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(lbus_data[113]),
        .Q(rx_axis_tdata[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \axis_tkeep[10]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \axis_tkeep[11]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[12]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[13]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[14]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_10 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_1 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(dout[129]),
        .O(\axis_tkeep[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[15]_i_2 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[15]));
  LUT5 #(
    .INIT(32'hFFF0E0F0)) 
    \axis_tkeep[15]_i_3 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[1]_11 ),
        .I4(\rot_reg[1]_10 ),
        .O(\rot_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h048C159D26AE37BF)) 
    \axis_tkeep[15]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(dout[133]),
        .I5(\axis_tkeep_reg[47]_2 [133]),
        .O(\rot_reg[0]_3 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[15]_i_5 
       (.I0(dout[130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\rot_reg[1]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .I4(\axis_tkeep[15]_i_8_n_0 ),
        .O(\axis_tkeep[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[15]_i_6 
       (.I0(dout[128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[15]_i_9_n_0 ),
        .O(\axis_tkeep[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[15]_i_7 
       (.I0(\axis_tkeep_reg[47]_2 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_0 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[15]_i_10_n_0 ),
        .O(\axis_tkeep[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_8 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_1 [130]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_0 [130]),
        .O(\axis_tkeep[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[15]_i_9 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [128]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_1 [128]),
        .O(\axis_tkeep[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[17]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[18]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[19]_i_1 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[1]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[20]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[21]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_5_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[22]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[23]_i_1 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[24]_i_1 
       (.I0(\axis_tkeep_reg[47]_2 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[24]_i_2_n_0 ),
        .O(mty_to_tkeep0_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[24]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [131]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[131]),
        .O(\axis_tkeep[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[25]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[26]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[27]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .I3(\axis_tkeep[31]_i_5_n_0 ),
        .O(mty_to_tkeep0_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[28]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[29]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(\axis_tkeep[31]_i_5_n_0 ),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[2]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[30]_i_1 
       (.I0(mty_to_tkeep0_return[8]),
        .I1(\axis_tkeep[31]_i_7_n_0 ),
        .I2(\axis_tkeep[31]_i_6_n_0 ),
        .O(mty_to_tkeep0_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_10 
       (.I0(\rot_reg[0]_12 ),
        .I1(dout[129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_2 [129]),
        .O(\axis_tkeep[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_11 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [130]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[130]),
        .O(\axis_tkeep[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[31]_i_2 
       (.I0(\axis_tkeep[31]_i_5_n_0 ),
        .I1(\axis_tkeep[31]_i_6_n_0 ),
        .I2(mty_to_tkeep0_return[8]),
        .I3(\axis_tkeep[31]_i_7_n_0 ),
        .O(mty_to_tkeep0_return[15]));
  LUT5 #(
    .INIT(32'hD7D7D700)) 
    \axis_tkeep[31]_i_3 
       (.I0(\rot_reg[1]_11 ),
        .I1(\rot_reg[1]_10 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[0]_4 ),
        .I4(\rot_reg[0]_3 ),
        .O(\rot_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    \axis_tkeep[31]_i_4 
       (.I0(\axis_tkeep_reg[47]_1 [133]),
        .I1(\rot_reg[0]_10 ),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[133]),
        .I4(\rot_reg[1]_2 ),
        .O(rx_clk_0));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_5 
       (.I0(\axis_tkeep_reg[47]_2 [128]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [128]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[31]_i_9_n_0 ),
        .O(\axis_tkeep[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_6 
       (.I0(\axis_tkeep_reg[47]_0 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_1 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[31]_i_10_n_0 ),
        .O(\axis_tkeep[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[31]_i_7 
       (.I0(\axis_tkeep_reg[47]_2 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_0 [130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[31]_i_11_n_0 ),
        .O(\axis_tkeep[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[31]_i_8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_2 [133]),
        .O(\rot_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[31]_i_9 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_1 [128]),
        .I2(\rot_reg[0]_12 ),
        .I3(dout[128]),
        .O(\axis_tkeep[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[33]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[34]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[35]_i_1 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[36]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[37]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_5_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[38]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[39]_i_1 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFFEA)) 
    \axis_tkeep[3]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[3]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[40]_i_1 
       (.I0(\axis_tkeep_reg[47]_0 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_1 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[40]_i_2_n_0 ),
        .O(mty_to_tkeep1_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[40]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[131]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [131]),
        .O(\axis_tkeep[40]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[41]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[42]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[43]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .I3(\axis_tkeep[47]_i_5_n_0 ),
        .O(mty_to_tkeep1_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[44]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[45]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(\axis_tkeep[47]_i_5_n_0 ),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[46]_i_1 
       (.I0(mty_to_tkeep1_return[8]),
        .I1(\axis_tkeep[47]_i_7_n_0 ),
        .I2(\axis_tkeep[47]_i_6_n_0 ),
        .O(mty_to_tkeep1_return[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_10 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[130]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_2 [130]),
        .O(\axis_tkeep[47]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[47]_i_2 
       (.I0(\axis_tkeep[47]_i_5_n_0 ),
        .I1(\axis_tkeep[47]_i_6_n_0 ),
        .I2(mty_to_tkeep1_return[8]),
        .I3(\axis_tkeep[47]_i_7_n_0 ),
        .O(mty_to_tkeep1_return[15]));
  LUT5 #(
    .INIT(32'hE000E0E0)) 
    \axis_tkeep[47]_i_3 
       (.I0(\rot_reg[0]_3 ),
        .I1(\rot_reg[0]_4 ),
        .I2(\rot_reg[1]_9 ),
        .I3(\rot_reg[1]_10 ),
        .I4(\rot_reg[1]_11 ),
        .O(\rot_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h084C195D2A6E3B7F)) 
    \axis_tkeep[47]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(\axis_tkeep_reg[47]_0 [133]),
        .I5(dout[133]),
        .O(\rot_reg[1]_8 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_5 
       (.I0(\axis_tkeep_reg[47]_1 [128]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[0]_12 ),
        .I4(\axis_tkeep[47]_i_8_n_0 ),
        .O(\axis_tkeep[47]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_6 
       (.I0(\axis_tkeep_reg[47]_1 [129]),
        .I1(\rot_reg[1]_12 ),
        .I2(dout[129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[47]_i_9_n_0 ),
        .O(\axis_tkeep[47]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[47]_i_7 
       (.I0(\axis_tkeep_reg[47]_0 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_1 [130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[47]_i_10_n_0 ),
        .O(\axis_tkeep[47]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_8 
       (.I0(\rot_reg[0]_10 ),
        .I1(dout[128]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [128]),
        .O(\axis_tkeep[47]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[47]_i_9 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_2 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_0 [129]),
        .O(\axis_tkeep[47]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axis_tkeep[49]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[4]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \axis_tkeep[50]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[2]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \axis_tkeep[51]_i_1 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[3]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[52]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    \axis_tkeep[53]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_7_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[54]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF8F0)) 
    \axis_tkeep[55]_i_1 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[56]_i_1 
       (.I0(\axis_tkeep_reg[47]_1 [131]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[56]_i_3_n_0 ),
        .O(mty_to_tkeep2_return[8]));
  LUT2 #(
    .INIT(4'hE)) 
    \axis_tkeep[56]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[56]_i_3 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [131]),
        .I2(\rot_reg[0]_10 ),
        .I3(\axis_tkeep_reg[47]_2 [131]),
        .O(\axis_tkeep[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \axis_tkeep[56]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\rot_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \axis_tkeep[57]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[9]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \axis_tkeep[58]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \axis_tkeep[59]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .I3(\axis_tkeep[63]_i_7_n_0 ),
        .O(mty_to_tkeep2_return[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEEEC)) 
    \axis_tkeep[5]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(mty_to_tkeep_return[8]),
        .I2(\axis_tkeep[15]_i_6_n_0 ),
        .I3(\axis_tkeep[15]_i_7_n_0 ),
        .O(mty_to_tkeep_return[5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axis_tkeep[60]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[12]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    \axis_tkeep[61]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(\axis_tkeep[63]_i_7_n_0 ),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[13]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axis_tkeep[62]_i_1 
       (.I0(mty_to_tkeep2_return[8]),
        .I1(\axis_tkeep[63]_i_9_n_0 ),
        .I2(\axis_tkeep[63]_i_8_n_0 ),
        .O(mty_to_tkeep2_return[14]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_14 
       (.I0(\rot_reg[1]_2 ),
        .I1(\axis_tkeep[63]_i_27_n_0 ),
        .I2(\rot_reg[1]_3 ),
        .I3(\rot_reg[0]_1 ),
        .O(\rot_reg[1]_9 ));
  LUT4 #(
    .INIT(16'hB0BB)) 
    \axis_tkeep[63]_i_15 
       (.I0(\rot_reg[1]_0 ),
        .I1(\axis_tkeep[63]_i_30_n_0 ),
        .I2(\rot_reg[1]_1 ),
        .I3(\rot_reg[0]_0 ),
        .O(\rot_reg[1]_10 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_16 
       (.I0(\rot_reg[1]_5 ),
        .I1(\axis_tkeep[63]_i_34_n_0 ),
        .I2(\rot_reg[0]_2 ),
        .I3(\rot_reg[1]_4 ),
        .O(\rot_reg[1]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \axis_tkeep[63]_i_2 
       (.I0(\axis_tkeep[63]_i_7_n_0 ),
        .I1(\axis_tkeep[63]_i_8_n_0 ),
        .I2(mty_to_tkeep2_return[8]),
        .I3(\axis_tkeep[63]_i_9_n_0 ),
        .O(mty_to_tkeep2_return[15]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_23 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [128]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [128]),
        .O(\axis_tkeep[63]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_24 
       (.I0(\rot_reg[0]_12 ),
        .I1(\axis_tkeep_reg[47]_0 [129]),
        .I2(\rot_reg[0]_11 ),
        .I3(\axis_tkeep_reg[47]_1 [129]),
        .O(\axis_tkeep[63]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[63]_i_25 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_2 [130]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_0 [130]),
        .O(\axis_tkeep[63]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hC840)) 
    \axis_tkeep[63]_i_26 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0] ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_27 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\axis_tkeep[63]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_28 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_29 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_30 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [133]),
        .I3(\axis_tkeep_reg[47]_2 [133]),
        .O(\axis_tkeep[63]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h5140)) 
    \axis_tkeep[63]_i_31 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h3B7F)) 
    \axis_tkeep[63]_i_32 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_33 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .O(\rot_reg[1]_5 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_34 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_0 [133]),
        .O(\axis_tkeep[63]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'hC480)) 
    \axis_tkeep[63]_i_35 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .O(\rot_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_36 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_1 [132]),
        .I3(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[1]_4 ));
  LUT4 #(
    .INIT(16'hAEBF)) 
    \axis_tkeep[63]_i_37 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .O(\rot_reg[1] ));
  LUT5 #(
    .INIT(32'h80808000)) 
    \axis_tkeep[63]_i_4 
       (.I0(\rot_reg[1]_9 ),
        .I1(\rot_reg[1]_10 ),
        .I2(\rot_reg[1]_11 ),
        .I3(\rot_reg[0]_3 ),
        .I4(\rot_reg[0]_4 ),
        .O(\rot_reg[0]_6 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    \axis_tkeep[63]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[133]),
        .I3(\axis_tkeep_reg[47]_1 [133]),
        .I4(\axis_tkeep_reg[47]_2 [133]),
        .I5(\axis_tkeep_reg[47]_0 [133]),
        .O(\rot_reg[1]_6 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_7 
       (.I0(dout[128]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [128]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[63]_i_23_n_0 ),
        .O(\axis_tkeep[63]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_8 
       (.I0(dout[129]),
        .I1(\rot_reg[1]_12 ),
        .I2(\axis_tkeep_reg[47]_2 [129]),
        .I3(\rot_reg[0]_10 ),
        .I4(\axis_tkeep[63]_i_24_n_0 ),
        .O(\axis_tkeep[63]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[63]_i_9 
       (.I0(\axis_tkeep_reg[47]_1 [130]),
        .I1(\rot_reg[0]_11 ),
        .I2(dout[130]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[63]_i_25_n_0 ),
        .O(\axis_tkeep[63]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axis_tkeep[6]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_7_n_0 ),
        .I2(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \axis_tkeep[7]_i_1 
       (.I0(mty_to_tkeep_return[8]),
        .I1(\axis_tkeep[15]_i_6_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .I3(\axis_tkeep[15]_i_5_n_0 ),
        .O(mty_to_tkeep_return[7]));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \axis_tkeep[8]_i_1 
       (.I0(dout[131]),
        .I1(\rot_reg[0]_11 ),
        .I2(\axis_tkeep_reg[47]_2 [131]),
        .I3(\rot_reg[1]_12 ),
        .I4(\axis_tkeep[8]_i_2_n_0 ),
        .O(mty_to_tkeep_return[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \axis_tkeep[8]_i_2 
       (.I0(\rot_reg[0]_10 ),
        .I1(\axis_tkeep_reg[47]_0 [131]),
        .I2(\rot_reg[0]_12 ),
        .I3(\axis_tkeep_reg[47]_1 [131]),
        .O(\axis_tkeep[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFE00)) 
    \axis_tkeep[9]_i_1 
       (.I0(\axis_tkeep[15]_i_5_n_0 ),
        .I1(\axis_tkeep[15]_i_6_n_0 ),
        .I2(\axis_tkeep[15]_i_7_n_0 ),
        .I3(mty_to_tkeep_return[8]),
        .O(mty_to_tkeep_return[9]));
  FDRE \axis_tkeep_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[0]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[10]),
        .Q(rx_axis_tkeep[10]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[11]),
        .Q(rx_axis_tkeep[11]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[12]),
        .Q(rx_axis_tkeep[12]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[13]),
        .Q(rx_axis_tkeep[13]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[14]),
        .Q(rx_axis_tkeep[14]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[15]),
        .Q(rx_axis_tkeep[15]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[16]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[1]),
        .Q(rx_axis_tkeep[17]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[2]),
        .Q(rx_axis_tkeep[18]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[3]),
        .Q(rx_axis_tkeep[19]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[1]),
        .Q(rx_axis_tkeep[1]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[4]),
        .Q(rx_axis_tkeep[20]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[5]),
        .Q(rx_axis_tkeep[21]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[6]),
        .Q(rx_axis_tkeep[22]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[7]),
        .Q(rx_axis_tkeep[23]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[8]),
        .Q(rx_axis_tkeep[24]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[9]),
        .Q(rx_axis_tkeep[25]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[10]),
        .Q(rx_axis_tkeep[26]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[11]),
        .Q(rx_axis_tkeep[27]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[12]),
        .Q(rx_axis_tkeep[28]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[13]),
        .Q(rx_axis_tkeep[29]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[2]),
        .Q(rx_axis_tkeep[2]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[14]),
        .Q(rx_axis_tkeep[30]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep0_return[15]),
        .Q(rx_axis_tkeep[31]),
        .R(SR[1]));
  FDRE \axis_tkeep_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[32]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[1]),
        .Q(rx_axis_tkeep[33]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[2]),
        .Q(rx_axis_tkeep[34]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[3]),
        .Q(rx_axis_tkeep[35]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[4]),
        .Q(rx_axis_tkeep[36]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[5]),
        .Q(rx_axis_tkeep[37]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[6]),
        .Q(rx_axis_tkeep[38]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[7]),
        .Q(rx_axis_tkeep[39]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[3]),
        .Q(rx_axis_tkeep[3]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[8]),
        .Q(rx_axis_tkeep[40]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[9]),
        .Q(rx_axis_tkeep[41]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[10]),
        .Q(rx_axis_tkeep[42]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[11]),
        .Q(rx_axis_tkeep[43]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[12]),
        .Q(rx_axis_tkeep[44]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[13]),
        .Q(rx_axis_tkeep[45]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[14]),
        .Q(rx_axis_tkeep[46]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep1_return[15]),
        .Q(rx_axis_tkeep[47]),
        .R(SR[2]));
  FDRE \axis_tkeep_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(rx_axis_tkeep[48]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[1]),
        .Q(rx_axis_tkeep[49]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[4]),
        .Q(rx_axis_tkeep[4]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[2]),
        .Q(rx_axis_tkeep[50]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[3]),
        .Q(rx_axis_tkeep[51]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[4]),
        .Q(rx_axis_tkeep[52]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[5]),
        .Q(rx_axis_tkeep[53]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[6]),
        .Q(rx_axis_tkeep[54]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[7]),
        .Q(rx_axis_tkeep[55]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[56] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[8]),
        .Q(rx_axis_tkeep[56]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[57] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[9]),
        .Q(rx_axis_tkeep[57]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[58] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[10]),
        .Q(rx_axis_tkeep[58]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[59] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[11]),
        .Q(rx_axis_tkeep[59]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[5]),
        .Q(rx_axis_tkeep[5]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[60] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[12]),
        .Q(rx_axis_tkeep[60]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[61] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[13]),
        .Q(rx_axis_tkeep[61]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[62] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[14]),
        .Q(rx_axis_tkeep[62]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[63] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep2_return[15]),
        .Q(rx_axis_tkeep[63]),
        .R(SR[3]));
  FDRE \axis_tkeep_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[6]),
        .Q(rx_axis_tkeep[6]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[7]),
        .Q(rx_axis_tkeep[7]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[8]),
        .Q(rx_axis_tkeep[8]),
        .R(SR[0]));
  FDRE \axis_tkeep_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(mty_to_tkeep_return[9]),
        .Q(rx_axis_tkeep[9]),
        .R(SR[0]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    axis_tlast_i_1
       (.I0(axis_tlast_i_2_n_0),
        .I1(\rot_reg[0]_5 ),
        .I2(\rot_reg[0]_4 ),
        .I3(\rot_reg[1]_7 ),
        .O(axis_tlast_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000D0DD)) 
    axis_tlast_i_2
       (.I0(\axis_tkeep_reg[47]_1 [132]),
        .I1(\rot_reg[0]_10 ),
        .I2(\axis_tdata[255]_i_2_n_0 ),
        .I3(dout[132]),
        .I4(\rot_reg[1]_3 ),
        .O(axis_tlast_i_2_n_0));
  LUT6 #(
    .INIT(64'h084C195D2A6E3B7F)) 
    axis_tlast_i_3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_2 [132]),
        .I3(dout[132]),
        .I4(\axis_tkeep_reg[47]_0 [132]),
        .I5(\axis_tkeep_reg[47]_1 [132]),
        .O(\rot_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h048C159D26AE37BF)) 
    axis_tlast_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .I4(dout[132]),
        .I5(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[0]_4 ));
  LUT6 #(
    .INIT(64'h041526378C9DAEBF)) 
    axis_tlast_i_5
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(dout[132]),
        .I3(\axis_tkeep_reg[47]_1 [132]),
        .I4(\axis_tkeep_reg[47]_2 [132]),
        .I5(\axis_tkeep_reg[47]_0 [132]),
        .O(\rot_reg[1]_7 ));
  LUT4 #(
    .INIT(16'h5140)) 
    axis_tlast_i_6
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\axis_tkeep_reg[47]_0 [132]),
        .I3(\axis_tkeep_reg[47]_2 [132]),
        .O(\rot_reg[1]_3 ));
  FDRE axis_tlast_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tlast_i_1_n_0),
        .Q(rx_axis_tlast),
        .R(1'b0));
  FDRE axis_tuser_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(axis_tuser_reg_0),
        .Q(rx_axis_tuser),
        .R(1'b0));
  FDRE axis_tvalid_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(rx_axis_tvalid),
        .R(1'b0));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[0]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[0]),
        .Q(\rx_preambleout_2d_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[10]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[10]),
        .Q(\rx_preambleout_2d_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[11]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[11]),
        .Q(\rx_preambleout_2d_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[12]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[12]),
        .Q(\rx_preambleout_2d_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[13]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[13]),
        .Q(\rx_preambleout_2d_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[14]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[14]),
        .Q(\rx_preambleout_2d_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[15]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[15]),
        .Q(\rx_preambleout_2d_reg[15]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[16]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[16]),
        .Q(\rx_preambleout_2d_reg[16]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[17]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[17]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[17]),
        .Q(\rx_preambleout_2d_reg[17]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[18]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[18]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[18]),
        .Q(\rx_preambleout_2d_reg[18]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[19]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[19]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[19]),
        .Q(\rx_preambleout_2d_reg[19]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[1]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[1]),
        .Q(\rx_preambleout_2d_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[20]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[20]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[20]),
        .Q(\rx_preambleout_2d_reg[20]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[21]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[21]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[21]),
        .Q(\rx_preambleout_2d_reg[21]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[22]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[22]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[22]),
        .Q(\rx_preambleout_2d_reg[22]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[23]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[23]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[23]),
        .Q(\rx_preambleout_2d_reg[23]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[24]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[24]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[24]),
        .Q(\rx_preambleout_2d_reg[24]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[25]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[25]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[25]),
        .Q(\rx_preambleout_2d_reg[25]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[26]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[26]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[26]),
        .Q(\rx_preambleout_2d_reg[26]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[27]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[27]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[27]),
        .Q(\rx_preambleout_2d_reg[27]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[28]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[28]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[28]),
        .Q(\rx_preambleout_2d_reg[28]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[29]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[29]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[29]),
        .Q(\rx_preambleout_2d_reg[29]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[2]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[2]),
        .Q(\rx_preambleout_2d_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[30]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[30]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[30]),
        .Q(\rx_preambleout_2d_reg[30]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[31]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[31]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[31]),
        .Q(\rx_preambleout_2d_reg[31]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[32]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[32]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[32]),
        .Q(\rx_preambleout_2d_reg[32]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[33]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[33]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[33]),
        .Q(\rx_preambleout_2d_reg[33]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[34]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[34]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[34]),
        .Q(\rx_preambleout_2d_reg[34]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[35]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[35]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[35]),
        .Q(\rx_preambleout_2d_reg[35]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[36]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[36]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[36]),
        .Q(\rx_preambleout_2d_reg[36]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[37]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[37]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[37]),
        .Q(\rx_preambleout_2d_reg[37]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[38]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[38]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[38]),
        .Q(\rx_preambleout_2d_reg[38]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[39]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[39]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[39]),
        .Q(\rx_preambleout_2d_reg[39]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[3]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[3]),
        .Q(\rx_preambleout_2d_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[40]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[40]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[40]),
        .Q(\rx_preambleout_2d_reg[40]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[41]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[41]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[41]),
        .Q(\rx_preambleout_2d_reg[41]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[42]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[42]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[42]),
        .Q(\rx_preambleout_2d_reg[42]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[43]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[43]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[43]),
        .Q(\rx_preambleout_2d_reg[43]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[44]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[44]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[44]),
        .Q(\rx_preambleout_2d_reg[44]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[45]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[45]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[45]),
        .Q(\rx_preambleout_2d_reg[45]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[46]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[46]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[46]),
        .Q(\rx_preambleout_2d_reg[46]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[47]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[47]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[47]),
        .Q(\rx_preambleout_2d_reg[47]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[48]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[48]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[48]),
        .Q(\rx_preambleout_2d_reg[48]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[49]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[49]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[49]),
        .Q(\rx_preambleout_2d_reg[49]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[4]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[4]),
        .Q(\rx_preambleout_2d_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[50]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[50]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[50]),
        .Q(\rx_preambleout_2d_reg[50]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[51]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[51]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[51]),
        .Q(\rx_preambleout_2d_reg[51]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[52]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[52]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[52]),
        .Q(\rx_preambleout_2d_reg[52]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[53]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[53]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[53]),
        .Q(\rx_preambleout_2d_reg[53]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[54]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[54]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[54]),
        .Q(\rx_preambleout_2d_reg[54]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[55]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[55]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[55]),
        .Q(\rx_preambleout_2d_reg[55]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[5]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[5]),
        .Q(\rx_preambleout_2d_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[6]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[6]),
        .Q(\rx_preambleout_2d_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[7]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[7]),
        .Q(\rx_preambleout_2d_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[8]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[8]),
        .Q(\rx_preambleout_2d_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg " *) 
  (* srl_name = "inst/\i_design_1_cmac_usplus_1_0_lbus2axis/i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic/rx_preambleout_2d_reg[9]_srl2 " *) 
  SRL16E \rx_preambleout_2d_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(rx_clk),
        .D(rx_preout[9]),
        .Q(\rx_preambleout_2d_reg[9]_srl2_n_0 ));
  FDRE \rx_preambleout_o_reg[0] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[0]_srl2_n_0 ),
        .Q(rx_preambleout[0]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[10] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[10]_srl2_n_0 ),
        .Q(rx_preambleout[10]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[11] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[11]_srl2_n_0 ),
        .Q(rx_preambleout[11]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[12] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[12]_srl2_n_0 ),
        .Q(rx_preambleout[12]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[13] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[13]_srl2_n_0 ),
        .Q(rx_preambleout[13]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[14] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[14]_srl2_n_0 ),
        .Q(rx_preambleout[14]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[15] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[15]_srl2_n_0 ),
        .Q(rx_preambleout[15]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[16] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[16]_srl2_n_0 ),
        .Q(rx_preambleout[16]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[17] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[17]_srl2_n_0 ),
        .Q(rx_preambleout[17]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[18] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[18]_srl2_n_0 ),
        .Q(rx_preambleout[18]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[19] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[19]_srl2_n_0 ),
        .Q(rx_preambleout[19]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[1] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[1]_srl2_n_0 ),
        .Q(rx_preambleout[1]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[20] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[20]_srl2_n_0 ),
        .Q(rx_preambleout[20]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[21] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[21]_srl2_n_0 ),
        .Q(rx_preambleout[21]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[22] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[22]_srl2_n_0 ),
        .Q(rx_preambleout[22]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[23] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[23]_srl2_n_0 ),
        .Q(rx_preambleout[23]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[24] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[24]_srl2_n_0 ),
        .Q(rx_preambleout[24]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[25] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[25]_srl2_n_0 ),
        .Q(rx_preambleout[25]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[26] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[26]_srl2_n_0 ),
        .Q(rx_preambleout[26]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[27] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[27]_srl2_n_0 ),
        .Q(rx_preambleout[27]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[28] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[28]_srl2_n_0 ),
        .Q(rx_preambleout[28]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[29] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[29]_srl2_n_0 ),
        .Q(rx_preambleout[29]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[2] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[2]_srl2_n_0 ),
        .Q(rx_preambleout[2]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[30] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[30]_srl2_n_0 ),
        .Q(rx_preambleout[30]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[31] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[31]_srl2_n_0 ),
        .Q(rx_preambleout[31]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[32] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[32]_srl2_n_0 ),
        .Q(rx_preambleout[32]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[33] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[33]_srl2_n_0 ),
        .Q(rx_preambleout[33]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[34] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[34]_srl2_n_0 ),
        .Q(rx_preambleout[34]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[35] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[35]_srl2_n_0 ),
        .Q(rx_preambleout[35]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[36] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[36]_srl2_n_0 ),
        .Q(rx_preambleout[36]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[37] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[37]_srl2_n_0 ),
        .Q(rx_preambleout[37]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[38] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[38]_srl2_n_0 ),
        .Q(rx_preambleout[38]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[39] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[39]_srl2_n_0 ),
        .Q(rx_preambleout[39]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[3] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[3]_srl2_n_0 ),
        .Q(rx_preambleout[3]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[40] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[40]_srl2_n_0 ),
        .Q(rx_preambleout[40]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[41] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[41]_srl2_n_0 ),
        .Q(rx_preambleout[41]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[42] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[42]_srl2_n_0 ),
        .Q(rx_preambleout[42]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[43] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[43]_srl2_n_0 ),
        .Q(rx_preambleout[43]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[44] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[44]_srl2_n_0 ),
        .Q(rx_preambleout[44]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[45] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[45]_srl2_n_0 ),
        .Q(rx_preambleout[45]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[46] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[46]_srl2_n_0 ),
        .Q(rx_preambleout[46]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[47] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[47]_srl2_n_0 ),
        .Q(rx_preambleout[47]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[48] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[48]_srl2_n_0 ),
        .Q(rx_preambleout[48]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[49] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[49]_srl2_n_0 ),
        .Q(rx_preambleout[49]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[4] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[4]_srl2_n_0 ),
        .Q(rx_preambleout[4]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[50] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[50]_srl2_n_0 ),
        .Q(rx_preambleout[50]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[51] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[51]_srl2_n_0 ),
        .Q(rx_preambleout[51]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[52] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[52]_srl2_n_0 ),
        .Q(rx_preambleout[52]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[53] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[53]_srl2_n_0 ),
        .Q(rx_preambleout[53]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[54] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[54]_srl2_n_0 ),
        .Q(rx_preambleout[54]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[55] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[55]_srl2_n_0 ),
        .Q(rx_preambleout[55]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[5] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[5]_srl2_n_0 ),
        .Q(rx_preambleout[5]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[6] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[6]_srl2_n_0 ),
        .Q(rx_preambleout[6]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[7] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[7]_srl2_n_0 ),
        .Q(rx_preambleout[7]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[8] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[8]_srl2_n_0 ),
        .Q(rx_preambleout[8]),
        .R(1'b0));
  FDRE \rx_preambleout_o_reg[9] 
       (.C(rx_clk),
        .CE(1'b1),
        .D(\rx_preambleout_2d_reg[9]_srl2_n_0 ),
        .Q(rx_preambleout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_lbus2axis_segmented_top" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_lbus2axis_segmented_top
   (rx_axis_tvalid,
    rx_axis_tlast,
    rx_axis_tuser,
    rx_preambleout,
    Q,
    \rd_ptr_reg[2] ,
    \rd_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_1 ,
    \wr_ptr_reg[2] ,
    \wr_ptr_reg[2]_0 ,
    \rd_ptr_reg[2]_2 ,
    \wr_ptr_reg[2]_1 ,
    rx_axis_tdata,
    rx_axis_tkeep,
    rx_clk,
    rx_preout,
    dout,
    \rd_ptr_reg[2]_3 ,
    \rd_ptr_reg[2]_4 ,
    \rd_ptr_reg[2]_5 ,
    SR,
    din);
  output rx_axis_tvalid;
  output rx_axis_tlast;
  output rx_axis_tuser;
  output [55:0]rx_preambleout;
  output [2:0]Q;
  output [2:0]\rd_ptr_reg[2] ;
  output [2:0]\rd_ptr_reg[2]_0 ;
  output [2:0]\rd_ptr_reg[2]_1 ;
  output [2:0]\wr_ptr_reg[2] ;
  output [2:0]\wr_ptr_reg[2]_0 ;
  output [2:0]\rd_ptr_reg[2]_2 ;
  output [2:0]\wr_ptr_reg[2]_1 ;
  output [511:0]rx_axis_tdata;
  output [63:0]rx_axis_tkeep;
  input rx_clk;
  input [55:0]rx_preout;
  input [135:0]dout;
  input [135:0]\rd_ptr_reg[2]_3 ;
  input [135:0]\rd_ptr_reg[2]_4 ;
  input [135:0]\rd_ptr_reg[2]_5 ;
  input [0:0]SR;
  input [0:0]din;

  wire [2:0]Q;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[0].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_12 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_13 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_17 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_3 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_5 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[1].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_10 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_11 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_12 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_8 ;
  wire \SEG_LOOP3[2].fifo_sync_inst_n_9 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_0 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_1 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_15 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_2 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_4 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_5 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_6 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_7 ;
  wire \SEG_LOOP3[3].fifo_sync_inst_n_8 ;
  wire [0:0]SR;
  wire axis_tkeep_w0;
  wire [0:0]din;
  wire [135:0]dout;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_59;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_60;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_61;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_62;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_63;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_64;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_65;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_66;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_67;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_68;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_69;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_70;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_71;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_72;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_73;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_74;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_75;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_76;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_77;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_78;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_79;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_80;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_81;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_82;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_83;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_84;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_85;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_86;
  wire i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_87;
  wire [1:1]p_0_in;
  wire p_0_in_0;
  wire [2:0]\rd_ptr_reg[2] ;
  wire [2:0]\rd_ptr_reg[2]_0 ;
  wire [2:0]\rd_ptr_reg[2]_1 ;
  wire [2:0]\rd_ptr_reg[2]_2 ;
  wire [135:0]\rd_ptr_reg[2]_3 ;
  wire [135:0]\rd_ptr_reg[2]_4 ;
  wire [135:0]\rd_ptr_reg[2]_5 ;
  wire [1:0]rot_reg;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preout;
  wire sel;
  wire [2:0]\wr_ptr_reg[2] ;
  wire [2:0]\wr_ptr_reg[2]_0 ;
  wire [2:0]\wr_ptr_reg[2]_1 ;

  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_fifo \SEG_LOOP3[0].fifo_sync_inst 
       (.D(\SEG_LOOP3[0].fifo_sync_inst_n_3 ),
        .E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\rd_ptr_reg[2]_0 ),
        .SR(SR),
        .\axis_tkeep[63]_i_21 ({\rd_ptr_reg[2]_5 [135],\rd_ptr_reg[2]_5 [132]}),
        .\axis_tkeep[63]_i_3 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_67),
        .\axis_tkeep[63]_i_3_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_86),
        .\axis_tkeep[63]_i_3_1 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_83),
        .\axis_tkeep[63]_i_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_61),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_63),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_59),
        .\axis_tkeep[63]_i_6_2 (\SEG_LOOP3[3].fifo_sync_inst_n_6 ),
        .dout({dout[135],dout[133]}),
        .\rd_ptr[2]_i_4__1 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [132]}),
        .\rd_ptr[2]_i_4__1_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_71),
        .\rd_ptr_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_15 ),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\rd_ptr_reg[2]_0 (rot_reg),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_3 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_78),
        .\rot[1]_i_5 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [133]}),
        .\rot[1]_i_5_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_66),
        .\rot[1]_i_6_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\rot[1]_i_6_1 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\rot[1]_i_6_2 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\rot_reg[0] (\SEG_LOOP3[0].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[0].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[0].fifo_sync_inst_n_11 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[0]_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_85),
        .\rot_reg[0]_7 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[0]_8 (\SEG_LOOP3[3].fifo_sync_inst_n_0 ),
        .\rot_reg[1] (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .rx_clk(rx_clk),
        .rx_clk_0(\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2] ));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_fifo_16 \SEG_LOOP3[1].fifo_sync_inst 
       (.E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(\rd_ptr_reg[2] ),
        .SR(\SEG_LOOP3[1].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_17 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_17_0 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_17_1 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\axis_tkeep[63]_i_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_69),
        .\axis_tkeep[63]_i_6_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_85),
        .\axis_tkeep[63]_i_6_1 (\rd_ptr_reg[2]_5 [135]),
        .\axis_tkeep_reg[15] (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_82),
        .\axis_tkeep_reg[15]_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_70),
        .\axis_tkeep_reg[31] (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_80),
        .\axis_tkeep_reg[31]_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_87),
        .\axis_tkeep_reg[47] (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_81),
        .\axis_tkeep_reg[47]_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_75),
        .\axis_tkeep_reg[63] (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_76),
        .\axis_tkeep_reg[63]_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_73),
        .dout({dout[135],dout[132]}),
        .p_0_in(p_0_in_0),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_10 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\rd_ptr_reg[2]_11 (\SEG_LOOP3[0].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_3 [135]),
        .\rd_ptr_reg[2]_3 (rot_reg),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_8 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_72),
        .\rd_ptr_reg[2]_9 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_74),
        .\rot_reg[0] (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[1].fifo_sync_inst_n_11 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_12 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[1] ({\SEG_LOOP3[1].fifo_sync_inst_n_7 ,\SEG_LOOP3[1].fifo_sync_inst_n_8 ,\SEG_LOOP3[1].fifo_sync_inst_n_9 ,axis_tkeep_w0}),
        .\rot_reg[1]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_8 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[2].fifo_sync_inst_n_9 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rot_reg[1]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_2 ),
        .\rot_reg[1]_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[1]_7 (\rd_ptr_reg[2]_4 [132]),
        .rx_clk(rx_clk),
        .sel(sel),
        .\wr_ptr_reg[0]_0 (SR),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2]_0 ));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_fifo_17 \SEG_LOOP3[2].fifo_sync_inst 
       (.E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(Q),
        .SR(SR),
        .\axis_tkeep[63]_i_22 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\axis_tkeep[63]_i_3 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_3_0 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\axis_tkeep[63]_i_3_1 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\axis_tkeep[63]_i_6_0 ({\rd_ptr_reg[2]_3 [135:134],\rd_ptr_reg[2]_3 [132]}),
        .\axis_tkeep[63]_i_6_1 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_64),
        .\axis_tkeep[63]_i_6_2 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_86),
        .\axis_tkeep[63]_i_6_3 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_60),
        .\axis_tkeep[63]_i_6_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_65),
        .\axis_tkeep[63]_i_6_5 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_68),
        .\axis_tkeep[63]_i_6_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_62),
        .axis_tuser_reg(\rd_ptr_reg[2]_4 [134]),
        .dout({dout[134],dout[132]}),
        .\rd_ptr_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_11 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_1 ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_10 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_11 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_2 (\rd_ptr_reg[2]_5 [135:134]),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_9 ),
        .\rd_ptr_reg[2]_4 (\SEG_LOOP3[1].fifo_sync_inst_n_12 ),
        .\rd_ptr_reg[2]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_6 (\SEG_LOOP3[0].fifo_sync_inst_n_10 ),
        .\rd_ptr_reg[2]_7 (rot_reg),
        .\rd_ptr_reg[2]_8 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rd_ptr_reg[2]_9 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_77),
        .\rot_reg[0] (\SEG_LOOP3[2].fifo_sync_inst_n_9 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[1] (\SEG_LOOP3[2].fifo_sync_inst_n_8 ),
        .\rot_reg[1]_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_73),
        .\rot_reg[1]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_11 ),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_75),
        .\rot_reg[1]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_1 ),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_5 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_84),
        .rx_clk(rx_clk),
        .rx_clk_0(\SEG_LOOP3[2].fifo_sync_inst_n_12 ),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_fifo_18 \SEG_LOOP3[3].fifo_sync_inst 
       (.D(p_0_in),
        .E(\SEG_LOOP3[3].fifo_sync_inst_n_15 ),
        .Q(rot_reg),
        .SR(SR),
        .\axis_tkeep[63]_i_18 (\SEG_LOOP3[1].fifo_sync_inst_n_3 ),
        .\axis_tkeep[63]_i_18_0 (\SEG_LOOP3[2].fifo_sync_inst_n_6 ),
        .\axis_tkeep[63]_i_18_1 (\SEG_LOOP3[0].fifo_sync_inst_n_8 ),
        .\axis_tkeep[63]_i_3 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_85),
        .\axis_tkeep[63]_i_3_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_59),
        .din(din),
        .dout({dout[135],dout[133:132]}),
        .\rd_ptr_reg[1]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_5 ),
        .\rd_ptr_reg[2]_0 (\rd_ptr_reg[2]_2 ),
        .\rd_ptr_reg[2]_1 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [132]}),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_7 ),
        .\rd_ptr_reg[2]_3 (\SEG_LOOP3[1].fifo_sync_inst_n_4 ),
        .\rd_ptr_reg[2]_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_77),
        .\rd_ptr_reg[2]_5 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_78),
        .\rd_ptr_reg[2]_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_79),
        .\rd_ptr_reg[2]_7 (\SEG_LOOP3[0].fifo_sync_inst_n_6 ),
        .\rot[1]_i_5 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [133:132]}),
        .\rot[1]_i_5_0 (\SEG_LOOP3[0].fifo_sync_inst_n_7 ),
        .\rot_reg[0] (\SEG_LOOP3[3].fifo_sync_inst_n_0 ),
        .\rot_reg[0]_0 (\SEG_LOOP3[3].fifo_sync_inst_n_1 ),
        .\rot_reg[0]_1 (\SEG_LOOP3[3].fifo_sync_inst_n_2 ),
        .\rot_reg[0]_2 (\SEG_LOOP3[3].fifo_sync_inst_n_4 ),
        .\rot_reg[0]_3 (\SEG_LOOP3[3].fifo_sync_inst_n_6 ),
        .\rot_reg[0]_4 (\SEG_LOOP3[3].fifo_sync_inst_n_7 ),
        .\rot_reg[0]_5 (\SEG_LOOP3[3].fifo_sync_inst_n_8 ),
        .\rot_reg[1] (\rd_ptr_reg[2]_5 [132]),
        .\rot_reg[1]_0 (\SEG_LOOP3[0].fifo_sync_inst_n_4 ),
        .\rot_reg[1]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_13 ),
        .\rot_reg[1]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_10 ),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_84),
        .rx_clk(rx_clk),
        .sel(sel),
        .\wr_ptr_reg[2]_0 (\wr_ptr_reg[2]_1 ),
        .\wr_ptr_reg[2]_1 (\SEG_LOOP3[1].fifo_sync_inst_n_17 ),
        .\wr_ptr_reg[2]_2 (\SEG_LOOP3[2].fifo_sync_inst_n_11 ),
        .\wr_ptr_reg[2]_3 (\SEG_LOOP3[0].fifo_sync_inst_n_15 ));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic
       (.Q(rot_reg),
        .SR({\SEG_LOOP3[1].fifo_sync_inst_n_7 ,\SEG_LOOP3[1].fifo_sync_inst_n_8 ,\SEG_LOOP3[1].fifo_sync_inst_n_9 ,axis_tkeep_w0}),
        .\axis_tkeep_reg[47]_0 ({\rd_ptr_reg[2]_5 [135],\rd_ptr_reg[2]_5 [133],\rd_ptr_reg[2]_5 [131:0]}),
        .\axis_tkeep_reg[47]_1 ({\rd_ptr_reg[2]_4 [135],\rd_ptr_reg[2]_4 [133],\rd_ptr_reg[2]_4 [131:0]}),
        .\axis_tkeep_reg[47]_2 ({\rd_ptr_reg[2]_3 [135],\rd_ptr_reg[2]_3 [133],\rd_ptr_reg[2]_3 [131:0]}),
        .axis_tuser_reg_0(\SEG_LOOP3[2].fifo_sync_inst_n_12 ),
        .dout({dout[135],dout[133],dout[131:0]}),
        .p_0_in(p_0_in_0),
        .\rot_reg[0] (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_59),
        .\rot_reg[0]_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_60),
        .\rot_reg[0]_1 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_61),
        .\rot_reg[0]_10 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_83),
        .\rot_reg[0]_11 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_85),
        .\rot_reg[0]_12 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_86),
        .\rot_reg[0]_2 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_62),
        .\rot_reg[0]_3 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_70),
        .\rot_reg[0]_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_71),
        .\rot_reg[0]_5 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_72),
        .\rot_reg[0]_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_76),
        .\rot_reg[0]_7 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_80),
        .\rot_reg[0]_8 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_81),
        .\rot_reg[0]_9 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_82),
        .\rot_reg[1] (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_63),
        .\rot_reg[1]_0 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_64),
        .\rot_reg[1]_1 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_65),
        .\rot_reg[1]_10 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_78),
        .\rot_reg[1]_11 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_79),
        .\rot_reg[1]_12 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_84),
        .\rot_reg[1]_2 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_66),
        .\rot_reg[1]_3 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_67),
        .\rot_reg[1]_4 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_68),
        .\rot_reg[1]_5 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_69),
        .\rot_reg[1]_6 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_73),
        .\rot_reg[1]_7 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_74),
        .\rot_reg[1]_8 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_75),
        .\rot_reg[1]_9 (i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_77),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_clk_0(i_design_1_cmac_usplus_1_0_lbus2axis_segmented_corelogic_n_87),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preout));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[0] 
       (.C(rx_clk),
        .CE(sel),
        .D(\SEG_LOOP3[0].fifo_sync_inst_n_3 ),
        .Q(rot_reg[0]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \rot_reg[1] 
       (.C(rx_clk),
        .CE(sel),
        .D(p_0_in),
        .Q(rot_reg[1]),
        .R(\SEG_LOOP3[1].fifo_sync_inst_n_5 ));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_16bit_sync
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_16bit_sync_10
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_16bit_sync_11
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_rx_16bit_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_16bit_sync_12
   (Q,
    D,
    CLK);
  output [15:0]Q;
  input [15:0]D;
  input CLK;

  wire CLK;
  wire [15:0]D;
  wire [15:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_64bit_sync
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_64bit_sync_13
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_64bit_sync_14
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_rx_64bit_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_64bit_sync_15
   (Q,
    D,
    CLK);
  output [63:0]Q;
  input [63:0]D;
  input CLK;

  wire CLK;
  wire [63:0]D;
  wire [63:0]Q;
  wire \data_in_d1_reg_n_0_[0] ;
  wire \data_in_d1_reg_n_0_[10] ;
  wire \data_in_d1_reg_n_0_[11] ;
  wire \data_in_d1_reg_n_0_[12] ;
  wire \data_in_d1_reg_n_0_[13] ;
  wire \data_in_d1_reg_n_0_[14] ;
  wire \data_in_d1_reg_n_0_[15] ;
  wire \data_in_d1_reg_n_0_[16] ;
  wire \data_in_d1_reg_n_0_[17] ;
  wire \data_in_d1_reg_n_0_[18] ;
  wire \data_in_d1_reg_n_0_[19] ;
  wire \data_in_d1_reg_n_0_[1] ;
  wire \data_in_d1_reg_n_0_[20] ;
  wire \data_in_d1_reg_n_0_[21] ;
  wire \data_in_d1_reg_n_0_[22] ;
  wire \data_in_d1_reg_n_0_[23] ;
  wire \data_in_d1_reg_n_0_[24] ;
  wire \data_in_d1_reg_n_0_[25] ;
  wire \data_in_d1_reg_n_0_[26] ;
  wire \data_in_d1_reg_n_0_[27] ;
  wire \data_in_d1_reg_n_0_[28] ;
  wire \data_in_d1_reg_n_0_[29] ;
  wire \data_in_d1_reg_n_0_[2] ;
  wire \data_in_d1_reg_n_0_[30] ;
  wire \data_in_d1_reg_n_0_[31] ;
  wire \data_in_d1_reg_n_0_[32] ;
  wire \data_in_d1_reg_n_0_[33] ;
  wire \data_in_d1_reg_n_0_[34] ;
  wire \data_in_d1_reg_n_0_[35] ;
  wire \data_in_d1_reg_n_0_[36] ;
  wire \data_in_d1_reg_n_0_[37] ;
  wire \data_in_d1_reg_n_0_[38] ;
  wire \data_in_d1_reg_n_0_[39] ;
  wire \data_in_d1_reg_n_0_[3] ;
  wire \data_in_d1_reg_n_0_[40] ;
  wire \data_in_d1_reg_n_0_[41] ;
  wire \data_in_d1_reg_n_0_[42] ;
  wire \data_in_d1_reg_n_0_[43] ;
  wire \data_in_d1_reg_n_0_[44] ;
  wire \data_in_d1_reg_n_0_[45] ;
  wire \data_in_d1_reg_n_0_[46] ;
  wire \data_in_d1_reg_n_0_[47] ;
  wire \data_in_d1_reg_n_0_[48] ;
  wire \data_in_d1_reg_n_0_[49] ;
  wire \data_in_d1_reg_n_0_[4] ;
  wire \data_in_d1_reg_n_0_[50] ;
  wire \data_in_d1_reg_n_0_[51] ;
  wire \data_in_d1_reg_n_0_[52] ;
  wire \data_in_d1_reg_n_0_[53] ;
  wire \data_in_d1_reg_n_0_[54] ;
  wire \data_in_d1_reg_n_0_[55] ;
  wire \data_in_d1_reg_n_0_[56] ;
  wire \data_in_d1_reg_n_0_[57] ;
  wire \data_in_d1_reg_n_0_[58] ;
  wire \data_in_d1_reg_n_0_[59] ;
  wire \data_in_d1_reg_n_0_[5] ;
  wire \data_in_d1_reg_n_0_[60] ;
  wire \data_in_d1_reg_n_0_[61] ;
  wire \data_in_d1_reg_n_0_[62] ;
  wire \data_in_d1_reg_n_0_[63] ;
  wire \data_in_d1_reg_n_0_[6] ;
  wire \data_in_d1_reg_n_0_[7] ;
  wire \data_in_d1_reg_n_0_[8] ;
  wire \data_in_d1_reg_n_0_[9] ;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[0]),
        .Q(\data_in_d1_reg_n_0_[0] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[10]),
        .Q(\data_in_d1_reg_n_0_[10] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[11]),
        .Q(\data_in_d1_reg_n_0_[11] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[12]),
        .Q(\data_in_d1_reg_n_0_[12] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[13]),
        .Q(\data_in_d1_reg_n_0_[13] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[14]),
        .Q(\data_in_d1_reg_n_0_[14] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[15]),
        .Q(\data_in_d1_reg_n_0_[15] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[16]),
        .Q(\data_in_d1_reg_n_0_[16] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[17]),
        .Q(\data_in_d1_reg_n_0_[17] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[18]),
        .Q(\data_in_d1_reg_n_0_[18] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[19]),
        .Q(\data_in_d1_reg_n_0_[19] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[1]),
        .Q(\data_in_d1_reg_n_0_[1] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[20]),
        .Q(\data_in_d1_reg_n_0_[20] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[21]),
        .Q(\data_in_d1_reg_n_0_[21] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[22]),
        .Q(\data_in_d1_reg_n_0_[22] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[23]),
        .Q(\data_in_d1_reg_n_0_[23] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[24]),
        .Q(\data_in_d1_reg_n_0_[24] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[25]),
        .Q(\data_in_d1_reg_n_0_[25] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[26]),
        .Q(\data_in_d1_reg_n_0_[26] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[27]),
        .Q(\data_in_d1_reg_n_0_[27] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[28]),
        .Q(\data_in_d1_reg_n_0_[28] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[29]),
        .Q(\data_in_d1_reg_n_0_[29] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[2]),
        .Q(\data_in_d1_reg_n_0_[2] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[30]),
        .Q(\data_in_d1_reg_n_0_[30] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[31]),
        .Q(\data_in_d1_reg_n_0_[31] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[32]),
        .Q(\data_in_d1_reg_n_0_[32] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[33]),
        .Q(\data_in_d1_reg_n_0_[33] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[34]),
        .Q(\data_in_d1_reg_n_0_[34] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[35]),
        .Q(\data_in_d1_reg_n_0_[35] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[36]),
        .Q(\data_in_d1_reg_n_0_[36] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[37]),
        .Q(\data_in_d1_reg_n_0_[37] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[38]),
        .Q(\data_in_d1_reg_n_0_[38] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[39]),
        .Q(\data_in_d1_reg_n_0_[39] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[3]),
        .Q(\data_in_d1_reg_n_0_[3] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[40]),
        .Q(\data_in_d1_reg_n_0_[40] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[41]),
        .Q(\data_in_d1_reg_n_0_[41] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[42]),
        .Q(\data_in_d1_reg_n_0_[42] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[43]),
        .Q(\data_in_d1_reg_n_0_[43] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[44]),
        .Q(\data_in_d1_reg_n_0_[44] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[45]),
        .Q(\data_in_d1_reg_n_0_[45] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[46]),
        .Q(\data_in_d1_reg_n_0_[46] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[47]),
        .Q(\data_in_d1_reg_n_0_[47] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[48]),
        .Q(\data_in_d1_reg_n_0_[48] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[49]),
        .Q(\data_in_d1_reg_n_0_[49] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[4]),
        .Q(\data_in_d1_reg_n_0_[4] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[50]),
        .Q(\data_in_d1_reg_n_0_[50] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[51]),
        .Q(\data_in_d1_reg_n_0_[51] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[52]),
        .Q(\data_in_d1_reg_n_0_[52] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[53]),
        .Q(\data_in_d1_reg_n_0_[53] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[54]),
        .Q(\data_in_d1_reg_n_0_[54] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[55]),
        .Q(\data_in_d1_reg_n_0_[55] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[56]),
        .Q(\data_in_d1_reg_n_0_[56] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[57]),
        .Q(\data_in_d1_reg_n_0_[57] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[58]),
        .Q(\data_in_d1_reg_n_0_[58] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[59]),
        .Q(\data_in_d1_reg_n_0_[59] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[5]),
        .Q(\data_in_d1_reg_n_0_[5] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[60]),
        .Q(\data_in_d1_reg_n_0_[60] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[61]),
        .Q(\data_in_d1_reg_n_0_[61] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[62]),
        .Q(\data_in_d1_reg_n_0_[62] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[63]),
        .Q(\data_in_d1_reg_n_0_[63] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[6]),
        .Q(\data_in_d1_reg_n_0_[6] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[7]),
        .Q(\data_in_d1_reg_n_0_[7] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[8]),
        .Q(\data_in_d1_reg_n_0_[8] ),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(D[9]),
        .Q(\data_in_d1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[17] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[18] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[19] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[20] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[21] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[22] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[23] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[24] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[25] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[26] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[27] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[28] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[29] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[30] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[31] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[32] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[33] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[34] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[35] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[36] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[37] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[38] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[39] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[40] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[41] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[42] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[43] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[44] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[45] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[46] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[47] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[48] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[49] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[50] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[51] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[52] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[53] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[54] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[55] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[56] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[57] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[58] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[59] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[60] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[61] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[62] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[63] ),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(CLK),
        .CE(1'b1),
        .D(\data_in_d1_reg_n_0_[9] ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_tx_sync" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_tx_sync
   (Q,
    \ctrl0_out_reg[55]_0 ,
    \ctrl1_out_reg[55]_0 ,
    D,
    \ctrl1_out_reg[55]_1 ,
    \ctrl0_in_d1_reg[55]_0 ,
    \ctrl1_in_d1_reg[55]_0 );
  output [255:0]Q;
  output [31:0]\ctrl0_out_reg[55]_0 ;
  output [31:0]\ctrl1_out_reg[55]_0 ;
  input [255:0]D;
  input \ctrl1_out_reg[55]_1 ;
  input [31:0]\ctrl0_in_d1_reg[55]_0 ;
  input [31:0]\ctrl1_in_d1_reg[55]_0 ;

  wire [255:0]D;
  wire [255:0]Q;
  wire [55:0]ctrl0_in_d1;
  wire [31:0]\ctrl0_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl0_out_reg[55]_0 ;
  wire [55:0]ctrl1_in_d1;
  wire [31:0]\ctrl1_in_d1_reg[55]_0 ;
  wire [31:0]\ctrl1_out_reg[55]_0 ;
  wire \ctrl1_out_reg[55]_1 ;
  wire [447:0]data_in_d1;

  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [0]),
        .Q(ctrl0_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [8]),
        .Q(ctrl0_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [9]),
        .Q(ctrl0_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [10]),
        .Q(ctrl0_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [11]),
        .Q(ctrl0_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [1]),
        .Q(ctrl0_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [12]),
        .Q(ctrl0_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [13]),
        .Q(ctrl0_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [14]),
        .Q(ctrl0_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [15]),
        .Q(ctrl0_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [2]),
        .Q(ctrl0_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [16]),
        .Q(ctrl0_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [17]),
        .Q(ctrl0_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [18]),
        .Q(ctrl0_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [19]),
        .Q(ctrl0_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [20]),
        .Q(ctrl0_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [21]),
        .Q(ctrl0_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [22]),
        .Q(ctrl0_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [23]),
        .Q(ctrl0_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [3]),
        .Q(ctrl0_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [24]),
        .Q(ctrl0_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [25]),
        .Q(ctrl0_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [4]),
        .Q(ctrl0_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [26]),
        .Q(ctrl0_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [27]),
        .Q(ctrl0_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [28]),
        .Q(ctrl0_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [29]),
        .Q(ctrl0_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [30]),
        .Q(ctrl0_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [31]),
        .Q(ctrl0_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [5]),
        .Q(ctrl0_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [6]),
        .Q(ctrl0_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl0_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl0_in_d1_reg[55]_0 [7]),
        .Q(ctrl0_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[0]),
        .Q(\ctrl0_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[16]),
        .Q(\ctrl0_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[17]),
        .Q(\ctrl0_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[18]),
        .Q(\ctrl0_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[19]),
        .Q(\ctrl0_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[1]),
        .Q(\ctrl0_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[20]),
        .Q(\ctrl0_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[21]),
        .Q(\ctrl0_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[22]),
        .Q(\ctrl0_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[23]),
        .Q(\ctrl0_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[2]),
        .Q(\ctrl0_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[32]),
        .Q(\ctrl0_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[33]),
        .Q(\ctrl0_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[34]),
        .Q(\ctrl0_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[35]),
        .Q(\ctrl0_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[36]),
        .Q(\ctrl0_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[37]),
        .Q(\ctrl0_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[38]),
        .Q(\ctrl0_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[39]),
        .Q(\ctrl0_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[3]),
        .Q(\ctrl0_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[48]),
        .Q(\ctrl0_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[49]),
        .Q(\ctrl0_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[4]),
        .Q(\ctrl0_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[50]),
        .Q(\ctrl0_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[51]),
        .Q(\ctrl0_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[52]),
        .Q(\ctrl0_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[53]),
        .Q(\ctrl0_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[54]),
        .Q(\ctrl0_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[55]),
        .Q(\ctrl0_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[5]),
        .Q(\ctrl0_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[6]),
        .Q(\ctrl0_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl0_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl0_in_d1[7]),
        .Q(\ctrl0_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [0]),
        .Q(ctrl1_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [8]),
        .Q(ctrl1_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [9]),
        .Q(ctrl1_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [10]),
        .Q(ctrl1_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [11]),
        .Q(ctrl1_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [1]),
        .Q(ctrl1_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [12]),
        .Q(ctrl1_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [13]),
        .Q(ctrl1_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [14]),
        .Q(ctrl1_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [15]),
        .Q(ctrl1_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [2]),
        .Q(ctrl1_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [16]),
        .Q(ctrl1_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [17]),
        .Q(ctrl1_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [18]),
        .Q(ctrl1_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [19]),
        .Q(ctrl1_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [20]),
        .Q(ctrl1_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [21]),
        .Q(ctrl1_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [22]),
        .Q(ctrl1_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [23]),
        .Q(ctrl1_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [3]),
        .Q(ctrl1_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [24]),
        .Q(ctrl1_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [25]),
        .Q(ctrl1_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [4]),
        .Q(ctrl1_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [26]),
        .Q(ctrl1_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [27]),
        .Q(ctrl1_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [28]),
        .Q(ctrl1_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [29]),
        .Q(ctrl1_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [30]),
        .Q(ctrl1_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [31]),
        .Q(ctrl1_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [5]),
        .Q(ctrl1_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [6]),
        .Q(ctrl1_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \ctrl1_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(\ctrl1_in_d1_reg[55]_0 [7]),
        .Q(ctrl1_in_d1[7]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[0]),
        .Q(\ctrl1_out_reg[55]_0 [0]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[16]),
        .Q(\ctrl1_out_reg[55]_0 [8]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[17]),
        .Q(\ctrl1_out_reg[55]_0 [9]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[18]),
        .Q(\ctrl1_out_reg[55]_0 [10]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[19]),
        .Q(\ctrl1_out_reg[55]_0 [11]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[1]),
        .Q(\ctrl1_out_reg[55]_0 [1]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[20]),
        .Q(\ctrl1_out_reg[55]_0 [12]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[21]),
        .Q(\ctrl1_out_reg[55]_0 [13]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[22]),
        .Q(\ctrl1_out_reg[55]_0 [14]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[23]),
        .Q(\ctrl1_out_reg[55]_0 [15]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[2]),
        .Q(\ctrl1_out_reg[55]_0 [2]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[32]),
        .Q(\ctrl1_out_reg[55]_0 [16]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[33]),
        .Q(\ctrl1_out_reg[55]_0 [17]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[34]),
        .Q(\ctrl1_out_reg[55]_0 [18]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[35]),
        .Q(\ctrl1_out_reg[55]_0 [19]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[36]),
        .Q(\ctrl1_out_reg[55]_0 [20]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[37]),
        .Q(\ctrl1_out_reg[55]_0 [21]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[38]),
        .Q(\ctrl1_out_reg[55]_0 [22]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[39]),
        .Q(\ctrl1_out_reg[55]_0 [23]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[3]),
        .Q(\ctrl1_out_reg[55]_0 [3]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[48]),
        .Q(\ctrl1_out_reg[55]_0 [24]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[49]),
        .Q(\ctrl1_out_reg[55]_0 [25]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[4]),
        .Q(\ctrl1_out_reg[55]_0 [4]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[50]),
        .Q(\ctrl1_out_reg[55]_0 [26]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[51]),
        .Q(\ctrl1_out_reg[55]_0 [27]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[52]),
        .Q(\ctrl1_out_reg[55]_0 [28]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[53]),
        .Q(\ctrl1_out_reg[55]_0 [29]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[54]),
        .Q(\ctrl1_out_reg[55]_0 [30]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[55]),
        .Q(\ctrl1_out_reg[55]_0 [31]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[5]),
        .Q(\ctrl1_out_reg[55]_0 [5]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[6]),
        .Q(\ctrl1_out_reg[55]_0 [6]),
        .R(1'b0));
  FDRE \ctrl1_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(ctrl1_in_d1[7]),
        .Q(\ctrl1_out_reg[55]_0 [7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[0]),
        .Q(data_in_d1[0]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[10] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[10]),
        .Q(data_in_d1[10]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[11] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[11]),
        .Q(data_in_d1[11]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[128] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[64]),
        .Q(data_in_d1[128]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[129] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[65]),
        .Q(data_in_d1[129]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[12] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[12]),
        .Q(data_in_d1[12]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[130] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[66]),
        .Q(data_in_d1[130]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[131] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[67]),
        .Q(data_in_d1[131]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[132] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[68]),
        .Q(data_in_d1[132]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[133] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[69]),
        .Q(data_in_d1[133]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[134] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[70]),
        .Q(data_in_d1[134]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[135] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[71]),
        .Q(data_in_d1[135]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[136] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[72]),
        .Q(data_in_d1[136]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[137] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[73]),
        .Q(data_in_d1[137]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[138] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[74]),
        .Q(data_in_d1[138]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[139] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[75]),
        .Q(data_in_d1[139]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[13] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[13]),
        .Q(data_in_d1[13]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[140] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[76]),
        .Q(data_in_d1[140]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[141] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[77]),
        .Q(data_in_d1[141]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[142] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[78]),
        .Q(data_in_d1[142]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[143] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[79]),
        .Q(data_in_d1[143]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[144] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[80]),
        .Q(data_in_d1[144]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[145] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[81]),
        .Q(data_in_d1[145]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[146] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[82]),
        .Q(data_in_d1[146]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[147] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[83]),
        .Q(data_in_d1[147]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[148] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[84]),
        .Q(data_in_d1[148]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[149] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[85]),
        .Q(data_in_d1[149]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[14] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[14]),
        .Q(data_in_d1[14]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[150] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[86]),
        .Q(data_in_d1[150]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[151] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[87]),
        .Q(data_in_d1[151]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[152] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[88]),
        .Q(data_in_d1[152]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[153] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[89]),
        .Q(data_in_d1[153]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[154] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[90]),
        .Q(data_in_d1[154]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[155] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[91]),
        .Q(data_in_d1[155]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[156] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[92]),
        .Q(data_in_d1[156]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[157] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[93]),
        .Q(data_in_d1[157]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[158] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[94]),
        .Q(data_in_d1[158]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[159] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[95]),
        .Q(data_in_d1[159]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[15] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[15]),
        .Q(data_in_d1[15]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[160] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[96]),
        .Q(data_in_d1[160]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[161] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[97]),
        .Q(data_in_d1[161]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[162] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[98]),
        .Q(data_in_d1[162]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[163] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[99]),
        .Q(data_in_d1[163]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[164] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[100]),
        .Q(data_in_d1[164]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[165] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[101]),
        .Q(data_in_d1[165]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[166] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[102]),
        .Q(data_in_d1[166]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[167] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[103]),
        .Q(data_in_d1[167]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[168] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[104]),
        .Q(data_in_d1[168]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[169] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[105]),
        .Q(data_in_d1[169]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[16]),
        .Q(data_in_d1[16]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[170] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[106]),
        .Q(data_in_d1[170]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[171] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[107]),
        .Q(data_in_d1[171]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[172] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[108]),
        .Q(data_in_d1[172]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[173] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[109]),
        .Q(data_in_d1[173]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[174] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[110]),
        .Q(data_in_d1[174]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[175] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[111]),
        .Q(data_in_d1[175]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[176] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[112]),
        .Q(data_in_d1[176]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[177] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[113]),
        .Q(data_in_d1[177]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[178] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[114]),
        .Q(data_in_d1[178]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[179] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[115]),
        .Q(data_in_d1[179]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[17]),
        .Q(data_in_d1[17]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[180] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[116]),
        .Q(data_in_d1[180]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[181] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[117]),
        .Q(data_in_d1[181]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[182] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[118]),
        .Q(data_in_d1[182]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[183] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[119]),
        .Q(data_in_d1[183]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[184] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[120]),
        .Q(data_in_d1[184]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[185] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[121]),
        .Q(data_in_d1[185]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[186] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[122]),
        .Q(data_in_d1[186]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[187] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[123]),
        .Q(data_in_d1[187]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[188] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[124]),
        .Q(data_in_d1[188]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[189] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[125]),
        .Q(data_in_d1[189]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[18]),
        .Q(data_in_d1[18]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[190] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[126]),
        .Q(data_in_d1[190]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[191] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[127]),
        .Q(data_in_d1[191]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[19]),
        .Q(data_in_d1[19]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[1]),
        .Q(data_in_d1[1]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[20]),
        .Q(data_in_d1[20]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[21]),
        .Q(data_in_d1[21]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[22]),
        .Q(data_in_d1[22]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[23]),
        .Q(data_in_d1[23]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[24] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[24]),
        .Q(data_in_d1[24]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[256] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[128]),
        .Q(data_in_d1[256]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[257] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[129]),
        .Q(data_in_d1[257]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[258] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[130]),
        .Q(data_in_d1[258]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[259] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[131]),
        .Q(data_in_d1[259]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[25] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[25]),
        .Q(data_in_d1[25]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[260] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[132]),
        .Q(data_in_d1[260]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[261] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[133]),
        .Q(data_in_d1[261]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[262] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[134]),
        .Q(data_in_d1[262]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[263] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[135]),
        .Q(data_in_d1[263]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[264] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[136]),
        .Q(data_in_d1[264]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[265] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[137]),
        .Q(data_in_d1[265]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[266] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[138]),
        .Q(data_in_d1[266]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[267] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[139]),
        .Q(data_in_d1[267]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[268] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[140]),
        .Q(data_in_d1[268]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[269] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[141]),
        .Q(data_in_d1[269]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[26] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[26]),
        .Q(data_in_d1[26]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[270] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[142]),
        .Q(data_in_d1[270]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[271] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[143]),
        .Q(data_in_d1[271]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[272] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[144]),
        .Q(data_in_d1[272]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[273] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[145]),
        .Q(data_in_d1[273]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[274] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[146]),
        .Q(data_in_d1[274]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[275] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[147]),
        .Q(data_in_d1[275]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[276] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[148]),
        .Q(data_in_d1[276]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[277] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[149]),
        .Q(data_in_d1[277]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[278] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[150]),
        .Q(data_in_d1[278]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[279] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[151]),
        .Q(data_in_d1[279]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[27] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[27]),
        .Q(data_in_d1[27]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[280] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[152]),
        .Q(data_in_d1[280]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[281] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[153]),
        .Q(data_in_d1[281]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[282] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[154]),
        .Q(data_in_d1[282]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[283] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[155]),
        .Q(data_in_d1[283]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[284] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[156]),
        .Q(data_in_d1[284]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[285] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[157]),
        .Q(data_in_d1[285]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[286] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[158]),
        .Q(data_in_d1[286]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[287] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[159]),
        .Q(data_in_d1[287]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[288] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[160]),
        .Q(data_in_d1[288]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[289] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[161]),
        .Q(data_in_d1[289]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[28] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[28]),
        .Q(data_in_d1[28]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[290] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[162]),
        .Q(data_in_d1[290]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[291] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[163]),
        .Q(data_in_d1[291]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[292] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[164]),
        .Q(data_in_d1[292]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[293] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[165]),
        .Q(data_in_d1[293]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[294] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[166]),
        .Q(data_in_d1[294]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[295] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[167]),
        .Q(data_in_d1[295]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[296] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[168]),
        .Q(data_in_d1[296]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[297] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[169]),
        .Q(data_in_d1[297]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[298] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[170]),
        .Q(data_in_d1[298]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[299] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[171]),
        .Q(data_in_d1[299]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[29] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[29]),
        .Q(data_in_d1[29]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[2]),
        .Q(data_in_d1[2]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[300] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[172]),
        .Q(data_in_d1[300]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[301] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[173]),
        .Q(data_in_d1[301]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[302] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[174]),
        .Q(data_in_d1[302]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[303] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[175]),
        .Q(data_in_d1[303]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[304] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[176]),
        .Q(data_in_d1[304]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[305] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[177]),
        .Q(data_in_d1[305]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[306] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[178]),
        .Q(data_in_d1[306]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[307] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[179]),
        .Q(data_in_d1[307]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[308] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[180]),
        .Q(data_in_d1[308]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[309] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[181]),
        .Q(data_in_d1[309]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[30] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[30]),
        .Q(data_in_d1[30]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[310] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[182]),
        .Q(data_in_d1[310]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[311] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[183]),
        .Q(data_in_d1[311]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[312] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[184]),
        .Q(data_in_d1[312]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[313] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[185]),
        .Q(data_in_d1[313]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[314] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[186]),
        .Q(data_in_d1[314]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[315] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[187]),
        .Q(data_in_d1[315]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[316] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[188]),
        .Q(data_in_d1[316]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[317] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[189]),
        .Q(data_in_d1[317]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[318] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[190]),
        .Q(data_in_d1[318]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[319] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[191]),
        .Q(data_in_d1[319]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[31] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[31]),
        .Q(data_in_d1[31]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[32]),
        .Q(data_in_d1[32]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[33]),
        .Q(data_in_d1[33]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[34]),
        .Q(data_in_d1[34]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[35]),
        .Q(data_in_d1[35]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[36]),
        .Q(data_in_d1[36]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[37]),
        .Q(data_in_d1[37]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[384] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[192]),
        .Q(data_in_d1[384]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[385] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[193]),
        .Q(data_in_d1[385]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[386] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[194]),
        .Q(data_in_d1[386]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[387] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[195]),
        .Q(data_in_d1[387]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[388] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[196]),
        .Q(data_in_d1[388]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[389] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[197]),
        .Q(data_in_d1[389]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[38]),
        .Q(data_in_d1[38]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[390] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[198]),
        .Q(data_in_d1[390]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[391] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[199]),
        .Q(data_in_d1[391]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[392] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[200]),
        .Q(data_in_d1[392]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[393] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[201]),
        .Q(data_in_d1[393]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[394] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[202]),
        .Q(data_in_d1[394]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[395] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[203]),
        .Q(data_in_d1[395]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[396] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[204]),
        .Q(data_in_d1[396]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[397] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[205]),
        .Q(data_in_d1[397]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[398] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[206]),
        .Q(data_in_d1[398]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[399] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[207]),
        .Q(data_in_d1[399]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[39]),
        .Q(data_in_d1[39]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[3]),
        .Q(data_in_d1[3]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[400] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[208]),
        .Q(data_in_d1[400]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[401] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[209]),
        .Q(data_in_d1[401]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[402] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[210]),
        .Q(data_in_d1[402]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[403] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[211]),
        .Q(data_in_d1[403]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[404] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[212]),
        .Q(data_in_d1[404]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[405] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[213]),
        .Q(data_in_d1[405]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[406] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[214]),
        .Q(data_in_d1[406]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[407] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[215]),
        .Q(data_in_d1[407]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[408] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[216]),
        .Q(data_in_d1[408]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[409] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[217]),
        .Q(data_in_d1[409]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[40] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[40]),
        .Q(data_in_d1[40]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[410] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[218]),
        .Q(data_in_d1[410]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[411] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[219]),
        .Q(data_in_d1[411]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[412] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[220]),
        .Q(data_in_d1[412]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[413] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[221]),
        .Q(data_in_d1[413]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[414] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[222]),
        .Q(data_in_d1[414]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[415] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[223]),
        .Q(data_in_d1[415]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[416] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[224]),
        .Q(data_in_d1[416]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[417] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[225]),
        .Q(data_in_d1[417]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[418] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[226]),
        .Q(data_in_d1[418]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[419] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[227]),
        .Q(data_in_d1[419]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[41] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[41]),
        .Q(data_in_d1[41]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[420] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[228]),
        .Q(data_in_d1[420]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[421] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[229]),
        .Q(data_in_d1[421]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[422] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[230]),
        .Q(data_in_d1[422]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[423] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[231]),
        .Q(data_in_d1[423]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[424] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[232]),
        .Q(data_in_d1[424]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[425] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[233]),
        .Q(data_in_d1[425]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[426] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[234]),
        .Q(data_in_d1[426]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[427] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[235]),
        .Q(data_in_d1[427]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[428] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[236]),
        .Q(data_in_d1[428]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[429] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[237]),
        .Q(data_in_d1[429]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[42] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[42]),
        .Q(data_in_d1[42]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[430] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[238]),
        .Q(data_in_d1[430]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[431] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[239]),
        .Q(data_in_d1[431]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[432] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[240]),
        .Q(data_in_d1[432]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[433] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[241]),
        .Q(data_in_d1[433]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[434] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[242]),
        .Q(data_in_d1[434]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[435] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[243]),
        .Q(data_in_d1[435]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[436] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[244]),
        .Q(data_in_d1[436]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[437] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[245]),
        .Q(data_in_d1[437]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[438] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[246]),
        .Q(data_in_d1[438]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[439] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[247]),
        .Q(data_in_d1[439]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[43] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[43]),
        .Q(data_in_d1[43]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[440] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[248]),
        .Q(data_in_d1[440]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[441] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[249]),
        .Q(data_in_d1[441]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[442] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[250]),
        .Q(data_in_d1[442]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[443] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[251]),
        .Q(data_in_d1[443]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[444] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[252]),
        .Q(data_in_d1[444]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[445] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[253]),
        .Q(data_in_d1[445]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[446] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[254]),
        .Q(data_in_d1[446]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[447] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[255]),
        .Q(data_in_d1[447]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[44] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[44]),
        .Q(data_in_d1[44]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[45] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[45]),
        .Q(data_in_d1[45]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[46] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[46]),
        .Q(data_in_d1[46]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[47] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[47]),
        .Q(data_in_d1[47]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[48]),
        .Q(data_in_d1[48]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[49]),
        .Q(data_in_d1[49]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[4]),
        .Q(data_in_d1[4]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[50]),
        .Q(data_in_d1[50]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[51]),
        .Q(data_in_d1[51]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[52]),
        .Q(data_in_d1[52]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[53]),
        .Q(data_in_d1[53]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[54]),
        .Q(data_in_d1[54]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[55]),
        .Q(data_in_d1[55]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[56] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[56]),
        .Q(data_in_d1[56]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[57] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[57]),
        .Q(data_in_d1[57]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[58] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[58]),
        .Q(data_in_d1[58]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[59] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[59]),
        .Q(data_in_d1[59]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[5]),
        .Q(data_in_d1[5]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[60] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[60]),
        .Q(data_in_d1[60]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[61] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[61]),
        .Q(data_in_d1[61]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[62] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[62]),
        .Q(data_in_d1[62]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[63] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[63]),
        .Q(data_in_d1[63]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[6]),
        .Q(data_in_d1[6]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[7]),
        .Q(data_in_d1[7]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[8] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[8]),
        .Q(data_in_d1[8]),
        .R(1'b0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE \data_in_d1_reg[9] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(D[9]),
        .Q(data_in_d1[9]),
        .R(1'b0));
  FDRE \data_out_reg[0] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_out_reg[10] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_out_reg[11] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_out_reg[128] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[128]),
        .Q(Q[64]),
        .R(1'b0));
  FDRE \data_out_reg[129] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[129]),
        .Q(Q[65]),
        .R(1'b0));
  FDRE \data_out_reg[12] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_out_reg[130] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[130]),
        .Q(Q[66]),
        .R(1'b0));
  FDRE \data_out_reg[131] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[131]),
        .Q(Q[67]),
        .R(1'b0));
  FDRE \data_out_reg[132] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[132]),
        .Q(Q[68]),
        .R(1'b0));
  FDRE \data_out_reg[133] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[133]),
        .Q(Q[69]),
        .R(1'b0));
  FDRE \data_out_reg[134] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[134]),
        .Q(Q[70]),
        .R(1'b0));
  FDRE \data_out_reg[135] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[135]),
        .Q(Q[71]),
        .R(1'b0));
  FDRE \data_out_reg[136] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[136]),
        .Q(Q[72]),
        .R(1'b0));
  FDRE \data_out_reg[137] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[137]),
        .Q(Q[73]),
        .R(1'b0));
  FDRE \data_out_reg[138] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[138]),
        .Q(Q[74]),
        .R(1'b0));
  FDRE \data_out_reg[139] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[139]),
        .Q(Q[75]),
        .R(1'b0));
  FDRE \data_out_reg[13] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_out_reg[140] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[140]),
        .Q(Q[76]),
        .R(1'b0));
  FDRE \data_out_reg[141] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[141]),
        .Q(Q[77]),
        .R(1'b0));
  FDRE \data_out_reg[142] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[142]),
        .Q(Q[78]),
        .R(1'b0));
  FDRE \data_out_reg[143] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[143]),
        .Q(Q[79]),
        .R(1'b0));
  FDRE \data_out_reg[144] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[144]),
        .Q(Q[80]),
        .R(1'b0));
  FDRE \data_out_reg[145] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[145]),
        .Q(Q[81]),
        .R(1'b0));
  FDRE \data_out_reg[146] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[146]),
        .Q(Q[82]),
        .R(1'b0));
  FDRE \data_out_reg[147] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[147]),
        .Q(Q[83]),
        .R(1'b0));
  FDRE \data_out_reg[148] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[148]),
        .Q(Q[84]),
        .R(1'b0));
  FDRE \data_out_reg[149] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[149]),
        .Q(Q[85]),
        .R(1'b0));
  FDRE \data_out_reg[14] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_out_reg[150] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[150]),
        .Q(Q[86]),
        .R(1'b0));
  FDRE \data_out_reg[151] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[151]),
        .Q(Q[87]),
        .R(1'b0));
  FDRE \data_out_reg[152] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[152]),
        .Q(Q[88]),
        .R(1'b0));
  FDRE \data_out_reg[153] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[153]),
        .Q(Q[89]),
        .R(1'b0));
  FDRE \data_out_reg[154] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[154]),
        .Q(Q[90]),
        .R(1'b0));
  FDRE \data_out_reg[155] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[155]),
        .Q(Q[91]),
        .R(1'b0));
  FDRE \data_out_reg[156] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[156]),
        .Q(Q[92]),
        .R(1'b0));
  FDRE \data_out_reg[157] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[157]),
        .Q(Q[93]),
        .R(1'b0));
  FDRE \data_out_reg[158] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[158]),
        .Q(Q[94]),
        .R(1'b0));
  FDRE \data_out_reg[159] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[159]),
        .Q(Q[95]),
        .R(1'b0));
  FDRE \data_out_reg[15] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_out_reg[160] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[160]),
        .Q(Q[96]),
        .R(1'b0));
  FDRE \data_out_reg[161] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[161]),
        .Q(Q[97]),
        .R(1'b0));
  FDRE \data_out_reg[162] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[162]),
        .Q(Q[98]),
        .R(1'b0));
  FDRE \data_out_reg[163] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[163]),
        .Q(Q[99]),
        .R(1'b0));
  FDRE \data_out_reg[164] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[164]),
        .Q(Q[100]),
        .R(1'b0));
  FDRE \data_out_reg[165] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[165]),
        .Q(Q[101]),
        .R(1'b0));
  FDRE \data_out_reg[166] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[166]),
        .Q(Q[102]),
        .R(1'b0));
  FDRE \data_out_reg[167] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[167]),
        .Q(Q[103]),
        .R(1'b0));
  FDRE \data_out_reg[168] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[168]),
        .Q(Q[104]),
        .R(1'b0));
  FDRE \data_out_reg[169] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[169]),
        .Q(Q[105]),
        .R(1'b0));
  FDRE \data_out_reg[16] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_out_reg[170] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[170]),
        .Q(Q[106]),
        .R(1'b0));
  FDRE \data_out_reg[171] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[171]),
        .Q(Q[107]),
        .R(1'b0));
  FDRE \data_out_reg[172] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[172]),
        .Q(Q[108]),
        .R(1'b0));
  FDRE \data_out_reg[173] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[173]),
        .Q(Q[109]),
        .R(1'b0));
  FDRE \data_out_reg[174] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[174]),
        .Q(Q[110]),
        .R(1'b0));
  FDRE \data_out_reg[175] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[175]),
        .Q(Q[111]),
        .R(1'b0));
  FDRE \data_out_reg[176] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[176]),
        .Q(Q[112]),
        .R(1'b0));
  FDRE \data_out_reg[177] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[177]),
        .Q(Q[113]),
        .R(1'b0));
  FDRE \data_out_reg[178] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[178]),
        .Q(Q[114]),
        .R(1'b0));
  FDRE \data_out_reg[179] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[179]),
        .Q(Q[115]),
        .R(1'b0));
  FDRE \data_out_reg[17] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_out_reg[180] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[180]),
        .Q(Q[116]),
        .R(1'b0));
  FDRE \data_out_reg[181] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[181]),
        .Q(Q[117]),
        .R(1'b0));
  FDRE \data_out_reg[182] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[182]),
        .Q(Q[118]),
        .R(1'b0));
  FDRE \data_out_reg[183] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[183]),
        .Q(Q[119]),
        .R(1'b0));
  FDRE \data_out_reg[184] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[184]),
        .Q(Q[120]),
        .R(1'b0));
  FDRE \data_out_reg[185] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[185]),
        .Q(Q[121]),
        .R(1'b0));
  FDRE \data_out_reg[186] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[186]),
        .Q(Q[122]),
        .R(1'b0));
  FDRE \data_out_reg[187] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[187]),
        .Q(Q[123]),
        .R(1'b0));
  FDRE \data_out_reg[188] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[188]),
        .Q(Q[124]),
        .R(1'b0));
  FDRE \data_out_reg[189] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[189]),
        .Q(Q[125]),
        .R(1'b0));
  FDRE \data_out_reg[18] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_out_reg[190] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[190]),
        .Q(Q[126]),
        .R(1'b0));
  FDRE \data_out_reg[191] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[191]),
        .Q(Q[127]),
        .R(1'b0));
  FDRE \data_out_reg[19] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_out_reg[1] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_out_reg[20] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_out_reg[21] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_out_reg[22] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_out_reg[23] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_out_reg[24] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_out_reg[256] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[256]),
        .Q(Q[128]),
        .R(1'b0));
  FDRE \data_out_reg[257] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[257]),
        .Q(Q[129]),
        .R(1'b0));
  FDRE \data_out_reg[258] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[258]),
        .Q(Q[130]),
        .R(1'b0));
  FDRE \data_out_reg[259] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[259]),
        .Q(Q[131]),
        .R(1'b0));
  FDRE \data_out_reg[25] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_out_reg[260] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[260]),
        .Q(Q[132]),
        .R(1'b0));
  FDRE \data_out_reg[261] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[261]),
        .Q(Q[133]),
        .R(1'b0));
  FDRE \data_out_reg[262] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[262]),
        .Q(Q[134]),
        .R(1'b0));
  FDRE \data_out_reg[263] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[263]),
        .Q(Q[135]),
        .R(1'b0));
  FDRE \data_out_reg[264] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[264]),
        .Q(Q[136]),
        .R(1'b0));
  FDRE \data_out_reg[265] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[265]),
        .Q(Q[137]),
        .R(1'b0));
  FDRE \data_out_reg[266] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[266]),
        .Q(Q[138]),
        .R(1'b0));
  FDRE \data_out_reg[267] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[267]),
        .Q(Q[139]),
        .R(1'b0));
  FDRE \data_out_reg[268] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[268]),
        .Q(Q[140]),
        .R(1'b0));
  FDRE \data_out_reg[269] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[269]),
        .Q(Q[141]),
        .R(1'b0));
  FDRE \data_out_reg[26] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_out_reg[270] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[270]),
        .Q(Q[142]),
        .R(1'b0));
  FDRE \data_out_reg[271] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[271]),
        .Q(Q[143]),
        .R(1'b0));
  FDRE \data_out_reg[272] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[272]),
        .Q(Q[144]),
        .R(1'b0));
  FDRE \data_out_reg[273] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[273]),
        .Q(Q[145]),
        .R(1'b0));
  FDRE \data_out_reg[274] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[274]),
        .Q(Q[146]),
        .R(1'b0));
  FDRE \data_out_reg[275] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[275]),
        .Q(Q[147]),
        .R(1'b0));
  FDRE \data_out_reg[276] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[276]),
        .Q(Q[148]),
        .R(1'b0));
  FDRE \data_out_reg[277] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[277]),
        .Q(Q[149]),
        .R(1'b0));
  FDRE \data_out_reg[278] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[278]),
        .Q(Q[150]),
        .R(1'b0));
  FDRE \data_out_reg[279] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[279]),
        .Q(Q[151]),
        .R(1'b0));
  FDRE \data_out_reg[27] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_out_reg[280] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[280]),
        .Q(Q[152]),
        .R(1'b0));
  FDRE \data_out_reg[281] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[281]),
        .Q(Q[153]),
        .R(1'b0));
  FDRE \data_out_reg[282] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[282]),
        .Q(Q[154]),
        .R(1'b0));
  FDRE \data_out_reg[283] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[283]),
        .Q(Q[155]),
        .R(1'b0));
  FDRE \data_out_reg[284] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[284]),
        .Q(Q[156]),
        .R(1'b0));
  FDRE \data_out_reg[285] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[285]),
        .Q(Q[157]),
        .R(1'b0));
  FDRE \data_out_reg[286] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[286]),
        .Q(Q[158]),
        .R(1'b0));
  FDRE \data_out_reg[287] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[287]),
        .Q(Q[159]),
        .R(1'b0));
  FDRE \data_out_reg[288] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[288]),
        .Q(Q[160]),
        .R(1'b0));
  FDRE \data_out_reg[289] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[289]),
        .Q(Q[161]),
        .R(1'b0));
  FDRE \data_out_reg[28] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_out_reg[290] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[290]),
        .Q(Q[162]),
        .R(1'b0));
  FDRE \data_out_reg[291] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[291]),
        .Q(Q[163]),
        .R(1'b0));
  FDRE \data_out_reg[292] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[292]),
        .Q(Q[164]),
        .R(1'b0));
  FDRE \data_out_reg[293] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[293]),
        .Q(Q[165]),
        .R(1'b0));
  FDRE \data_out_reg[294] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[294]),
        .Q(Q[166]),
        .R(1'b0));
  FDRE \data_out_reg[295] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[295]),
        .Q(Q[167]),
        .R(1'b0));
  FDRE \data_out_reg[296] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[296]),
        .Q(Q[168]),
        .R(1'b0));
  FDRE \data_out_reg[297] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[297]),
        .Q(Q[169]),
        .R(1'b0));
  FDRE \data_out_reg[298] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[298]),
        .Q(Q[170]),
        .R(1'b0));
  FDRE \data_out_reg[299] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[299]),
        .Q(Q[171]),
        .R(1'b0));
  FDRE \data_out_reg[29] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_out_reg[2] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_out_reg[300] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[300]),
        .Q(Q[172]),
        .R(1'b0));
  FDRE \data_out_reg[301] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[301]),
        .Q(Q[173]),
        .R(1'b0));
  FDRE \data_out_reg[302] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[302]),
        .Q(Q[174]),
        .R(1'b0));
  FDRE \data_out_reg[303] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[303]),
        .Q(Q[175]),
        .R(1'b0));
  FDRE \data_out_reg[304] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[304]),
        .Q(Q[176]),
        .R(1'b0));
  FDRE \data_out_reg[305] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[305]),
        .Q(Q[177]),
        .R(1'b0));
  FDRE \data_out_reg[306] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[306]),
        .Q(Q[178]),
        .R(1'b0));
  FDRE \data_out_reg[307] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[307]),
        .Q(Q[179]),
        .R(1'b0));
  FDRE \data_out_reg[308] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[308]),
        .Q(Q[180]),
        .R(1'b0));
  FDRE \data_out_reg[309] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[309]),
        .Q(Q[181]),
        .R(1'b0));
  FDRE \data_out_reg[30] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_out_reg[310] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[310]),
        .Q(Q[182]),
        .R(1'b0));
  FDRE \data_out_reg[311] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[311]),
        .Q(Q[183]),
        .R(1'b0));
  FDRE \data_out_reg[312] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[312]),
        .Q(Q[184]),
        .R(1'b0));
  FDRE \data_out_reg[313] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[313]),
        .Q(Q[185]),
        .R(1'b0));
  FDRE \data_out_reg[314] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[314]),
        .Q(Q[186]),
        .R(1'b0));
  FDRE \data_out_reg[315] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[315]),
        .Q(Q[187]),
        .R(1'b0));
  FDRE \data_out_reg[316] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[316]),
        .Q(Q[188]),
        .R(1'b0));
  FDRE \data_out_reg[317] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[317]),
        .Q(Q[189]),
        .R(1'b0));
  FDRE \data_out_reg[318] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[318]),
        .Q(Q[190]),
        .R(1'b0));
  FDRE \data_out_reg[319] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[319]),
        .Q(Q[191]),
        .R(1'b0));
  FDRE \data_out_reg[31] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_out_reg[32] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_out_reg[33] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_out_reg[34] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_out_reg[35] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_out_reg[36] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_out_reg[37] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_out_reg[384] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[384]),
        .Q(Q[192]),
        .R(1'b0));
  FDRE \data_out_reg[385] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[385]),
        .Q(Q[193]),
        .R(1'b0));
  FDRE \data_out_reg[386] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[386]),
        .Q(Q[194]),
        .R(1'b0));
  FDRE \data_out_reg[387] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[387]),
        .Q(Q[195]),
        .R(1'b0));
  FDRE \data_out_reg[388] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[388]),
        .Q(Q[196]),
        .R(1'b0));
  FDRE \data_out_reg[389] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[389]),
        .Q(Q[197]),
        .R(1'b0));
  FDRE \data_out_reg[38] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_out_reg[390] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[390]),
        .Q(Q[198]),
        .R(1'b0));
  FDRE \data_out_reg[391] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[391]),
        .Q(Q[199]),
        .R(1'b0));
  FDRE \data_out_reg[392] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[392]),
        .Q(Q[200]),
        .R(1'b0));
  FDRE \data_out_reg[393] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[393]),
        .Q(Q[201]),
        .R(1'b0));
  FDRE \data_out_reg[394] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[394]),
        .Q(Q[202]),
        .R(1'b0));
  FDRE \data_out_reg[395] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[395]),
        .Q(Q[203]),
        .R(1'b0));
  FDRE \data_out_reg[396] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[396]),
        .Q(Q[204]),
        .R(1'b0));
  FDRE \data_out_reg[397] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[397]),
        .Q(Q[205]),
        .R(1'b0));
  FDRE \data_out_reg[398] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[398]),
        .Q(Q[206]),
        .R(1'b0));
  FDRE \data_out_reg[399] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[399]),
        .Q(Q[207]),
        .R(1'b0));
  FDRE \data_out_reg[39] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_out_reg[3] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_out_reg[400] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[400]),
        .Q(Q[208]),
        .R(1'b0));
  FDRE \data_out_reg[401] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[401]),
        .Q(Q[209]),
        .R(1'b0));
  FDRE \data_out_reg[402] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[402]),
        .Q(Q[210]),
        .R(1'b0));
  FDRE \data_out_reg[403] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[403]),
        .Q(Q[211]),
        .R(1'b0));
  FDRE \data_out_reg[404] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[404]),
        .Q(Q[212]),
        .R(1'b0));
  FDRE \data_out_reg[405] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[405]),
        .Q(Q[213]),
        .R(1'b0));
  FDRE \data_out_reg[406] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[406]),
        .Q(Q[214]),
        .R(1'b0));
  FDRE \data_out_reg[407] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[407]),
        .Q(Q[215]),
        .R(1'b0));
  FDRE \data_out_reg[408] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[408]),
        .Q(Q[216]),
        .R(1'b0));
  FDRE \data_out_reg[409] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[409]),
        .Q(Q[217]),
        .R(1'b0));
  FDRE \data_out_reg[40] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_out_reg[410] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[410]),
        .Q(Q[218]),
        .R(1'b0));
  FDRE \data_out_reg[411] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[411]),
        .Q(Q[219]),
        .R(1'b0));
  FDRE \data_out_reg[412] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[412]),
        .Q(Q[220]),
        .R(1'b0));
  FDRE \data_out_reg[413] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[413]),
        .Q(Q[221]),
        .R(1'b0));
  FDRE \data_out_reg[414] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[414]),
        .Q(Q[222]),
        .R(1'b0));
  FDRE \data_out_reg[415] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[415]),
        .Q(Q[223]),
        .R(1'b0));
  FDRE \data_out_reg[416] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[416]),
        .Q(Q[224]),
        .R(1'b0));
  FDRE \data_out_reg[417] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[417]),
        .Q(Q[225]),
        .R(1'b0));
  FDRE \data_out_reg[418] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[418]),
        .Q(Q[226]),
        .R(1'b0));
  FDRE \data_out_reg[419] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[419]),
        .Q(Q[227]),
        .R(1'b0));
  FDRE \data_out_reg[41] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_out_reg[420] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[420]),
        .Q(Q[228]),
        .R(1'b0));
  FDRE \data_out_reg[421] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[421]),
        .Q(Q[229]),
        .R(1'b0));
  FDRE \data_out_reg[422] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[422]),
        .Q(Q[230]),
        .R(1'b0));
  FDRE \data_out_reg[423] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[423]),
        .Q(Q[231]),
        .R(1'b0));
  FDRE \data_out_reg[424] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[424]),
        .Q(Q[232]),
        .R(1'b0));
  FDRE \data_out_reg[425] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[425]),
        .Q(Q[233]),
        .R(1'b0));
  FDRE \data_out_reg[426] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[426]),
        .Q(Q[234]),
        .R(1'b0));
  FDRE \data_out_reg[427] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[427]),
        .Q(Q[235]),
        .R(1'b0));
  FDRE \data_out_reg[428] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[428]),
        .Q(Q[236]),
        .R(1'b0));
  FDRE \data_out_reg[429] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[429]),
        .Q(Q[237]),
        .R(1'b0));
  FDRE \data_out_reg[42] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_out_reg[430] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[430]),
        .Q(Q[238]),
        .R(1'b0));
  FDRE \data_out_reg[431] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[431]),
        .Q(Q[239]),
        .R(1'b0));
  FDRE \data_out_reg[432] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[432]),
        .Q(Q[240]),
        .R(1'b0));
  FDRE \data_out_reg[433] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[433]),
        .Q(Q[241]),
        .R(1'b0));
  FDRE \data_out_reg[434] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[434]),
        .Q(Q[242]),
        .R(1'b0));
  FDRE \data_out_reg[435] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[435]),
        .Q(Q[243]),
        .R(1'b0));
  FDRE \data_out_reg[436] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[436]),
        .Q(Q[244]),
        .R(1'b0));
  FDRE \data_out_reg[437] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[437]),
        .Q(Q[245]),
        .R(1'b0));
  FDRE \data_out_reg[438] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[438]),
        .Q(Q[246]),
        .R(1'b0));
  FDRE \data_out_reg[439] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[439]),
        .Q(Q[247]),
        .R(1'b0));
  FDRE \data_out_reg[43] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_out_reg[440] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[440]),
        .Q(Q[248]),
        .R(1'b0));
  FDRE \data_out_reg[441] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[441]),
        .Q(Q[249]),
        .R(1'b0));
  FDRE \data_out_reg[442] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[442]),
        .Q(Q[250]),
        .R(1'b0));
  FDRE \data_out_reg[443] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[443]),
        .Q(Q[251]),
        .R(1'b0));
  FDRE \data_out_reg[444] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[444]),
        .Q(Q[252]),
        .R(1'b0));
  FDRE \data_out_reg[445] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[445]),
        .Q(Q[253]),
        .R(1'b0));
  FDRE \data_out_reg[446] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[446]),
        .Q(Q[254]),
        .R(1'b0));
  FDRE \data_out_reg[447] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[447]),
        .Q(Q[255]),
        .R(1'b0));
  FDRE \data_out_reg[44] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_out_reg[45] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_out_reg[46] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_out_reg[47] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_out_reg[48] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_out_reg[49] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_out_reg[4] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_out_reg[50] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_out_reg[51] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_out_reg[52] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_out_reg[53] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_out_reg[54] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_out_reg[55] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_out_reg[56] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_out_reg[57] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_out_reg[58] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_out_reg[59] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_out_reg[5] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_out_reg[60] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_out_reg[61] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_out_reg[62] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE \data_out_reg[63] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[63]),
        .Q(Q[63]),
        .R(1'b0));
  FDRE \data_out_reg[6] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_out_reg[7] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_out_reg[8] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_out_reg[9] 
       (.C(\ctrl1_out_reg[55]_1 ),
        .CE(1'b1),
        .D(data_in_d1[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_ultrascale_rx_userclk" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_ultrascale_rx_userclk
   (CLK,
    out,
    rxoutclk_out,
    rxpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK;
  output out;
  input [0:0]rxoutclk_out;
  input [3:0]rxpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire CLK;
  wire \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ;
  assign out = \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(CLK));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(rxpmaresetdone_out[1]),
        .I1(rxpmaresetdone_out[0]),
        .I2(rxpmaresetdone_out[3]),
        .I3(rxpmaresetdone_out[2]),
        .O(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst_i_1_n_0 ),
        .D(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta ),
        .Q(\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync ));
endmodule

(* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_ultrascale_tx_userclk" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_ultrascale_tx_userclk
   (gtrxreset_out_reg,
    out,
    txoutclk_out,
    txprgdivresetdone_out,
    txpmaresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output gtrxreset_out_reg;
  output out;
  input [0:0]txoutclk_out;
  input [3:0]txprgdivresetdone_out;
  input [3:0]txpmaresetdone_out;
  output lopt;
  output lopt_1;
  input lopt_2;
  input lopt_3;

  wire \<const1> ;
  wire cmac_gtwiz_userclk_tx_reset_in;
  wire cmac_gtwiz_userclk_tx_reset_in1;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ;
  (* async_reg = "true" *) wire \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  wire gtrxreset_out_reg;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;

  assign \^lopt  = lopt_2;
  assign \^lopt_1  = lopt_3;
  assign lopt = \<const1> ;
  assign lopt_1 = cmac_gtwiz_userclk_tx_reset_in;
  assign out = \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ;
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(gtrxreset_out_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_1 
       (.I0(txprgdivresetdone_out[2]),
        .I1(txprgdivresetdone_out[3]),
        .I2(txprgdivresetdone_out[0]),
        .I3(txprgdivresetdone_out[1]),
        .I4(cmac_gtwiz_userclk_tx_reset_in1),
        .O(cmac_gtwiz_userclk_tx_reset_in));
  LUT4 #(
    .INIT(16'h8000)) 
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst_i_2 
       (.I0(txpmaresetdone_out[1]),
        .I1(txpmaresetdone_out[0]),
        .I2(txpmaresetdone_out[3]),
        .I3(txpmaresetdone_out[2]),
        .O(cmac_gtwiz_userclk_tx_reset_in1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(1'b1),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg 
       (.C(gtrxreset_out_reg),
        .CE(1'b1),
        .CLR(cmac_gtwiz_userclk_tx_reset_in),
        .D(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta ),
        .Q(\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync ));
endmodule

(* C_ADD_GT_CNRL_STS_PORTS = "0" *) (* C_CLOCKING_MODE = "Asynchronous" *) (* C_CMAC_CAUI4_MODE = "1" *) 
(* C_CMAC_CORE_SELECT = "CMACE4_X0Y7" *) (* C_ENABLE_PIPELINE_REG = "0" *) (* C_GT_DRP_CLK = "100.00" *) 
(* C_GT_REF_CLK_FREQ = "156.250000" *) (* C_GT_RX_BUFFER_BYPASS = "0" *) (* C_GT_TYPE = "GTY" *) 
(* C_INCLUDE_SHARED_LOGIC = "2" *) (* C_INS_LOSS_NYQ = "12" *) (* C_LANE10_GT_LOC = "NA" *) 
(* C_LANE1_GT_LOC = "X0Y44" *) (* C_LANE2_GT_LOC = "X0Y45" *) (* C_LANE3_GT_LOC = "X0Y46" *) 
(* C_LANE4_GT_LOC = "X0Y47" *) (* C_LANE5_GT_LOC = "NA" *) (* C_LANE6_GT_LOC = "NA" *) 
(* C_LANE7_GT_LOC = "NA" *) (* C_LANE8_GT_LOC = "NA" *) (* C_LANE9_GT_LOC = "NA" *) 
(* C_LINE_RATE = "25.781250" *) (* C_NUM_LANES = "4" *) (* C_OPERATING_MODE = "3" *) 
(* C_PLL_TYPE = "QPLL1" *) (* C_PTP_TRANSPCLK_MODE = "0" *) (* C_RS_FEC_CORE_SEL = "CMACE4_X0Y0" *) 
(* C_RS_FEC_TRANSCODE_BYPASS = "0" *) (* C_RX_CHECK_ACK = "1" *) (* C_RX_CHECK_PREAMBLE = "0" *) 
(* C_RX_CHECK_SFD = "0" *) (* C_RX_DELETE_FCS = "1" *) (* C_RX_EQ_MODE = "AUTO" *) 
(* C_RX_ETYPE_GCP = "16'b1000100000001000" *) (* C_RX_ETYPE_GPP = "16'b1000100000001000" *) (* C_RX_ETYPE_PCP = "16'b1000100000001000" *) 
(* C_RX_ETYPE_PPP = "16'b1000100000001000" *) (* C_RX_FLOW_CONTROL = "0" *) (* C_RX_FORWARD_CONTROL_FRAMES = "0" *) 
(* C_RX_GT_BUFFER = "1" *) (* C_RX_IGNORE_FCS = "0" *) (* C_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
(* C_RX_MIN_PACKET_LEN = "8'b01000000" *) (* C_RX_OPCODE_GPP = "16'b0000000000000001" *) (* C_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
(* C_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) (* C_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) (* C_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
(* C_RX_OPCODE_PPP = "16'b0000000100000001" *) (* C_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) (* C_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
(* C_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) (* C_RX_PROCESS_LFI = "0" *) (* C_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
(* C_RX_RSFEC_FILL_ADJUST = "2'b00" *) (* C_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) (* C_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
(* C_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) (* C_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) (* C_TX_FCS_INS_ENABLE = "1" *) 
(* C_TX_FLOW_CONTROL = "0" *) (* C_TX_IGNORE_FCS = "1" *) (* C_TX_IPG_VALUE = "4'b1100" *) 
(* C_TX_LANE0_VLM_BIP7_OVERRIDE = "0" *) (* C_TX_OPCODE_GPP = "16'b0000000000000001" *) (* C_TX_OPCODE_PPP = "16'b0000000100000001" *) 
(* C_TX_PTP_1STEP_ENABLE = "0" *) (* C_TX_PTP_LATENCY_ADJUST = "0" *) (* C_TX_PTP_VLANE_ADJUST_MODE = "0" *) 
(* C_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) (* C_USER_INTERFACE = "AXIS" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* MASTER_WATCHDOG_TIMER_RESET = "29'b00100011110000110100011000000" *) (* ORIG_REF_NAME = "design_1_cmac_usplus_1_0_wrapper" *) 
module design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_wrapper
   (gt_rxp_in,
    gt_rxn_in,
    gt_txp_out,
    gt_txn_out,
    gt_loopback_in,
    gt_rxrecclkout,
    gt_powergoodout,
    gt_ref_clk_out,
    gt_eyescanreset,
    gt_eyescantrigger,
    gt_rxcdrhold,
    gt_rxpolarity,
    gt_rxrate,
    gt_txdiffctrl,
    gt_txpolarity,
    gt_txinhibit,
    gt_txpippmen,
    gt_txpippmsel,
    gt_txpostcursor,
    gt_txprbsforceerr,
    gt_txprecursor,
    gt_eyescandataerror,
    gt_txbufstatus,
    gt_rxdfelpmreset,
    gt_rxlpmen,
    gt_rxprbscntreset,
    gt_rxprbserr,
    gt_rxprbssel,
    gt_rxresetdone,
    gt_txprbssel,
    gt_txresetdone,
    gt_rxbufstatus,
    gtwiz_reset_tx_datapath,
    gtwiz_reset_rx_datapath,
    gt_drpclk,
    gt0_drpaddr,
    gt0_drpen,
    gt0_drpdi,
    gt0_drpdo,
    gt0_drprdy,
    gt0_drpwe,
    gt1_drpaddr,
    gt1_drpen,
    gt1_drpdi,
    gt1_drpdo,
    gt1_drprdy,
    gt1_drpwe,
    gt2_drpaddr,
    gt2_drpen,
    gt2_drpdi,
    gt2_drpdo,
    gt2_drprdy,
    gt2_drpwe,
    gt3_drpaddr,
    gt3_drpen,
    gt3_drpdi,
    gt3_drpdo,
    gt3_drprdy,
    gt3_drpwe,
    sys_reset,
    gt_txusrclk2,
    gt_rxusrclk2,
    usr_tx_reset,
    usr_rx_reset,
    core_tx_reset,
    core_rx_reset,
    core_drp_reset,
    rx_clk,
    gt_ref_clk_p,
    gt_ref_clk_n,
    init_clk,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_qpll1reset_out,
    rx_axis_tvalid,
    rx_axis_tdata,
    rx_axis_tlast,
    rx_axis_tkeep,
    rx_axis_tuser,
    tx_axis_tready,
    tx_axis_tvalid,
    tx_axis_tdata,
    tx_axis_tlast,
    tx_axis_tkeep,
    tx_axis_tuser,
    tx_ovfout,
    tx_unfout,
    drp_do,
    drp_rdy,
    rx_lane_aligner_fill_0,
    rx_lane_aligner_fill_1,
    rx_lane_aligner_fill_10,
    rx_lane_aligner_fill_11,
    rx_lane_aligner_fill_12,
    rx_lane_aligner_fill_13,
    rx_lane_aligner_fill_14,
    rx_lane_aligner_fill_15,
    rx_lane_aligner_fill_16,
    rx_lane_aligner_fill_17,
    rx_lane_aligner_fill_18,
    rx_lane_aligner_fill_19,
    rx_lane_aligner_fill_2,
    rx_lane_aligner_fill_3,
    rx_lane_aligner_fill_4,
    rx_lane_aligner_fill_5,
    rx_lane_aligner_fill_6,
    rx_lane_aligner_fill_7,
    rx_lane_aligner_fill_8,
    rx_lane_aligner_fill_9,
    rx_otn_bip8_0,
    rx_otn_bip8_1,
    rx_otn_bip8_2,
    rx_otn_bip8_3,
    rx_otn_bip8_4,
    rx_otn_data_0,
    rx_otn_data_1,
    rx_otn_data_2,
    rx_otn_data_3,
    rx_otn_data_4,
    rx_otn_ena,
    rx_otn_lane0,
    rx_otn_vlmarker,
    rx_preambleout,
    rx_ptp_pcslane_out,
    rx_ptp_tstamp_out,
    stat_rx_aligned,
    stat_rx_aligned_err,
    stat_rx_bad_code,
    stat_rx_bad_fcs,
    stat_rx_bad_preamble,
    stat_rx_bad_sfd,
    stat_rx_bip_err_0,
    stat_rx_bip_err_1,
    stat_rx_bip_err_10,
    stat_rx_bip_err_11,
    stat_rx_bip_err_12,
    stat_rx_bip_err_13,
    stat_rx_bip_err_14,
    stat_rx_bip_err_15,
    stat_rx_bip_err_16,
    stat_rx_bip_err_17,
    stat_rx_bip_err_18,
    stat_rx_bip_err_19,
    stat_rx_bip_err_2,
    stat_rx_bip_err_3,
    stat_rx_bip_err_4,
    stat_rx_bip_err_5,
    stat_rx_bip_err_6,
    stat_rx_bip_err_7,
    stat_rx_bip_err_8,
    stat_rx_bip_err_9,
    stat_rx_block_lock,
    stat_rx_broadcast,
    stat_rx_fragment,
    stat_rx_framing_err_0,
    stat_rx_framing_err_1,
    stat_rx_framing_err_10,
    stat_rx_framing_err_11,
    stat_rx_framing_err_12,
    stat_rx_framing_err_13,
    stat_rx_framing_err_14,
    stat_rx_framing_err_15,
    stat_rx_framing_err_16,
    stat_rx_framing_err_17,
    stat_rx_framing_err_18,
    stat_rx_framing_err_19,
    stat_rx_framing_err_2,
    stat_rx_framing_err_3,
    stat_rx_framing_err_4,
    stat_rx_framing_err_5,
    stat_rx_framing_err_6,
    stat_rx_framing_err_7,
    stat_rx_framing_err_8,
    stat_rx_framing_err_9,
    stat_rx_framing_err_valid_0,
    stat_rx_framing_err_valid_1,
    stat_rx_framing_err_valid_10,
    stat_rx_framing_err_valid_11,
    stat_rx_framing_err_valid_12,
    stat_rx_framing_err_valid_13,
    stat_rx_framing_err_valid_14,
    stat_rx_framing_err_valid_15,
    stat_rx_framing_err_valid_16,
    stat_rx_framing_err_valid_17,
    stat_rx_framing_err_valid_18,
    stat_rx_framing_err_valid_19,
    stat_rx_framing_err_valid_2,
    stat_rx_framing_err_valid_3,
    stat_rx_framing_err_valid_4,
    stat_rx_framing_err_valid_5,
    stat_rx_framing_err_valid_6,
    stat_rx_framing_err_valid_7,
    stat_rx_framing_err_valid_8,
    stat_rx_framing_err_valid_9,
    stat_rx_got_signal_os,
    stat_rx_hi_ber,
    stat_rx_inrangeerr,
    stat_rx_internal_local_fault,
    stat_rx_jabber,
    stat_rx_lane0_vlm_bip7,
    stat_rx_lane0_vlm_bip7_valid,
    stat_rx_local_fault,
    stat_rx_mf_err,
    stat_rx_mf_len_err,
    stat_rx_mf_repeat_err,
    stat_rx_misaligned,
    stat_rx_multicast,
    stat_rx_oversize,
    stat_rx_packet_1024_1518_bytes,
    stat_rx_packet_128_255_bytes,
    stat_rx_packet_1519_1522_bytes,
    stat_rx_packet_1523_1548_bytes,
    stat_rx_packet_1549_2047_bytes,
    stat_rx_packet_2048_4095_bytes,
    stat_rx_packet_256_511_bytes,
    stat_rx_packet_4096_8191_bytes,
    stat_rx_packet_512_1023_bytes,
    stat_rx_packet_64_bytes,
    stat_rx_packet_65_127_bytes,
    stat_rx_packet_8192_9215_bytes,
    stat_rx_packet_bad_fcs,
    stat_rx_packet_large,
    stat_rx_packet_small,
    stat_rx_pause,
    stat_rx_pause_quanta0,
    stat_rx_pause_quanta1,
    stat_rx_pause_quanta2,
    stat_rx_pause_quanta3,
    stat_rx_pause_quanta4,
    stat_rx_pause_quanta5,
    stat_rx_pause_quanta6,
    stat_rx_pause_quanta7,
    stat_rx_pause_quanta8,
    stat_rx_pause_req,
    stat_rx_pause_valid,
    stat_rx_received_local_fault,
    stat_rx_remote_fault,
    stat_rx_rsfec_am_lock0,
    stat_rx_rsfec_am_lock1,
    stat_rx_rsfec_am_lock2,
    stat_rx_rsfec_am_lock3,
    stat_rx_rsfec_corrected_cw_inc,
    stat_rx_rsfec_cw_inc,
    stat_rx_rsfec_err_count0_inc,
    stat_rx_rsfec_err_count1_inc,
    stat_rx_rsfec_err_count2_inc,
    stat_rx_rsfec_err_count3_inc,
    stat_rx_rsfec_hi_ser,
    stat_rx_rsfec_lane_alignment_status,
    stat_rx_rsfec_lane_fill_0,
    stat_rx_rsfec_lane_fill_1,
    stat_rx_rsfec_lane_fill_2,
    stat_rx_rsfec_lane_fill_3,
    stat_rx_rsfec_lane_mapping,
    stat_rx_rsfec_rsvd,
    stat_rx_rsfec_uncorrected_cw_inc,
    stat_rx_status,
    stat_rx_stomped_fcs,
    stat_rx_synced,
    stat_rx_synced_err,
    stat_rx_test_pattern_mismatch,
    stat_rx_toolong,
    stat_rx_total_bytes,
    stat_rx_total_good_bytes,
    stat_rx_total_good_packets,
    stat_rx_total_packets,
    stat_rx_truncated,
    stat_rx_undersize,
    stat_rx_unicast,
    stat_rx_user_pause,
    stat_rx_vlan,
    stat_rx_pcsl_demuxed,
    stat_rx_pcsl_number_0,
    stat_rx_pcsl_number_1,
    stat_rx_pcsl_number_10,
    stat_rx_pcsl_number_11,
    stat_rx_pcsl_number_12,
    stat_rx_pcsl_number_13,
    stat_rx_pcsl_number_14,
    stat_rx_pcsl_number_15,
    stat_rx_pcsl_number_16,
    stat_rx_pcsl_number_17,
    stat_rx_pcsl_number_18,
    stat_rx_pcsl_number_19,
    stat_rx_pcsl_number_2,
    stat_rx_pcsl_number_3,
    stat_rx_pcsl_number_4,
    stat_rx_pcsl_number_5,
    stat_rx_pcsl_number_6,
    stat_rx_pcsl_number_7,
    stat_rx_pcsl_number_8,
    stat_rx_pcsl_number_9,
    stat_tx_bad_fcs,
    stat_tx_broadcast,
    stat_tx_frame_error,
    stat_tx_local_fault,
    stat_tx_multicast,
    stat_tx_packet_1024_1518_bytes,
    stat_tx_packet_128_255_bytes,
    stat_tx_packet_1519_1522_bytes,
    stat_tx_packet_1523_1548_bytes,
    stat_tx_packet_1549_2047_bytes,
    stat_tx_packet_2048_4095_bytes,
    stat_tx_packet_256_511_bytes,
    stat_tx_packet_4096_8191_bytes,
    stat_tx_packet_512_1023_bytes,
    stat_tx_packet_64_bytes,
    stat_tx_packet_65_127_bytes,
    stat_tx_packet_8192_9215_bytes,
    stat_tx_packet_large,
    stat_tx_packet_small,
    stat_tx_pause,
    stat_tx_pause_valid,
    stat_tx_ptp_fifo_read_error,
    stat_tx_ptp_fifo_write_error,
    stat_tx_total_bytes,
    stat_tx_total_good_bytes,
    stat_tx_total_good_packets,
    stat_tx_total_packets,
    stat_tx_unicast,
    stat_tx_user_pause,
    stat_tx_vlan,
    tx_ptp_pcslane_out,
    tx_ptp_tstamp_out,
    tx_ptp_tstamp_tag_out,
    tx_ptp_tstamp_valid_out,
    common0_drpaddr,
    common0_drpdi,
    common0_drpwe,
    common0_drpen,
    common0_drprdy,
    common0_drpdo,
    gt_drp_done,
    ctl_rx_systemtimerin,
    ctl_tx_systemtimerin,
    ctl_tx_ptp_vlane_adjust_mode,
    ctl_caui4_mode,
    ctl_tx_send_idle,
    ctl_tx_send_lfi,
    ctl_tx_send_rfi,
    ctl_rx_check_etype_gcp,
    ctl_rx_check_etype_gpp,
    ctl_rx_check_etype_pcp,
    ctl_rx_check_etype_ppp,
    ctl_rx_check_mcast_gcp,
    ctl_rx_check_mcast_gpp,
    ctl_rx_check_mcast_pcp,
    ctl_rx_check_mcast_ppp,
    ctl_rx_check_opcode_gcp,
    ctl_rx_check_opcode_gpp,
    ctl_rx_check_opcode_pcp,
    ctl_rx_check_opcode_ppp,
    ctl_rx_check_sa_gcp,
    ctl_rx_check_sa_gpp,
    ctl_rx_check_sa_pcp,
    ctl_rx_check_sa_ppp,
    ctl_rx_check_ucast_gcp,
    ctl_rx_check_ucast_gpp,
    ctl_rx_check_ucast_pcp,
    ctl_rx_check_ucast_ppp,
    ctl_rx_enable,
    ctl_rx_enable_gcp,
    ctl_rx_enable_gpp,
    ctl_rx_enable_pcp,
    ctl_rx_enable_ppp,
    ctl_rx_force_resync,
    ctl_rx_pause_ack,
    ctl_rx_pause_enable,
    ctl_rsfec_ieee_error_indication_mode,
    ctl_rx_rsfec_enable,
    ctl_rx_rsfec_enable_correction,
    ctl_rx_rsfec_enable_indication,
    ctl_rx_test_pattern,
    ctl_tx_enable,
    ctl_tx_lane0_vlm_bip7_override,
    ctl_tx_lane0_vlm_bip7_override_value,
    ctl_tx_pause_enable,
    ctl_tx_pause_quanta0,
    ctl_tx_pause_quanta1,
    ctl_tx_pause_quanta2,
    ctl_tx_pause_quanta3,
    ctl_tx_pause_quanta4,
    ctl_tx_pause_quanta5,
    ctl_tx_pause_quanta6,
    ctl_tx_pause_quanta7,
    ctl_tx_pause_quanta8,
    ctl_tx_pause_refresh_timer0,
    ctl_tx_pause_refresh_timer1,
    ctl_tx_pause_refresh_timer2,
    ctl_tx_pause_refresh_timer3,
    ctl_tx_pause_refresh_timer4,
    ctl_tx_pause_refresh_timer5,
    ctl_tx_pause_refresh_timer6,
    ctl_tx_pause_refresh_timer7,
    ctl_tx_pause_refresh_timer8,
    ctl_tx_test_pattern,
    ctl_tx_rsfec_enable,
    ctl_tx_pause_req,
    ctl_tx_resend_pause,
    drp_addr,
    drp_clk,
    drp_di,
    drp_en,
    drp_we,
    tx_preamblein,
    tx_ptp_1588op_in,
    tx_ptp_chksum_offset_in,
    tx_ptp_rxtstamp_in,
    tx_ptp_tag_field_in,
    tx_ptp_tstamp_offset_in,
    tx_ptp_upd_chksum_in);
  input [3:0]gt_rxp_in;
  input [3:0]gt_rxn_in;
  output [3:0]gt_txp_out;
  output [3:0]gt_txn_out;
  input [11:0]gt_loopback_in;
  output [3:0]gt_rxrecclkout;
  output [3:0]gt_powergoodout;
  output gt_ref_clk_out;
  input [3:0]gt_eyescanreset;
  input [3:0]gt_eyescantrigger;
  input [3:0]gt_rxcdrhold;
  input [3:0]gt_rxpolarity;
  input [11:0]gt_rxrate;
  input [19:0]gt_txdiffctrl;
  input [3:0]gt_txpolarity;
  input [3:0]gt_txinhibit;
  input [3:0]gt_txpippmen;
  input [3:0]gt_txpippmsel;
  input [19:0]gt_txpostcursor;
  input [3:0]gt_txprbsforceerr;
  input [19:0]gt_txprecursor;
  output [3:0]gt_eyescandataerror;
  output [7:0]gt_txbufstatus;
  input [3:0]gt_rxdfelpmreset;
  input [3:0]gt_rxlpmen;
  input [3:0]gt_rxprbscntreset;
  output [3:0]gt_rxprbserr;
  input [15:0]gt_rxprbssel;
  output [3:0]gt_rxresetdone;
  input [15:0]gt_txprbssel;
  output [3:0]gt_txresetdone;
  output [11:0]gt_rxbufstatus;
  input gtwiz_reset_tx_datapath;
  input gtwiz_reset_rx_datapath;
  input gt_drpclk;
  input [9:0]gt0_drpaddr;
  input gt0_drpen;
  input [15:0]gt0_drpdi;
  output [15:0]gt0_drpdo;
  output gt0_drprdy;
  input gt0_drpwe;
  input [9:0]gt1_drpaddr;
  input gt1_drpen;
  input [15:0]gt1_drpdi;
  output [15:0]gt1_drpdo;
  output gt1_drprdy;
  input gt1_drpwe;
  input [9:0]gt2_drpaddr;
  input gt2_drpen;
  input [15:0]gt2_drpdi;
  output [15:0]gt2_drpdo;
  output gt2_drprdy;
  input gt2_drpwe;
  input [9:0]gt3_drpaddr;
  input gt3_drpen;
  input [15:0]gt3_drpdi;
  output [15:0]gt3_drpdo;
  output gt3_drprdy;
  input gt3_drpwe;
  input sys_reset;
  output gt_txusrclk2;
  output gt_rxusrclk2;
  output usr_tx_reset;
  output usr_rx_reset;
  input core_tx_reset;
  input core_rx_reset;
  input core_drp_reset;
  input rx_clk;
  input gt_ref_clk_p;
  input gt_ref_clk_n;
  input init_clk;
  input [3:0]qpll0clk_in;
  input [3:0]qpll0refclk_in;
  input [3:0]qpll1clk_in;
  input [3:0]qpll1refclk_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_qpll1reset_out;
  output rx_axis_tvalid;
  output [511:0]rx_axis_tdata;
  output rx_axis_tlast;
  output [63:0]rx_axis_tkeep;
  output rx_axis_tuser;
  output tx_axis_tready;
  input tx_axis_tvalid;
  input [511:0]tx_axis_tdata;
  input tx_axis_tlast;
  input [63:0]tx_axis_tkeep;
  input tx_axis_tuser;
  output tx_ovfout;
  output tx_unfout;
  output [15:0]drp_do;
  output drp_rdy;
  output [6:0]rx_lane_aligner_fill_0;
  output [6:0]rx_lane_aligner_fill_1;
  output [6:0]rx_lane_aligner_fill_10;
  output [6:0]rx_lane_aligner_fill_11;
  output [6:0]rx_lane_aligner_fill_12;
  output [6:0]rx_lane_aligner_fill_13;
  output [6:0]rx_lane_aligner_fill_14;
  output [6:0]rx_lane_aligner_fill_15;
  output [6:0]rx_lane_aligner_fill_16;
  output [6:0]rx_lane_aligner_fill_17;
  output [6:0]rx_lane_aligner_fill_18;
  output [6:0]rx_lane_aligner_fill_19;
  output [6:0]rx_lane_aligner_fill_2;
  output [6:0]rx_lane_aligner_fill_3;
  output [6:0]rx_lane_aligner_fill_4;
  output [6:0]rx_lane_aligner_fill_5;
  output [6:0]rx_lane_aligner_fill_6;
  output [6:0]rx_lane_aligner_fill_7;
  output [6:0]rx_lane_aligner_fill_8;
  output [6:0]rx_lane_aligner_fill_9;
  output [7:0]rx_otn_bip8_0;
  output [7:0]rx_otn_bip8_1;
  output [7:0]rx_otn_bip8_2;
  output [7:0]rx_otn_bip8_3;
  output [7:0]rx_otn_bip8_4;
  output [65:0]rx_otn_data_0;
  output [65:0]rx_otn_data_1;
  output [65:0]rx_otn_data_2;
  output [65:0]rx_otn_data_3;
  output [65:0]rx_otn_data_4;
  output rx_otn_ena;
  output rx_otn_lane0;
  output rx_otn_vlmarker;
  output [55:0]rx_preambleout;
  output [4:0]rx_ptp_pcslane_out;
  output [79:0]rx_ptp_tstamp_out;
  output stat_rx_aligned;
  output stat_rx_aligned_err;
  output [2:0]stat_rx_bad_code;
  output [2:0]stat_rx_bad_fcs;
  output stat_rx_bad_preamble;
  output stat_rx_bad_sfd;
  output stat_rx_bip_err_0;
  output stat_rx_bip_err_1;
  output stat_rx_bip_err_10;
  output stat_rx_bip_err_11;
  output stat_rx_bip_err_12;
  output stat_rx_bip_err_13;
  output stat_rx_bip_err_14;
  output stat_rx_bip_err_15;
  output stat_rx_bip_err_16;
  output stat_rx_bip_err_17;
  output stat_rx_bip_err_18;
  output stat_rx_bip_err_19;
  output stat_rx_bip_err_2;
  output stat_rx_bip_err_3;
  output stat_rx_bip_err_4;
  output stat_rx_bip_err_5;
  output stat_rx_bip_err_6;
  output stat_rx_bip_err_7;
  output stat_rx_bip_err_8;
  output stat_rx_bip_err_9;
  output [19:0]stat_rx_block_lock;
  output stat_rx_broadcast;
  output [2:0]stat_rx_fragment;
  output [1:0]stat_rx_framing_err_0;
  output [1:0]stat_rx_framing_err_1;
  output [1:0]stat_rx_framing_err_10;
  output [1:0]stat_rx_framing_err_11;
  output [1:0]stat_rx_framing_err_12;
  output [1:0]stat_rx_framing_err_13;
  output [1:0]stat_rx_framing_err_14;
  output [1:0]stat_rx_framing_err_15;
  output [1:0]stat_rx_framing_err_16;
  output [1:0]stat_rx_framing_err_17;
  output [1:0]stat_rx_framing_err_18;
  output [1:0]stat_rx_framing_err_19;
  output [1:0]stat_rx_framing_err_2;
  output [1:0]stat_rx_framing_err_3;
  output [1:0]stat_rx_framing_err_4;
  output [1:0]stat_rx_framing_err_5;
  output [1:0]stat_rx_framing_err_6;
  output [1:0]stat_rx_framing_err_7;
  output [1:0]stat_rx_framing_err_8;
  output [1:0]stat_rx_framing_err_9;
  output stat_rx_framing_err_valid_0;
  output stat_rx_framing_err_valid_1;
  output stat_rx_framing_err_valid_10;
  output stat_rx_framing_err_valid_11;
  output stat_rx_framing_err_valid_12;
  output stat_rx_framing_err_valid_13;
  output stat_rx_framing_err_valid_14;
  output stat_rx_framing_err_valid_15;
  output stat_rx_framing_err_valid_16;
  output stat_rx_framing_err_valid_17;
  output stat_rx_framing_err_valid_18;
  output stat_rx_framing_err_valid_19;
  output stat_rx_framing_err_valid_2;
  output stat_rx_framing_err_valid_3;
  output stat_rx_framing_err_valid_4;
  output stat_rx_framing_err_valid_5;
  output stat_rx_framing_err_valid_6;
  output stat_rx_framing_err_valid_7;
  output stat_rx_framing_err_valid_8;
  output stat_rx_framing_err_valid_9;
  output stat_rx_got_signal_os;
  output stat_rx_hi_ber;
  output stat_rx_inrangeerr;
  output stat_rx_internal_local_fault;
  output stat_rx_jabber;
  output [7:0]stat_rx_lane0_vlm_bip7;
  output stat_rx_lane0_vlm_bip7_valid;
  output stat_rx_local_fault;
  output [19:0]stat_rx_mf_err;
  output [19:0]stat_rx_mf_len_err;
  output [19:0]stat_rx_mf_repeat_err;
  output stat_rx_misaligned;
  output stat_rx_multicast;
  output stat_rx_oversize;
  output stat_rx_packet_1024_1518_bytes;
  output stat_rx_packet_128_255_bytes;
  output stat_rx_packet_1519_1522_bytes;
  output stat_rx_packet_1523_1548_bytes;
  output stat_rx_packet_1549_2047_bytes;
  output stat_rx_packet_2048_4095_bytes;
  output stat_rx_packet_256_511_bytes;
  output stat_rx_packet_4096_8191_bytes;
  output stat_rx_packet_512_1023_bytes;
  output stat_rx_packet_64_bytes;
  output stat_rx_packet_65_127_bytes;
  output stat_rx_packet_8192_9215_bytes;
  output stat_rx_packet_bad_fcs;
  output stat_rx_packet_large;
  output [2:0]stat_rx_packet_small;
  output stat_rx_pause;
  output [15:0]stat_rx_pause_quanta0;
  output [15:0]stat_rx_pause_quanta1;
  output [15:0]stat_rx_pause_quanta2;
  output [15:0]stat_rx_pause_quanta3;
  output [15:0]stat_rx_pause_quanta4;
  output [15:0]stat_rx_pause_quanta5;
  output [15:0]stat_rx_pause_quanta6;
  output [15:0]stat_rx_pause_quanta7;
  output [15:0]stat_rx_pause_quanta8;
  output [8:0]stat_rx_pause_req;
  output [8:0]stat_rx_pause_valid;
  output stat_rx_received_local_fault;
  output stat_rx_remote_fault;
  output stat_rx_rsfec_am_lock0;
  output stat_rx_rsfec_am_lock1;
  output stat_rx_rsfec_am_lock2;
  output stat_rx_rsfec_am_lock3;
  output stat_rx_rsfec_corrected_cw_inc;
  output stat_rx_rsfec_cw_inc;
  output [2:0]stat_rx_rsfec_err_count0_inc;
  output [2:0]stat_rx_rsfec_err_count1_inc;
  output [2:0]stat_rx_rsfec_err_count2_inc;
  output [2:0]stat_rx_rsfec_err_count3_inc;
  output stat_rx_rsfec_hi_ser;
  output stat_rx_rsfec_lane_alignment_status;
  output [13:0]stat_rx_rsfec_lane_fill_0;
  output [13:0]stat_rx_rsfec_lane_fill_1;
  output [13:0]stat_rx_rsfec_lane_fill_2;
  output [13:0]stat_rx_rsfec_lane_fill_3;
  output [7:0]stat_rx_rsfec_lane_mapping;
  output [31:0]stat_rx_rsfec_rsvd;
  output stat_rx_rsfec_uncorrected_cw_inc;
  output stat_rx_status;
  output [2:0]stat_rx_stomped_fcs;
  output [19:0]stat_rx_synced;
  output [19:0]stat_rx_synced_err;
  output [2:0]stat_rx_test_pattern_mismatch;
  output stat_rx_toolong;
  output [6:0]stat_rx_total_bytes;
  output [13:0]stat_rx_total_good_bytes;
  output stat_rx_total_good_packets;
  output [2:0]stat_rx_total_packets;
  output stat_rx_truncated;
  output [2:0]stat_rx_undersize;
  output stat_rx_unicast;
  output stat_rx_user_pause;
  output stat_rx_vlan;
  output [19:0]stat_rx_pcsl_demuxed;
  output [4:0]stat_rx_pcsl_number_0;
  output [4:0]stat_rx_pcsl_number_1;
  output [4:0]stat_rx_pcsl_number_10;
  output [4:0]stat_rx_pcsl_number_11;
  output [4:0]stat_rx_pcsl_number_12;
  output [4:0]stat_rx_pcsl_number_13;
  output [4:0]stat_rx_pcsl_number_14;
  output [4:0]stat_rx_pcsl_number_15;
  output [4:0]stat_rx_pcsl_number_16;
  output [4:0]stat_rx_pcsl_number_17;
  output [4:0]stat_rx_pcsl_number_18;
  output [4:0]stat_rx_pcsl_number_19;
  output [4:0]stat_rx_pcsl_number_2;
  output [4:0]stat_rx_pcsl_number_3;
  output [4:0]stat_rx_pcsl_number_4;
  output [4:0]stat_rx_pcsl_number_5;
  output [4:0]stat_rx_pcsl_number_6;
  output [4:0]stat_rx_pcsl_number_7;
  output [4:0]stat_rx_pcsl_number_8;
  output [4:0]stat_rx_pcsl_number_9;
  output stat_tx_bad_fcs;
  output stat_tx_broadcast;
  output stat_tx_frame_error;
  output stat_tx_local_fault;
  output stat_tx_multicast;
  output stat_tx_packet_1024_1518_bytes;
  output stat_tx_packet_128_255_bytes;
  output stat_tx_packet_1519_1522_bytes;
  output stat_tx_packet_1523_1548_bytes;
  output stat_tx_packet_1549_2047_bytes;
  output stat_tx_packet_2048_4095_bytes;
  output stat_tx_packet_256_511_bytes;
  output stat_tx_packet_4096_8191_bytes;
  output stat_tx_packet_512_1023_bytes;
  output stat_tx_packet_64_bytes;
  output stat_tx_packet_65_127_bytes;
  output stat_tx_packet_8192_9215_bytes;
  output stat_tx_packet_large;
  output stat_tx_packet_small;
  output stat_tx_pause;
  output [8:0]stat_tx_pause_valid;
  output stat_tx_ptp_fifo_read_error;
  output stat_tx_ptp_fifo_write_error;
  output [5:0]stat_tx_total_bytes;
  output [13:0]stat_tx_total_good_bytes;
  output stat_tx_total_good_packets;
  output stat_tx_total_packets;
  output stat_tx_unicast;
  output stat_tx_user_pause;
  output stat_tx_vlan;
  output [4:0]tx_ptp_pcslane_out;
  output [79:0]tx_ptp_tstamp_out;
  output [15:0]tx_ptp_tstamp_tag_out;
  output tx_ptp_tstamp_valid_out;
  input [15:0]common0_drpaddr;
  input [15:0]common0_drpdi;
  input common0_drpwe;
  input common0_drpen;
  output common0_drprdy;
  output [15:0]common0_drpdo;
  input gt_drp_done;
  input [79:0]ctl_rx_systemtimerin;
  input [79:0]ctl_tx_systemtimerin;
  input ctl_tx_ptp_vlane_adjust_mode;
  input ctl_caui4_mode;
  input ctl_tx_send_idle;
  input ctl_tx_send_lfi;
  input ctl_tx_send_rfi;
  input ctl_rx_check_etype_gcp;
  input ctl_rx_check_etype_gpp;
  input ctl_rx_check_etype_pcp;
  input ctl_rx_check_etype_ppp;
  input ctl_rx_check_mcast_gcp;
  input ctl_rx_check_mcast_gpp;
  input ctl_rx_check_mcast_pcp;
  input ctl_rx_check_mcast_ppp;
  input ctl_rx_check_opcode_gcp;
  input ctl_rx_check_opcode_gpp;
  input ctl_rx_check_opcode_pcp;
  input ctl_rx_check_opcode_ppp;
  input ctl_rx_check_sa_gcp;
  input ctl_rx_check_sa_gpp;
  input ctl_rx_check_sa_pcp;
  input ctl_rx_check_sa_ppp;
  input ctl_rx_check_ucast_gcp;
  input ctl_rx_check_ucast_gpp;
  input ctl_rx_check_ucast_pcp;
  input ctl_rx_check_ucast_ppp;
  input ctl_rx_enable;
  input ctl_rx_enable_gcp;
  input ctl_rx_enable_gpp;
  input ctl_rx_enable_pcp;
  input ctl_rx_enable_ppp;
  input ctl_rx_force_resync;
  input [8:0]ctl_rx_pause_ack;
  input [8:0]ctl_rx_pause_enable;
  input ctl_rsfec_ieee_error_indication_mode;
  input ctl_rx_rsfec_enable;
  input ctl_rx_rsfec_enable_correction;
  input ctl_rx_rsfec_enable_indication;
  input ctl_rx_test_pattern;
  input ctl_tx_enable;
  input ctl_tx_lane0_vlm_bip7_override;
  input [7:0]ctl_tx_lane0_vlm_bip7_override_value;
  input [8:0]ctl_tx_pause_enable;
  input [15:0]ctl_tx_pause_quanta0;
  input [15:0]ctl_tx_pause_quanta1;
  input [15:0]ctl_tx_pause_quanta2;
  input [15:0]ctl_tx_pause_quanta3;
  input [15:0]ctl_tx_pause_quanta4;
  input [15:0]ctl_tx_pause_quanta5;
  input [15:0]ctl_tx_pause_quanta6;
  input [15:0]ctl_tx_pause_quanta7;
  input [15:0]ctl_tx_pause_quanta8;
  input [15:0]ctl_tx_pause_refresh_timer0;
  input [15:0]ctl_tx_pause_refresh_timer1;
  input [15:0]ctl_tx_pause_refresh_timer2;
  input [15:0]ctl_tx_pause_refresh_timer3;
  input [15:0]ctl_tx_pause_refresh_timer4;
  input [15:0]ctl_tx_pause_refresh_timer5;
  input [15:0]ctl_tx_pause_refresh_timer6;
  input [15:0]ctl_tx_pause_refresh_timer7;
  input [15:0]ctl_tx_pause_refresh_timer8;
  input ctl_tx_test_pattern;
  input ctl_tx_rsfec_enable;
  input [8:0]ctl_tx_pause_req;
  input ctl_tx_resend_pause;
  input [9:0]drp_addr;
  input drp_clk;
  input [15:0]drp_di;
  input drp_en;
  input drp_we;
  input [55:0]tx_preamblein;
  input [1:0]tx_ptp_1588op_in;
  input [15:0]tx_ptp_chksum_offset_in;
  input [63:0]tx_ptp_rxtstamp_in;
  input [15:0]tx_ptp_tag_field_in;
  input [15:0]tx_ptp_tstamp_offset_in;
  input tx_ptp_upd_chksum_in;

  wire \<const0> ;
  wire [2:0]\SEG_LOOP3[0].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[0].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[1].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[1].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[2].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[2].fifo_sync_inst/wr_ptr ;
  wire [2:0]\SEG_LOOP3[3].fifo_sync_inst/rd_ptr ;
  wire [2:0]\SEG_LOOP3[3].fifo_sync_inst/wr_ptr ;
  wire core_drp_reset;
  wire core_rx_reset;
  wire core_tx_reset;
  wire ctl_rx_enable;
  wire ctl_rx_force_resync;
  wire ctl_rx_test_pattern;
  wire ctl_tx_enable;
  wire ctl_tx_send_idle;
  wire ctl_tx_send_lfi;
  wire ctl_tx_send_rfi;
  wire ctl_tx_test_pattern;
  wire [135:0]\dout[0]_0 ;
  wire [135:0]\dout[1]_1 ;
  wire [135:0]\dout[2]_2 ;
  wire [135:0]\dout[3]_3 ;
  wire [9:0]drp_addr;
  wire drp_clk;
  wire [15:0]drp_di;
  wire [15:0]drp_do;
  wire drp_en;
  wire drp_rdy;
  wire drp_we;
  wire [11:0]gt_loopback_in;
  wire [3:0]gt_powergoodout;
  wire gt_ref_clk_int;
  wire gt_ref_clk_n;
  wire gt_ref_clk_out;
  wire gt_ref_clk_p;
  wire gt_rx_reset_done_inv;
  wire gt_rx_reset_done_inv_reg;
  wire [3:0]gt_rxn_in;
  wire [3:0]gt_rxp_in;
  wire [3:0]gt_rxrecclkout;
  wire gt_rxusrclk2;
  wire [3:0]gt_txn_out;
  wire [3:0]gt_txp_out;
  wire gt_txusrclk2;
  wire gtpowergood_int;
  wire gtrefclk01_int;
  wire gtwiz_reset_all_in;
  wire gtwiz_reset_rx_datapath;
  wire gtwiz_reset_rx_done_int;
  wire gtwiz_reset_tx_datapath;
  wire gtwiz_reset_tx_done_int;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire init_clk;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire master_watchdog0;
  wire \master_watchdog[0]_i_10_n_0 ;
  wire \master_watchdog[0]_i_3_n_0 ;
  wire \master_watchdog[0]_i_4_n_0 ;
  wire \master_watchdog[0]_i_5_n_0 ;
  wire \master_watchdog[0]_i_6_n_0 ;
  wire \master_watchdog[0]_i_7_n_0 ;
  wire \master_watchdog[0]_i_8_n_0 ;
  wire \master_watchdog[0]_i_9_n_0 ;
  wire \master_watchdog[16]_i_2_n_0 ;
  wire \master_watchdog[16]_i_3_n_0 ;
  wire \master_watchdog[16]_i_4_n_0 ;
  wire \master_watchdog[16]_i_5_n_0 ;
  wire \master_watchdog[16]_i_6_n_0 ;
  wire \master_watchdog[16]_i_7_n_0 ;
  wire \master_watchdog[16]_i_8_n_0 ;
  wire \master_watchdog[16]_i_9_n_0 ;
  wire \master_watchdog[24]_i_2_n_0 ;
  wire \master_watchdog[24]_i_3_n_0 ;
  wire \master_watchdog[24]_i_4_n_0 ;
  wire \master_watchdog[24]_i_5_n_0 ;
  wire \master_watchdog[24]_i_6_n_0 ;
  wire \master_watchdog[8]_i_2_n_0 ;
  wire \master_watchdog[8]_i_3_n_0 ;
  wire \master_watchdog[8]_i_4_n_0 ;
  wire \master_watchdog[8]_i_5_n_0 ;
  wire \master_watchdog[8]_i_6_n_0 ;
  wire \master_watchdog[8]_i_7_n_0 ;
  wire \master_watchdog[8]_i_8_n_0 ;
  wire \master_watchdog[8]_i_9_n_0 ;
  wire master_watchdog_barking_i_1_n_0;
  wire master_watchdog_barking_i_2_n_0;
  wire master_watchdog_barking_i_3_n_0;
  wire master_watchdog_barking_i_4_n_0;
  wire master_watchdog_barking_i_5_n_0;
  wire master_watchdog_barking_i_6_n_0;
  wire master_watchdog_barking_reg_n_0;
  wire [28:0]master_watchdog_reg;
  wire \master_watchdog_reg[0]_i_2_n_0 ;
  wire \master_watchdog_reg[0]_i_2_n_1 ;
  wire \master_watchdog_reg[0]_i_2_n_10 ;
  wire \master_watchdog_reg[0]_i_2_n_11 ;
  wire \master_watchdog_reg[0]_i_2_n_12 ;
  wire \master_watchdog_reg[0]_i_2_n_13 ;
  wire \master_watchdog_reg[0]_i_2_n_14 ;
  wire \master_watchdog_reg[0]_i_2_n_15 ;
  wire \master_watchdog_reg[0]_i_2_n_2 ;
  wire \master_watchdog_reg[0]_i_2_n_3 ;
  wire \master_watchdog_reg[0]_i_2_n_4 ;
  wire \master_watchdog_reg[0]_i_2_n_5 ;
  wire \master_watchdog_reg[0]_i_2_n_6 ;
  wire \master_watchdog_reg[0]_i_2_n_7 ;
  wire \master_watchdog_reg[0]_i_2_n_8 ;
  wire \master_watchdog_reg[0]_i_2_n_9 ;
  wire \master_watchdog_reg[16]_i_1_n_0 ;
  wire \master_watchdog_reg[16]_i_1_n_1 ;
  wire \master_watchdog_reg[16]_i_1_n_10 ;
  wire \master_watchdog_reg[16]_i_1_n_11 ;
  wire \master_watchdog_reg[16]_i_1_n_12 ;
  wire \master_watchdog_reg[16]_i_1_n_13 ;
  wire \master_watchdog_reg[16]_i_1_n_14 ;
  wire \master_watchdog_reg[16]_i_1_n_15 ;
  wire \master_watchdog_reg[16]_i_1_n_2 ;
  wire \master_watchdog_reg[16]_i_1_n_3 ;
  wire \master_watchdog_reg[16]_i_1_n_4 ;
  wire \master_watchdog_reg[16]_i_1_n_5 ;
  wire \master_watchdog_reg[16]_i_1_n_6 ;
  wire \master_watchdog_reg[16]_i_1_n_7 ;
  wire \master_watchdog_reg[16]_i_1_n_8 ;
  wire \master_watchdog_reg[16]_i_1_n_9 ;
  wire \master_watchdog_reg[24]_i_1_n_11 ;
  wire \master_watchdog_reg[24]_i_1_n_12 ;
  wire \master_watchdog_reg[24]_i_1_n_13 ;
  wire \master_watchdog_reg[24]_i_1_n_14 ;
  wire \master_watchdog_reg[24]_i_1_n_15 ;
  wire \master_watchdog_reg[24]_i_1_n_4 ;
  wire \master_watchdog_reg[24]_i_1_n_5 ;
  wire \master_watchdog_reg[24]_i_1_n_6 ;
  wire \master_watchdog_reg[24]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_0 ;
  wire \master_watchdog_reg[8]_i_1_n_1 ;
  wire \master_watchdog_reg[8]_i_1_n_10 ;
  wire \master_watchdog_reg[8]_i_1_n_11 ;
  wire \master_watchdog_reg[8]_i_1_n_12 ;
  wire \master_watchdog_reg[8]_i_1_n_13 ;
  wire \master_watchdog_reg[8]_i_1_n_14 ;
  wire \master_watchdog_reg[8]_i_1_n_15 ;
  wire \master_watchdog_reg[8]_i_1_n_2 ;
  wire \master_watchdog_reg[8]_i_1_n_3 ;
  wire \master_watchdog_reg[8]_i_1_n_4 ;
  wire \master_watchdog_reg[8]_i_1_n_5 ;
  wire \master_watchdog_reg[8]_i_1_n_6 ;
  wire \master_watchdog_reg[8]_i_1_n_7 ;
  wire \master_watchdog_reg[8]_i_1_n_8 ;
  wire \master_watchdog_reg[8]_i_1_n_9 ;
  wire reset_done_async;
  wire [511:0]rx_axis_tdata;
  wire [63:0]rx_axis_tkeep;
  wire rx_axis_tlast;
  wire rx_axis_tuser;
  wire rx_axis_tvalid;
  wire rx_clk;
  wire [127:0]rx_dataout0;
  wire [127:0]rx_dataout1;
  wire [127:0]rx_dataout2;
  wire [127:0]rx_dataout3;
  wire rx_enaout0;
  wire rx_enaout1;
  wire rx_enaout2;
  wire rx_enaout3;
  wire rx_eopout0;
  wire rx_eopout1;
  wire rx_eopout2;
  wire rx_eopout3;
  wire rx_errout0;
  wire rx_errout1;
  wire rx_errout2;
  wire rx_errout3;
  wire [3:0]rx_mtyout0;
  wire [3:0]rx_mtyout1;
  wire [3:0]rx_mtyout2;
  wire [3:0]rx_mtyout3;
  wire [7:0]rx_otn_bip8_0;
  wire [7:0]rx_otn_bip8_1;
  wire [7:0]rx_otn_bip8_2;
  wire [7:0]rx_otn_bip8_3;
  wire [7:0]rx_otn_bip8_4;
  wire [65:0]rx_otn_data_0;
  wire [65:0]rx_otn_data_1;
  wire [65:0]rx_otn_data_2;
  wire [65:0]rx_otn_data_3;
  wire [65:0]rx_otn_data_4;
  wire rx_otn_ena;
  wire rx_otn_lane0;
  wire rx_otn_vlmarker;
  wire [55:0]rx_preambleout;
  wire [55:0]rx_preambleout_int;
  wire [15:0]rx_serdes_alt_data0_2d;
  wire [15:0]rx_serdes_alt_data1_2d;
  wire [15:0]rx_serdes_alt_data2_2d;
  wire [15:0]rx_serdes_alt_data3_2d;
  wire [63:0]rx_serdes_data0_2d;
  wire [63:0]rx_serdes_data1_2d;
  wire [63:0]rx_serdes_data2_2d;
  wire [63:0]rx_serdes_data3_2d;
  wire rx_sopout0;
  wire rx_sopout1;
  wire rx_sopout2;
  wire rx_sopout3;
  wire [55:0]rxctrl0_out;
  wire [55:0]rxctrl1_out;
  wire [447:0]rxdata_out;
  wire rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_4;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_5;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_6;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_7;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_8;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) wire s_out_d4_9;
  wire stat_rx_aligned;
  wire stat_rx_aligned_err;
  wire [2:0]stat_rx_bad_code;
  wire [2:0]stat_rx_bad_fcs;
  wire stat_rx_bad_preamble;
  wire stat_rx_bad_sfd;
  wire stat_rx_bip_err_0;
  wire stat_rx_bip_err_1;
  wire stat_rx_bip_err_10;
  wire stat_rx_bip_err_11;
  wire stat_rx_bip_err_12;
  wire stat_rx_bip_err_13;
  wire stat_rx_bip_err_14;
  wire stat_rx_bip_err_15;
  wire stat_rx_bip_err_16;
  wire stat_rx_bip_err_17;
  wire stat_rx_bip_err_18;
  wire stat_rx_bip_err_19;
  wire stat_rx_bip_err_2;
  wire stat_rx_bip_err_3;
  wire stat_rx_bip_err_4;
  wire stat_rx_bip_err_5;
  wire stat_rx_bip_err_6;
  wire stat_rx_bip_err_7;
  wire stat_rx_bip_err_8;
  wire stat_rx_bip_err_9;
  wire [19:0]stat_rx_block_lock;
  wire stat_rx_broadcast;
  wire [2:0]stat_rx_fragment;
  wire [1:0]stat_rx_framing_err_0;
  wire [1:0]stat_rx_framing_err_1;
  wire [1:0]stat_rx_framing_err_10;
  wire [1:0]stat_rx_framing_err_11;
  wire [1:0]stat_rx_framing_err_12;
  wire [1:0]stat_rx_framing_err_13;
  wire [1:0]stat_rx_framing_err_14;
  wire [1:0]stat_rx_framing_err_15;
  wire [1:0]stat_rx_framing_err_16;
  wire [1:0]stat_rx_framing_err_17;
  wire [1:0]stat_rx_framing_err_18;
  wire [1:0]stat_rx_framing_err_19;
  wire [1:0]stat_rx_framing_err_2;
  wire [1:0]stat_rx_framing_err_3;
  wire [1:0]stat_rx_framing_err_4;
  wire [1:0]stat_rx_framing_err_5;
  wire [1:0]stat_rx_framing_err_6;
  wire [1:0]stat_rx_framing_err_7;
  wire [1:0]stat_rx_framing_err_8;
  wire [1:0]stat_rx_framing_err_9;
  wire stat_rx_framing_err_valid_0;
  wire stat_rx_framing_err_valid_1;
  wire stat_rx_framing_err_valid_10;
  wire stat_rx_framing_err_valid_11;
  wire stat_rx_framing_err_valid_12;
  wire stat_rx_framing_err_valid_13;
  wire stat_rx_framing_err_valid_14;
  wire stat_rx_framing_err_valid_15;
  wire stat_rx_framing_err_valid_16;
  wire stat_rx_framing_err_valid_17;
  wire stat_rx_framing_err_valid_18;
  wire stat_rx_framing_err_valid_19;
  wire stat_rx_framing_err_valid_2;
  wire stat_rx_framing_err_valid_3;
  wire stat_rx_framing_err_valid_4;
  wire stat_rx_framing_err_valid_5;
  wire stat_rx_framing_err_valid_6;
  wire stat_rx_framing_err_valid_7;
  wire stat_rx_framing_err_valid_8;
  wire stat_rx_framing_err_valid_9;
  wire stat_rx_got_signal_os;
  wire stat_rx_hi_ber;
  wire stat_rx_inrangeerr;
  wire stat_rx_internal_local_fault;
  wire stat_rx_jabber;
  wire stat_rx_local_fault;
  wire [19:0]stat_rx_mf_err;
  wire [19:0]stat_rx_mf_len_err;
  wire [19:0]stat_rx_mf_repeat_err;
  wire stat_rx_misaligned;
  wire stat_rx_multicast;
  wire stat_rx_oversize;
  wire stat_rx_packet_1024_1518_bytes;
  wire stat_rx_packet_128_255_bytes;
  wire stat_rx_packet_1519_1522_bytes;
  wire stat_rx_packet_1523_1548_bytes;
  wire stat_rx_packet_1549_2047_bytes;
  wire stat_rx_packet_2048_4095_bytes;
  wire stat_rx_packet_256_511_bytes;
  wire stat_rx_packet_4096_8191_bytes;
  wire stat_rx_packet_512_1023_bytes;
  wire stat_rx_packet_64_bytes;
  wire stat_rx_packet_65_127_bytes;
  wire stat_rx_packet_8192_9215_bytes;
  wire stat_rx_packet_bad_fcs;
  wire stat_rx_packet_large;
  wire [2:0]stat_rx_packet_small;
  wire [19:0]stat_rx_pcsl_demuxed;
  wire [4:0]stat_rx_pcsl_number_0;
  wire [4:0]stat_rx_pcsl_number_1;
  wire [4:0]stat_rx_pcsl_number_10;
  wire [4:0]stat_rx_pcsl_number_11;
  wire [4:0]stat_rx_pcsl_number_12;
  wire [4:0]stat_rx_pcsl_number_13;
  wire [4:0]stat_rx_pcsl_number_14;
  wire [4:0]stat_rx_pcsl_number_15;
  wire [4:0]stat_rx_pcsl_number_16;
  wire [4:0]stat_rx_pcsl_number_17;
  wire [4:0]stat_rx_pcsl_number_18;
  wire [4:0]stat_rx_pcsl_number_19;
  wire [4:0]stat_rx_pcsl_number_2;
  wire [4:0]stat_rx_pcsl_number_3;
  wire [4:0]stat_rx_pcsl_number_4;
  wire [4:0]stat_rx_pcsl_number_5;
  wire [4:0]stat_rx_pcsl_number_6;
  wire [4:0]stat_rx_pcsl_number_7;
  wire [4:0]stat_rx_pcsl_number_8;
  wire [4:0]stat_rx_pcsl_number_9;
  wire stat_rx_received_local_fault;
  wire stat_rx_remote_fault;
  wire stat_rx_status;
  wire [2:0]stat_rx_stomped_fcs;
  wire [19:0]stat_rx_synced;
  wire [19:0]stat_rx_synced_err;
  wire [2:0]stat_rx_test_pattern_mismatch;
  wire stat_rx_toolong;
  wire [6:0]stat_rx_total_bytes;
  wire [13:0]stat_rx_total_good_bytes;
  wire stat_rx_total_good_packets;
  wire [2:0]stat_rx_total_packets;
  wire stat_rx_truncated;
  wire [2:0]stat_rx_undersize;
  wire stat_rx_unicast;
  wire stat_rx_vlan;
  wire stat_tx_bad_fcs;
  wire stat_tx_broadcast;
  wire stat_tx_frame_error;
  wire stat_tx_local_fault;
  wire stat_tx_multicast;
  wire stat_tx_packet_1024_1518_bytes;
  wire stat_tx_packet_128_255_bytes;
  wire stat_tx_packet_1519_1522_bytes;
  wire stat_tx_packet_1523_1548_bytes;
  wire stat_tx_packet_1549_2047_bytes;
  wire stat_tx_packet_2048_4095_bytes;
  wire stat_tx_packet_256_511_bytes;
  wire stat_tx_packet_4096_8191_bytes;
  wire stat_tx_packet_512_1023_bytes;
  wire stat_tx_packet_64_bytes;
  wire stat_tx_packet_65_127_bytes;
  wire stat_tx_packet_8192_9215_bytes;
  wire stat_tx_packet_large;
  wire stat_tx_packet_small;
  wire [5:0]stat_tx_total_bytes;
  wire [13:0]stat_tx_total_good_bytes;
  wire stat_tx_total_good_packets;
  wire stat_tx_total_packets;
  wire stat_tx_unicast;
  wire stat_tx_vlan;
  wire sys_reset;
  wire [511:0]tx_axis_tdata;
  wire [63:0]tx_axis_tkeep;
  wire tx_axis_tlast;
  wire tx_axis_tready;
  wire tx_axis_tuser;
  wire tx_axis_tvalid;
  wire [127:0]tx_datain0;
  wire [127:0]tx_datain1;
  wire [127:0]tx_datain2;
  wire [127:0]tx_datain3;
  wire tx_enain0;
  wire tx_enain1;
  wire tx_enain2;
  wire tx_enain3;
  wire tx_eopin0;
  wire tx_eopin1;
  wire tx_eopin2;
  wire tx_eopin3;
  wire tx_errin0;
  wire tx_errin1;
  wire tx_errin2;
  wire tx_errin3;
  wire [3:0]tx_mtyin0;
  wire [3:0]tx_mtyin1;
  wire [3:0]tx_mtyin2;
  wire [3:0]tx_mtyin3;
  wire tx_ovfout;
  wire [55:0]tx_preamblein;
  wire [55:0]tx_preamblein_int;
  wire tx_rdyout;
  wire [15:0]tx_serdes_alt_data0;
  wire [15:0]tx_serdes_alt_data1;
  wire [15:0]tx_serdes_alt_data2;
  wire [15:0]tx_serdes_alt_data3;
  wire [63:0]tx_serdes_data0;
  wire [63:0]tx_serdes_data1;
  wire [63:0]tx_serdes_data2;
  wire [63:0]tx_serdes_data3;
  wire tx_sopin0;
  wire tx_unfout;
  wire [55:0]txctrl0_in_int_2d;
  wire [55:0]txctrl1_in_int_2d;
  wire [447:0]txdata_in_int_2d;
  wire txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire usr_rx_reset;
  wire usr_tx_reset;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED ;
  wire [1:0]\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED ;
  wire [0:0]NLW_design_1_cmac_usplus_1_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_design_1_cmac_usplus_1_0_gt_i_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_design_1_cmac_usplus_1_0_gt_i_qpll1outrefclk_out_UNCONNECTED;
  wire [63:8]NLW_design_1_cmac_usplus_1_0_gt_i_rxctrl0_out_UNCONNECTED;
  wire [63:8]NLW_design_1_cmac_usplus_1_0_gt_i_rxctrl1_out_UNCONNECTED;
  wire [511:64]NLW_design_1_cmac_usplus_1_0_gt_i_rxdata_out_UNCONNECTED;
  wire [3:1]NLW_design_1_cmac_usplus_1_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [3:1]NLW_design_1_cmac_usplus_1_0_gt_i_txoutclk_out_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_am_lock0_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_am_lock1_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_am_lock2_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_am_lock3_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_hi_ser_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_alignment_status_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_user_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_ptp_fifo_read_error_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_ptp_fifo_write_error_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_user_pause_UNCONNECTED;
  wire NLW_i_design_1_cmac_usplus_1_0_top_tx_ptp_tstamp_valid_out_UNCONNECTED;
  wire [329:0]NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_rx_dout_UNCONNECTED;
  wire [329:0]NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_tx_dout_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_0_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_1_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_10_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_11_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_12_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_13_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_14_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_15_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_16_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_17_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_18_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_19_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_2_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_3_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_4_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_5_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_6_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_7_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_8_UNCONNECTED;
  wire [6:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_9_UNCONNECTED;
  wire [4:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_i_design_1_cmac_usplus_1_0_top_rx_ptp_tstamp_out_UNCONNECTED;
  wire [7:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta0_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta1_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta2_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta3_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta4_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta5_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta6_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta7_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta8_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_req_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_valid_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_err_count0_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_err_count1_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_err_count2_inc_UNCONNECTED;
  wire [2:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_err_count3_inc_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_fill_0_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_fill_1_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_fill_2_UNCONNECTED;
  wire [13:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_fill_3_UNCONNECTED;
  wire [7:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_mapping_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_rsvd_UNCONNECTED;
  wire [8:0]NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_pause_valid_UNCONNECTED;
  wire [4:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_ptp_pcslane_out_UNCONNECTED;
  wire [79:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_ptp_tstamp_out_UNCONNECTED;
  wire [15:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_ptp_tstamp_tag_out_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data4_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data5_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data6_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data7_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data8_UNCONNECTED;
  wire [31:0]NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data9_UNCONNECTED;
  wire [7:4]\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:5]\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED ;

  assign common0_drpdo[15] = \<const0> ;
  assign common0_drpdo[14] = \<const0> ;
  assign common0_drpdo[13] = \<const0> ;
  assign common0_drpdo[12] = \<const0> ;
  assign common0_drpdo[11] = \<const0> ;
  assign common0_drpdo[10] = \<const0> ;
  assign common0_drpdo[9] = \<const0> ;
  assign common0_drpdo[8] = \<const0> ;
  assign common0_drpdo[7] = \<const0> ;
  assign common0_drpdo[6] = \<const0> ;
  assign common0_drpdo[5] = \<const0> ;
  assign common0_drpdo[4] = \<const0> ;
  assign common0_drpdo[3] = \<const0> ;
  assign common0_drpdo[2] = \<const0> ;
  assign common0_drpdo[1] = \<const0> ;
  assign common0_drpdo[0] = \<const0> ;
  assign common0_drprdy = \<const0> ;
  assign gt0_drpdo[15] = \<const0> ;
  assign gt0_drpdo[14] = \<const0> ;
  assign gt0_drpdo[13] = \<const0> ;
  assign gt0_drpdo[12] = \<const0> ;
  assign gt0_drpdo[11] = \<const0> ;
  assign gt0_drpdo[10] = \<const0> ;
  assign gt0_drpdo[9] = \<const0> ;
  assign gt0_drpdo[8] = \<const0> ;
  assign gt0_drpdo[7] = \<const0> ;
  assign gt0_drpdo[6] = \<const0> ;
  assign gt0_drpdo[5] = \<const0> ;
  assign gt0_drpdo[4] = \<const0> ;
  assign gt0_drpdo[3] = \<const0> ;
  assign gt0_drpdo[2] = \<const0> ;
  assign gt0_drpdo[1] = \<const0> ;
  assign gt0_drpdo[0] = \<const0> ;
  assign gt0_drprdy = \<const0> ;
  assign gt1_drpdo[15] = \<const0> ;
  assign gt1_drpdo[14] = \<const0> ;
  assign gt1_drpdo[13] = \<const0> ;
  assign gt1_drpdo[12] = \<const0> ;
  assign gt1_drpdo[11] = \<const0> ;
  assign gt1_drpdo[10] = \<const0> ;
  assign gt1_drpdo[9] = \<const0> ;
  assign gt1_drpdo[8] = \<const0> ;
  assign gt1_drpdo[7] = \<const0> ;
  assign gt1_drpdo[6] = \<const0> ;
  assign gt1_drpdo[5] = \<const0> ;
  assign gt1_drpdo[4] = \<const0> ;
  assign gt1_drpdo[3] = \<const0> ;
  assign gt1_drpdo[2] = \<const0> ;
  assign gt1_drpdo[1] = \<const0> ;
  assign gt1_drpdo[0] = \<const0> ;
  assign gt1_drprdy = \<const0> ;
  assign gt2_drpdo[15] = \<const0> ;
  assign gt2_drpdo[14] = \<const0> ;
  assign gt2_drpdo[13] = \<const0> ;
  assign gt2_drpdo[12] = \<const0> ;
  assign gt2_drpdo[11] = \<const0> ;
  assign gt2_drpdo[10] = \<const0> ;
  assign gt2_drpdo[9] = \<const0> ;
  assign gt2_drpdo[8] = \<const0> ;
  assign gt2_drpdo[7] = \<const0> ;
  assign gt2_drpdo[6] = \<const0> ;
  assign gt2_drpdo[5] = \<const0> ;
  assign gt2_drpdo[4] = \<const0> ;
  assign gt2_drpdo[3] = \<const0> ;
  assign gt2_drpdo[2] = \<const0> ;
  assign gt2_drpdo[1] = \<const0> ;
  assign gt2_drpdo[0] = \<const0> ;
  assign gt2_drprdy = \<const0> ;
  assign gt3_drpdo[15] = \<const0> ;
  assign gt3_drpdo[14] = \<const0> ;
  assign gt3_drpdo[13] = \<const0> ;
  assign gt3_drpdo[12] = \<const0> ;
  assign gt3_drpdo[11] = \<const0> ;
  assign gt3_drpdo[10] = \<const0> ;
  assign gt3_drpdo[9] = \<const0> ;
  assign gt3_drpdo[8] = \<const0> ;
  assign gt3_drpdo[7] = \<const0> ;
  assign gt3_drpdo[6] = \<const0> ;
  assign gt3_drpdo[5] = \<const0> ;
  assign gt3_drpdo[4] = \<const0> ;
  assign gt3_drpdo[3] = \<const0> ;
  assign gt3_drpdo[2] = \<const0> ;
  assign gt3_drpdo[1] = \<const0> ;
  assign gt3_drpdo[0] = \<const0> ;
  assign gt3_drprdy = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_txbufstatus[7] = \<const0> ;
  assign gt_txbufstatus[6] = \<const0> ;
  assign gt_txbufstatus[5] = \<const0> ;
  assign gt_txbufstatus[4] = \<const0> ;
  assign gt_txbufstatus[3] = \<const0> ;
  assign gt_txbufstatus[2] = \<const0> ;
  assign gt_txbufstatus[1] = \<const0> ;
  assign gt_txbufstatus[0] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign rx_lane_aligner_fill_0[6] = \<const0> ;
  assign rx_lane_aligner_fill_0[5] = \<const0> ;
  assign rx_lane_aligner_fill_0[4] = \<const0> ;
  assign rx_lane_aligner_fill_0[3] = \<const0> ;
  assign rx_lane_aligner_fill_0[2] = \<const0> ;
  assign rx_lane_aligner_fill_0[1] = \<const0> ;
  assign rx_lane_aligner_fill_0[0] = \<const0> ;
  assign rx_lane_aligner_fill_1[6] = \<const0> ;
  assign rx_lane_aligner_fill_1[5] = \<const0> ;
  assign rx_lane_aligner_fill_1[4] = \<const0> ;
  assign rx_lane_aligner_fill_1[3] = \<const0> ;
  assign rx_lane_aligner_fill_1[2] = \<const0> ;
  assign rx_lane_aligner_fill_1[1] = \<const0> ;
  assign rx_lane_aligner_fill_1[0] = \<const0> ;
  assign rx_lane_aligner_fill_10[6] = \<const0> ;
  assign rx_lane_aligner_fill_10[5] = \<const0> ;
  assign rx_lane_aligner_fill_10[4] = \<const0> ;
  assign rx_lane_aligner_fill_10[3] = \<const0> ;
  assign rx_lane_aligner_fill_10[2] = \<const0> ;
  assign rx_lane_aligner_fill_10[1] = \<const0> ;
  assign rx_lane_aligner_fill_10[0] = \<const0> ;
  assign rx_lane_aligner_fill_11[6] = \<const0> ;
  assign rx_lane_aligner_fill_11[5] = \<const0> ;
  assign rx_lane_aligner_fill_11[4] = \<const0> ;
  assign rx_lane_aligner_fill_11[3] = \<const0> ;
  assign rx_lane_aligner_fill_11[2] = \<const0> ;
  assign rx_lane_aligner_fill_11[1] = \<const0> ;
  assign rx_lane_aligner_fill_11[0] = \<const0> ;
  assign rx_lane_aligner_fill_12[6] = \<const0> ;
  assign rx_lane_aligner_fill_12[5] = \<const0> ;
  assign rx_lane_aligner_fill_12[4] = \<const0> ;
  assign rx_lane_aligner_fill_12[3] = \<const0> ;
  assign rx_lane_aligner_fill_12[2] = \<const0> ;
  assign rx_lane_aligner_fill_12[1] = \<const0> ;
  assign rx_lane_aligner_fill_12[0] = \<const0> ;
  assign rx_lane_aligner_fill_13[6] = \<const0> ;
  assign rx_lane_aligner_fill_13[5] = \<const0> ;
  assign rx_lane_aligner_fill_13[4] = \<const0> ;
  assign rx_lane_aligner_fill_13[3] = \<const0> ;
  assign rx_lane_aligner_fill_13[2] = \<const0> ;
  assign rx_lane_aligner_fill_13[1] = \<const0> ;
  assign rx_lane_aligner_fill_13[0] = \<const0> ;
  assign rx_lane_aligner_fill_14[6] = \<const0> ;
  assign rx_lane_aligner_fill_14[5] = \<const0> ;
  assign rx_lane_aligner_fill_14[4] = \<const0> ;
  assign rx_lane_aligner_fill_14[3] = \<const0> ;
  assign rx_lane_aligner_fill_14[2] = \<const0> ;
  assign rx_lane_aligner_fill_14[1] = \<const0> ;
  assign rx_lane_aligner_fill_14[0] = \<const0> ;
  assign rx_lane_aligner_fill_15[6] = \<const0> ;
  assign rx_lane_aligner_fill_15[5] = \<const0> ;
  assign rx_lane_aligner_fill_15[4] = \<const0> ;
  assign rx_lane_aligner_fill_15[3] = \<const0> ;
  assign rx_lane_aligner_fill_15[2] = \<const0> ;
  assign rx_lane_aligner_fill_15[1] = \<const0> ;
  assign rx_lane_aligner_fill_15[0] = \<const0> ;
  assign rx_lane_aligner_fill_16[6] = \<const0> ;
  assign rx_lane_aligner_fill_16[5] = \<const0> ;
  assign rx_lane_aligner_fill_16[4] = \<const0> ;
  assign rx_lane_aligner_fill_16[3] = \<const0> ;
  assign rx_lane_aligner_fill_16[2] = \<const0> ;
  assign rx_lane_aligner_fill_16[1] = \<const0> ;
  assign rx_lane_aligner_fill_16[0] = \<const0> ;
  assign rx_lane_aligner_fill_17[6] = \<const0> ;
  assign rx_lane_aligner_fill_17[5] = \<const0> ;
  assign rx_lane_aligner_fill_17[4] = \<const0> ;
  assign rx_lane_aligner_fill_17[3] = \<const0> ;
  assign rx_lane_aligner_fill_17[2] = \<const0> ;
  assign rx_lane_aligner_fill_17[1] = \<const0> ;
  assign rx_lane_aligner_fill_17[0] = \<const0> ;
  assign rx_lane_aligner_fill_18[6] = \<const0> ;
  assign rx_lane_aligner_fill_18[5] = \<const0> ;
  assign rx_lane_aligner_fill_18[4] = \<const0> ;
  assign rx_lane_aligner_fill_18[3] = \<const0> ;
  assign rx_lane_aligner_fill_18[2] = \<const0> ;
  assign rx_lane_aligner_fill_18[1] = \<const0> ;
  assign rx_lane_aligner_fill_18[0] = \<const0> ;
  assign rx_lane_aligner_fill_19[6] = \<const0> ;
  assign rx_lane_aligner_fill_19[5] = \<const0> ;
  assign rx_lane_aligner_fill_19[4] = \<const0> ;
  assign rx_lane_aligner_fill_19[3] = \<const0> ;
  assign rx_lane_aligner_fill_19[2] = \<const0> ;
  assign rx_lane_aligner_fill_19[1] = \<const0> ;
  assign rx_lane_aligner_fill_19[0] = \<const0> ;
  assign rx_lane_aligner_fill_2[6] = \<const0> ;
  assign rx_lane_aligner_fill_2[5] = \<const0> ;
  assign rx_lane_aligner_fill_2[4] = \<const0> ;
  assign rx_lane_aligner_fill_2[3] = \<const0> ;
  assign rx_lane_aligner_fill_2[2] = \<const0> ;
  assign rx_lane_aligner_fill_2[1] = \<const0> ;
  assign rx_lane_aligner_fill_2[0] = \<const0> ;
  assign rx_lane_aligner_fill_3[6] = \<const0> ;
  assign rx_lane_aligner_fill_3[5] = \<const0> ;
  assign rx_lane_aligner_fill_3[4] = \<const0> ;
  assign rx_lane_aligner_fill_3[3] = \<const0> ;
  assign rx_lane_aligner_fill_3[2] = \<const0> ;
  assign rx_lane_aligner_fill_3[1] = \<const0> ;
  assign rx_lane_aligner_fill_3[0] = \<const0> ;
  assign rx_lane_aligner_fill_4[6] = \<const0> ;
  assign rx_lane_aligner_fill_4[5] = \<const0> ;
  assign rx_lane_aligner_fill_4[4] = \<const0> ;
  assign rx_lane_aligner_fill_4[3] = \<const0> ;
  assign rx_lane_aligner_fill_4[2] = \<const0> ;
  assign rx_lane_aligner_fill_4[1] = \<const0> ;
  assign rx_lane_aligner_fill_4[0] = \<const0> ;
  assign rx_lane_aligner_fill_5[6] = \<const0> ;
  assign rx_lane_aligner_fill_5[5] = \<const0> ;
  assign rx_lane_aligner_fill_5[4] = \<const0> ;
  assign rx_lane_aligner_fill_5[3] = \<const0> ;
  assign rx_lane_aligner_fill_5[2] = \<const0> ;
  assign rx_lane_aligner_fill_5[1] = \<const0> ;
  assign rx_lane_aligner_fill_5[0] = \<const0> ;
  assign rx_lane_aligner_fill_6[6] = \<const0> ;
  assign rx_lane_aligner_fill_6[5] = \<const0> ;
  assign rx_lane_aligner_fill_6[4] = \<const0> ;
  assign rx_lane_aligner_fill_6[3] = \<const0> ;
  assign rx_lane_aligner_fill_6[2] = \<const0> ;
  assign rx_lane_aligner_fill_6[1] = \<const0> ;
  assign rx_lane_aligner_fill_6[0] = \<const0> ;
  assign rx_lane_aligner_fill_7[6] = \<const0> ;
  assign rx_lane_aligner_fill_7[5] = \<const0> ;
  assign rx_lane_aligner_fill_7[4] = \<const0> ;
  assign rx_lane_aligner_fill_7[3] = \<const0> ;
  assign rx_lane_aligner_fill_7[2] = \<const0> ;
  assign rx_lane_aligner_fill_7[1] = \<const0> ;
  assign rx_lane_aligner_fill_7[0] = \<const0> ;
  assign rx_lane_aligner_fill_8[6] = \<const0> ;
  assign rx_lane_aligner_fill_8[5] = \<const0> ;
  assign rx_lane_aligner_fill_8[4] = \<const0> ;
  assign rx_lane_aligner_fill_8[3] = \<const0> ;
  assign rx_lane_aligner_fill_8[2] = \<const0> ;
  assign rx_lane_aligner_fill_8[1] = \<const0> ;
  assign rx_lane_aligner_fill_8[0] = \<const0> ;
  assign rx_lane_aligner_fill_9[6] = \<const0> ;
  assign rx_lane_aligner_fill_9[5] = \<const0> ;
  assign rx_lane_aligner_fill_9[4] = \<const0> ;
  assign rx_lane_aligner_fill_9[3] = \<const0> ;
  assign rx_lane_aligner_fill_9[2] = \<const0> ;
  assign rx_lane_aligner_fill_9[1] = \<const0> ;
  assign rx_lane_aligner_fill_9[0] = \<const0> ;
  assign rx_ptp_pcslane_out[4] = \<const0> ;
  assign rx_ptp_pcslane_out[3] = \<const0> ;
  assign rx_ptp_pcslane_out[2] = \<const0> ;
  assign rx_ptp_pcslane_out[1] = \<const0> ;
  assign rx_ptp_pcslane_out[0] = \<const0> ;
  assign rx_ptp_tstamp_out[79] = \<const0> ;
  assign rx_ptp_tstamp_out[78] = \<const0> ;
  assign rx_ptp_tstamp_out[77] = \<const0> ;
  assign rx_ptp_tstamp_out[76] = \<const0> ;
  assign rx_ptp_tstamp_out[75] = \<const0> ;
  assign rx_ptp_tstamp_out[74] = \<const0> ;
  assign rx_ptp_tstamp_out[73] = \<const0> ;
  assign rx_ptp_tstamp_out[72] = \<const0> ;
  assign rx_ptp_tstamp_out[71] = \<const0> ;
  assign rx_ptp_tstamp_out[70] = \<const0> ;
  assign rx_ptp_tstamp_out[69] = \<const0> ;
  assign rx_ptp_tstamp_out[68] = \<const0> ;
  assign rx_ptp_tstamp_out[67] = \<const0> ;
  assign rx_ptp_tstamp_out[66] = \<const0> ;
  assign rx_ptp_tstamp_out[65] = \<const0> ;
  assign rx_ptp_tstamp_out[64] = \<const0> ;
  assign rx_ptp_tstamp_out[63] = \<const0> ;
  assign rx_ptp_tstamp_out[62] = \<const0> ;
  assign rx_ptp_tstamp_out[61] = \<const0> ;
  assign rx_ptp_tstamp_out[60] = \<const0> ;
  assign rx_ptp_tstamp_out[59] = \<const0> ;
  assign rx_ptp_tstamp_out[58] = \<const0> ;
  assign rx_ptp_tstamp_out[57] = \<const0> ;
  assign rx_ptp_tstamp_out[56] = \<const0> ;
  assign rx_ptp_tstamp_out[55] = \<const0> ;
  assign rx_ptp_tstamp_out[54] = \<const0> ;
  assign rx_ptp_tstamp_out[53] = \<const0> ;
  assign rx_ptp_tstamp_out[52] = \<const0> ;
  assign rx_ptp_tstamp_out[51] = \<const0> ;
  assign rx_ptp_tstamp_out[50] = \<const0> ;
  assign rx_ptp_tstamp_out[49] = \<const0> ;
  assign rx_ptp_tstamp_out[48] = \<const0> ;
  assign rx_ptp_tstamp_out[47] = \<const0> ;
  assign rx_ptp_tstamp_out[46] = \<const0> ;
  assign rx_ptp_tstamp_out[45] = \<const0> ;
  assign rx_ptp_tstamp_out[44] = \<const0> ;
  assign rx_ptp_tstamp_out[43] = \<const0> ;
  assign rx_ptp_tstamp_out[42] = \<const0> ;
  assign rx_ptp_tstamp_out[41] = \<const0> ;
  assign rx_ptp_tstamp_out[40] = \<const0> ;
  assign rx_ptp_tstamp_out[39] = \<const0> ;
  assign rx_ptp_tstamp_out[38] = \<const0> ;
  assign rx_ptp_tstamp_out[37] = \<const0> ;
  assign rx_ptp_tstamp_out[36] = \<const0> ;
  assign rx_ptp_tstamp_out[35] = \<const0> ;
  assign rx_ptp_tstamp_out[34] = \<const0> ;
  assign rx_ptp_tstamp_out[33] = \<const0> ;
  assign rx_ptp_tstamp_out[32] = \<const0> ;
  assign rx_ptp_tstamp_out[31] = \<const0> ;
  assign rx_ptp_tstamp_out[30] = \<const0> ;
  assign rx_ptp_tstamp_out[29] = \<const0> ;
  assign rx_ptp_tstamp_out[28] = \<const0> ;
  assign rx_ptp_tstamp_out[27] = \<const0> ;
  assign rx_ptp_tstamp_out[26] = \<const0> ;
  assign rx_ptp_tstamp_out[25] = \<const0> ;
  assign rx_ptp_tstamp_out[24] = \<const0> ;
  assign rx_ptp_tstamp_out[23] = \<const0> ;
  assign rx_ptp_tstamp_out[22] = \<const0> ;
  assign rx_ptp_tstamp_out[21] = \<const0> ;
  assign rx_ptp_tstamp_out[20] = \<const0> ;
  assign rx_ptp_tstamp_out[19] = \<const0> ;
  assign rx_ptp_tstamp_out[18] = \<const0> ;
  assign rx_ptp_tstamp_out[17] = \<const0> ;
  assign rx_ptp_tstamp_out[16] = \<const0> ;
  assign rx_ptp_tstamp_out[15] = \<const0> ;
  assign rx_ptp_tstamp_out[14] = \<const0> ;
  assign rx_ptp_tstamp_out[13] = \<const0> ;
  assign rx_ptp_tstamp_out[12] = \<const0> ;
  assign rx_ptp_tstamp_out[11] = \<const0> ;
  assign rx_ptp_tstamp_out[10] = \<const0> ;
  assign rx_ptp_tstamp_out[9] = \<const0> ;
  assign rx_ptp_tstamp_out[8] = \<const0> ;
  assign rx_ptp_tstamp_out[7] = \<const0> ;
  assign rx_ptp_tstamp_out[6] = \<const0> ;
  assign rx_ptp_tstamp_out[5] = \<const0> ;
  assign rx_ptp_tstamp_out[4] = \<const0> ;
  assign rx_ptp_tstamp_out[3] = \<const0> ;
  assign rx_ptp_tstamp_out[2] = \<const0> ;
  assign rx_ptp_tstamp_out[1] = \<const0> ;
  assign rx_ptp_tstamp_out[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[7] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[6] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[5] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[4] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[3] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[2] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[1] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7[0] = \<const0> ;
  assign stat_rx_lane0_vlm_bip7_valid = \<const0> ;
  assign stat_rx_pause = \<const0> ;
  assign stat_rx_pause_quanta0[15] = \<const0> ;
  assign stat_rx_pause_quanta0[14] = \<const0> ;
  assign stat_rx_pause_quanta0[13] = \<const0> ;
  assign stat_rx_pause_quanta0[12] = \<const0> ;
  assign stat_rx_pause_quanta0[11] = \<const0> ;
  assign stat_rx_pause_quanta0[10] = \<const0> ;
  assign stat_rx_pause_quanta0[9] = \<const0> ;
  assign stat_rx_pause_quanta0[8] = \<const0> ;
  assign stat_rx_pause_quanta0[7] = \<const0> ;
  assign stat_rx_pause_quanta0[6] = \<const0> ;
  assign stat_rx_pause_quanta0[5] = \<const0> ;
  assign stat_rx_pause_quanta0[4] = \<const0> ;
  assign stat_rx_pause_quanta0[3] = \<const0> ;
  assign stat_rx_pause_quanta0[2] = \<const0> ;
  assign stat_rx_pause_quanta0[1] = \<const0> ;
  assign stat_rx_pause_quanta0[0] = \<const0> ;
  assign stat_rx_pause_quanta1[15] = \<const0> ;
  assign stat_rx_pause_quanta1[14] = \<const0> ;
  assign stat_rx_pause_quanta1[13] = \<const0> ;
  assign stat_rx_pause_quanta1[12] = \<const0> ;
  assign stat_rx_pause_quanta1[11] = \<const0> ;
  assign stat_rx_pause_quanta1[10] = \<const0> ;
  assign stat_rx_pause_quanta1[9] = \<const0> ;
  assign stat_rx_pause_quanta1[8] = \<const0> ;
  assign stat_rx_pause_quanta1[7] = \<const0> ;
  assign stat_rx_pause_quanta1[6] = \<const0> ;
  assign stat_rx_pause_quanta1[5] = \<const0> ;
  assign stat_rx_pause_quanta1[4] = \<const0> ;
  assign stat_rx_pause_quanta1[3] = \<const0> ;
  assign stat_rx_pause_quanta1[2] = \<const0> ;
  assign stat_rx_pause_quanta1[1] = \<const0> ;
  assign stat_rx_pause_quanta1[0] = \<const0> ;
  assign stat_rx_pause_quanta2[15] = \<const0> ;
  assign stat_rx_pause_quanta2[14] = \<const0> ;
  assign stat_rx_pause_quanta2[13] = \<const0> ;
  assign stat_rx_pause_quanta2[12] = \<const0> ;
  assign stat_rx_pause_quanta2[11] = \<const0> ;
  assign stat_rx_pause_quanta2[10] = \<const0> ;
  assign stat_rx_pause_quanta2[9] = \<const0> ;
  assign stat_rx_pause_quanta2[8] = \<const0> ;
  assign stat_rx_pause_quanta2[7] = \<const0> ;
  assign stat_rx_pause_quanta2[6] = \<const0> ;
  assign stat_rx_pause_quanta2[5] = \<const0> ;
  assign stat_rx_pause_quanta2[4] = \<const0> ;
  assign stat_rx_pause_quanta2[3] = \<const0> ;
  assign stat_rx_pause_quanta2[2] = \<const0> ;
  assign stat_rx_pause_quanta2[1] = \<const0> ;
  assign stat_rx_pause_quanta2[0] = \<const0> ;
  assign stat_rx_pause_quanta3[15] = \<const0> ;
  assign stat_rx_pause_quanta3[14] = \<const0> ;
  assign stat_rx_pause_quanta3[13] = \<const0> ;
  assign stat_rx_pause_quanta3[12] = \<const0> ;
  assign stat_rx_pause_quanta3[11] = \<const0> ;
  assign stat_rx_pause_quanta3[10] = \<const0> ;
  assign stat_rx_pause_quanta3[9] = \<const0> ;
  assign stat_rx_pause_quanta3[8] = \<const0> ;
  assign stat_rx_pause_quanta3[7] = \<const0> ;
  assign stat_rx_pause_quanta3[6] = \<const0> ;
  assign stat_rx_pause_quanta3[5] = \<const0> ;
  assign stat_rx_pause_quanta3[4] = \<const0> ;
  assign stat_rx_pause_quanta3[3] = \<const0> ;
  assign stat_rx_pause_quanta3[2] = \<const0> ;
  assign stat_rx_pause_quanta3[1] = \<const0> ;
  assign stat_rx_pause_quanta3[0] = \<const0> ;
  assign stat_rx_pause_quanta4[15] = \<const0> ;
  assign stat_rx_pause_quanta4[14] = \<const0> ;
  assign stat_rx_pause_quanta4[13] = \<const0> ;
  assign stat_rx_pause_quanta4[12] = \<const0> ;
  assign stat_rx_pause_quanta4[11] = \<const0> ;
  assign stat_rx_pause_quanta4[10] = \<const0> ;
  assign stat_rx_pause_quanta4[9] = \<const0> ;
  assign stat_rx_pause_quanta4[8] = \<const0> ;
  assign stat_rx_pause_quanta4[7] = \<const0> ;
  assign stat_rx_pause_quanta4[6] = \<const0> ;
  assign stat_rx_pause_quanta4[5] = \<const0> ;
  assign stat_rx_pause_quanta4[4] = \<const0> ;
  assign stat_rx_pause_quanta4[3] = \<const0> ;
  assign stat_rx_pause_quanta4[2] = \<const0> ;
  assign stat_rx_pause_quanta4[1] = \<const0> ;
  assign stat_rx_pause_quanta4[0] = \<const0> ;
  assign stat_rx_pause_quanta5[15] = \<const0> ;
  assign stat_rx_pause_quanta5[14] = \<const0> ;
  assign stat_rx_pause_quanta5[13] = \<const0> ;
  assign stat_rx_pause_quanta5[12] = \<const0> ;
  assign stat_rx_pause_quanta5[11] = \<const0> ;
  assign stat_rx_pause_quanta5[10] = \<const0> ;
  assign stat_rx_pause_quanta5[9] = \<const0> ;
  assign stat_rx_pause_quanta5[8] = \<const0> ;
  assign stat_rx_pause_quanta5[7] = \<const0> ;
  assign stat_rx_pause_quanta5[6] = \<const0> ;
  assign stat_rx_pause_quanta5[5] = \<const0> ;
  assign stat_rx_pause_quanta5[4] = \<const0> ;
  assign stat_rx_pause_quanta5[3] = \<const0> ;
  assign stat_rx_pause_quanta5[2] = \<const0> ;
  assign stat_rx_pause_quanta5[1] = \<const0> ;
  assign stat_rx_pause_quanta5[0] = \<const0> ;
  assign stat_rx_pause_quanta6[15] = \<const0> ;
  assign stat_rx_pause_quanta6[14] = \<const0> ;
  assign stat_rx_pause_quanta6[13] = \<const0> ;
  assign stat_rx_pause_quanta6[12] = \<const0> ;
  assign stat_rx_pause_quanta6[11] = \<const0> ;
  assign stat_rx_pause_quanta6[10] = \<const0> ;
  assign stat_rx_pause_quanta6[9] = \<const0> ;
  assign stat_rx_pause_quanta6[8] = \<const0> ;
  assign stat_rx_pause_quanta6[7] = \<const0> ;
  assign stat_rx_pause_quanta6[6] = \<const0> ;
  assign stat_rx_pause_quanta6[5] = \<const0> ;
  assign stat_rx_pause_quanta6[4] = \<const0> ;
  assign stat_rx_pause_quanta6[3] = \<const0> ;
  assign stat_rx_pause_quanta6[2] = \<const0> ;
  assign stat_rx_pause_quanta6[1] = \<const0> ;
  assign stat_rx_pause_quanta6[0] = \<const0> ;
  assign stat_rx_pause_quanta7[15] = \<const0> ;
  assign stat_rx_pause_quanta7[14] = \<const0> ;
  assign stat_rx_pause_quanta7[13] = \<const0> ;
  assign stat_rx_pause_quanta7[12] = \<const0> ;
  assign stat_rx_pause_quanta7[11] = \<const0> ;
  assign stat_rx_pause_quanta7[10] = \<const0> ;
  assign stat_rx_pause_quanta7[9] = \<const0> ;
  assign stat_rx_pause_quanta7[8] = \<const0> ;
  assign stat_rx_pause_quanta7[7] = \<const0> ;
  assign stat_rx_pause_quanta7[6] = \<const0> ;
  assign stat_rx_pause_quanta7[5] = \<const0> ;
  assign stat_rx_pause_quanta7[4] = \<const0> ;
  assign stat_rx_pause_quanta7[3] = \<const0> ;
  assign stat_rx_pause_quanta7[2] = \<const0> ;
  assign stat_rx_pause_quanta7[1] = \<const0> ;
  assign stat_rx_pause_quanta7[0] = \<const0> ;
  assign stat_rx_pause_quanta8[15] = \<const0> ;
  assign stat_rx_pause_quanta8[14] = \<const0> ;
  assign stat_rx_pause_quanta8[13] = \<const0> ;
  assign stat_rx_pause_quanta8[12] = \<const0> ;
  assign stat_rx_pause_quanta8[11] = \<const0> ;
  assign stat_rx_pause_quanta8[10] = \<const0> ;
  assign stat_rx_pause_quanta8[9] = \<const0> ;
  assign stat_rx_pause_quanta8[8] = \<const0> ;
  assign stat_rx_pause_quanta8[7] = \<const0> ;
  assign stat_rx_pause_quanta8[6] = \<const0> ;
  assign stat_rx_pause_quanta8[5] = \<const0> ;
  assign stat_rx_pause_quanta8[4] = \<const0> ;
  assign stat_rx_pause_quanta8[3] = \<const0> ;
  assign stat_rx_pause_quanta8[2] = \<const0> ;
  assign stat_rx_pause_quanta8[1] = \<const0> ;
  assign stat_rx_pause_quanta8[0] = \<const0> ;
  assign stat_rx_pause_req[8] = \<const0> ;
  assign stat_rx_pause_req[7] = \<const0> ;
  assign stat_rx_pause_req[6] = \<const0> ;
  assign stat_rx_pause_req[5] = \<const0> ;
  assign stat_rx_pause_req[4] = \<const0> ;
  assign stat_rx_pause_req[3] = \<const0> ;
  assign stat_rx_pause_req[2] = \<const0> ;
  assign stat_rx_pause_req[1] = \<const0> ;
  assign stat_rx_pause_req[0] = \<const0> ;
  assign stat_rx_pause_valid[8] = \<const0> ;
  assign stat_rx_pause_valid[7] = \<const0> ;
  assign stat_rx_pause_valid[6] = \<const0> ;
  assign stat_rx_pause_valid[5] = \<const0> ;
  assign stat_rx_pause_valid[4] = \<const0> ;
  assign stat_rx_pause_valid[3] = \<const0> ;
  assign stat_rx_pause_valid[2] = \<const0> ;
  assign stat_rx_pause_valid[1] = \<const0> ;
  assign stat_rx_pause_valid[0] = \<const0> ;
  assign stat_rx_rsfec_am_lock0 = \<const0> ;
  assign stat_rx_rsfec_am_lock1 = \<const0> ;
  assign stat_rx_rsfec_am_lock2 = \<const0> ;
  assign stat_rx_rsfec_am_lock3 = \<const0> ;
  assign stat_rx_rsfec_corrected_cw_inc = \<const0> ;
  assign stat_rx_rsfec_cw_inc = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count0_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count1_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count2_inc[0] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[2] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[1] = \<const0> ;
  assign stat_rx_rsfec_err_count3_inc[0] = \<const0> ;
  assign stat_rx_rsfec_hi_ser = \<const0> ;
  assign stat_rx_rsfec_lane_alignment_status = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_0[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_1[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_2[0] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[13] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[12] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[11] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[10] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[9] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[8] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[7] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[6] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[5] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[4] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[3] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[2] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[1] = \<const0> ;
  assign stat_rx_rsfec_lane_fill_3[0] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[7] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[6] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[5] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[4] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[3] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[2] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[1] = \<const0> ;
  assign stat_rx_rsfec_lane_mapping[0] = \<const0> ;
  assign stat_rx_rsfec_rsvd[31] = \<const0> ;
  assign stat_rx_rsfec_rsvd[30] = \<const0> ;
  assign stat_rx_rsfec_rsvd[29] = \<const0> ;
  assign stat_rx_rsfec_rsvd[28] = \<const0> ;
  assign stat_rx_rsfec_rsvd[27] = \<const0> ;
  assign stat_rx_rsfec_rsvd[26] = \<const0> ;
  assign stat_rx_rsfec_rsvd[25] = \<const0> ;
  assign stat_rx_rsfec_rsvd[24] = \<const0> ;
  assign stat_rx_rsfec_rsvd[23] = \<const0> ;
  assign stat_rx_rsfec_rsvd[22] = \<const0> ;
  assign stat_rx_rsfec_rsvd[21] = \<const0> ;
  assign stat_rx_rsfec_rsvd[20] = \<const0> ;
  assign stat_rx_rsfec_rsvd[19] = \<const0> ;
  assign stat_rx_rsfec_rsvd[18] = \<const0> ;
  assign stat_rx_rsfec_rsvd[17] = \<const0> ;
  assign stat_rx_rsfec_rsvd[16] = \<const0> ;
  assign stat_rx_rsfec_rsvd[15] = \<const0> ;
  assign stat_rx_rsfec_rsvd[14] = \<const0> ;
  assign stat_rx_rsfec_rsvd[13] = \<const0> ;
  assign stat_rx_rsfec_rsvd[12] = \<const0> ;
  assign stat_rx_rsfec_rsvd[11] = \<const0> ;
  assign stat_rx_rsfec_rsvd[10] = \<const0> ;
  assign stat_rx_rsfec_rsvd[9] = \<const0> ;
  assign stat_rx_rsfec_rsvd[8] = \<const0> ;
  assign stat_rx_rsfec_rsvd[7] = \<const0> ;
  assign stat_rx_rsfec_rsvd[6] = \<const0> ;
  assign stat_rx_rsfec_rsvd[5] = \<const0> ;
  assign stat_rx_rsfec_rsvd[4] = \<const0> ;
  assign stat_rx_rsfec_rsvd[3] = \<const0> ;
  assign stat_rx_rsfec_rsvd[2] = \<const0> ;
  assign stat_rx_rsfec_rsvd[1] = \<const0> ;
  assign stat_rx_rsfec_rsvd[0] = \<const0> ;
  assign stat_rx_rsfec_uncorrected_cw_inc = \<const0> ;
  assign stat_rx_user_pause = \<const0> ;
  assign stat_tx_pause = \<const0> ;
  assign stat_tx_pause_valid[8] = \<const0> ;
  assign stat_tx_pause_valid[7] = \<const0> ;
  assign stat_tx_pause_valid[6] = \<const0> ;
  assign stat_tx_pause_valid[5] = \<const0> ;
  assign stat_tx_pause_valid[4] = \<const0> ;
  assign stat_tx_pause_valid[3] = \<const0> ;
  assign stat_tx_pause_valid[2] = \<const0> ;
  assign stat_tx_pause_valid[1] = \<const0> ;
  assign stat_tx_pause_valid[0] = \<const0> ;
  assign stat_tx_ptp_fifo_read_error = \<const0> ;
  assign stat_tx_ptp_fifo_write_error = \<const0> ;
  assign stat_tx_user_pause = \<const0> ;
  assign tx_ptp_pcslane_out[4] = \<const0> ;
  assign tx_ptp_pcslane_out[3] = \<const0> ;
  assign tx_ptp_pcslane_out[2] = \<const0> ;
  assign tx_ptp_pcslane_out[1] = \<const0> ;
  assign tx_ptp_pcslane_out[0] = \<const0> ;
  assign tx_ptp_tstamp_out[79] = \<const0> ;
  assign tx_ptp_tstamp_out[78] = \<const0> ;
  assign tx_ptp_tstamp_out[77] = \<const0> ;
  assign tx_ptp_tstamp_out[76] = \<const0> ;
  assign tx_ptp_tstamp_out[75] = \<const0> ;
  assign tx_ptp_tstamp_out[74] = \<const0> ;
  assign tx_ptp_tstamp_out[73] = \<const0> ;
  assign tx_ptp_tstamp_out[72] = \<const0> ;
  assign tx_ptp_tstamp_out[71] = \<const0> ;
  assign tx_ptp_tstamp_out[70] = \<const0> ;
  assign tx_ptp_tstamp_out[69] = \<const0> ;
  assign tx_ptp_tstamp_out[68] = \<const0> ;
  assign tx_ptp_tstamp_out[67] = \<const0> ;
  assign tx_ptp_tstamp_out[66] = \<const0> ;
  assign tx_ptp_tstamp_out[65] = \<const0> ;
  assign tx_ptp_tstamp_out[64] = \<const0> ;
  assign tx_ptp_tstamp_out[63] = \<const0> ;
  assign tx_ptp_tstamp_out[62] = \<const0> ;
  assign tx_ptp_tstamp_out[61] = \<const0> ;
  assign tx_ptp_tstamp_out[60] = \<const0> ;
  assign tx_ptp_tstamp_out[59] = \<const0> ;
  assign tx_ptp_tstamp_out[58] = \<const0> ;
  assign tx_ptp_tstamp_out[57] = \<const0> ;
  assign tx_ptp_tstamp_out[56] = \<const0> ;
  assign tx_ptp_tstamp_out[55] = \<const0> ;
  assign tx_ptp_tstamp_out[54] = \<const0> ;
  assign tx_ptp_tstamp_out[53] = \<const0> ;
  assign tx_ptp_tstamp_out[52] = \<const0> ;
  assign tx_ptp_tstamp_out[51] = \<const0> ;
  assign tx_ptp_tstamp_out[50] = \<const0> ;
  assign tx_ptp_tstamp_out[49] = \<const0> ;
  assign tx_ptp_tstamp_out[48] = \<const0> ;
  assign tx_ptp_tstamp_out[47] = \<const0> ;
  assign tx_ptp_tstamp_out[46] = \<const0> ;
  assign tx_ptp_tstamp_out[45] = \<const0> ;
  assign tx_ptp_tstamp_out[44] = \<const0> ;
  assign tx_ptp_tstamp_out[43] = \<const0> ;
  assign tx_ptp_tstamp_out[42] = \<const0> ;
  assign tx_ptp_tstamp_out[41] = \<const0> ;
  assign tx_ptp_tstamp_out[40] = \<const0> ;
  assign tx_ptp_tstamp_out[39] = \<const0> ;
  assign tx_ptp_tstamp_out[38] = \<const0> ;
  assign tx_ptp_tstamp_out[37] = \<const0> ;
  assign tx_ptp_tstamp_out[36] = \<const0> ;
  assign tx_ptp_tstamp_out[35] = \<const0> ;
  assign tx_ptp_tstamp_out[34] = \<const0> ;
  assign tx_ptp_tstamp_out[33] = \<const0> ;
  assign tx_ptp_tstamp_out[32] = \<const0> ;
  assign tx_ptp_tstamp_out[31] = \<const0> ;
  assign tx_ptp_tstamp_out[30] = \<const0> ;
  assign tx_ptp_tstamp_out[29] = \<const0> ;
  assign tx_ptp_tstamp_out[28] = \<const0> ;
  assign tx_ptp_tstamp_out[27] = \<const0> ;
  assign tx_ptp_tstamp_out[26] = \<const0> ;
  assign tx_ptp_tstamp_out[25] = \<const0> ;
  assign tx_ptp_tstamp_out[24] = \<const0> ;
  assign tx_ptp_tstamp_out[23] = \<const0> ;
  assign tx_ptp_tstamp_out[22] = \<const0> ;
  assign tx_ptp_tstamp_out[21] = \<const0> ;
  assign tx_ptp_tstamp_out[20] = \<const0> ;
  assign tx_ptp_tstamp_out[19] = \<const0> ;
  assign tx_ptp_tstamp_out[18] = \<const0> ;
  assign tx_ptp_tstamp_out[17] = \<const0> ;
  assign tx_ptp_tstamp_out[16] = \<const0> ;
  assign tx_ptp_tstamp_out[15] = \<const0> ;
  assign tx_ptp_tstamp_out[14] = \<const0> ;
  assign tx_ptp_tstamp_out[13] = \<const0> ;
  assign tx_ptp_tstamp_out[12] = \<const0> ;
  assign tx_ptp_tstamp_out[11] = \<const0> ;
  assign tx_ptp_tstamp_out[10] = \<const0> ;
  assign tx_ptp_tstamp_out[9] = \<const0> ;
  assign tx_ptp_tstamp_out[8] = \<const0> ;
  assign tx_ptp_tstamp_out[7] = \<const0> ;
  assign tx_ptp_tstamp_out[6] = \<const0> ;
  assign tx_ptp_tstamp_out[5] = \<const0> ;
  assign tx_ptp_tstamp_out[4] = \<const0> ;
  assign tx_ptp_tstamp_out[3] = \<const0> ;
  assign tx_ptp_tstamp_out[2] = \<const0> ;
  assign tx_ptp_tstamp_out[1] = \<const0> ;
  assign tx_ptp_tstamp_out[0] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[15] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[14] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[13] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[12] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[11] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[10] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[9] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[8] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[7] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[6] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[5] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[4] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[3] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[2] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[1] = \<const0> ;
  assign tx_ptp_tstamp_tag_out[0] = \<const0> ;
  assign tx_ptp_tstamp_valid_out = \<const0> ;
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    BUFG_GT_GTREFCLK_INST
       (.CE(xlnx_opt_),
        .CEMASK(1'b1),
        .CLR(xlnx_opt__1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(gt_ref_clk_int),
        .O(gt_ref_clk_out));
  LUT4 #(
    .INIT(16'h8000)) 
    BUFG_GT_GTREFCLK_INST_i_1
       (.I0(gt_powergoodout[1]),
        .I1(gt_powergoodout[0]),
        .I2(gt_powergoodout[3]),
        .I3(gt_powergoodout[2]),
        .O(gtpowergood_int));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(gtpowergood_int),
        .CESYNC(xlnx_opt_),
        .CLK(gt_ref_clk_int),
        .CLR(1'b0),
        .CLRSYNC(xlnx_opt__1));
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_GTREFCLK_INST
       (.CEB(1'b0),
        .I(gt_ref_clk_p),
        .IB(gt_ref_clk_n),
        .O(gtrefclk01_int),
        .ODIV2(gt_ref_clk_int));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[1:0]),
        .DIB(rx_dataout0[3:2]),
        .DIC(rx_dataout0[5:4]),
        .DID(rx_dataout0[7:6]),
        .DIE(rx_dataout0[9:8]),
        .DIF(rx_dataout0[11:10]),
        .DIG(rx_dataout0[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [1:0]),
        .DOB(\dout[0]_0 [3:2]),
        .DOC(\dout[0]_0 [5:4]),
        .DOD(\dout[0]_0 [7:6]),
        .DOE(\dout[0]_0 [9:8]),
        .DOF(\dout[0]_0 [11:10]),
        .DOG(\dout[0]_0 [13:12]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[113:112]),
        .DIB(rx_dataout0[115:114]),
        .DIC(rx_dataout0[117:116]),
        .DID(rx_dataout0[119:118]),
        .DIE(rx_dataout0[121:120]),
        .DIF(rx_dataout0[123:122]),
        .DIG(rx_dataout0[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [113:112]),
        .DOB(\dout[0]_0 [115:114]),
        .DOC(\dout[0]_0 [117:116]),
        .DOD(\dout[0]_0 [119:118]),
        .DOE(\dout[0]_0 [121:120]),
        .DOF(\dout[0]_0 [123:122]),
        .DOG(\dout[0]_0 [125:124]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[127:126]),
        .DIB(rx_mtyout0[1:0]),
        .DIC(rx_mtyout0[3:2]),
        .DID({rx_eopout0,rx_sopout0}),
        .DIE({rx_enaout0,rx_errout0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [127:126]),
        .DOB(\dout[0]_0 [129:128]),
        .DOC(\dout[0]_0 [131:130]),
        .DOD(\dout[0]_0 [133:132]),
        .DOE(\dout[0]_0 [135:134]),
        .DOF(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[15:14]),
        .DIB(rx_dataout0[17:16]),
        .DIC(rx_dataout0[19:18]),
        .DID(rx_dataout0[21:20]),
        .DIE(rx_dataout0[23:22]),
        .DIF(rx_dataout0[25:24]),
        .DIG(rx_dataout0[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [15:14]),
        .DOB(\dout[0]_0 [17:16]),
        .DOC(\dout[0]_0 [19:18]),
        .DOD(\dout[0]_0 [21:20]),
        .DOE(\dout[0]_0 [23:22]),
        .DOF(\dout[0]_0 [25:24]),
        .DOG(\dout[0]_0 [27:26]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[29:28]),
        .DIB(rx_dataout0[31:30]),
        .DIC(rx_dataout0[33:32]),
        .DID(rx_dataout0[35:34]),
        .DIE(rx_dataout0[37:36]),
        .DIF(rx_dataout0[39:38]),
        .DIG(rx_dataout0[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [29:28]),
        .DOB(\dout[0]_0 [31:30]),
        .DOC(\dout[0]_0 [33:32]),
        .DOD(\dout[0]_0 [35:34]),
        .DOE(\dout[0]_0 [37:36]),
        .DOF(\dout[0]_0 [39:38]),
        .DOG(\dout[0]_0 [41:40]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[43:42]),
        .DIB(rx_dataout0[45:44]),
        .DIC(rx_dataout0[47:46]),
        .DID(rx_dataout0[49:48]),
        .DIE(rx_dataout0[51:50]),
        .DIF(rx_dataout0[53:52]),
        .DIG(rx_dataout0[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [43:42]),
        .DOB(\dout[0]_0 [45:44]),
        .DOC(\dout[0]_0 [47:46]),
        .DOD(\dout[0]_0 [49:48]),
        .DOE(\dout[0]_0 [51:50]),
        .DOF(\dout[0]_0 [53:52]),
        .DOG(\dout[0]_0 [55:54]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[57:56]),
        .DIB(rx_dataout0[59:58]),
        .DIC(rx_dataout0[61:60]),
        .DID(rx_dataout0[63:62]),
        .DIE(rx_dataout0[65:64]),
        .DIF(rx_dataout0[67:66]),
        .DIG(rx_dataout0[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [57:56]),
        .DOB(\dout[0]_0 [59:58]),
        .DOC(\dout[0]_0 [61:60]),
        .DOD(\dout[0]_0 [63:62]),
        .DOE(\dout[0]_0 [65:64]),
        .DOF(\dout[0]_0 [67:66]),
        .DOG(\dout[0]_0 [69:68]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[71:70]),
        .DIB(rx_dataout0[73:72]),
        .DIC(rx_dataout0[75:74]),
        .DID(rx_dataout0[77:76]),
        .DIE(rx_dataout0[79:78]),
        .DIF(rx_dataout0[81:80]),
        .DIG(rx_dataout0[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [71:70]),
        .DOB(\dout[0]_0 [73:72]),
        .DOC(\dout[0]_0 [75:74]),
        .DOD(\dout[0]_0 [77:76]),
        .DOE(\dout[0]_0 [79:78]),
        .DOF(\dout[0]_0 [81:80]),
        .DOG(\dout[0]_0 [83:82]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[85:84]),
        .DIB(rx_dataout0[87:86]),
        .DIC(rx_dataout0[89:88]),
        .DID(rx_dataout0[91:90]),
        .DIE(rx_dataout0[93:92]),
        .DIF(rx_dataout0[95:94]),
        .DIG(rx_dataout0[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [85:84]),
        .DOB(\dout[0]_0 [87:86]),
        .DOC(\dout[0]_0 [89:88]),
        .DOD(\dout[0]_0 [91:90]),
        .DOE(\dout[0]_0 [93:92]),
        .DOF(\dout[0]_0 [95:94]),
        .DOG(\dout[0]_0 [97:96]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[0].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[0].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout0[99:98]),
        .DIB(rx_dataout0[101:100]),
        .DIC(rx_dataout0[103:102]),
        .DID(rx_dataout0[105:104]),
        .DIE(rx_dataout0[107:106]),
        .DIF(rx_dataout0[109:108]),
        .DIG(rx_dataout0[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[0]_0 [99:98]),
        .DOB(\dout[0]_0 [101:100]),
        .DOC(\dout[0]_0 [103:102]),
        .DOD(\dout[0]_0 [105:104]),
        .DOE(\dout[0]_0 [107:106]),
        .DOF(\dout[0]_0 [109:108]),
        .DOG(\dout[0]_0 [111:110]),
        .DOH(\NLW_SEG_LOOP3[0].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[1:0]),
        .DIB(rx_dataout1[3:2]),
        .DIC(rx_dataout1[5:4]),
        .DID(rx_dataout1[7:6]),
        .DIE(rx_dataout1[9:8]),
        .DIF(rx_dataout1[11:10]),
        .DIG(rx_dataout1[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [1:0]),
        .DOB(\dout[1]_1 [3:2]),
        .DOC(\dout[1]_1 [5:4]),
        .DOD(\dout[1]_1 [7:6]),
        .DOE(\dout[1]_1 [9:8]),
        .DOF(\dout[1]_1 [11:10]),
        .DOG(\dout[1]_1 [13:12]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[113:112]),
        .DIB(rx_dataout1[115:114]),
        .DIC(rx_dataout1[117:116]),
        .DID(rx_dataout1[119:118]),
        .DIE(rx_dataout1[121:120]),
        .DIF(rx_dataout1[123:122]),
        .DIG(rx_dataout1[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [113:112]),
        .DOB(\dout[1]_1 [115:114]),
        .DOC(\dout[1]_1 [117:116]),
        .DOD(\dout[1]_1 [119:118]),
        .DOE(\dout[1]_1 [121:120]),
        .DOF(\dout[1]_1 [123:122]),
        .DOG(\dout[1]_1 [125:124]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[127:126]),
        .DIB(rx_mtyout1[1:0]),
        .DIC(rx_mtyout1[3:2]),
        .DID({rx_eopout1,rx_sopout1}),
        .DIE({rx_enaout1,rx_errout1}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [127:126]),
        .DOB(\dout[1]_1 [129:128]),
        .DOC(\dout[1]_1 [131:130]),
        .DOD(\dout[1]_1 [133:132]),
        .DOE(\dout[1]_1 [135:134]),
        .DOF(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[15:14]),
        .DIB(rx_dataout1[17:16]),
        .DIC(rx_dataout1[19:18]),
        .DID(rx_dataout1[21:20]),
        .DIE(rx_dataout1[23:22]),
        .DIF(rx_dataout1[25:24]),
        .DIG(rx_dataout1[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [15:14]),
        .DOB(\dout[1]_1 [17:16]),
        .DOC(\dout[1]_1 [19:18]),
        .DOD(\dout[1]_1 [21:20]),
        .DOE(\dout[1]_1 [23:22]),
        .DOF(\dout[1]_1 [25:24]),
        .DOG(\dout[1]_1 [27:26]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[29:28]),
        .DIB(rx_dataout1[31:30]),
        .DIC(rx_dataout1[33:32]),
        .DID(rx_dataout1[35:34]),
        .DIE(rx_dataout1[37:36]),
        .DIF(rx_dataout1[39:38]),
        .DIG(rx_dataout1[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [29:28]),
        .DOB(\dout[1]_1 [31:30]),
        .DOC(\dout[1]_1 [33:32]),
        .DOD(\dout[1]_1 [35:34]),
        .DOE(\dout[1]_1 [37:36]),
        .DOF(\dout[1]_1 [39:38]),
        .DOG(\dout[1]_1 [41:40]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[43:42]),
        .DIB(rx_dataout1[45:44]),
        .DIC(rx_dataout1[47:46]),
        .DID(rx_dataout1[49:48]),
        .DIE(rx_dataout1[51:50]),
        .DIF(rx_dataout1[53:52]),
        .DIG(rx_dataout1[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [43:42]),
        .DOB(\dout[1]_1 [45:44]),
        .DOC(\dout[1]_1 [47:46]),
        .DOD(\dout[1]_1 [49:48]),
        .DOE(\dout[1]_1 [51:50]),
        .DOF(\dout[1]_1 [53:52]),
        .DOG(\dout[1]_1 [55:54]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[57:56]),
        .DIB(rx_dataout1[59:58]),
        .DIC(rx_dataout1[61:60]),
        .DID(rx_dataout1[63:62]),
        .DIE(rx_dataout1[65:64]),
        .DIF(rx_dataout1[67:66]),
        .DIG(rx_dataout1[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [57:56]),
        .DOB(\dout[1]_1 [59:58]),
        .DOC(\dout[1]_1 [61:60]),
        .DOD(\dout[1]_1 [63:62]),
        .DOE(\dout[1]_1 [65:64]),
        .DOF(\dout[1]_1 [67:66]),
        .DOG(\dout[1]_1 [69:68]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[71:70]),
        .DIB(rx_dataout1[73:72]),
        .DIC(rx_dataout1[75:74]),
        .DID(rx_dataout1[77:76]),
        .DIE(rx_dataout1[79:78]),
        .DIF(rx_dataout1[81:80]),
        .DIG(rx_dataout1[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [71:70]),
        .DOB(\dout[1]_1 [73:72]),
        .DOC(\dout[1]_1 [75:74]),
        .DOD(\dout[1]_1 [77:76]),
        .DOE(\dout[1]_1 [79:78]),
        .DOF(\dout[1]_1 [81:80]),
        .DOG(\dout[1]_1 [83:82]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[85:84]),
        .DIB(rx_dataout1[87:86]),
        .DIC(rx_dataout1[89:88]),
        .DID(rx_dataout1[91:90]),
        .DIE(rx_dataout1[93:92]),
        .DIF(rx_dataout1[95:94]),
        .DIG(rx_dataout1[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [85:84]),
        .DOB(\dout[1]_1 [87:86]),
        .DOC(\dout[1]_1 [89:88]),
        .DOD(\dout[1]_1 [91:90]),
        .DOE(\dout[1]_1 [93:92]),
        .DOF(\dout[1]_1 [95:94]),
        .DOG(\dout[1]_1 [97:96]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[1].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[1].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout1[99:98]),
        .DIB(rx_dataout1[101:100]),
        .DIC(rx_dataout1[103:102]),
        .DID(rx_dataout1[105:104]),
        .DIE(rx_dataout1[107:106]),
        .DIF(rx_dataout1[109:108]),
        .DIG(rx_dataout1[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[1]_1 [99:98]),
        .DOB(\dout[1]_1 [101:100]),
        .DOC(\dout[1]_1 [103:102]),
        .DOD(\dout[1]_1 [105:104]),
        .DOE(\dout[1]_1 [107:106]),
        .DOF(\dout[1]_1 [109:108]),
        .DOG(\dout[1]_1 [111:110]),
        .DOH(\NLW_SEG_LOOP3[1].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[1:0]),
        .DIB(rx_dataout2[3:2]),
        .DIC(rx_dataout2[5:4]),
        .DID(rx_dataout2[7:6]),
        .DIE(rx_dataout2[9:8]),
        .DIF(rx_dataout2[11:10]),
        .DIG(rx_dataout2[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [1:0]),
        .DOB(\dout[2]_2 [3:2]),
        .DOC(\dout[2]_2 [5:4]),
        .DOD(\dout[2]_2 [7:6]),
        .DOE(\dout[2]_2 [9:8]),
        .DOF(\dout[2]_2 [11:10]),
        .DOG(\dout[2]_2 [13:12]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[113:112]),
        .DIB(rx_dataout2[115:114]),
        .DIC(rx_dataout2[117:116]),
        .DID(rx_dataout2[119:118]),
        .DIE(rx_dataout2[121:120]),
        .DIF(rx_dataout2[123:122]),
        .DIG(rx_dataout2[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [113:112]),
        .DOB(\dout[2]_2 [115:114]),
        .DOC(\dout[2]_2 [117:116]),
        .DOD(\dout[2]_2 [119:118]),
        .DOE(\dout[2]_2 [121:120]),
        .DOF(\dout[2]_2 [123:122]),
        .DOG(\dout[2]_2 [125:124]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[127:126]),
        .DIB(rx_mtyout2[1:0]),
        .DIC(rx_mtyout2[3:2]),
        .DID({rx_eopout2,rx_sopout2}),
        .DIE({rx_enaout2,rx_errout2}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [127:126]),
        .DOB(\dout[2]_2 [129:128]),
        .DOC(\dout[2]_2 [131:130]),
        .DOD(\dout[2]_2 [133:132]),
        .DOE(\dout[2]_2 [135:134]),
        .DOF(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[15:14]),
        .DIB(rx_dataout2[17:16]),
        .DIC(rx_dataout2[19:18]),
        .DID(rx_dataout2[21:20]),
        .DIE(rx_dataout2[23:22]),
        .DIF(rx_dataout2[25:24]),
        .DIG(rx_dataout2[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [15:14]),
        .DOB(\dout[2]_2 [17:16]),
        .DOC(\dout[2]_2 [19:18]),
        .DOD(\dout[2]_2 [21:20]),
        .DOE(\dout[2]_2 [23:22]),
        .DOF(\dout[2]_2 [25:24]),
        .DOG(\dout[2]_2 [27:26]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[29:28]),
        .DIB(rx_dataout2[31:30]),
        .DIC(rx_dataout2[33:32]),
        .DID(rx_dataout2[35:34]),
        .DIE(rx_dataout2[37:36]),
        .DIF(rx_dataout2[39:38]),
        .DIG(rx_dataout2[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [29:28]),
        .DOB(\dout[2]_2 [31:30]),
        .DOC(\dout[2]_2 [33:32]),
        .DOD(\dout[2]_2 [35:34]),
        .DOE(\dout[2]_2 [37:36]),
        .DOF(\dout[2]_2 [39:38]),
        .DOG(\dout[2]_2 [41:40]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[43:42]),
        .DIB(rx_dataout2[45:44]),
        .DIC(rx_dataout2[47:46]),
        .DID(rx_dataout2[49:48]),
        .DIE(rx_dataout2[51:50]),
        .DIF(rx_dataout2[53:52]),
        .DIG(rx_dataout2[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [43:42]),
        .DOB(\dout[2]_2 [45:44]),
        .DOC(\dout[2]_2 [47:46]),
        .DOD(\dout[2]_2 [49:48]),
        .DOE(\dout[2]_2 [51:50]),
        .DOF(\dout[2]_2 [53:52]),
        .DOG(\dout[2]_2 [55:54]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[57:56]),
        .DIB(rx_dataout2[59:58]),
        .DIC(rx_dataout2[61:60]),
        .DID(rx_dataout2[63:62]),
        .DIE(rx_dataout2[65:64]),
        .DIF(rx_dataout2[67:66]),
        .DIG(rx_dataout2[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [57:56]),
        .DOB(\dout[2]_2 [59:58]),
        .DOC(\dout[2]_2 [61:60]),
        .DOD(\dout[2]_2 [63:62]),
        .DOE(\dout[2]_2 [65:64]),
        .DOF(\dout[2]_2 [67:66]),
        .DOG(\dout[2]_2 [69:68]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[71:70]),
        .DIB(rx_dataout2[73:72]),
        .DIC(rx_dataout2[75:74]),
        .DID(rx_dataout2[77:76]),
        .DIE(rx_dataout2[79:78]),
        .DIF(rx_dataout2[81:80]),
        .DIG(rx_dataout2[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [71:70]),
        .DOB(\dout[2]_2 [73:72]),
        .DOC(\dout[2]_2 [75:74]),
        .DOD(\dout[2]_2 [77:76]),
        .DOE(\dout[2]_2 [79:78]),
        .DOF(\dout[2]_2 [81:80]),
        .DOG(\dout[2]_2 [83:82]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[85:84]),
        .DIB(rx_dataout2[87:86]),
        .DIC(rx_dataout2[89:88]),
        .DID(rx_dataout2[91:90]),
        .DIE(rx_dataout2[93:92]),
        .DIF(rx_dataout2[95:94]),
        .DIG(rx_dataout2[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [85:84]),
        .DOB(\dout[2]_2 [87:86]),
        .DOC(\dout[2]_2 [89:88]),
        .DOD(\dout[2]_2 [91:90]),
        .DOE(\dout[2]_2 [93:92]),
        .DOF(\dout[2]_2 [95:94]),
        .DOG(\dout[2]_2 [97:96]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[2].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[2].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout2[99:98]),
        .DIB(rx_dataout2[101:100]),
        .DIC(rx_dataout2[103:102]),
        .DID(rx_dataout2[105:104]),
        .DIE(rx_dataout2[107:106]),
        .DIF(rx_dataout2[109:108]),
        .DIG(rx_dataout2[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[2]_2 [99:98]),
        .DOB(\dout[2]_2 [101:100]),
        .DOC(\dout[2]_2 [103:102]),
        .DOD(\dout[2]_2 [105:104]),
        .DOE(\dout[2]_2 [107:106]),
        .DOF(\dout[2]_2 [109:108]),
        .DOG(\dout[2]_2 [111:110]),
        .DOH(\NLW_SEG_LOOP3[2].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "13" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[1:0]),
        .DIB(rx_dataout3[3:2]),
        .DIC(rx_dataout3[5:4]),
        .DID(rx_dataout3[7:6]),
        .DIE(rx_dataout3[9:8]),
        .DIF(rx_dataout3[11:10]),
        .DIG(rx_dataout3[13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [1:0]),
        .DOB(\dout[3]_3 [3:2]),
        .DOC(\dout[3]_3 [5:4]),
        .DOD(\dout[3]_3 [7:6]),
        .DOE(\dout[3]_3 [9:8]),
        .DOF(\dout[3]_3 [11:10]),
        .DOG(\dout[3]_3 [13:12]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_0_13_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "112" *) 
  (* ram_slice_end = "125" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[113:112]),
        .DIB(rx_dataout3[115:114]),
        .DIC(rx_dataout3[117:116]),
        .DID(rx_dataout3[119:118]),
        .DIE(rx_dataout3[121:120]),
        .DIF(rx_dataout3[123:122]),
        .DIG(rx_dataout3[125:124]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [113:112]),
        .DOB(\dout[3]_3 [115:114]),
        .DOC(\dout[3]_3 [117:116]),
        .DOD(\dout[3]_3 [119:118]),
        .DOE(\dout[3]_3 [121:120]),
        .DOF(\dout[3]_3 [123:122]),
        .DOG(\dout[3]_3 [125:124]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_112_125_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "126" *) 
  (* ram_slice_end = "135" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[127:126]),
        .DIB(rx_mtyout3[1:0]),
        .DIC(rx_mtyout3[3:2]),
        .DID({rx_eopout3,rx_sopout3}),
        .DIE({rx_enaout3,rx_errout3}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [127:126]),
        .DOB(\dout[3]_3 [129:128]),
        .DOC(\dout[3]_3 [131:130]),
        .DOD(\dout[3]_3 [133:132]),
        .DOE(\dout[3]_3 [135:134]),
        .DOF(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_126_135_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "27" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[15:14]),
        .DIB(rx_dataout3[17:16]),
        .DIC(rx_dataout3[19:18]),
        .DID(rx_dataout3[21:20]),
        .DIE(rx_dataout3[23:22]),
        .DIF(rx_dataout3[25:24]),
        .DIG(rx_dataout3[27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [15:14]),
        .DOB(\dout[3]_3 [17:16]),
        .DOC(\dout[3]_3 [19:18]),
        .DOD(\dout[3]_3 [21:20]),
        .DOE(\dout[3]_3 [23:22]),
        .DOF(\dout[3]_3 [25:24]),
        .DOG(\dout[3]_3 [27:26]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_14_27_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "28" *) 
  (* ram_slice_end = "41" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[29:28]),
        .DIB(rx_dataout3[31:30]),
        .DIC(rx_dataout3[33:32]),
        .DID(rx_dataout3[35:34]),
        .DIE(rx_dataout3[37:36]),
        .DIF(rx_dataout3[39:38]),
        .DIG(rx_dataout3[41:40]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [29:28]),
        .DOB(\dout[3]_3 [31:30]),
        .DOC(\dout[3]_3 [33:32]),
        .DOD(\dout[3]_3 [35:34]),
        .DOE(\dout[3]_3 [37:36]),
        .DOF(\dout[3]_3 [39:38]),
        .DOG(\dout[3]_3 [41:40]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_28_41_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "42" *) 
  (* ram_slice_end = "55" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[43:42]),
        .DIB(rx_dataout3[45:44]),
        .DIC(rx_dataout3[47:46]),
        .DID(rx_dataout3[49:48]),
        .DIE(rx_dataout3[51:50]),
        .DIF(rx_dataout3[53:52]),
        .DIG(rx_dataout3[55:54]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [43:42]),
        .DOB(\dout[3]_3 [45:44]),
        .DOC(\dout[3]_3 [47:46]),
        .DOD(\dout[3]_3 [49:48]),
        .DOE(\dout[3]_3 [51:50]),
        .DOF(\dout[3]_3 [53:52]),
        .DOG(\dout[3]_3 [55:54]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_42_55_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "56" *) 
  (* ram_slice_end = "69" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[57:56]),
        .DIB(rx_dataout3[59:58]),
        .DIC(rx_dataout3[61:60]),
        .DID(rx_dataout3[63:62]),
        .DIE(rx_dataout3[65:64]),
        .DIF(rx_dataout3[67:66]),
        .DIG(rx_dataout3[69:68]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [57:56]),
        .DOB(\dout[3]_3 [59:58]),
        .DOC(\dout[3]_3 [61:60]),
        .DOD(\dout[3]_3 [63:62]),
        .DOE(\dout[3]_3 [65:64]),
        .DOF(\dout[3]_3 [67:66]),
        .DOG(\dout[3]_3 [69:68]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_56_69_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "70" *) 
  (* ram_slice_end = "83" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[71:70]),
        .DIB(rx_dataout3[73:72]),
        .DIC(rx_dataout3[75:74]),
        .DID(rx_dataout3[77:76]),
        .DIE(rx_dataout3[79:78]),
        .DIF(rx_dataout3[81:80]),
        .DIG(rx_dataout3[83:82]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [71:70]),
        .DOB(\dout[3]_3 [73:72]),
        .DOC(\dout[3]_3 [75:74]),
        .DOD(\dout[3]_3 [77:76]),
        .DOE(\dout[3]_3 [79:78]),
        .DOF(\dout[3]_3 [81:80]),
        .DOG(\dout[3]_3 [83:82]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_70_83_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "84" *) 
  (* ram_slice_end = "97" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[85:84]),
        .DIB(rx_dataout3[87:86]),
        .DIC(rx_dataout3[89:88]),
        .DID(rx_dataout3[91:90]),
        .DIE(rx_dataout3[93:92]),
        .DIF(rx_dataout3[95:94]),
        .DIG(rx_dataout3[97:96]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [85:84]),
        .DOB(\dout[3]_3 [87:86]),
        .DOC(\dout[3]_3 [89:88]),
        .DOD(\dout[3]_3 [91:90]),
        .DOE(\dout[3]_3 [93:92]),
        .DOF(\dout[3]_3 [95:94]),
        .DOG(\dout[3]_3 [97:96]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_84_97_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "680" *) 
  (* RTL_RAM_NAME = "SEG_LOOP3[3].fifo_sync_inst/buffer" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "98" *) 
  (* ram_slice_end = "111" *) 
  RAM32M16 \SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111 
       (.ADDRA({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRB({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRC({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRD({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRE({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRF({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRG({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/rd_ptr }),
        .ADDRH({1'b0,1'b0,\SEG_LOOP3[3].fifo_sync_inst/wr_ptr }),
        .DIA(rx_dataout3[99:98]),
        .DIB(rx_dataout3[101:100]),
        .DIC(rx_dataout3[103:102]),
        .DID(rx_dataout3[105:104]),
        .DIE(rx_dataout3[107:106]),
        .DIF(rx_dataout3[109:108]),
        .DIG(rx_dataout3[111:110]),
        .DIH({1'b0,1'b0}),
        .DOA(\dout[3]_3 [99:98]),
        .DOB(\dout[3]_3 [101:100]),
        .DOC(\dout[3]_3 [103:102]),
        .DOD(\dout[3]_3 [105:104]),
        .DOE(\dout[3]_3 [107:106]),
        .DOF(\dout[3]_3 [109:108]),
        .DOG(\dout[3]_3 [111:110]),
        .DOH(\NLW_SEG_LOOP3[3].fifo_sync_inst/buffer_reg_0_7_98_111_DOH_UNCONNECTED [1:0]),
        .WCLK(rx_clk),
        .WE(1'b1));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_ultrascale_rx_userclk cmac_gtwiz_userclk_rx_inst
       (.CLK(gt_rxusrclk2),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .out(gtwiz_userclk_rx_active_in),
        .rxoutclk_out(rxoutclk_out),
        .rxpmaresetdone_out(rxpmaresetdone_out));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_ultrascale_tx_userclk cmac_gtwiz_userclk_tx_inst
       (.gtrxreset_out_reg(gt_txusrclk2),
        .lopt(lopt_4),
        .lopt_1(lopt_5),
        .lopt_2(lopt_6),
        .lopt_3(lopt_7),
        .out(gtwiz_userclk_tx_active_in),
        .txoutclk_out(txoutclk_out),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out));
  (* CHECK_LICENSE_TYPE = "design_1_cmac_usplus_1_0_gt,design_1_cmac_usplus_1_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "design_1_cmac_usplus_1_0_gt_gtwizard_top,Vivado 2020.2" *) 
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_gt design_1_cmac_usplus_1_0_gt_i
       (.gtpowergood_out(gt_powergoodout),
        .gtrefclk01_in(gtrefclk01_int),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(init_clk),
        .gtwiz_reset_rx_cdr_stable_out(NLW_design_1_cmac_usplus_1_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtyrxn_in(gt_rxn_in),
        .gtyrxp_in(gt_rxp_in),
        .gtytxn_out(gt_txn_out),
        .gtytxp_out(gt_txp_out),
        .loopback_in(gt_loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .qpll1outclk_out(NLW_design_1_cmac_usplus_1_0_gt_i_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_design_1_cmac_usplus_1_0_gt_i_qpll1outrefclk_out_UNCONNECTED[0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxctrl0_out({NLW_design_1_cmac_usplus_1_0_gt_i_rxctrl0_out_UNCONNECTED[63:56],rxctrl0_out}),
        .rxctrl1_out({NLW_design_1_cmac_usplus_1_0_gt_i_rxctrl1_out_UNCONNECTED[63:56],rxctrl1_out}),
        .rxdata_out({NLW_design_1_cmac_usplus_1_0_gt_i_rxdata_out_UNCONNECTED[511:448],rxdata_out}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out({NLW_design_1_cmac_usplus_1_0_gt_i_rxoutclk_out_UNCONNECTED[3:1],rxoutclk_out}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxrecclkout_out(gt_rxrecclkout),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in_int_2d[7:0]}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[55:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[39:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[23:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in_int_2d[7:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[447:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[319:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[191:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in_int_2d[63:0]}),
        .txoutclk_out({NLW_design_1_cmac_usplus_1_0_gt_i_txoutclk_out_UNCONNECTED[3:1],txoutclk_out}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({gt_txusrclk2,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hE)) 
    design_1_cmac_usplus_1_0_gt_i_i_1
       (.I0(sys_reset),
        .I1(master_watchdog_barking_reg_n_0),
        .O(gtwiz_reset_all_in));
  FDRE gt_rx_reset_done_inv_reg_reg
       (.C(rx_clk),
        .CE(1'b1),
        .D(gt_rx_reset_done_inv),
        .Q(gt_rx_reset_done_inv_reg),
        .R(1'b0));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_axis2lbus_segmented_top i_design_1_cmac_usplus_1_0_axis2lbus
       (.Q(tx_preamblein_int),
        .\genblk1.SEG_LOOP[0].lbus_data_reg[127] (tx_datain0),
        .\genblk1.SEG_LOOP[0].lbus_mty_reg[3] (tx_mtyin0),
        .\genblk1.SEG_LOOP[1].lbus_data_reg[255] (tx_datain1),
        .\genblk1.SEG_LOOP[1].lbus_mty_reg[7] (tx_mtyin1),
        .\genblk1.SEG_LOOP[2].lbus_data_reg[383] (tx_datain2),
        .\genblk1.SEG_LOOP[2].lbus_mty_reg[11] (tx_mtyin2),
        .\genblk1.SEG_LOOP[3].lbus_data_reg[511] (tx_datain3),
        .\genblk1.SEG_LOOP[3].lbus_err_reg[3] (gt_txusrclk2),
        .\genblk1.SEG_LOOP[3].lbus_mty_reg[15] (tx_mtyin3),
        .tx_axis_tdata(tx_axis_tdata),
        .tx_axis_tkeep(tx_axis_tkeep),
        .tx_axis_tlast(tx_axis_tlast),
        .tx_axis_tready(tx_axis_tready),
        .tx_axis_tuser(tx_axis_tuser),
        .tx_axis_tvalid(tx_axis_tvalid),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_preamblein(tx_preamblein),
        .tx_rdyout(tx_rdyout),
        .tx_sopin0(tx_sopin0),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync i_design_1_cmac_usplus_1_0_cmac_cdc_sync_core_drp_reset_rx_clk
       (.SR(usr_rx_reset),
        .core_drp_reset(core_drp_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4),
        .s_out_d4_0(s_out_d4_5));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_0 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_core_drp_reset_tx_clk
       (.core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_4),
        .s_out_d4_0(s_out_d4_6),
        .s_out_d4_reg_0(gt_txusrclk2),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_1 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_core_rx_reset
       (.core_rx_reset(core_rx_reset),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_2 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_core_tx_reset
       (.core_tx_reset(core_tx_reset),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_4));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_3 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_gt_rxresetdone_int
       (.gt_rx_reset_done_inv(gt_rx_reset_done_inv),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_int),
        .rx_clk(rx_clk),
        .s_out_d4(s_out_d4_5));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_4 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_gt_rxresetdone_reg_rxusrclk2
       (.CLK(gt_rxusrclk2),
        .in0(gt_rx_reset_done_inv_reg),
        .rx_serdes_reset(reset_done_async),
        .s_out_d4(s_out_d4_7));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_5 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_gt_txresetdone_int
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_int),
        .s_out_d3_reg_0(gt_txusrclk2),
        .s_out_d4(s_out_d4_6));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_6 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_gt_txresetdone_int3
       (.CLK(gt_rxusrclk2),
        .core_drp_reset(core_drp_reset),
        .s_out_d4(s_out_d4_7));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_7 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_rx_reset_done_init_clk
       (.SR(usr_rx_reset),
        .init_clk(init_clk),
        .s_out_d4(s_out_d4_8));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_8 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_stat_rx_aligned
       (.init_clk(init_clk),
        .s_out_d4(s_out_d4_9),
        .stat_rx_aligned(stat_rx_aligned));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_cdc_sync_9 i_design_1_cmac_usplus_1_0_cmac_cdc_sync_tx_reset_done_init_clk
       (.init_clk(init_clk),
        .master_watchdog0(master_watchdog0),
        .\master_watchdog_reg[0] (master_watchdog_barking_i_1_n_0),
        .s_out_d4(s_out_d4_9),
        .s_out_d4_0(s_out_d4_8),
        .usr_tx_reset(usr_tx_reset));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_lbus2axis_segmented_top i_design_1_cmac_usplus_1_0_lbus2axis
       (.Q(\SEG_LOOP3[2].fifo_sync_inst/wr_ptr ),
        .SR(usr_rx_reset),
        .din(rx_enaout0),
        .dout(\dout[0]_0 ),
        .\rd_ptr_reg[2] (\SEG_LOOP3[1].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_0 (\SEG_LOOP3[0].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_1 (\SEG_LOOP3[2].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_2 (\SEG_LOOP3[3].fifo_sync_inst/rd_ptr ),
        .\rd_ptr_reg[2]_3 (\dout[1]_1 ),
        .\rd_ptr_reg[2]_4 (\dout[3]_3 ),
        .\rd_ptr_reg[2]_5 (\dout[2]_2 ),
        .rx_axis_tdata(rx_axis_tdata),
        .rx_axis_tkeep(rx_axis_tkeep),
        .rx_axis_tlast(rx_axis_tlast),
        .rx_axis_tuser(rx_axis_tuser),
        .rx_axis_tvalid(rx_axis_tvalid),
        .rx_clk(rx_clk),
        .rx_preambleout(rx_preambleout),
        .rx_preout(rx_preambleout_int),
        .\wr_ptr_reg[2] (\SEG_LOOP3[0].fifo_sync_inst/wr_ptr ),
        .\wr_ptr_reg[2]_0 (\SEG_LOOP3[1].fifo_sync_inst/wr_ptr ),
        .\wr_ptr_reg[2]_1 (\SEG_LOOP3[3].fifo_sync_inst/wr_ptr ));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_16bit_sync i_design_1_cmac_usplus_1_0_rx_16bit_sync_alt_data0
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[7],rxctrl0_out[7],rxctrl1_out[6],rxctrl0_out[6],rxctrl1_out[5],rxctrl0_out[5],rxctrl1_out[4],rxctrl0_out[4],rxctrl1_out[3],rxctrl0_out[3],rxctrl1_out[2],rxctrl0_out[2],rxctrl1_out[1],rxctrl0_out[1],rxctrl1_out[0],rxctrl0_out[0]}),
        .Q(rx_serdes_alt_data0_2d));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_16bit_sync_10 i_design_1_cmac_usplus_1_0_rx_16bit_sync_alt_data1
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[23],rxctrl0_out[23],rxctrl1_out[22],rxctrl0_out[22],rxctrl1_out[21],rxctrl0_out[21],rxctrl1_out[20],rxctrl0_out[20],rxctrl1_out[19],rxctrl0_out[19],rxctrl1_out[18],rxctrl0_out[18],rxctrl1_out[17],rxctrl0_out[17],rxctrl1_out[16],rxctrl0_out[16]}),
        .Q(rx_serdes_alt_data1_2d));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_16bit_sync_11 i_design_1_cmac_usplus_1_0_rx_16bit_sync_alt_data2
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[39],rxctrl0_out[39],rxctrl1_out[38],rxctrl0_out[38],rxctrl1_out[37],rxctrl0_out[37],rxctrl1_out[36],rxctrl0_out[36],rxctrl1_out[35],rxctrl0_out[35],rxctrl1_out[34],rxctrl0_out[34],rxctrl1_out[33],rxctrl0_out[33],rxctrl1_out[32],rxctrl0_out[32]}),
        .Q(rx_serdes_alt_data2_2d));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_16bit_sync_12 i_design_1_cmac_usplus_1_0_rx_16bit_sync_alt_data3
       (.CLK(gt_rxusrclk2),
        .D({rxctrl1_out[55],rxctrl0_out[55],rxctrl1_out[54],rxctrl0_out[54],rxctrl1_out[53],rxctrl0_out[53],rxctrl1_out[52],rxctrl0_out[52],rxctrl1_out[51],rxctrl0_out[51],rxctrl1_out[50],rxctrl0_out[50],rxctrl1_out[49],rxctrl0_out[49],rxctrl1_out[48],rxctrl0_out[48]}),
        .Q(rx_serdes_alt_data3_2d));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_64bit_sync i_design_1_cmac_usplus_1_0_rx_64bit_sync_serdes_data0
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[63:0]),
        .Q(rx_serdes_data0_2d));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_64bit_sync_13 i_design_1_cmac_usplus_1_0_rx_64bit_sync_serdes_data1
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[191:128]),
        .Q(rx_serdes_data1_2d));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_64bit_sync_14 i_design_1_cmac_usplus_1_0_rx_64bit_sync_serdes_data2
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[319:256]),
        .Q(rx_serdes_data2_2d));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_rx_64bit_sync_15 i_design_1_cmac_usplus_1_0_rx_64bit_sync_serdes_data3
       (.CLK(gt_rxusrclk2),
        .D(rxdata_out[447:384]),
        .Q(rx_serdes_data3_2d));
  (* CTL_PTP_TRANSPCLK_MODE = "FALSE" *) 
  (* CTL_RX_CHECK_ACK = "TRUE" *) 
  (* CTL_RX_CHECK_PREAMBLE = "FALSE" *) 
  (* CTL_RX_CHECK_SFD = "FALSE" *) 
  (* CTL_RX_DELETE_FCS = "TRUE" *) 
  (* CTL_RX_ETYPE_GCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PCP = "16'b1000100000001000" *) 
  (* CTL_RX_ETYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_RX_FORWARD_CONTROL = "FALSE" *) 
  (* CTL_RX_IGNORE_FCS = "FALSE" *) 
  (* CTL_RX_MAX_PACKET_LEN = "15'b010010110000000" *) 
  (* CTL_RX_MIN_PACKET_LEN = "8'b01000000" *) 
  (* CTL_RX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_RX_OPCODE_MAX_GCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MAX_PCP = "16'b1111111111111111" *) 
  (* CTL_RX_OPCODE_MIN_GCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_MIN_PCP = "16'b0000000000000000" *) 
  (* CTL_RX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_RX_PAUSE_DA_MCAST = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_RX_PAUSE_DA_UCAST = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PAUSE_SA = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_RX_PROCESS_LFI = "FALSE" *) 
  (* CTL_RX_RSFEC_AM_THRESHOLD = "9'b001000110" *) 
  (* CTL_RX_RSFEC_FILL_ADJUST = "2'b00" *) 
  (* CTL_RX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_RX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_RX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_RX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_RX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_RX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_RX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_RX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_RX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_RX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_RX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_RX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_RX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_RX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_RX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_RX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_RX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_RX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_RX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_RX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_RX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* CTL_TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* CTL_TX_CUSTOM_PREAMBLE_ENABLE = "FALSE" *) 
  (* CTL_TX_DA_GPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_DA_PPP = "48'b000000011000000011000010000000000000000000000001" *) 
  (* CTL_TX_ETHERTYPE_GPP = "16'b1000100000001000" *) 
  (* CTL_TX_ETHERTYPE_PPP = "16'b1000100000001000" *) 
  (* CTL_TX_FCS_INS_ENABLE = "TRUE" *) 
  (* CTL_TX_IGNORE_FCS = "TRUE" *) 
  (* CTL_TX_IPG_VALUE = "4'b1100" *) 
  (* CTL_TX_OPCODE_GPP = "16'b0000000000000001" *) 
  (* CTL_TX_OPCODE_PPP = "16'b0000000100000001" *) 
  (* CTL_TX_PTP_1STEP_ENABLE = "FALSE" *) 
  (* CTL_TX_PTP_LATENCY_ADJUST = "11'b00000000000" *) 
  (* CTL_TX_SA_GPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_SA_PPP = "48'b000000000000000000000000000000000000000000000000" *) 
  (* CTL_TX_VL_LENGTH_MINUS1 = "16'b0011111111111111" *) 
  (* CTL_TX_VL_MARKER_ID0 = "64'b1100000101101000001000010000000000111110100101111101111000000000" *) 
  (* CTL_TX_VL_MARKER_ID1 = "64'b1001110101110001100011100000000001100010100011100111000100000000" *) 
  (* CTL_TX_VL_MARKER_ID10 = "64'b1111110101101100100110010000000000000010100100110110011000000000" *) 
  (* CTL_TX_VL_MARKER_ID11 = "64'b1011100110010001010101010000000001000110011011101010101000000000" *) 
  (* CTL_TX_VL_MARKER_ID12 = "64'b0101110010111001101100100000000010100011010001100100110100000000" *) 
  (* CTL_TX_VL_MARKER_ID13 = "64'b0001101011111000101111010000000011100101000001110100001000000000" *) 
  (* CTL_TX_VL_MARKER_ID14 = "64'b1000001111000111110010100000000001111100001110000011010100000000" *) 
  (* CTL_TX_VL_MARKER_ID15 = "64'b0011010100110110110011010000000011001010110010010011001000000000" *) 
  (* CTL_TX_VL_MARKER_ID16 = "64'b1100010000110001010011000000000000111011110011101011001100000000" *) 
  (* CTL_TX_VL_MARKER_ID17 = "64'b1010110111010110101101110000000001010010001010010100100000000000" *) 
  (* CTL_TX_VL_MARKER_ID18 = "64'b0101111101100110001010100000000010100000100110011101010100000000" *) 
  (* CTL_TX_VL_MARKER_ID19 = "64'b1100000011110000111001010000000000111111000011110001101000000000" *) 
  (* CTL_TX_VL_MARKER_ID2 = "64'b0101100101001011111010000000000010100110101101000001011100000000" *) 
  (* CTL_TX_VL_MARKER_ID3 = "64'b0100110110010101011110110000000010110010011010101000010000000000" *) 
  (* CTL_TX_VL_MARKER_ID4 = "64'b1111010100000111000010010000000000001010111110001111011000000000" *) 
  (* CTL_TX_VL_MARKER_ID5 = "64'b1101110100010100110000100000000000100010111010110011110100000000" *) 
  (* CTL_TX_VL_MARKER_ID6 = "64'b1001101001001010001001100000000001100101101101011101100100000000" *) 
  (* CTL_TX_VL_MARKER_ID7 = "64'b0111101101000101011001100000000010000100101110101001100100000000" *) 
  (* CTL_TX_VL_MARKER_ID8 = "64'b1010000000100100011101100000000001011111110110111000100100000000" *) 
  (* CTL_TX_VL_MARKER_ID9 = "64'b0110100011001001111110110000000010010111001101100000010000000000" *) 
  (* C_IS_EVAL = "0" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* TEST_MODE_PIN_CHAR = "FALSE" *) 
  (* is_du_within_envelope = "true" *) 
  design_1_cmac_usplus_1_0_cmac_usplus_v3_1_2_top i_design_1_cmac_usplus_1_0_top
       (.ctl_caui4_mode_in(1'b1),
        .ctl_rsfec_enable_transcoder_bypass_mode(1'b0),
        .ctl_rsfec_ieee_error_indication_mode(1'b0),
        .ctl_rx_check_etype_gcp(1'b0),
        .ctl_rx_check_etype_gpp(1'b0),
        .ctl_rx_check_etype_pcp(1'b0),
        .ctl_rx_check_etype_ppp(1'b0),
        .ctl_rx_check_mcast_gcp(1'b0),
        .ctl_rx_check_mcast_gpp(1'b0),
        .ctl_rx_check_mcast_pcp(1'b0),
        .ctl_rx_check_mcast_ppp(1'b0),
        .ctl_rx_check_opcode_gcp(1'b0),
        .ctl_rx_check_opcode_gpp(1'b0),
        .ctl_rx_check_opcode_pcp(1'b0),
        .ctl_rx_check_opcode_ppp(1'b0),
        .ctl_rx_check_sa_gcp(1'b0),
        .ctl_rx_check_sa_gpp(1'b0),
        .ctl_rx_check_sa_pcp(1'b0),
        .ctl_rx_check_sa_ppp(1'b0),
        .ctl_rx_check_ucast_gcp(1'b0),
        .ctl_rx_check_ucast_gpp(1'b0),
        .ctl_rx_check_ucast_pcp(1'b0),
        .ctl_rx_check_ucast_ppp(1'b0),
        .ctl_rx_enable(ctl_rx_enable),
        .ctl_rx_enable_gcp(1'b0),
        .ctl_rx_enable_gpp(1'b0),
        .ctl_rx_enable_pcp(1'b0),
        .ctl_rx_enable_ppp(1'b0),
        .ctl_rx_force_resync(ctl_rx_force_resync),
        .ctl_rx_pause_ack({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_rsfec_enable(1'b0),
        .ctl_rx_rsfec_enable_correction(1'b0),
        .ctl_rx_rsfec_enable_indication(1'b0),
        .ctl_rx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_rx_test_pattern(ctl_rx_test_pattern),
        .ctl_tx_enable(ctl_tx_enable),
        .ctl_tx_lane0_vlm_bip7_override(1'b0),
        .ctl_tx_lane0_vlm_bip7_override_value({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_enable({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_quanta8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_refresh_timer8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_pause_req({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_ptp_vlane_adjust_mode(1'b0),
        .ctl_tx_resend_pause(1'b0),
        .ctl_tx_rsfec_enable(1'b0),
        .ctl_tx_send_idle(ctl_tx_send_idle),
        .ctl_tx_send_lfi(ctl_tx_send_lfi),
        .ctl_tx_send_rfi(ctl_tx_send_rfi),
        .ctl_tx_systemtimerin({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ctl_tx_test_pattern(ctl_tx_test_pattern),
        .drp_addr(drp_addr),
        .drp_clk(drp_clk),
        .drp_di(drp_di),
        .drp_do(drp_do),
        .drp_en(drp_en),
        .drp_rdy(drp_rdy),
        .drp_we(drp_we),
        .rsfec_bypass_rx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_rx_din_cw_start(1'b0),
        .rsfec_bypass_rx_dout(NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_rx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_rx_dout_cw_start(NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_rx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_rx_dout_valid(NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_rx_dout_valid_UNCONNECTED),
        .rsfec_bypass_tx_din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rsfec_bypass_tx_din_cw_start(1'b0),
        .rsfec_bypass_tx_dout(NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_tx_dout_UNCONNECTED[329:0]),
        .rsfec_bypass_tx_dout_cw_start(NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_tx_dout_cw_start_UNCONNECTED),
        .rsfec_bypass_tx_dout_valid(NLW_i_design_1_cmac_usplus_1_0_top_rsfec_bypass_tx_dout_valid_UNCONNECTED),
        .rx_clk(rx_clk),
        .rx_dataout0(rx_dataout0),
        .rx_dataout1(rx_dataout1),
        .rx_dataout2(rx_dataout2),
        .rx_dataout3(rx_dataout3),
        .rx_enaout0(rx_enaout0),
        .rx_enaout1(rx_enaout1),
        .rx_enaout2(rx_enaout2),
        .rx_enaout3(rx_enaout3),
        .rx_eopout0(rx_eopout0),
        .rx_eopout1(rx_eopout1),
        .rx_eopout2(rx_eopout2),
        .rx_eopout3(rx_eopout3),
        .rx_errout0(rx_errout0),
        .rx_errout1(rx_errout1),
        .rx_errout2(rx_errout2),
        .rx_errout3(rx_errout3),
        .rx_lane_aligner_fill_0(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_0_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_1(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_1_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_10(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_10_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_11(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_11_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_12(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_12_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_13(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_13_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_14(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_14_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_15(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_15_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_16(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_16_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_17(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_17_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_18(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_18_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_19(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_19_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_2(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_2_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_3(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_3_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_4(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_4_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_5(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_5_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_6(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_6_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_7(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_7_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_8(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_8_UNCONNECTED[6:0]),
        .rx_lane_aligner_fill_9(NLW_i_design_1_cmac_usplus_1_0_top_rx_lane_aligner_fill_9_UNCONNECTED[6:0]),
        .rx_mtyout0(rx_mtyout0),
        .rx_mtyout1(rx_mtyout1),
        .rx_mtyout2(rx_mtyout2),
        .rx_mtyout3(rx_mtyout3),
        .rx_otn_bip8_0({rx_otn_bip8_0[0],rx_otn_bip8_0[1],rx_otn_bip8_0[2],rx_otn_bip8_0[3],rx_otn_bip8_0[4],rx_otn_bip8_0[5],rx_otn_bip8_0[6],rx_otn_bip8_0[7]}),
        .rx_otn_bip8_1({rx_otn_bip8_1[0],rx_otn_bip8_1[1],rx_otn_bip8_1[2],rx_otn_bip8_1[3],rx_otn_bip8_1[4],rx_otn_bip8_1[5],rx_otn_bip8_1[6],rx_otn_bip8_1[7]}),
        .rx_otn_bip8_2({rx_otn_bip8_2[0],rx_otn_bip8_2[1],rx_otn_bip8_2[2],rx_otn_bip8_2[3],rx_otn_bip8_2[4],rx_otn_bip8_2[5],rx_otn_bip8_2[6],rx_otn_bip8_2[7]}),
        .rx_otn_bip8_3({rx_otn_bip8_3[0],rx_otn_bip8_3[1],rx_otn_bip8_3[2],rx_otn_bip8_3[3],rx_otn_bip8_3[4],rx_otn_bip8_3[5],rx_otn_bip8_3[6],rx_otn_bip8_3[7]}),
        .rx_otn_bip8_4({rx_otn_bip8_4[0],rx_otn_bip8_4[1],rx_otn_bip8_4[2],rx_otn_bip8_4[3],rx_otn_bip8_4[4],rx_otn_bip8_4[5],rx_otn_bip8_4[6],rx_otn_bip8_4[7]}),
        .rx_otn_data_0({rx_otn_data_0[64],rx_otn_data_0[65],rx_otn_data_0[0],rx_otn_data_0[1],rx_otn_data_0[2],rx_otn_data_0[3],rx_otn_data_0[4],rx_otn_data_0[5],rx_otn_data_0[6],rx_otn_data_0[7],rx_otn_data_0[8],rx_otn_data_0[9],rx_otn_data_0[10],rx_otn_data_0[11],rx_otn_data_0[12],rx_otn_data_0[13],rx_otn_data_0[14],rx_otn_data_0[15],rx_otn_data_0[16],rx_otn_data_0[17],rx_otn_data_0[18],rx_otn_data_0[19],rx_otn_data_0[20],rx_otn_data_0[21],rx_otn_data_0[22],rx_otn_data_0[23],rx_otn_data_0[24],rx_otn_data_0[25],rx_otn_data_0[26],rx_otn_data_0[27],rx_otn_data_0[28],rx_otn_data_0[29],rx_otn_data_0[30],rx_otn_data_0[31],rx_otn_data_0[32],rx_otn_data_0[33],rx_otn_data_0[34],rx_otn_data_0[35],rx_otn_data_0[36],rx_otn_data_0[37],rx_otn_data_0[38],rx_otn_data_0[39],rx_otn_data_0[40],rx_otn_data_0[41],rx_otn_data_0[42],rx_otn_data_0[43],rx_otn_data_0[44],rx_otn_data_0[45],rx_otn_data_0[46],rx_otn_data_0[47],rx_otn_data_0[48],rx_otn_data_0[49],rx_otn_data_0[50],rx_otn_data_0[51],rx_otn_data_0[52],rx_otn_data_0[53],rx_otn_data_0[54],rx_otn_data_0[55],rx_otn_data_0[56],rx_otn_data_0[57],rx_otn_data_0[58],rx_otn_data_0[59],rx_otn_data_0[60],rx_otn_data_0[61],rx_otn_data_0[62],rx_otn_data_0[63]}),
        .rx_otn_data_1({rx_otn_data_1[64],rx_otn_data_1[65],rx_otn_data_1[0],rx_otn_data_1[1],rx_otn_data_1[2],rx_otn_data_1[3],rx_otn_data_1[4],rx_otn_data_1[5],rx_otn_data_1[6],rx_otn_data_1[7],rx_otn_data_1[8],rx_otn_data_1[9],rx_otn_data_1[10],rx_otn_data_1[11],rx_otn_data_1[12],rx_otn_data_1[13],rx_otn_data_1[14],rx_otn_data_1[15],rx_otn_data_1[16],rx_otn_data_1[17],rx_otn_data_1[18],rx_otn_data_1[19],rx_otn_data_1[20],rx_otn_data_1[21],rx_otn_data_1[22],rx_otn_data_1[23],rx_otn_data_1[24],rx_otn_data_1[25],rx_otn_data_1[26],rx_otn_data_1[27],rx_otn_data_1[28],rx_otn_data_1[29],rx_otn_data_1[30],rx_otn_data_1[31],rx_otn_data_1[32],rx_otn_data_1[33],rx_otn_data_1[34],rx_otn_data_1[35],rx_otn_data_1[36],rx_otn_data_1[37],rx_otn_data_1[38],rx_otn_data_1[39],rx_otn_data_1[40],rx_otn_data_1[41],rx_otn_data_1[42],rx_otn_data_1[43],rx_otn_data_1[44],rx_otn_data_1[45],rx_otn_data_1[46],rx_otn_data_1[47],rx_otn_data_1[48],rx_otn_data_1[49],rx_otn_data_1[50],rx_otn_data_1[51],rx_otn_data_1[52],rx_otn_data_1[53],rx_otn_data_1[54],rx_otn_data_1[55],rx_otn_data_1[56],rx_otn_data_1[57],rx_otn_data_1[58],rx_otn_data_1[59],rx_otn_data_1[60],rx_otn_data_1[61],rx_otn_data_1[62],rx_otn_data_1[63]}),
        .rx_otn_data_2({rx_otn_data_2[64],rx_otn_data_2[65],rx_otn_data_2[0],rx_otn_data_2[1],rx_otn_data_2[2],rx_otn_data_2[3],rx_otn_data_2[4],rx_otn_data_2[5],rx_otn_data_2[6],rx_otn_data_2[7],rx_otn_data_2[8],rx_otn_data_2[9],rx_otn_data_2[10],rx_otn_data_2[11],rx_otn_data_2[12],rx_otn_data_2[13],rx_otn_data_2[14],rx_otn_data_2[15],rx_otn_data_2[16],rx_otn_data_2[17],rx_otn_data_2[18],rx_otn_data_2[19],rx_otn_data_2[20],rx_otn_data_2[21],rx_otn_data_2[22],rx_otn_data_2[23],rx_otn_data_2[24],rx_otn_data_2[25],rx_otn_data_2[26],rx_otn_data_2[27],rx_otn_data_2[28],rx_otn_data_2[29],rx_otn_data_2[30],rx_otn_data_2[31],rx_otn_data_2[32],rx_otn_data_2[33],rx_otn_data_2[34],rx_otn_data_2[35],rx_otn_data_2[36],rx_otn_data_2[37],rx_otn_data_2[38],rx_otn_data_2[39],rx_otn_data_2[40],rx_otn_data_2[41],rx_otn_data_2[42],rx_otn_data_2[43],rx_otn_data_2[44],rx_otn_data_2[45],rx_otn_data_2[46],rx_otn_data_2[47],rx_otn_data_2[48],rx_otn_data_2[49],rx_otn_data_2[50],rx_otn_data_2[51],rx_otn_data_2[52],rx_otn_data_2[53],rx_otn_data_2[54],rx_otn_data_2[55],rx_otn_data_2[56],rx_otn_data_2[57],rx_otn_data_2[58],rx_otn_data_2[59],rx_otn_data_2[60],rx_otn_data_2[61],rx_otn_data_2[62],rx_otn_data_2[63]}),
        .rx_otn_data_3({rx_otn_data_3[64],rx_otn_data_3[65],rx_otn_data_3[0],rx_otn_data_3[1],rx_otn_data_3[2],rx_otn_data_3[3],rx_otn_data_3[4],rx_otn_data_3[5],rx_otn_data_3[6],rx_otn_data_3[7],rx_otn_data_3[8],rx_otn_data_3[9],rx_otn_data_3[10],rx_otn_data_3[11],rx_otn_data_3[12],rx_otn_data_3[13],rx_otn_data_3[14],rx_otn_data_3[15],rx_otn_data_3[16],rx_otn_data_3[17],rx_otn_data_3[18],rx_otn_data_3[19],rx_otn_data_3[20],rx_otn_data_3[21],rx_otn_data_3[22],rx_otn_data_3[23],rx_otn_data_3[24],rx_otn_data_3[25],rx_otn_data_3[26],rx_otn_data_3[27],rx_otn_data_3[28],rx_otn_data_3[29],rx_otn_data_3[30],rx_otn_data_3[31],rx_otn_data_3[32],rx_otn_data_3[33],rx_otn_data_3[34],rx_otn_data_3[35],rx_otn_data_3[36],rx_otn_data_3[37],rx_otn_data_3[38],rx_otn_data_3[39],rx_otn_data_3[40],rx_otn_data_3[41],rx_otn_data_3[42],rx_otn_data_3[43],rx_otn_data_3[44],rx_otn_data_3[45],rx_otn_data_3[46],rx_otn_data_3[47],rx_otn_data_3[48],rx_otn_data_3[49],rx_otn_data_3[50],rx_otn_data_3[51],rx_otn_data_3[52],rx_otn_data_3[53],rx_otn_data_3[54],rx_otn_data_3[55],rx_otn_data_3[56],rx_otn_data_3[57],rx_otn_data_3[58],rx_otn_data_3[59],rx_otn_data_3[60],rx_otn_data_3[61],rx_otn_data_3[62],rx_otn_data_3[63]}),
        .rx_otn_data_4({rx_otn_data_4[64],rx_otn_data_4[65],rx_otn_data_4[0],rx_otn_data_4[1],rx_otn_data_4[2],rx_otn_data_4[3],rx_otn_data_4[4],rx_otn_data_4[5],rx_otn_data_4[6],rx_otn_data_4[7],rx_otn_data_4[8],rx_otn_data_4[9],rx_otn_data_4[10],rx_otn_data_4[11],rx_otn_data_4[12],rx_otn_data_4[13],rx_otn_data_4[14],rx_otn_data_4[15],rx_otn_data_4[16],rx_otn_data_4[17],rx_otn_data_4[18],rx_otn_data_4[19],rx_otn_data_4[20],rx_otn_data_4[21],rx_otn_data_4[22],rx_otn_data_4[23],rx_otn_data_4[24],rx_otn_data_4[25],rx_otn_data_4[26],rx_otn_data_4[27],rx_otn_data_4[28],rx_otn_data_4[29],rx_otn_data_4[30],rx_otn_data_4[31],rx_otn_data_4[32],rx_otn_data_4[33],rx_otn_data_4[34],rx_otn_data_4[35],rx_otn_data_4[36],rx_otn_data_4[37],rx_otn_data_4[38],rx_otn_data_4[39],rx_otn_data_4[40],rx_otn_data_4[41],rx_otn_data_4[42],rx_otn_data_4[43],rx_otn_data_4[44],rx_otn_data_4[45],rx_otn_data_4[46],rx_otn_data_4[47],rx_otn_data_4[48],rx_otn_data_4[49],rx_otn_data_4[50],rx_otn_data_4[51],rx_otn_data_4[52],rx_otn_data_4[53],rx_otn_data_4[54],rx_otn_data_4[55],rx_otn_data_4[56],rx_otn_data_4[57],rx_otn_data_4[58],rx_otn_data_4[59],rx_otn_data_4[60],rx_otn_data_4[61],rx_otn_data_4[62],rx_otn_data_4[63]}),
        .rx_otn_ena(rx_otn_ena),
        .rx_otn_lane0(rx_otn_lane0),
        .rx_otn_vlmarker(rx_otn_vlmarker),
        .rx_preout(rx_preambleout_int),
        .rx_ptp_pcslane_out(NLW_i_design_1_cmac_usplus_1_0_top_rx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .rx_ptp_tstamp_out(NLW_i_design_1_cmac_usplus_1_0_top_rx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .rx_reset(usr_rx_reset),
        .rx_serdes_alt_data0(rx_serdes_alt_data0_2d),
        .rx_serdes_alt_data1(rx_serdes_alt_data1_2d),
        .rx_serdes_alt_data2(rx_serdes_alt_data2_2d),
        .rx_serdes_alt_data3(rx_serdes_alt_data3_2d),
        .rx_serdes_clk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gt_rxusrclk2,1'b0,1'b0,1'b0}),
        .rx_serdes_data0(rx_serdes_data0_2d),
        .rx_serdes_data1(rx_serdes_data1_2d),
        .rx_serdes_data2(rx_serdes_data2_2d),
        .rx_serdes_data3(rx_serdes_data3_2d),
        .rx_serdes_data4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_data9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx_serdes_reset({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,reset_done_async,1'b0,1'b0,1'b0}),
        .rx_sopout0(rx_sopout0),
        .rx_sopout1(rx_sopout1),
        .rx_sopout2(rx_sopout2),
        .rx_sopout3(rx_sopout3),
        .stat_rx_aligned(stat_rx_aligned),
        .stat_rx_aligned_err(stat_rx_aligned_err),
        .stat_rx_bad_code(stat_rx_bad_code),
        .stat_rx_bad_fcs(stat_rx_bad_fcs),
        .stat_rx_bad_preamble(stat_rx_bad_preamble),
        .stat_rx_bad_sfd(stat_rx_bad_sfd),
        .stat_rx_bip_err_0(stat_rx_bip_err_0),
        .stat_rx_bip_err_1(stat_rx_bip_err_1),
        .stat_rx_bip_err_10(stat_rx_bip_err_10),
        .stat_rx_bip_err_11(stat_rx_bip_err_11),
        .stat_rx_bip_err_12(stat_rx_bip_err_12),
        .stat_rx_bip_err_13(stat_rx_bip_err_13),
        .stat_rx_bip_err_14(stat_rx_bip_err_14),
        .stat_rx_bip_err_15(stat_rx_bip_err_15),
        .stat_rx_bip_err_16(stat_rx_bip_err_16),
        .stat_rx_bip_err_17(stat_rx_bip_err_17),
        .stat_rx_bip_err_18(stat_rx_bip_err_18),
        .stat_rx_bip_err_19(stat_rx_bip_err_19),
        .stat_rx_bip_err_2(stat_rx_bip_err_2),
        .stat_rx_bip_err_3(stat_rx_bip_err_3),
        .stat_rx_bip_err_4(stat_rx_bip_err_4),
        .stat_rx_bip_err_5(stat_rx_bip_err_5),
        .stat_rx_bip_err_6(stat_rx_bip_err_6),
        .stat_rx_bip_err_7(stat_rx_bip_err_7),
        .stat_rx_bip_err_8(stat_rx_bip_err_8),
        .stat_rx_bip_err_9(stat_rx_bip_err_9),
        .stat_rx_block_lock(stat_rx_block_lock),
        .stat_rx_broadcast(stat_rx_broadcast),
        .stat_rx_fragment(stat_rx_fragment),
        .stat_rx_framing_err_0(stat_rx_framing_err_0),
        .stat_rx_framing_err_1(stat_rx_framing_err_1),
        .stat_rx_framing_err_10(stat_rx_framing_err_10),
        .stat_rx_framing_err_11(stat_rx_framing_err_11),
        .stat_rx_framing_err_12(stat_rx_framing_err_12),
        .stat_rx_framing_err_13(stat_rx_framing_err_13),
        .stat_rx_framing_err_14(stat_rx_framing_err_14),
        .stat_rx_framing_err_15(stat_rx_framing_err_15),
        .stat_rx_framing_err_16(stat_rx_framing_err_16),
        .stat_rx_framing_err_17(stat_rx_framing_err_17),
        .stat_rx_framing_err_18(stat_rx_framing_err_18),
        .stat_rx_framing_err_19(stat_rx_framing_err_19),
        .stat_rx_framing_err_2(stat_rx_framing_err_2),
        .stat_rx_framing_err_3(stat_rx_framing_err_3),
        .stat_rx_framing_err_4(stat_rx_framing_err_4),
        .stat_rx_framing_err_5(stat_rx_framing_err_5),
        .stat_rx_framing_err_6(stat_rx_framing_err_6),
        .stat_rx_framing_err_7(stat_rx_framing_err_7),
        .stat_rx_framing_err_8(stat_rx_framing_err_8),
        .stat_rx_framing_err_9(stat_rx_framing_err_9),
        .stat_rx_framing_err_valid_0(stat_rx_framing_err_valid_0),
        .stat_rx_framing_err_valid_1(stat_rx_framing_err_valid_1),
        .stat_rx_framing_err_valid_10(stat_rx_framing_err_valid_10),
        .stat_rx_framing_err_valid_11(stat_rx_framing_err_valid_11),
        .stat_rx_framing_err_valid_12(stat_rx_framing_err_valid_12),
        .stat_rx_framing_err_valid_13(stat_rx_framing_err_valid_13),
        .stat_rx_framing_err_valid_14(stat_rx_framing_err_valid_14),
        .stat_rx_framing_err_valid_15(stat_rx_framing_err_valid_15),
        .stat_rx_framing_err_valid_16(stat_rx_framing_err_valid_16),
        .stat_rx_framing_err_valid_17(stat_rx_framing_err_valid_17),
        .stat_rx_framing_err_valid_18(stat_rx_framing_err_valid_18),
        .stat_rx_framing_err_valid_19(stat_rx_framing_err_valid_19),
        .stat_rx_framing_err_valid_2(stat_rx_framing_err_valid_2),
        .stat_rx_framing_err_valid_3(stat_rx_framing_err_valid_3),
        .stat_rx_framing_err_valid_4(stat_rx_framing_err_valid_4),
        .stat_rx_framing_err_valid_5(stat_rx_framing_err_valid_5),
        .stat_rx_framing_err_valid_6(stat_rx_framing_err_valid_6),
        .stat_rx_framing_err_valid_7(stat_rx_framing_err_valid_7),
        .stat_rx_framing_err_valid_8(stat_rx_framing_err_valid_8),
        .stat_rx_framing_err_valid_9(stat_rx_framing_err_valid_9),
        .stat_rx_got_signal_os(stat_rx_got_signal_os),
        .stat_rx_hi_ber(stat_rx_hi_ber),
        .stat_rx_inrangeerr(stat_rx_inrangeerr),
        .stat_rx_internal_local_fault(stat_rx_internal_local_fault),
        .stat_rx_jabber(stat_rx_jabber),
        .stat_rx_lane0_vlm_bip7(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_lane0_vlm_bip7_UNCONNECTED[7:0]),
        .stat_rx_lane0_vlm_bip7_valid(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_lane0_vlm_bip7_valid_UNCONNECTED),
        .stat_rx_local_fault(stat_rx_local_fault),
        .stat_rx_mf_err(stat_rx_mf_err),
        .stat_rx_mf_len_err(stat_rx_mf_len_err),
        .stat_rx_mf_repeat_err(stat_rx_mf_repeat_err),
        .stat_rx_misaligned(stat_rx_misaligned),
        .stat_rx_multicast(stat_rx_multicast),
        .stat_rx_oversize(stat_rx_oversize),
        .stat_rx_packet_1024_1518_bytes(stat_rx_packet_1024_1518_bytes),
        .stat_rx_packet_128_255_bytes(stat_rx_packet_128_255_bytes),
        .stat_rx_packet_1519_1522_bytes(stat_rx_packet_1519_1522_bytes),
        .stat_rx_packet_1523_1548_bytes(stat_rx_packet_1523_1548_bytes),
        .stat_rx_packet_1549_2047_bytes(stat_rx_packet_1549_2047_bytes),
        .stat_rx_packet_2048_4095_bytes(stat_rx_packet_2048_4095_bytes),
        .stat_rx_packet_256_511_bytes(stat_rx_packet_256_511_bytes),
        .stat_rx_packet_4096_8191_bytes(stat_rx_packet_4096_8191_bytes),
        .stat_rx_packet_512_1023_bytes(stat_rx_packet_512_1023_bytes),
        .stat_rx_packet_64_bytes(stat_rx_packet_64_bytes),
        .stat_rx_packet_65_127_bytes(stat_rx_packet_65_127_bytes),
        .stat_rx_packet_8192_9215_bytes(stat_rx_packet_8192_9215_bytes),
        .stat_rx_packet_bad_fcs(stat_rx_packet_bad_fcs),
        .stat_rx_packet_large(stat_rx_packet_large),
        .stat_rx_packet_small(stat_rx_packet_small),
        .stat_rx_pause(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_UNCONNECTED),
        .stat_rx_pause_quanta0(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta0_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta1(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta1_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta2(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta2_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta3(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta3_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta4(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta4_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta5(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta5_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta6(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta6_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta7(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta7_UNCONNECTED[15:0]),
        .stat_rx_pause_quanta8(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_quanta8_UNCONNECTED[15:0]),
        .stat_rx_pause_req(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_req_UNCONNECTED[8:0]),
        .stat_rx_pause_valid(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_pause_valid_UNCONNECTED[8:0]),
        .stat_rx_received_local_fault(stat_rx_received_local_fault),
        .stat_rx_remote_fault(stat_rx_remote_fault),
        .stat_rx_rsfec_am_lock0(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_am_lock0_UNCONNECTED),
        .stat_rx_rsfec_am_lock1(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_am_lock1_UNCONNECTED),
        .stat_rx_rsfec_am_lock2(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_am_lock2_UNCONNECTED),
        .stat_rx_rsfec_am_lock3(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_am_lock3_UNCONNECTED),
        .stat_rx_rsfec_corrected_cw_inc(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_corrected_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_cw_inc(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_cw_inc_UNCONNECTED),
        .stat_rx_rsfec_err_count0_inc(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_err_count0_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count1_inc(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_err_count1_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count2_inc(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_err_count2_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_err_count3_inc(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_err_count3_inc_UNCONNECTED[2:0]),
        .stat_rx_rsfec_hi_ser(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_hi_ser_UNCONNECTED),
        .stat_rx_rsfec_lane_alignment_status(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_alignment_status_UNCONNECTED),
        .stat_rx_rsfec_lane_fill_0(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_fill_0_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_1(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_fill_1_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_2(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_fill_2_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_fill_3(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_fill_3_UNCONNECTED[13:0]),
        .stat_rx_rsfec_lane_mapping(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_lane_mapping_UNCONNECTED[7:0]),
        .stat_rx_rsfec_rsvd(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_rsvd_UNCONNECTED[31:0]),
        .stat_rx_rsfec_uncorrected_cw_inc(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_rsfec_uncorrected_cw_inc_UNCONNECTED),
        .stat_rx_status(stat_rx_status),
        .stat_rx_stomped_fcs(stat_rx_stomped_fcs),
        .stat_rx_synced(stat_rx_synced),
        .stat_rx_synced_err(stat_rx_synced_err),
        .stat_rx_test_pattern_mismatch(stat_rx_test_pattern_mismatch),
        .stat_rx_toolong(stat_rx_toolong),
        .stat_rx_total_bytes(stat_rx_total_bytes),
        .stat_rx_total_good_bytes(stat_rx_total_good_bytes),
        .stat_rx_total_good_packets(stat_rx_total_good_packets),
        .stat_rx_total_packets(stat_rx_total_packets),
        .stat_rx_truncated(stat_rx_truncated),
        .stat_rx_undersize(stat_rx_undersize),
        .stat_rx_unicast(stat_rx_unicast),
        .stat_rx_user_pause(NLW_i_design_1_cmac_usplus_1_0_top_stat_rx_user_pause_UNCONNECTED),
        .stat_rx_vl_demuxed(stat_rx_pcsl_demuxed),
        .stat_rx_vl_number_0(stat_rx_pcsl_number_0),
        .stat_rx_vl_number_1(stat_rx_pcsl_number_1),
        .stat_rx_vl_number_10(stat_rx_pcsl_number_10),
        .stat_rx_vl_number_11(stat_rx_pcsl_number_11),
        .stat_rx_vl_number_12(stat_rx_pcsl_number_12),
        .stat_rx_vl_number_13(stat_rx_pcsl_number_13),
        .stat_rx_vl_number_14(stat_rx_pcsl_number_14),
        .stat_rx_vl_number_15(stat_rx_pcsl_number_15),
        .stat_rx_vl_number_16(stat_rx_pcsl_number_16),
        .stat_rx_vl_number_17(stat_rx_pcsl_number_17),
        .stat_rx_vl_number_18(stat_rx_pcsl_number_18),
        .stat_rx_vl_number_19(stat_rx_pcsl_number_19),
        .stat_rx_vl_number_2(stat_rx_pcsl_number_2),
        .stat_rx_vl_number_3(stat_rx_pcsl_number_3),
        .stat_rx_vl_number_4(stat_rx_pcsl_number_4),
        .stat_rx_vl_number_5(stat_rx_pcsl_number_5),
        .stat_rx_vl_number_6(stat_rx_pcsl_number_6),
        .stat_rx_vl_number_7(stat_rx_pcsl_number_7),
        .stat_rx_vl_number_8(stat_rx_pcsl_number_8),
        .stat_rx_vl_number_9(stat_rx_pcsl_number_9),
        .stat_rx_vlan(stat_rx_vlan),
        .stat_tx_bad_fcs(stat_tx_bad_fcs),
        .stat_tx_broadcast(stat_tx_broadcast),
        .stat_tx_frame_error(stat_tx_frame_error),
        .stat_tx_local_fault(stat_tx_local_fault),
        .stat_tx_multicast(stat_tx_multicast),
        .stat_tx_packet_1024_1518_bytes(stat_tx_packet_1024_1518_bytes),
        .stat_tx_packet_128_255_bytes(stat_tx_packet_128_255_bytes),
        .stat_tx_packet_1519_1522_bytes(stat_tx_packet_1519_1522_bytes),
        .stat_tx_packet_1523_1548_bytes(stat_tx_packet_1523_1548_bytes),
        .stat_tx_packet_1549_2047_bytes(stat_tx_packet_1549_2047_bytes),
        .stat_tx_packet_2048_4095_bytes(stat_tx_packet_2048_4095_bytes),
        .stat_tx_packet_256_511_bytes(stat_tx_packet_256_511_bytes),
        .stat_tx_packet_4096_8191_bytes(stat_tx_packet_4096_8191_bytes),
        .stat_tx_packet_512_1023_bytes(stat_tx_packet_512_1023_bytes),
        .stat_tx_packet_64_bytes(stat_tx_packet_64_bytes),
        .stat_tx_packet_65_127_bytes(stat_tx_packet_65_127_bytes),
        .stat_tx_packet_8192_9215_bytes(stat_tx_packet_8192_9215_bytes),
        .stat_tx_packet_large(stat_tx_packet_large),
        .stat_tx_packet_small(stat_tx_packet_small),
        .stat_tx_pause(NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_pause_UNCONNECTED),
        .stat_tx_pause_valid(NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_pause_valid_UNCONNECTED[8:0]),
        .stat_tx_ptp_fifo_read_error(NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_ptp_fifo_read_error_UNCONNECTED),
        .stat_tx_ptp_fifo_write_error(NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_ptp_fifo_write_error_UNCONNECTED),
        .stat_tx_total_bytes(stat_tx_total_bytes),
        .stat_tx_total_good_bytes(stat_tx_total_good_bytes),
        .stat_tx_total_good_packets(stat_tx_total_good_packets),
        .stat_tx_total_packets(stat_tx_total_packets),
        .stat_tx_unicast(stat_tx_unicast),
        .stat_tx_user_pause(NLW_i_design_1_cmac_usplus_1_0_top_stat_tx_user_pause_UNCONNECTED),
        .stat_tx_vlan(stat_tx_vlan),
        .tx_clk(gt_txusrclk2),
        .tx_datain0(tx_datain0),
        .tx_datain1(tx_datain1),
        .tx_datain2(tx_datain2),
        .tx_datain3(tx_datain3),
        .tx_enain0(tx_enain0),
        .tx_enain1(tx_enain1),
        .tx_enain2(tx_enain2),
        .tx_enain3(tx_enain3),
        .tx_eopin0(tx_eopin0),
        .tx_eopin1(tx_eopin1),
        .tx_eopin2(tx_eopin2),
        .tx_eopin3(tx_eopin3),
        .tx_errin0(tx_errin0),
        .tx_errin1(tx_errin1),
        .tx_errin2(tx_errin2),
        .tx_errin3(tx_errin3),
        .tx_mtyin0(tx_mtyin0),
        .tx_mtyin1(tx_mtyin1),
        .tx_mtyin2(tx_mtyin2),
        .tx_mtyin3(tx_mtyin3),
        .tx_ovfout(tx_ovfout),
        .tx_prein(tx_preamblein_int),
        .tx_ptp_1588op_in({1'b0,1'b0}),
        .tx_ptp_chksum_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_pcslane_out(NLW_i_design_1_cmac_usplus_1_0_top_tx_ptp_pcslane_out_UNCONNECTED[4:0]),
        .tx_ptp_rxtstamp_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tag_field_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_offset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx_ptp_tstamp_out(NLW_i_design_1_cmac_usplus_1_0_top_tx_ptp_tstamp_out_UNCONNECTED[79:0]),
        .tx_ptp_tstamp_tag_out(NLW_i_design_1_cmac_usplus_1_0_top_tx_ptp_tstamp_tag_out_UNCONNECTED[15:0]),
        .tx_ptp_tstamp_valid_out(NLW_i_design_1_cmac_usplus_1_0_top_tx_ptp_tstamp_valid_out_UNCONNECTED),
        .tx_ptp_upd_chksum_in(1'b0),
        .tx_rdyout(tx_rdyout),
        .tx_reset(usr_tx_reset),
        .tx_serdes_alt_data0(tx_serdes_alt_data0),
        .tx_serdes_alt_data1(tx_serdes_alt_data1),
        .tx_serdes_alt_data2(tx_serdes_alt_data2),
        .tx_serdes_alt_data3(tx_serdes_alt_data3),
        .tx_serdes_data0(tx_serdes_data0),
        .tx_serdes_data1(tx_serdes_data1),
        .tx_serdes_data2(tx_serdes_data2),
        .tx_serdes_data3(tx_serdes_data3),
        .tx_serdes_data4(NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data4_UNCONNECTED[31:0]),
        .tx_serdes_data5(NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data5_UNCONNECTED[31:0]),
        .tx_serdes_data6(NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data6_UNCONNECTED[31:0]),
        .tx_serdes_data7(NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data7_UNCONNECTED[31:0]),
        .tx_serdes_data8(NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data8_UNCONNECTED[31:0]),
        .tx_serdes_data9(NLW_i_design_1_cmac_usplus_1_0_top_tx_serdes_data9_UNCONNECTED[31:0]),
        .tx_sopin0(tx_sopin0),
        .tx_sopin1(1'b0),
        .tx_sopin2(1'b0),
        .tx_sopin3(1'b0),
        .tx_unfout(tx_unfout));
  design_1_cmac_usplus_1_0_design_1_cmac_usplus_1_0_tx_sync i_design_1_cmac_usplus_1_0_tx_sync
       (.D({tx_serdes_data3,tx_serdes_data2,tx_serdes_data1,tx_serdes_data0}),
        .Q({txdata_in_int_2d[447:384],txdata_in_int_2d[319:256],txdata_in_int_2d[191:128],txdata_in_int_2d[63:0]}),
        .\ctrl0_in_d1_reg[55]_0 ({tx_serdes_alt_data3[14],tx_serdes_alt_data3[12],tx_serdes_alt_data3[10],tx_serdes_alt_data3[8],tx_serdes_alt_data3[6],tx_serdes_alt_data3[4],tx_serdes_alt_data3[2],tx_serdes_alt_data3[0],tx_serdes_alt_data2[14],tx_serdes_alt_data2[12],tx_serdes_alt_data2[10],tx_serdes_alt_data2[8],tx_serdes_alt_data2[6],tx_serdes_alt_data2[4],tx_serdes_alt_data2[2],tx_serdes_alt_data2[0],tx_serdes_alt_data1[14],tx_serdes_alt_data1[12],tx_serdes_alt_data1[10],tx_serdes_alt_data1[8],tx_serdes_alt_data1[6],tx_serdes_alt_data1[4],tx_serdes_alt_data1[2],tx_serdes_alt_data1[0],tx_serdes_alt_data0[14],tx_serdes_alt_data0[12],tx_serdes_alt_data0[10],tx_serdes_alt_data0[8],tx_serdes_alt_data0[6],tx_serdes_alt_data0[4],tx_serdes_alt_data0[2],tx_serdes_alt_data0[0]}),
        .\ctrl0_out_reg[55]_0 ({txctrl0_in_int_2d[55:48],txctrl0_in_int_2d[39:32],txctrl0_in_int_2d[23:16],txctrl0_in_int_2d[7:0]}),
        .\ctrl1_in_d1_reg[55]_0 ({tx_serdes_alt_data3[15],tx_serdes_alt_data3[13],tx_serdes_alt_data3[11],tx_serdes_alt_data3[9],tx_serdes_alt_data3[7],tx_serdes_alt_data3[5],tx_serdes_alt_data3[3],tx_serdes_alt_data3[1],tx_serdes_alt_data2[15],tx_serdes_alt_data2[13],tx_serdes_alt_data2[11],tx_serdes_alt_data2[9],tx_serdes_alt_data2[7],tx_serdes_alt_data2[5],tx_serdes_alt_data2[3],tx_serdes_alt_data2[1],tx_serdes_alt_data1[15],tx_serdes_alt_data1[13],tx_serdes_alt_data1[11],tx_serdes_alt_data1[9],tx_serdes_alt_data1[7],tx_serdes_alt_data1[5],tx_serdes_alt_data1[3],tx_serdes_alt_data1[1],tx_serdes_alt_data0[15],tx_serdes_alt_data0[13],tx_serdes_alt_data0[11],tx_serdes_alt_data0[9],tx_serdes_alt_data0[7],tx_serdes_alt_data0[5],tx_serdes_alt_data0[3],tx_serdes_alt_data0[1]}),
        .\ctrl1_out_reg[55]_0 ({txctrl1_in_int_2d[55:48],txctrl1_in_int_2d[39:32],txctrl1_in_int_2d[23:16],txctrl1_in_int_2d[7:0]}),
        .\ctrl1_out_reg[55]_1 (gt_txusrclk2));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_10 
       (.I0(master_watchdog_reg[0]),
        .O(\master_watchdog[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_3 
       (.I0(master_watchdog_reg[7]),
        .O(\master_watchdog[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_4 
       (.I0(master_watchdog_reg[6]),
        .O(\master_watchdog[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_5 
       (.I0(master_watchdog_reg[5]),
        .O(\master_watchdog[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_6 
       (.I0(master_watchdog_reg[4]),
        .O(\master_watchdog[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_7 
       (.I0(master_watchdog_reg[3]),
        .O(\master_watchdog[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_8 
       (.I0(master_watchdog_reg[2]),
        .O(\master_watchdog[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[0]_i_9 
       (.I0(master_watchdog_reg[1]),
        .O(\master_watchdog[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_2 
       (.I0(master_watchdog_reg[23]),
        .O(\master_watchdog[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_3 
       (.I0(master_watchdog_reg[22]),
        .O(\master_watchdog[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_4 
       (.I0(master_watchdog_reg[21]),
        .O(\master_watchdog[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_5 
       (.I0(master_watchdog_reg[20]),
        .O(\master_watchdog[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_6 
       (.I0(master_watchdog_reg[19]),
        .O(\master_watchdog[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_7 
       (.I0(master_watchdog_reg[18]),
        .O(\master_watchdog[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_8 
       (.I0(master_watchdog_reg[17]),
        .O(\master_watchdog[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[16]_i_9 
       (.I0(master_watchdog_reg[16]),
        .O(\master_watchdog[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_2 
       (.I0(master_watchdog_reg[28]),
        .O(\master_watchdog[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_3 
       (.I0(master_watchdog_reg[27]),
        .O(\master_watchdog[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_4 
       (.I0(master_watchdog_reg[26]),
        .O(\master_watchdog[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_5 
       (.I0(master_watchdog_reg[25]),
        .O(\master_watchdog[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[24]_i_6 
       (.I0(master_watchdog_reg[24]),
        .O(\master_watchdog[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_2 
       (.I0(master_watchdog_reg[15]),
        .O(\master_watchdog[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_3 
       (.I0(master_watchdog_reg[14]),
        .O(\master_watchdog[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_4 
       (.I0(master_watchdog_reg[13]),
        .O(\master_watchdog[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_5 
       (.I0(master_watchdog_reg[12]),
        .O(\master_watchdog[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_6 
       (.I0(master_watchdog_reg[11]),
        .O(\master_watchdog[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_7 
       (.I0(master_watchdog_reg[10]),
        .O(\master_watchdog[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_8 
       (.I0(master_watchdog_reg[9]),
        .O(\master_watchdog[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \master_watchdog[8]_i_9 
       (.I0(master_watchdog_reg[8]),
        .O(\master_watchdog[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    master_watchdog_barking_i_1
       (.I0(master_watchdog_barking_i_2_n_0),
        .I1(master_watchdog_barking_i_3_n_0),
        .I2(master_watchdog_barking_i_4_n_0),
        .I3(master_watchdog_barking_i_5_n_0),
        .I4(master_watchdog_barking_i_6_n_0),
        .O(master_watchdog_barking_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_2
       (.I0(master_watchdog_reg[25]),
        .I1(master_watchdog_reg[26]),
        .I2(master_watchdog_reg[23]),
        .I3(master_watchdog_reg[24]),
        .I4(master_watchdog_reg[28]),
        .I5(master_watchdog_reg[27]),
        .O(master_watchdog_barking_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_3
       (.I0(master_watchdog_reg[19]),
        .I1(master_watchdog_reg[20]),
        .I2(master_watchdog_reg[17]),
        .I3(master_watchdog_reg[18]),
        .I4(master_watchdog_reg[22]),
        .I5(master_watchdog_reg[21]),
        .O(master_watchdog_barking_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_4
       (.I0(master_watchdog_reg[13]),
        .I1(master_watchdog_reg[14]),
        .I2(master_watchdog_reg[11]),
        .I3(master_watchdog_reg[12]),
        .I4(master_watchdog_reg[16]),
        .I5(master_watchdog_reg[15]),
        .O(master_watchdog_barking_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    master_watchdog_barking_i_5
       (.I0(master_watchdog_reg[7]),
        .I1(master_watchdog_reg[8]),
        .I2(master_watchdog_reg[5]),
        .I3(master_watchdog_reg[6]),
        .I4(master_watchdog_reg[10]),
        .I5(master_watchdog_reg[9]),
        .O(master_watchdog_barking_i_5_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    master_watchdog_barking_i_6
       (.I0(master_watchdog_reg[0]),
        .I1(master_watchdog_reg[1]),
        .I2(master_watchdog_reg[2]),
        .I3(master_watchdog_reg[4]),
        .I4(master_watchdog_reg[3]),
        .O(master_watchdog_barking_i_6_n_0));
  FDRE master_watchdog_barking_reg
       (.C(init_clk),
        .CE(1'b1),
        .D(master_watchdog_barking_i_1_n_0),
        .Q(master_watchdog_barking_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[0] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_15 ),
        .Q(master_watchdog_reg[0]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[0]_i_2_n_0 ,\master_watchdog_reg[0]_i_2_n_1 ,\master_watchdog_reg[0]_i_2_n_2 ,\master_watchdog_reg[0]_i_2_n_3 ,\master_watchdog_reg[0]_i_2_n_4 ,\master_watchdog_reg[0]_i_2_n_5 ,\master_watchdog_reg[0]_i_2_n_6 ,\master_watchdog_reg[0]_i_2_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[0]_i_2_n_8 ,\master_watchdog_reg[0]_i_2_n_9 ,\master_watchdog_reg[0]_i_2_n_10 ,\master_watchdog_reg[0]_i_2_n_11 ,\master_watchdog_reg[0]_i_2_n_12 ,\master_watchdog_reg[0]_i_2_n_13 ,\master_watchdog_reg[0]_i_2_n_14 ,\master_watchdog_reg[0]_i_2_n_15 }),
        .S({\master_watchdog[0]_i_3_n_0 ,\master_watchdog[0]_i_4_n_0 ,\master_watchdog[0]_i_5_n_0 ,\master_watchdog[0]_i_6_n_0 ,\master_watchdog[0]_i_7_n_0 ,\master_watchdog[0]_i_8_n_0 ,\master_watchdog[0]_i_9_n_0 ,\master_watchdog[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[10] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_13 ),
        .Q(master_watchdog_reg[10]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[11] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_12 ),
        .Q(master_watchdog_reg[11]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[12] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_11 ),
        .Q(master_watchdog_reg[12]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[13] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_10 ),
        .Q(master_watchdog_reg[13]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[14] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_9 ),
        .Q(master_watchdog_reg[14]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[15] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_8 ),
        .Q(master_watchdog_reg[15]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[16] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_15 ),
        .Q(master_watchdog_reg[16]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[16]_i_1 
       (.CI(\master_watchdog_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[16]_i_1_n_0 ,\master_watchdog_reg[16]_i_1_n_1 ,\master_watchdog_reg[16]_i_1_n_2 ,\master_watchdog_reg[16]_i_1_n_3 ,\master_watchdog_reg[16]_i_1_n_4 ,\master_watchdog_reg[16]_i_1_n_5 ,\master_watchdog_reg[16]_i_1_n_6 ,\master_watchdog_reg[16]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[16]_i_1_n_8 ,\master_watchdog_reg[16]_i_1_n_9 ,\master_watchdog_reg[16]_i_1_n_10 ,\master_watchdog_reg[16]_i_1_n_11 ,\master_watchdog_reg[16]_i_1_n_12 ,\master_watchdog_reg[16]_i_1_n_13 ,\master_watchdog_reg[16]_i_1_n_14 ,\master_watchdog_reg[16]_i_1_n_15 }),
        .S({\master_watchdog[16]_i_2_n_0 ,\master_watchdog[16]_i_3_n_0 ,\master_watchdog[16]_i_4_n_0 ,\master_watchdog[16]_i_5_n_0 ,\master_watchdog[16]_i_6_n_0 ,\master_watchdog[16]_i_7_n_0 ,\master_watchdog[16]_i_8_n_0 ,\master_watchdog[16]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[17] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_14 ),
        .Q(master_watchdog_reg[17]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[18] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_13 ),
        .Q(master_watchdog_reg[18]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[19] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_12 ),
        .Q(master_watchdog_reg[19]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[1] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_14 ),
        .Q(master_watchdog_reg[1]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[20] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_11 ),
        .Q(master_watchdog_reg[20]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[21] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_10 ),
        .Q(master_watchdog_reg[21]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[22] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_9 ),
        .Q(master_watchdog_reg[22]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[23] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[16]_i_1_n_8 ),
        .Q(master_watchdog_reg[23]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[24] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_15 ),
        .Q(master_watchdog_reg[24]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[24]_i_1 
       (.CI(\master_watchdog_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_master_watchdog_reg[24]_i_1_CO_UNCONNECTED [7:4],\master_watchdog_reg[24]_i_1_n_4 ,\master_watchdog_reg[24]_i_1_n_5 ,\master_watchdog_reg[24]_i_1_n_6 ,\master_watchdog_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .O({\NLW_master_watchdog_reg[24]_i_1_O_UNCONNECTED [7:5],\master_watchdog_reg[24]_i_1_n_11 ,\master_watchdog_reg[24]_i_1_n_12 ,\master_watchdog_reg[24]_i_1_n_13 ,\master_watchdog_reg[24]_i_1_n_14 ,\master_watchdog_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,\master_watchdog[24]_i_2_n_0 ,\master_watchdog[24]_i_3_n_0 ,\master_watchdog[24]_i_4_n_0 ,\master_watchdog[24]_i_5_n_0 ,\master_watchdog[24]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[25] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_14 ),
        .Q(master_watchdog_reg[25]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[26] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_13 ),
        .Q(master_watchdog_reg[26]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[27] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_12 ),
        .Q(master_watchdog_reg[27]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[28] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[24]_i_1_n_11 ),
        .Q(master_watchdog_reg[28]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[2] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_13 ),
        .Q(master_watchdog_reg[2]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[3] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_12 ),
        .Q(master_watchdog_reg[3]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[4] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_11 ),
        .Q(master_watchdog_reg[4]),
        .R(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[5] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_10 ),
        .Q(master_watchdog_reg[5]),
        .R(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[6] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_9 ),
        .Q(master_watchdog_reg[6]),
        .S(master_watchdog0));
  FDSE #(
    .INIT(1'b1)) 
    \master_watchdog_reg[7] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[0]_i_2_n_8 ),
        .Q(master_watchdog_reg[7]),
        .S(master_watchdog0));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[8] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_15 ),
        .Q(master_watchdog_reg[8]),
        .R(master_watchdog0));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \master_watchdog_reg[8]_i_1 
       (.CI(\master_watchdog_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\master_watchdog_reg[8]_i_1_n_0 ,\master_watchdog_reg[8]_i_1_n_1 ,\master_watchdog_reg[8]_i_1_n_2 ,\master_watchdog_reg[8]_i_1_n_3 ,\master_watchdog_reg[8]_i_1_n_4 ,\master_watchdog_reg[8]_i_1_n_5 ,\master_watchdog_reg[8]_i_1_n_6 ,\master_watchdog_reg[8]_i_1_n_7 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O({\master_watchdog_reg[8]_i_1_n_8 ,\master_watchdog_reg[8]_i_1_n_9 ,\master_watchdog_reg[8]_i_1_n_10 ,\master_watchdog_reg[8]_i_1_n_11 ,\master_watchdog_reg[8]_i_1_n_12 ,\master_watchdog_reg[8]_i_1_n_13 ,\master_watchdog_reg[8]_i_1_n_14 ,\master_watchdog_reg[8]_i_1_n_15 }),
        .S({\master_watchdog[8]_i_2_n_0 ,\master_watchdog[8]_i_3_n_0 ,\master_watchdog[8]_i_4_n_0 ,\master_watchdog[8]_i_5_n_0 ,\master_watchdog[8]_i_6_n_0 ,\master_watchdog[8]_i_7_n_0 ,\master_watchdog[8]_i_8_n_0 ,\master_watchdog[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \master_watchdog_reg[9] 
       (.C(init_clk),
        .CE(1'b1),
        .D(\master_watchdog_reg[8]_i_1_n_14 ),
        .Q(master_watchdog_reg[9]),
        .R(master_watchdog0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_23
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_24
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    GTYE4_CHANNEL_RXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_RXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_RXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
   (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    GTYE4_CHANNEL_TXRESETDONE,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]GTYE4_CHANNEL_TXRESETDONE;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(GTYE4_CHANNEL_TXRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    \FSM_sequential_sm_reset_all_reg[0] ,
    Q,
    \FSM_sequential_sm_reset_all_reg[0]_0 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input \FSM_sequential_sm_reset_all_reg[0] ;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_all_reg[0]_0 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_all_reg[0] ;
  wire \FSM_sequential_sm_reset_all_reg[0]_0 ;
  wire [2:0]Q;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(\FSM_sequential_sm_reset_all_reg[0] ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\FSM_sequential_sm_reset_all_reg[0]_0 ),
        .I5(Q[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[0]_0 ,
    gtwiz_reset_rx_pll_and_datapath_dly,
    sm_reset_rx_pll_timer_sat,
    \FSM_sequential_sm_reset_rx_reg[0]_1 );
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \FSM_sequential_sm_reset_rx_reg[0] ;
  input \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  input gtwiz_reset_rx_pll_and_datapath_dly;
  input sm_reset_rx_pll_timer_sat;
  input \FSM_sequential_sm_reset_rx_reg[0]_1 ;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[0]_1 ;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \FSM_sequential_sm_reset_rx[2]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I2(\FSM_sequential_sm_reset_rx_reg[0] ),
        .I3(Q[2]),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(gtwiz_reset_rx_datapath_dly),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[0]),
        .I3(sm_reset_rx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_rx_reg[0]_1 ),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire p_0_in11_out__0;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hF5A55E5E)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(Q[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(Q[1]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00FFF511)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(Q[2]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(p_0_in11_out__0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32
   (i_in_out_reg_0,
    in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_dly,
    Q,
    sm_reset_tx_pll_timer_sat,
    \FSM_sequential_sm_reset_tx[2]_i_5 );
  output i_in_out_reg_0;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_dly;
  input [0:0]Q;
  input sm_reset_tx_pll_timer_sat;
  input \FSM_sequential_sm_reset_tx[2]_i_5 ;

  wire \FSM_sequential_sm_reset_tx[2]_i_5 ;
  wire [0:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire sm_reset_tx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h0E0EFE0E)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_datapath_dly),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(Q),
        .I3(sm_reset_tx_pll_timer_sat),
        .I4(\FSM_sequential_sm_reset_tx[2]_i_5 ),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33
   (gtwiz_reset_tx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    Q);
  output gtwiz_reset_tx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0F3E)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0FF1)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34
   (sm_reset_rx_timer_clr0__0,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    rxuserrdy_out_reg,
    sm_reset_rx_timer_sat);
  output sm_reset_rx_timer_clr0__0;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rxuserrdy_out_reg;
  input sm_reset_rx_timer_sat;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(rxuserrdy_out_reg),
        .I1(sm_reset_rx_timer_sat),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .O(sm_reset_rx_timer_clr0__0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35
   (\FSM_sequential_sm_reset_tx_reg[1] ,
    sm_reset_tx_timer_clr0__0,
    E,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_tx_any_sync,
    GTYE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_done_int0__0,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    txuserrdy_out_reg,
    sm_reset_tx_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  output sm_reset_tx_timer_clr0__0;
  output [0:0]E;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_tx_any_sync;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input gtwiz_reset_tx_done_int0__0;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input txuserrdy_out_reg;
  input sm_reset_tx_timer_sat;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_sat;
  wire txuserrdy_out_reg;

  LUT6 #(
    .INIT(64'h00F000F0CCF0AAF0)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(sm_reset_tx_timer_clr0__0),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(E));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(txuserrdy_out_reg),
        .I1(sm_reset_tx_timer_sat),
        .I2(gtwiz_reset_userclk_tx_active_sync),
        .O(sm_reset_tx_timer_clr0__0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF9F900001000)) 
    txuserrdy_out_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(sm_reset_tx_timer_clr0__0),
        .I4(gtwiz_reset_tx_any_sync),
        .I5(GTYE4_CHANNEL_TXUSERRDY),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_out_reg_1,
    qpll1lock_out,
    gtwiz_reset_clk_freerun_in,
    Q,
    p_0_in11_out__0,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr0__0,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg,
    sm_reset_rx_cdr_to_clr,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_GTRXRESET,
    sm_reset_rx_timer_clr010_out__0,
    sm_reset_rx_timer_sat);
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  output i_in_out_reg_1;
  input [0:0]qpll1lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input p_0_in11_out__0;
  input gtwiz_reset_rx_done_int_reg;
  input sm_reset_rx_timer_clr0__0;
  input sm_reset_rx_timer_clr_reg;
  input sm_reset_rx_cdr_to_clr_reg;
  input sm_reset_rx_cdr_to_clr;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input sm_reset_rx_timer_clr010_out__0;
  input sm_reset_rx_timer_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire gtwiz_reset_rx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire plllock_rx_sync;
  wire [0:0]qpll1lock_out;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_i_2_n_0;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_sat;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(plllock_rx_sync),
        .I1(Q[0]),
        .I2(sm_reset_rx_timer_sat),
        .I3(sm_reset_rx_timer_clr_reg),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'hFFFFBFFF00001514)) 
    gtrxreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_GTRXRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hBFBFFFFF0C000000)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_0_in11_out__0),
        .I4(Q[2]),
        .I5(gtwiz_reset_rx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll1lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFFFFFF0000040F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(Q[2]),
        .I1(sm_reset_rx_cdr_to_clr_i_2_n_0),
        .I2(sm_reset_rx_cdr_to_clr_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(plllock_rx_sync),
        .I1(Q[1]),
        .I2(sm_reset_rx_timer_clr_reg),
        .I3(sm_reset_rx_timer_sat),
        .O(sm_reset_rx_cdr_to_clr_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAEFAAFF0AE0AA0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(sm_reset_rx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  LUT6 #(
    .INIT(64'h8F808F8F80808080)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(Q[1]),
        .I1(p_0_in11_out__0),
        .I2(Q[2]),
        .I3(plllock_rx_sync),
        .I4(Q[0]),
        .I5(sm_reset_rx_timer_clr010_out__0),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37
   (i_in_out_reg_0,
    \FSM_sequential_sm_reset_tx_reg[2] ,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    i_in_out_reg_1,
    qpll1lock_out,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_tx_done_int0__0,
    Q,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr0__0,
    gtwiz_reset_tx_any_sync,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ,
    \FSM_sequential_sm_reset_tx_reg[0]_0 );
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_tx_reg[2] ;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output i_in_out_reg_1;
  input [0:0]qpll1lock_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg;
  input gtwiz_reset_tx_done_int0__0;
  input [2:0]Q;
  input gtwiz_reset_tx_done_int_reg;
  input sm_reset_tx_timer_clr0__0;
  input gtwiz_reset_tx_any_sync;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  input \FSM_sequential_sm_reset_tx_reg[0]_0 ;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire \FSM_sequential_sm_reset_tx_reg[0]_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[2] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire gttxreset_out_i_2_n_0;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  wire i_in_out_reg_1;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire plllock_tx_sync;
  wire [0:0]qpll1lock_out;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_sat;

  LUT6 #(
    .INIT(64'h00B0FFFF00B00000)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(plllock_tx_sync),
        .I1(Q[0]),
        .I2(sm_reset_tx_timer_sat),
        .I3(sm_reset_tx_timer_clr_reg),
        .I4(Q[1]),
        .I5(\FSM_sequential_sm_reset_tx_reg[0]_0 ),
        .O(i_in_out_reg_1));
  LUT6 #(
    .INIT(64'h7F7F7F7F2A2A2A3E)) 
    gttxreset_out_i_1
       (.I0(gttxreset_out_i_2_n_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    gttxreset_out_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(gttxreset_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFAFFFFFF0000C000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(plllock_tx_sync),
        .I1(gtwiz_reset_tx_done_int0__0),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(gtwiz_reset_tx_done_int_reg),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(qpll1lock_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFAAFFAEF0AA00AEF)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(sm_reset_tx_timer_clr0__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(sm_reset_tx_timer_clr_reg),
        .O(\FSM_sequential_sm_reset_tx_reg[2] ));
  LUT6 #(
    .INIT(64'hF022F00000220022)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(gtwiz_reset_tx_done_int0__0),
        .I3(Q[2]),
        .I4(plllock_tx_sync),
        .I5(Q[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_bit_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38
   (\FSM_sequential_sm_reset_rx_reg[2] ,
    i_in_out_reg_0,
    \FSM_sequential_sm_reset_rx_reg[2]_0 ,
    i_in_meta_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    gtwiz_reset_rx_any_sync,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    sm_reset_rx_cdr_to_sat,
    sm_reset_rx_timer_clr0__0,
    p_0_in11_out__0);
  output \FSM_sequential_sm_reset_rx_reg[2] ;
  output i_in_out_reg_0;
  output \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  input i_in_meta_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input sm_reset_rx_cdr_to_sat;
  input sm_reset_rx_timer_clr0__0;
  input p_0_in11_out__0;

  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire \FSM_sequential_sm_reset_rx_reg[2]_0 ;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [2:0]Q;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_meta_reg_0;
  wire i_in_out_reg_0;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire p_0_in11_out__0;
  wire sm_reset_rx_cdr_to_clr0__0;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr0__0;

  LUT6 #(
    .INIT(64'h0000F0F0FF00EEEE)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(i_in_out_reg_n_0),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(sm_reset_rx_timer_clr0__0),
        .I3(p_0_in11_out__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(i_in_out_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta_reg_0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF00001414)) 
    rxprogdivreset_out_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(sm_reset_rx_cdr_to_clr0__0),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTYE4_CHANNEL_RXPROGDIVRESET),
        .O(\FSM_sequential_sm_reset_rx_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hE)) 
    rxprogdivreset_out_i_2
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(i_in_out_reg_n_0),
        .O(sm_reset_rx_cdr_to_clr0__0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(Q[2]),
        .I1(i_in_out_reg_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtwiz_reset" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtwiz_reset
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    GTYE4_CHANNEL_TXUSERRDY,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    GTYE4_CHANNEL_GTTXRESET,
    pllreset_tx_out_reg_0,
    in0,
    gtwiz_userclk_tx_active_in,
    qpll1lock_out,
    gtwiz_userclk_rx_active_in,
    i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rst_in0,
    txusrclk_in,
    rxusrclk_in,
    gtpowergood_out,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtwiz_reset_rx_datapath_in,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync );
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]GTYE4_CHANNEL_TXUSERRDY;
  output [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTYE4_CHANNEL_GTRXRESET;
  output [0:0]GTYE4_CHANNEL_RXUSERRDY;
  output [3:0]GTYE4_CHANNEL_GTTXRESET;
  output pllreset_tx_out_reg_0;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]qpll1lock_out;
  input [0:0]gtwiz_userclk_rx_active_in;
  input i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in0;
  input [0:0]txusrclk_in;
  input [0:0]rxusrclk_in;
  input [3:0]gtpowergood_out;
  input [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;

  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_0;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_0;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [3:0]\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int0__0;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire p_0_in11_out__0;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire pllreset_tx_out_reg_0;
  wire [0:0]qpll1lock_out;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire rst_in0;
  wire [0:0]rxusrclk_in;
  wire sel;
  wire [2:0]sm_reset_all;
  wire [2:0]sm_reset_all__0;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_rx;
  wire [2:0]sm_reset_rx__0;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_cdr_to_sat_i_2_n_0;
  wire sm_reset_rx_cdr_to_sat_i_3_n_0;
  wire sm_reset_rx_cdr_to_sat_i_4_n_0;
  wire sm_reset_rx_cdr_to_sat_i_5_n_0;
  wire sm_reset_rx_cdr_to_sat_i_6_n_0;
  wire sm_reset_rx_cdr_to_sat_i_7_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_timer_clr010_out__0;
  wire sm_reset_rx_timer_clr0__0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  wire [2:0]sm_reset_tx;
  wire [2:0]sm_reset_tx__0;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr0__0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire \sm_reset_tx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_tx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [0:0]txusrclk_in;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF70000FFFFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(sm_reset_all__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[0]),
        .O(sm_reset_all__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .O(sm_reset_all__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[0]),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[1]),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(sm_reset_all__0[2]),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hF8B8)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(sm_reset_rx[0]),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[2]),
        .I3(p_0_in11_out__0),
        .O(sm_reset_rx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .I5(sm_reset_rx_timer_sat),
        .O(p_0_in11_out__0));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[0]),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[1]),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .D(sm_reset_rx__0[2]),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h2C)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[2]),
        .I2(sm_reset_tx[1]),
        .O(sm_reset_tx__0[2]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [3]),
        .I2(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I3(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .I5(sm_reset_tx_timer_sat),
        .O(gtwiz_reset_tx_done_int0__0));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[0]),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[1]),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .D(sm_reset_tx__0[2]),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .\FSM_sequential_sm_reset_all_reg[0] (\FSM_sequential_sm_reset_all[2]_i_3_n_0 ),
        .\FSM_sequential_sm_reset_all_reg[0]_0 (\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .Q(sm_reset_all),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.E(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[0]_0 (bit_synchronizer_rxcdrlock_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[0]_1 (sm_reset_rx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_31 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D(sm_reset_rx__0[1:0]),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .p_0_in11_out__0(p_0_in11_out__0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_32 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_tx[2]_i_5 (sm_reset_tx_pll_timer_clr_reg_n_0),
        .Q(sm_reset_tx[0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .in0(gtwiz_reset_tx_datapath_sync),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_33 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D(sm_reset_tx__0[1:0]),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_dly(gtwiz_reset_tx_pll_and_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_34 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .rxuserrdy_out_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_35 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_3),
        .\FSM_sequential_sm_reset_tx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .GTYE4_CHANNEL_TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .Q(sm_reset_tx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .txuserrdy_out_reg(sm_reset_tx_timer_clr_reg_n_0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_36 bit_synchronizer_plllock_rx_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_plllock_rx_inst_n_1),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_plllock_rx_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_plllock_rx_inst_n_3),
        .GTYE4_CHANNEL_GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_rx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_rx_inst_n_4),
        .p_0_in11_out__0(p_0_in11_out__0),
        .qpll1lock_out(qpll1lock_out),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_timer_clr010_out__0(sm_reset_rx_timer_clr010_out__0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0),
        .sm_reset_rx_timer_clr_reg(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_37 bit_synchronizer_plllock_tx_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_2),
        .\FSM_sequential_sm_reset_tx_reg[0]_0 (bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[2] (bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_done_int0__0(gtwiz_reset_tx_done_int0__0),
        .gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_plllock_tx_inst_n_0),
        .i_in_out_reg_1(bit_synchronizer_plllock_tx_inst_n_3),
        .qpll1lock_out(qpll1lock_out),
        .sm_reset_tx_timer_clr0__0(sm_reset_tx_timer_clr0__0),
        .sm_reset_tx_timer_clr_reg(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_bit_synchronizer_38 bit_synchronizer_rxcdrlock_inst
       (.\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_0),
        .\FSM_sequential_sm_reset_rx_reg[2]_0 (bit_synchronizer_rxcdrlock_inst_n_2),
        .GTYE4_CHANNEL_RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .Q(sm_reset_rx),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .i_in_meta_reg_0(i_in_meta_reg),
        .i_in_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_1),
        .p_0_in11_out__0(p_0_in11_out__0),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(GTYE4_CHANNEL_GTRXRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_0),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_0),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[0]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(GTYE4_CHANNEL_GTTXRESET[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[1]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(GTYE4_CHANNEL_GTTXRESET[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[2]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(GTYE4_CHANNEL_GTTXRESET[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .I1(gtpowergood_out[3]),
        .I2(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(GTYE4_CHANNEL_GTTXRESET[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_i_1 
       (.I0(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .I1(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_tx_out_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .R(1'b0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_39 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\FSM_sequential_sm_reset_rx_reg[1] (reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .GTYE4_CHANNEL_RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .Q(sm_reset_rx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .rst_in_out_reg_0(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .rst_in_out_reg_1(gtwiz_reset_rx_datapath_int_reg_n_0),
        .rst_in_out_reg_2(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .sm_reset_rx_timer_clr0__0(sm_reset_rx_timer_clr0__0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_40 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .in0(gtwiz_reset_rx_datapath_sync),
        .rst_in_out_reg_0(gtwiz_reset_rx_datapath_int_reg_n_0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_41 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_42 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[1] (reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(sm_reset_tx),
        .\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int (\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .rst_in_out_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_43 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_44 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .rst_in_meta_reg_0(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .rxusrclk_in(rxusrclk_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_45 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .txusrclk_in(txusrclk_in));
  design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46 reset_synchronizer_txprogdivreset_inst
       (.GTYE4_CHANNEL_TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rst_in0(rst_in0));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_0),
        .Q(GTYE4_CHANNEL_RXPROGDIVRESET),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(GTYE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I3(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I4(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I4(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT4 #(
    .INIT(16'h00F1)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat_i_2_n_0),
        .I1(sm_reset_rx_cdr_to_sat_i_3_n_0),
        .I2(sm_reset_rx_cdr_to_sat),
        .I3(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    sm_reset_rx_cdr_to_sat_i_2
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ),
        .I1(sm_reset_rx_cdr_to_sat_i_4_n_0),
        .I2(sm_reset_rx_cdr_to_sat_i_5_n_0),
        .I3(sm_reset_rx_cdr_to_sat_i_6_n_0),
        .I4(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[24]),
        .O(sm_reset_rx_cdr_to_sat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_3
       (.I0(sm_reset_rx_cdr_to_sat_i_7_n_0),
        .I1(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[25]),
        .O(sm_reset_rx_cdr_to_sat_i_3_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    sm_reset_rx_cdr_to_sat_i_4
       (.I0(sm_reset_rx_cdr_to_ctr_reg[6]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[5]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[3]),
        .O(sm_reset_rx_cdr_to_sat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sm_reset_rx_cdr_to_sat_i_5
       (.I0(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(sm_reset_rx_cdr_to_sat_i_5_n_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    sm_reset_rx_cdr_to_sat_i_6
       (.I0(sm_reset_rx_cdr_to_ctr_reg[7]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[13]),
        .O(sm_reset_rx_cdr_to_sat_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sm_reset_rx_cdr_to_sat_i_7
       (.I0(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[22]),
        .O(sm_reset_rx_cdr_to_sat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[1]),
        .I3(sm_reset_rx[2]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[5]),
        .O(p_0_in__1[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_rx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[9]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_rx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(\sm_reset_rx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_pll_timer_ctr_reg[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .I1(sm_reset_rx_pll_timer_sat),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sm_reset_rx_timer_clr_i_4
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_clr010_out__0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .O(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[5]),
        .O(p_0_in__0[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I2(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[1]),
        .O(\sm_reset_tx_pll_timer_ctr[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .O(p_0_in__0[8]));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[7]),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[8]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[9]),
        .O(p_0_in__0[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[7]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg[2]),
        .I5(sm_reset_tx_pll_timer_ctr_reg[4]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(\sm_reset_tx_pll_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_pll_timer_ctr_reg[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0D)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sel),
        .I1(sm_reset_tx_pll_timer_sat),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_1),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(\sm_reset_tx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .Q(GTYE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_channel" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_channel
   (gtrxreset_out_reg,
    GTYE4_CHANNEL_GTPOWERGOOD,
    gtrxreset_out_reg_0,
    gtrxreset_out_reg_1,
    gtrxreset_out_reg_2,
    gtytxn_out,
    gtytxp_out,
    GTYE4_CHANNEL_RXCDRLOCK,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxrecclkout_out,
    GTYE4_CHANNEL_RXRESETDONE,
    txoutclk_out,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    GTYE4_CHANNEL_TXRESETDONE,
    rxdata_out,
    rxctrl0_out,
    rxctrl1_out,
    GTYE4_CHANNEL_GTRXRESET,
    GTYE4_CHANNEL_GTTXRESET,
    gtyrxn_in,
    gtyrxp_in,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    GTYE4_CHANNEL_RXPROGDIVRESET,
    GTYE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXPROGDIVRESET,
    GTYE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    loopback_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7);
  output gtrxreset_out_reg;
  output [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  output gtrxreset_out_reg_0;
  output gtrxreset_out_reg_1;
  output gtrxreset_out_reg_2;
  output [3:0]gtytxn_out;
  output [3:0]gtytxp_out;
  output [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  output [0:0]rxoutclk_out;
  output [3:0]rxpmaresetdone_out;
  output [3:0]rxrecclkout_out;
  output [3:0]GTYE4_CHANNEL_RXRESETDONE;
  output [0:0]txoutclk_out;
  output [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]GTYE4_CHANNEL_TXRESETDONE;
  output [255:0]rxdata_out;
  output [31:0]rxctrl0_out;
  output [31:0]rxctrl1_out;
  input [0:0]GTYE4_CHANNEL_GTRXRESET;
  input [3:0]GTYE4_CHANNEL_GTTXRESET;
  input [3:0]gtyrxn_in;
  input [3:0]gtyrxp_in;
  input [0:0]qpll0outclk_out;
  input [0:0]qpll0outrefclk_out;
  input [0:0]qpll1outclk_out;
  input [0:0]qpll1outrefclk_out;
  input [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input [0:0]rxusrclk_in;
  input [3:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]GTYE4_CHANNEL_TXUSERRDY;
  input [0:0]txusrclk_in;
  input [255:0]txdata_in;
  input [31:0]txctrl0_in;
  input [31:0]txctrl1_in;
  input [11:0]loopback_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  input lopt_5;
  output lopt_6;
  output lopt_7;

  wire [3:0]GTYE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTYE4_CHANNEL_GTRXRESET;
  wire [3:0]GTYE4_CHANNEL_GTTXRESET;
  wire [3:0]GTYE4_CHANNEL_RXCDRLOCK;
  wire [0:0]GTYE4_CHANNEL_RXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_RXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [3:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [3:0]GTYE4_CHANNEL_TXRATE;
  wire [3:0]GTYE4_CHANNEL_TXRESETDONE;
  wire [0:0]GTYE4_CHANNEL_TXUSERRDY;
  wire gtrxreset_out_reg;
  wire gtrxreset_out_reg_0;
  wire gtrxreset_out_reg_1;
  wire gtrxreset_out_reg_2;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ;
  wire \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gtyrxn_in;
  wire [3:0]gtyrxp_in;
  wire [3:0]gtytxn_out;
  wire [3:0]gtytxp_out;
  wire [11:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire [31:0]rxctrl0_out;
  wire [31:0]rxctrl1_out;
  wire [255:0]rxdata_out;
  wire [0:0]rxoutclk_out;
  wire [3:0]rxpmaresetdone_out;
  wire [3:0]rxrecclkout_out;
  wire [0:0]rxusrclk_in;
  wire [31:0]txctrl0_in;
  wire [31:0]txctrl1_in;
  wire [255:0]txdata_in;
  wire [0:0]txoutclk_out;
  wire [3:0]txpmaresetdone_out;
  wire [3:0]txprgdivresetdone_out;
  wire [0:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__2;
  wire xlnx_opt__3;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_5;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_6 = xlnx_opt__2;
  assign lopt_7 = xlnx_opt__3;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(\^lopt_2 ),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out),
        .CLR(\^lopt_3 ),
        .CLRSYNC(xlnx_opt__3));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .O(gtrxreset_out_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .O(gtrxreset_out_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .O(gtrxreset_out_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__2 
       (.I0(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .O(gtrxreset_out_reg_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h3),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[0]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[0]),
        .GTYRXP(gtyrxp_in[0]),
        .GTYTXN(gtytxn_out[0]),
        .GTYTXP(gtytxp_out[0]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[0]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[7:0]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[7:0]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[63:0]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(rxoutclk_out),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[0]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:0]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[7:0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[0]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[0]),
        .TXPLLCLKSEL({1'b1,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[0]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[0]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h3),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[1]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[1]),
        .GTYRXP(gtyrxp_in[1]),
        .GTYTXN(gtytxn_out[1]),
        .GTYTXP(gtytxp_out[1]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[1]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[15:8]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[15:8]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[127:64]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[1]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[15:8]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[127:64]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[1]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[1]),
        .TXPLLCLKSEL({1'b1,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[1]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[1]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h3),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[2]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[2]),
        .GTYRXP(gtyrxp_in[2]),
        .GTYTXN(gtytxn_out[2]),
        .GTYTXP(gtytxp_out[2]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[2]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[23:16]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[23:16]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[191:128]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[2]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:16]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[23:16]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[191:128]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[2]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[2]),
        .TXPLLCLKSEL({1'b1,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[2]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[2]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h0000),
    .ADAPT_CFG1(16'hFB1C),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h9090),
    .CKCAL1_CFG_0(16'b0100000001000000),
    .CKCAL1_CFG_1(16'b0001000001000000),
    .CKCAL1_CFG_2(16'b0010000000001000),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b0100000001000000),
    .CKCAL2_CFG_1(16'b0000000001000000),
    .CKCAL2_CFG_2(16'b0001000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(24),
    .CLK_COR_MIN_LAT(16),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h002B),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYESCAN_VP_RANGE(0),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(4),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(5),
    .LPBK_IND_CTRL1(5),
    .LPBK_IND_CTRL2(5),
    .LPBK_RG_CTRL(2),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_64B_DYN_CLKSW_DIS("FALSE"),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_GEN4_64BIT_INT_EN("FALSE"),
    .PCIE_PLL_SEL_MODE_GEN12(2'h3),
    .PCIE_PLL_SEL_MODE_GEN3(2'h3),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h2CA4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'h0000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(3),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RTX_BUF_CML_CTRL(3'b111),
    .RTX_BUF_TERM_CTRL(2'b11),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(49),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(7),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h01E9),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h0000),
    .RXCDR_LOCK_CFG3(16'h0000),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA082),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h8000),
    .RXDFE_KH_CFG1(16'hFE00),
    .RXDFE_KH_CFG2(16'h281C),
    .RXDFE_KH_CFG3(16'h4120),
    .RXDFE_OS_CFG0(16'h2000),
    .RXDFE_OS_CFG1(16'h8000),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(3),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'hF800),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'hA002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(16'h3006),
    .RXPI_CFG1(16'b0000000000000000),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h12B0),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(7),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE_PWR_SAVING(1'b0),
    .RX_CTLE_RES_CTRL(4'b0000),
    .RX_DATA_WIDTH(80),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b100),
    .RX_DFELPM_CFG0(10),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG1(2),
    .RX_DFE_KL_LPM_KH_CFG0(3),
    .RX_DFE_KL_LPM_KH_CFG1(2),
    .RX_DFE_KL_LPM_KL_CFG0(2'b11),
    .RX_DFE_KL_LPM_KL_CFG1(2),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_SUM_RCAL_B(0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b10),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_I2V_FILTER_EN(1'b1),
    .RX_INT_DATAWIDTH(2),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h002F),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DEGEN_AVTT_OVERITE(0),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_PWR_SAVING(0),
    .RX_SUM_RES_CTRL(4'b0000),
    .RX_SUM_VCMTUNE(4'b0011),
    .RX_SUM_VCM_BIAS_TUNE_EN(1'b1),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_VREG_CTRL(3'b010),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b10),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TERM_RCAL_CFG(15'b100001000000010),
    .TERM_RCAL_OVRD(3'b001),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("TRUE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRV_FREQBAND(3),
    .TXFE_CFG0(16'b0000001111000110),
    .TXFE_CFG1(16'b1111100000000000),
    .TXFE_CFG2(16'b1111100000000000),
    .TXFE_CFG3(16'b1111100000000000),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(1),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0723),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(16'b0011000000000000),
    .TXPI_CFG1(16'b0000000000000000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSWBST_BST(1),
    .TXSWBST_EN(1),
    .TXSWBST_MAG(4),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(7),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(80),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(2),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011000),
    .TX_MARGIN_FULL_1(7'b1010111),
    .TX_MARGIN_FULL_2(7'b1010101),
    .TX_MARGIN_FULL_3(7'b1010011),
    .TX_MARGIN_FULL_4(7'b1010001),
    .TX_MARGIN_LOW_0(7'b1001100),
    .TX_MARGIN_LOW_1(7'b1001011),
    .TX_MARGIN_LOW_2(7'b1001000),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0020),
    .TX_PHICAL_CFG1(16'h0040),
    .TX_PI_BIASSET(3),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0000),
    .TX_PMA_RSV1(16'h0000),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0000),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(5),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b011),
    .TX_VREG_PDB(1'b1),
    .TX_VREG_VREFSEL(2'b10),
    .TX_XCLK_SEL("TXOUT"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_0 ),
        .BUFGTCEMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_313 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_314 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_315 }),
        .BUFGTDIV({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_368 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_369 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_370 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_371 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_372 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_373 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_374 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_375 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_376 }),
        .BUFGTRESET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_1 ),
        .BUFGTRSTMASK({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_316 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_317 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_318 }),
        .CDRSTEPDIR(1'b0),
        .CDRSTEPSQ(1'b0),
        .CDRSTEPSX(1'b0),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_2 ),
        .CPLLFREQLOCK(1'b0),
        .CPLLLOCK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_3 ),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b0),
        .CPLLPD(1'b1),
        .CPLLREFCLKLOST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_4 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(1'b1),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(1'b0),
        .DMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_203 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_204 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_205 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_206 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_207 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_208 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_209 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_210 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_211 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_212 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_213 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_214 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_215 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_216 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_217 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_218 }),
        .DMONITOROUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_5 ),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_219 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_220 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_221 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_222 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_223 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_224 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_225 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_226 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_227 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_228 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_229 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_230 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_231 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_232 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_233 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_234 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_6 ),
        .DRPRST(1'b0),
        .DRPWE(1'b0),
        .EYESCANDATAERROR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_7 ),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .FREQOS(1'b0),
        .GTGREFCLK(1'b0),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(GTYE4_CHANNEL_GTPOWERGOOD[3]),
        .GTREFCLK0(1'b0),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_9 ),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(GTYE4_CHANNEL_GTRXRESET),
        .GTRXRESETSEL(1'b0),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(GTYE4_CHANNEL_GTTXRESET[3]),
        .GTTXRESETSEL(1'b0),
        .GTYRXN(gtyrxn_in[3]),
        .GTYRXP(gtyrxp_in[3]),
        .GTYTXN(gtytxn_out[3]),
        .GTYTXP(gtytxp_out[3]),
        .INCPCTRL(1'b0),
        .LOOPBACK(loopback_in[11:9]),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_12 ),
        .PCIERATEIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_13 ),
        .PCIERATEQPLLPD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_299 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_300 }),
        .PCIERATEQPLLRESET({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_301 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_302 }),
        .PCIERSTIDLE(1'b0),
        .PCIERSTTXSYNCSTART(1'b0),
        .PCIESYNCTXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_14 ),
        .PCIEUSERGEN3RDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_15 ),
        .PCIEUSERPHYSTATUSRST(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_16 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_17 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_235 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_236 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_237 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_238 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_239 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_240 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_241 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_242 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_243 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_244 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_245 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_246 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_247 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_248 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_249 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_250 }),
        .PHYSTATUS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_18 ),
        .PINRSRVDAS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_251 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_252 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_253 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_254 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_255 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_256 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_257 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_258 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_259 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_260 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_261 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_262 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_263 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_264 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_265 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_266 }),
        .POWERPRESENT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_19 ),
        .QPLL0CLK(qpll0outclk_out),
        .QPLL0FREQLOCK(1'b0),
        .QPLL0REFCLK(qpll0outrefclk_out),
        .QPLL1CLK(qpll1outclk_out),
        .QPLL1FREQLOCK(1'b0),
        .QPLL1REFCLK(qpll1outrefclk_out),
        .RESETEXCEPTION(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_20 ),
        .RESETOVRD(1'b0),
        .RX8B10BEN(1'b0),
        .RXAFECFOKEN(1'b1),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_319 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_320 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_321 }),
        .RXBYTEISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_21 ),
        .RXBYTEREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_22 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(1'b0),
        .RXCDRLOCK(GTYE4_CHANNEL_RXCDRLOCK[3]),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_24 ),
        .RXCDRRESET(1'b0),
        .RXCHANBONDSEQ(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_25 ),
        .RXCHANISALIGNED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_26 ),
        .RXCHANREALIGN(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_27 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_325 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_326 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_327 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_328 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_329 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCKCALDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_28 ),
        .RXCKCALRESET(1'b0),
        .RXCKCALSTART({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCLKCORCNT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_303 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_304 }),
        .RXCOMINITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_29 ),
        .RXCOMMADET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_30 ),
        .RXCOMMADETEN(1'b0),
        .RXCOMSASDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_31 ),
        .RXCOMWAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_32 ),
        .RXCTRL0({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_267 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_268 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_269 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_270 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_271 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_272 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_273 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_274 ,rxctrl0_out[31:24]}),
        .RXCTRL1({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_283 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_284 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_285 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_286 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_287 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_288 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_289 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_290 ,rxctrl1_out[31:24]}),
        .RXCTRL2({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_336 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_337 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_338 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_339 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_340 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_341 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_342 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_343 }),
        .RXCTRL3({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_344 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_345 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_346 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_347 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_348 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_349 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_350 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_351 }),
        .RXDATA({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_75 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_76 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_77 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_78 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_79 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_80 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_81 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_82 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_83 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_84 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_85 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_86 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_87 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_88 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_89 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_90 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_91 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_92 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_93 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_94 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_95 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_96 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_97 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_98 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_99 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_100 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_101 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_102 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_103 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_104 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_105 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_106 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_107 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_108 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_109 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_110 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_111 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_112 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_113 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_114 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_115 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_116 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_117 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_118 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_119 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_120 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_121 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_122 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_123 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_124 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_125 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_126 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_127 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_128 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_129 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_130 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_131 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_132 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_133 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_134 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_135 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_136 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_137 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_138 ,rxdata_out[255:192]}),
        .RXDATAEXTENDRSVD({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_352 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_353 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_354 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_355 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_356 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_357 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_358 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_359 }),
        .RXDATAVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_305 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_306 }),
        .RXDFEAGCHOLD(1'b0),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFECFOKFCNUM({1'b1,1'b1,1'b0,1'b1}),
        .RXDFECFOKFEN(1'b0),
        .RXDFECFOKFPULSE(1'b0),
        .RXDFECFOKHOLD(1'b0),
        .RXDFECFOKOVREN(1'b0),
        .RXDFEKHHOLD(1'b0),
        .RXDFEKHOVRDEN(1'b0),
        .RXDFELFHOLD(1'b0),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(1'b0),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(1'b0),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(1'b0),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(1'b0),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(1'b0),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(1'b0),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(1'b0),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(1'b0),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(1'b0),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(1'b0),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(1'b0),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(1'b0),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(1'b0),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(1'b0),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(1'b0),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(1'b0),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_33 ),
        .RXELECIDLE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_34 ),
        .RXELECIDLEMODE({1'b1,1'b1}),
        .RXEQTRAINING(1'b0),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_330 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_331 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_332 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_333 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_334 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_335 }),
        .RXHEADERVALID({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_307 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_308 }),
        .RXLATCLK(1'b0),
        .RXLFPSTRESETDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_35 ),
        .RXLFPSU2LPEXITDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_36 ),
        .RXLFPSU3WAKEDET(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_37 ),
        .RXLPMEN(1'b1),
        .RXLPMGCHOLD(1'b0),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(1'b0),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(1'b0),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(1'b0),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(1'b0),
        .RXMONITOROUT({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_360 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_361 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_362 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_363 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_364 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_365 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_366 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_367 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(1'b0),
        .RXOSINTDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_38 ),
        .RXOSINTSTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_39 ),
        .RXOSINTSTROBEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_40 ),
        .RXOSINTSTROBESTARTED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_41 ),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_42 ),
        .RXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_43 ),
        .RXOUTCLKPCS(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_44 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(1'b0),
        .RXPCSRESET(1'b0),
        .RXPD({1'b0,1'b0}),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_45 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_46 ),
        .RXPHDLYPD(1'b1),
        .RXPHDLYRESET(1'b0),
        .RXPLLCLKSEL({1'b1,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(rxpmaresetdone_out[3]),
        .RXPOLARITY(1'b0),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_48 ),
        .RXPRBSLOCKED(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_49 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_50 ),
        .RXPROGDIVRESET(GTYE4_CHANNEL_RXPROGDIVRESET),
        .RXRATE({1'b0,1'b0,1'b0}),
        .RXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_51 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(rxrecclkout_out[3]),
        .RXRESETDONE(GTYE4_CHANNEL_RXRESETDONE[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_54 ),
        .RXSLIPDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_55 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_56 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_57 ),
        .RXSTARTOFSEQ({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_309 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_310 }),
        .RXSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_322 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_323 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_324 }),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_58 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_59 ),
        .RXSYSCLKSEL({1'b1,1'b1}),
        .RXTERMINATION(1'b0),
        .RXUSERRDY(GTYE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_60 ),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(1'b0),
        .TXBUFSTATUS({\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_311 ,\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_312 }),
        .TXCOMFINISH(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_61 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:24]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[31:24]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[255:192]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDCCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_62 ),
        .TXDCCFORCESTART(1'b0),
        .TXDCCRESET(1'b0),
        .TXDEEMPH({1'b0,1'b0}),
        .TXDETECTRX(1'b0),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0,1'b0}),
        .TXDLYBYPASS(1'b1),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_63 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(1'b0),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXLFPSTRESET(1'b0),
        .TXLFPSU2LPEXIT(1'b0),
        .TXLFPSU3WAKE(1'b0),
        .TXMAINCURSOR({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .TXMARGIN({1'b0,1'b0,1'b0}),
        .TXMUXDCDEXHOLD(1'b0),
        .TXMUXDCDORWREN(1'b0),
        .TXONESZEROS(1'b0),
        .TXOUTCLK(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_64 ),
        .TXOUTCLKFABRIC(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_65 ),
        .TXOUTCLKPCS(GTYE4_CHANNEL_TXOUTCLKPCS[3]),
        .TXOUTCLKSEL({1'b1,1'b0,1'b1}),
        .TXPCSRESET(1'b0),
        .TXPD({1'b0,1'b0}),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_67 ),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b1),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_68 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b1),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(GTYE4_CHANNEL_TXRATE[3]),
        .TXPLLCLKSEL({1'b1,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(GTYE4_CHANNEL_TXPROGDIVRESET),
        .TXRATE({1'b0,1'b0,GTYE4_CHANNEL_TXRATE[3]}),
        .TXRATEDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_71 ),
        .TXRATEMODE(GTYE4_CHANNEL_TXRATE[3]),
        .TXRESETDONE(GTYE4_CHANNEL_TXRESETDONE[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(1'b0),
        .TXSYNCALLIN(1'b0),
        .TXSYNCDONE(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_73 ),
        .TXSYNCIN(1'b0),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_n_74 ),
        .TXSYSCLKSEL({1'b1,1'b1}),
        .TXUSERRDY(GTYE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in),
        .TXUSRCLK2(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_common" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_common
   (qpll0outclk_out,
    qpll0outrefclk_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    rst_in0,
    gtrefclk01_in,
    i_in_meta_reg);
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output rst_in0;
  input [0:0]gtrefclk01_in;
  input i_in_meta_reg;

  wire [0:0]gtrefclk01_in;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_2 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ;
  wire \gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 ;
  wire i_in_meta_reg;
  wire [0:0]qpll0outclk_out;
  wire [0:0]qpll0outrefclk_out;
  wire [0:0]qpll1lock_out;
  wire [0:0]qpll1outclk_out;
  wire [0:0]qpll1outrefclk_out;
  wire rst_in0;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTYE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0124),
    .BIAS_CFG3(16'h0041),
    .BIAS_CFG4(16'h0010),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0600),
    .PPF1_CFG(16'h0800),
    .QPLL0CLKOUT_RATE("HALF"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'hD038),
    .QPLL0_CFG1_G3(16'hD038),
    .QPLL0_CFG2(16'h0FC0),
    .QPLL0_CFG2_G3(16'h0FC0),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h0002),
    .QPLL0_CP(10'b0011111111),
    .QPLL0_CP_G3(10'b0000001111),
    .QPLL0_FBDIV(66),
    .QPLL0_FBDIV_G3(160),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b1000111111),
    .QPLL0_LPF_G3(10'b0111010101),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b1),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("FULL"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'hD038),
    .QPLL1_CFG1_G3(16'hD038),
    .QPLL1_CFG2(16'h0FC0),
    .QPLL1_CFG2_G3(16'h0FC0),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h0084),
    .QPLL1_CP(10'b0011111111),
    .QPLL1_CP_G3(10'b0001111111),
    .QPLL1_FBDIV(82),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b1100111111),
    .QPLL1_LPF_G3(10'b0111010100),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b1),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0000),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .UB_CFG0(16'h0000),
    .UB_CFG1(16'h0000),
    .UB_CFG2(16'h0000),
    .UB_CFG3(16'h0000),
    .UB_CFG4(16'h0000),
    .UB_CFG5(16'h0400),
    .UB_CFG6(16'h0000)) 
    \gtye4_common_gen.GTYE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b0),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_48 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_49 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_50 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_51 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_52 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_53 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_54 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_55 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_56 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_57 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_58 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_59 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_60 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_61 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_62 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_63 }),
        .DRPEN(1'b0),
        .DRPRDY(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_0 ),
        .DRPWE(1'b0),
        .GTGREFCLK0(1'b0),
        .GTGREFCLK1(1'b0),
        .GTNORTHREFCLK00(1'b0),
        .GTNORTHREFCLK01(1'b0),
        .GTNORTHREFCLK10(1'b0),
        .GTNORTHREFCLK11(1'b0),
        .GTREFCLK00(1'b0),
        .GTREFCLK01(gtrefclk01_in),
        .GTREFCLK10(1'b0),
        .GTREFCLK11(1'b0),
        .GTSOUTHREFCLK00(1'b0),
        .GTSOUTHREFCLK01(1'b0),
        .GTSOUTHREFCLK10(1'b0),
        .GTSOUTHREFCLK11(1'b0),
        .PCIERATEQPLL0({1'b0,1'b0,1'b0}),
        .PCIERATEQPLL1({1'b0,1'b0,1'b0}),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_108 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_109 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_110 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_111 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_112 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_113 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_114 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_115 }),
        .PMARSVDOUT1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_116 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_117 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_118 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_119 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_120 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_121 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_122 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_123 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0LOCK(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_2 ),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b0),
        .QPLL0OUTCLK(qpll0outclk_out),
        .QPLL0OUTREFCLK(qpll0outrefclk_out),
        .QPLL0PD(1'b1),
        .QPLL0REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL0RESET(1'b1),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL1LOCK(qpll1lock_out),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b1),
        .QPLL1OUTCLK(qpll1outclk_out),
        .QPLL1OUTREFCLK(qpll1outrefclk_out),
        .QPLL1PD(1'b0),
        .QPLL1REFCLKLOST(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL({1'b0,1'b0,1'b1}),
        .QPLL1RESET(i_in_meta_reg),
        .QPLLDMONITOR0({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_124 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_125 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_126 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_127 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_128 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_129 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_130 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_131 }),
        .QPLLDMONITOR1({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_132 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_133 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_134 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_135 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_136 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_137 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_138 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_139 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_96 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_97 }),
        .RXRECCLK1SEL({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_98 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_99 }),
        .SDM0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM0FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_100 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_101 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_102 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_103 }),
        .SDM0RESET(1'b0),
        .SDM0TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_18 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_19 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_20 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_21 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_22 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_23 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_24 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_25 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_26 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_27 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_28 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_29 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_30 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_31 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_32 }),
        .SDM0TOGGLE(1'b0),
        .SDM0WIDTH({1'b0,1'b0}),
        .SDM1DATA({1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SDM1FINALOUT({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_104 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_105 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_106 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_107 }),
        .SDM1RESET(1'b0),
        .SDM1TESTDATA({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_33 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_34 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_35 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_36 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_37 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_38 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_39 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_40 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_41 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_42 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_43 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_44 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_45 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_46 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_47 }),
        .SDM1TOGGLE(1'b0),
        .SDM1WIDTH({1'b0,1'b0}),
        .UBCFGSTREAMEN(1'b0),
        .UBDADDR({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_64 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_65 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_66 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_67 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_68 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_69 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_70 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_71 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_72 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_73 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_74 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_75 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_76 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_77 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_78 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_79 }),
        .UBDEN(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_13 ),
        .UBDI({\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_80 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_81 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_82 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_83 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_84 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_85 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_86 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_87 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_88 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_89 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_90 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_91 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_92 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_93 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_94 ,\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_95 }),
        .UBDO({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .UBDRDY(1'b0),
        .UBDWE(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_14 ),
        .UBENABLE(1'b0),
        .UBGPI({1'b0,1'b0}),
        .UBINTR({1'b0,1'b0}),
        .UBIOLMBRST(1'b0),
        .UBMBRST(1'b0),
        .UBMDMCAPTURE(1'b0),
        .UBMDMDBGRST(1'b0),
        .UBMDMDBGUPDATE(1'b0),
        .UBMDMREGEN({1'b0,1'b0,1'b0,1'b0}),
        .UBMDMSHIFT(1'b0),
        .UBMDMSYSRST(1'b0),
        .UBMDMTCK(1'b0),
        .UBMDMTDI(1'b0),
        .UBMDMTDO(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_15 ),
        .UBRSVDOUT(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_16 ),
        .UBTXUART(\gtye4_common_gen.GTYE4_COMMON_PRIM_INST_n_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__2
       (.I0(qpll1lock_out),
        .O(rst_in0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_19
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__0 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_20
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_gtye4_delay_powergood_21
   (out,
    GTYE4_CHANNEL_TXRATE,
    GTYE4_CHANNEL_TXOUTCLKPCS,
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 );
  output out;
  output [0:0]GTYE4_CHANNEL_TXRATE;
  input [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  input \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;

  wire [0:0]GTYE4_CHANNEL_TXOUTCLKPCS;
  wire [0:0]GTYE4_CHANNEL_TXRATE;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.int_pwr_on_fsm ;
  wire \gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* shreg_extract = "no" *) wire \gen_powergood_delay.pwr_on_fsm ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire [8:0]\gen_powergood_delay.wait_cnt ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.int_pwr_on_fsm_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt [7]),
        .O(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.int_pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.int_pwr_on_fsm_i_1__2_n_0 ),
        .Q(\gen_powergood_delay.int_pwr_on_fsm ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2 
       (.I0(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .CLR(\gen_powergood_delay.intclk_rrst_n_r_reg[4]_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(1'b1),
        .D(\gen_powergood_delay.int_pwr_on_fsm ),
        .Q(\gen_powergood_delay.pwr_on_fsm ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h7)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .I1(\gen_powergood_delay.int_pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[8]_i_1__2 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.wait_cnt[0]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .Q(\gen_powergood_delay.wait_cnt [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [0]),
        .Q(\gen_powergood_delay.wait_cnt [1]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [1]),
        .Q(\gen_powergood_delay.wait_cnt [2]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [2]),
        .Q(\gen_powergood_delay.wait_cnt [3]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[4] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [3]),
        .Q(\gen_powergood_delay.wait_cnt [4]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[5] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [4]),
        .Q(\gen_powergood_delay.wait_cnt [5]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[6] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [5]),
        .Q(\gen_powergood_delay.wait_cnt [6]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[7] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [6]),
        .Q(\gen_powergood_delay.wait_cnt [7]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE \gen_powergood_delay.wait_cnt_reg[8] 
       (.C(GTYE4_CHANNEL_TXOUTCLKPCS),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0 ),
        .D(\gen_powergood_delay.wait_cnt [7]),
        .Q(\gen_powergood_delay.wait_cnt [8]),
        .R(\gen_powergood_delay.wait_cnt[8]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST_i_2 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTYE4_CHANNEL_TXRATE));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
   (gtwiz_reset_rx_done_out,
    rxusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_45
   (gtwiz_reset_tx_done_out,
    txusrclk_in,
    rst_in_sync2_reg_0);
  output [0:0]gtwiz_reset_tx_done_out;
  input [0:0]txusrclk_in;
  input rst_in_sync2_reg_0;

  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(rst_in_sync2_reg_0),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_39
   (gtwiz_reset_rx_any_sync,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    rst_in_out_reg_0,
    gtwiz_reset_clk_freerun_in,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_clr0__0,
    GTYE4_CHANNEL_RXUSERRDY,
    rst_in_out_reg_1,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_2);
  output gtwiz_reset_rx_any_sync;
  output \FSM_sequential_sm_reset_rx_reg[1] ;
  output rst_in_out_reg_0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_clr0__0;
  input [0:0]GTYE4_CHANNEL_RXUSERRDY;
  input rst_in_out_reg_1;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_2;

  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire [0:0]GTYE4_CHANNEL_RXUSERRDY;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_clr0__0;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_rx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_rx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(\FSM_sequential_sm_reset_rx_reg[1] ));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_meta_i_1
       (.I0(rst_in_out_reg_1),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(rst_in_out_reg_2),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFFAAF00400000)) 
    rxuserrdy_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(sm_reset_rx_timer_clr0__0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(GTYE4_CHANNEL_RXUSERRDY),
        .O(rst_in_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_40
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    rst_in_out_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input rst_in_out_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire in0;
  wire rst_in0_0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__0
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(rst_in0_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_41
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_42
   (gtwiz_reset_tx_any_sync,
    \FSM_sequential_sm_reset_tx_reg[1] ,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in,
    rst_in_out_reg_0,
    Q,
    \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int );
  output gtwiz_reset_tx_any_sync;
  output \FSM_sequential_sm_reset_tx_reg[1] ;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input rst_in_out_reg_0;
  input [2:0]Q;
  input \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;

  wire \FSM_sequential_sm_reset_tx_reg[1] ;
  wire [2:0]Q;
  wire \gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(\gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int ),
        .O(\FSM_sequential_sm_reset_tx_reg[1] ));
  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(rst_in_out_reg_0),
        .O(gtwiz_reset_tx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_43
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_44
   (in0,
    gtwiz_reset_clk_freerun_in,
    rst_in_meta_reg_0);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in_meta_reg_0;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_meta_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in_meta_reg_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in_meta_reg_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_reset_synchronizer" *) 
module design_1_cmac_usplus_1_0_gtwizard_ultrascale_v1_7_9_reset_synchronizer_46
   (GTYE4_CHANNEL_TXPROGDIVRESET,
    gtwiz_reset_clk_freerun_in,
    rst_in0);
  output [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input rst_in0;

  wire [0:0]GTYE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(GTYE4_CHANNEL_TXPROGDIVRESET));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
oxsKH4iRxYzeQxcdzG1196HCvTejesB1g5/1mciE+Sscs8YS1yvOwRGzYo6PELRZE0LhbUGpLyhT
5OqSFevWxQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Xy0bEXWK/el2GCo1bfdbQm2RH9t4Dgl2xSuzpjux9TxuBLi6fNS4eAg6klt6TjLrP1OM6AIO8qwa
qm9r1ONHE90nVDfWhljLrWO1DmQkfoGheFB+wV0Z+cj3mGAoHo+BsdVf6yCM2gdMmOcaOPXtmTv2
WgTf7O7VhkRP6F7sGWU=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
G1LMra3Y822C5LBEuvy9THf25pzn31cw73IvfC+DxLXXlSkfA4bq061GEq+xzPXB77g2oRfokCRK
7N1XHbLnNfLrYtsLzXitJ2IWLNDKP7ue3OeNQzDnulWk52hnlZ94uL8LRVcryMwdRj7q+fd4hmD+
BgsTwJKU9XzcyiM3/Nb6hvkUfsjMPO6LVyboqLz1M3/OQJjejdO53WNV+PIu2Tg9qyJI4nP2itr4
RqFw0K66CNnFnLo7dNoglnChbEq6dA2R//7J1aiaNP5XQzpez1vkKzGLRJuFc8HQWtRSbEA4E0F9
jv8OLH5bgxcAu8BLSLVaU/KmgdvWpoNoK3Ryyw==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UgdEhQnaXmB9AwFp0+I4XhzZiC6TG4hSgwikTseV8Vs56k/0CdwD0G+F7b0E1e/ea8IwKx08Ozcj
Ael6hLD79Ddz3nWB8tZiLsRcr8Jqzsp8zaC1qxc6j1eaPHizIrLb7ZXwut9OHcfG+28/fwPzoknO
uleTtla3xwkkks6N7pOYoXQdiJsvcADH7QGAd7mPJ8uHxYnPwDcWikdZ/+LYQdp1BCIbC48dP9sS
biz5qvmzXmUA9fFYidJ7sVDixgrZBE3hXkoWGVMmqTKydhJi+/ogSo97CN6khdVdXeTPNGCea7yb
NVN2B0++RrrD+anKUws+qheUUMvNu1h9zrW8sA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
HtGAdjOac8QBqfrLRI5g0tHryitk2ZRCMukTge7QUatxlN2pVUTcpBvhET3RDwmy37gAy4yxocCc
wqzKsIhYke1HpwdNjPHITVP+LfJ2LKhw/I1nur5KdEMWURLQ2cGHfkVkJcYJhXuEl6q3Mrwytlo5
kWLEewO00X60e8bB8+s=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
I6SFuP/Ubghr25g7imSA68adwUxk9pK7aGithb+LLux/i6cKR+MJVWjwpVQvxm8wdaOcMZ0sJC6x
rDOEuIcRInUsLgd8ecUk7MiFh0eZbGqpnda1gRNV1J9ITLsr9azHrr6vxGCbrzmQ9P2nepW6NIc7
6eNvUHIT1Kw4B0PiUYNhXTh15WAxYGKKgU7jU34noTBjFqUPyIWQars6wkMvyJV2k4opAaWhBip2
aFiJqh47Upq0Xo+A7idnq4TT/g3v3H3BI+hRM2b3F03OGmjbv0L54eLdyN6Wp/DhHji44Jka/kEK
1y8RDUZ9RBAatD4C2jZ1ubNSeAkVUvut8XksUg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
o3PKVoNgapO3TIy0mVembR0iHlLm5TG8WTQIKQkmwT6mWxlk69Lun62HGp/A2Pco0bRX+ItL+4NH
/BL5KJJV65JDMpyrc2xkU7W/1RMgTjK+DvpYVIvZyVFOlNWo0VTE3QwJzmF1LzCPvnnjV4Z9LM0w
6KgDar/w8cy6mUsk3NNsdtynw8tF47io4/ssfTN/mzLfW0g4vljXTQcWMCYvYjpDpG0MVccpZQRb
UuC1ZpnFn7ydJUpN+XwIQBqxY0qeDfQUMV2wrGIpmn3Xuv3Wd9Z+kVlD9kPctgHU0O8udWSp+DbU
G2zYVRA/6w1yrmqcisZsAkC/Fem0ROWjQK68Kw==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
oSYseKCHJui/1c7N+At8buYiz/jiuIZd5Zr/4aIx2J0lmZTodGb97EzcdsfYZYFn8cMFJnIsj88I
hR/hcJYc8GSEuLUXCewyN9pYOaU9gRNk/zprl5pm7qyYaVtTaaIOp6GqWYX/DRo4ovAutQCoaash
5GfA2FayEUujVznluUoUTrBrAJRaElrp9t5wr5nSdRFTCCoWJbLtISfQUv7LzZ5Of+xEdvKK1Jlf
YEFABinaXCLyoo82YUy/fIt+VWnaqdFus9Hh6XLxNcT2s8ym+9mmCwBzUh4OQWtjvifXUuOOOdmw
IFj1K+1493vUi0QkqDeBCcxY4yIJXDR+LWAmfg==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
UVk6oHy7z6LYj33VRevTMIIcV5iAjFQwatjvSHdwPGsW+wp7UHUGA/34ofc+iVM4EAnh79VkQG18
qJbiIDt1L8EikM4nuZOAgf6/Lc6NibsaNrTU4xL6tvzF2S8z+iXbcu8uug8AkGq0Jhw1Vrfe7fH+
BgQjggeIYo9CTfIn0xeCP3EVZD8CyzoywHxQubhCKTRHhUYPZPqh4PEc3aqhxdewFUbonkcpxXhF
TkN/lMsMmFfJdTrW1/SPDeoBNLEquziYu3rqFSNyQU+g+h1QC12qoMta/OaVG9hzY1lNXoPGqnBn
jlzJlzhkHbiz9PtGqr4T2gJQZ9ZtkvLv8dI/gQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ID1C4FhacepqTkt7Iwxf/nA4kVaqJXoKX74brLNlPOTxvBI/f2JNUUZeGkIuXCkszS+Peh0FBO8W
SE099MEGrxopDlEkDtJ4+Gz0GGkkEZxWTy1fqZ49MhKmkpWqg/aHu+WdwHd3ZPlC6ZrhJd/7NdvA
EQvuejOgGdnS7sL/tGJl6wuYCgeGZLhy3eabUdCJTtm+hBsNwLLwSjE5s7eTfgjgyaXEY21KTsMf
rX7r9aW+ZcAVFhQyfzh8OjGLqbvqmCFCoEcp24JlbAQ40yzASFWKo/lE0ZSuYxRVAQ3VqHP3Xxqa
MGlQsUBJlPWcYXpkc8qmjWK9gSzbf8BdxDVojw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
y2c4/msHyqNvPc+xGNCp6QxeXD12ML8GbayciOtGYozq9SCwjjej/bRQ6PFhlUbc6VCZLEWYhMTe
R6rSE7UU+GaaIask9Gv8Q9A5Rpsg2xfRsHhY4ikF7WnDfGKLafkPZc5lxkCJ8t1Jc5SBeqSNTpug
QjJhWeyuvfd/gQm1MLY+ki1VOuUYXr2PpSN2WqjGZl3I6+Wj3+QKUuJfrw6tT9bj+uInmaXbVwaR
UeOq9vWLbIZeagoX5HINM20FnOX9IhfbBkxjWwq0mQcPY9K4FaAatXhsvHVSWO9kqbEAl0ElDeZY
NUNZAevshlVegoFBHIJWRAuHHYLcm3V9lMOwlw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 260896)
`pragma protect data_block
CHdDktjb3PS0exxLHISSap6pql2a6Q9XMiFIgwD0Ehl+jgZ3EV8PkIhofwfaTuVWilH7t8kDlcY3
50zeh6zXXV1zXGhODhQ2QJb0GweNqfSOp/kU0XDlNEm7b1SeXzzb3esvo9XjedCY2+5BKY/4/6Fl
VwxQHpZXTg4ftvccdDiDUl0kxc+ohWqHr2rudwYsIUcWAV3CsiukQL4iPn08axmWBhg275DKnUry
u88x2sW8D52173cB+JwlWvpXhKbTI3buRvACI8Cpg4W8ZzVYkmd48tZwxJXkofYBCaL+58zXsdDg
ZxWG5gS1+AarJM4DCGcdFtyazHd73mlGMltFUMM5x5gDoJwlOzdnA15W517tYTWnH8aNW4zbipl4
Bpf3bO8AksbC3HuCADNTrKFC9Zk6h21MgD3qdQL4/Vv/+wVrovzNE8Cl55VBCNIK4Bvg2vFZbwZL
j5BhSB3lmBC6W4/+jvcVH3pxhbMJSHqysecYZwfF35RQQtQo/s0Gk33xfPxIlMsJkoMkVXDLIxRc
/nUJtWTbZsxR3TbEluOeztev9jjEHtM5H5N6qgVHeRnE8P4go9OaxWBKbJtOYpkAuGtksYGYEaX6
kV4S1lDmgZr2IGI7ird8eTyd6EqDYxBpy2OaD1QiqvRAGR3S5dlgR+++lhJv3VsDEPGCVWpWo/2b
jicirHPHeked0VMDlhhNtxiKoEpYy5BeFUdiOPWSCDDGG/RMCIbpORynJtw7hpA9/i0UEbDuAgUG
qrzfKp/NNLjOo97utbmcZ4ntWhbHPxfbwKO5KonJrscabuGLinzQvZJhlH8XQgD22eXDSsT24jN9
usseVWMmurF2A0G48ODWYPinopqtuSoDKooUjIKfhiCW8KW3bGEJM+7Lj5mIzyeee8L8+kvruzMr
S89RP9HSo4K8JLtUohxtQEUlUKbUwLZJgPLX3aK9/qrq7kZ9qko29OhaiPBE2SJ7lGwSYiF9Qla2
ARoVQuqvulD/Xm7pFAllL8TzJf5ehekwBn6FnDC2PTmQ0DTXcOq2ydQQJTioTjUvAmksfqQvG4BZ
LbFJ2dH1oZHzn5G3cDcIeJAk2Za3M8UakWcE+be+t5iNi5HU2LTFeDx5Vcij2qbxctaOiRuA9K3h
qzUVtHVcAK0oZ3ZSflN/16xOAzUAhvx7Ia2uWD+YUesKogOgfDkvLFoqWWRg0TLoNCF0/mQXLkR/
pQE+hgV1BzFNXVI5NWjD1oi9QmPiSs6c3VS9T7u2kCrvlR6eLb6SsyVTGp4rUiGtGSYZwutJFLh8
qZTOaSMDQhZdrj4Sf16R7fbxEGwEq7Ae48d6Vo3E+3AXAlFOQcsEdqPRbdbcQjpR0pX4sVMjI6UE
oFZRR8XsA4QV7aDvF067LvDLq/TA0ZZQDvk2yZfe28RC9m2bepKagT4yHKXL9v+7pRMGhFDqBxsX
82OlQ5X2kRY2xOO7xv1g0Bl5waMLez7E/3DMSFBCMt91s7uOOi4IaXVL+lJL41+HtTwk88rbnjQh
55nFquwMQaC/2nz5K7aBJcV1cHf/voMofTUE8YR4jHdtprvDJZYVv1NywGJWEJYMW7oLSAiHsrQq
HLJv4rW8JB++PkL+7yh9ViXqgcHsvPL7K27EfYbpusRWIZGPrBDJgmmx2ohPmeqpV8T+g4+gYw8i
hESpHIt82fFiqaoDaqtef4ZWRQ4xk0yZFWGTG6SWQVCca3YHxRuPlW326VgWc0mklx9M7VO+mBS8
uJzYtRiqpVf9pzMNvZDfBQnmjKoops7wK3kTDyb4tB7UdB3OuXomipER3K9f0grPBM/KK1Dbh1el
YfInUHhWnBeBRMW8hBFRz/2Pji6FM9JcaDVeZARkZ/AIoGyre2oyiVjYVztGzkVJF/HYwk1SvaYl
vHa/F39ZXm04tFaBKYF+7HWwzAuuRiRg0Qs7zrIQ4qb6FrkpHkxyuFfSbT4VO0B+IVOZxOk6MJCW
fcB1iYyRvat7pmr/Apose8+604rTiHhK1KZjaAzRjcawnLGFU2nj6lmmEbOPc0/uWbHk+QlzWGfT
f0M35qbLF7K1Qvb30F7VTiZSPG95YJsmjHU7Ec+zAFcZYroNa4ZcA3IjxCUnq7RfZ3YYwoOKNQzq
RQQiBys9rGxZqWtR71JMn60xir0I9epdeYFjY1I2lkb8DTi2E55tWoEWWdLBSLuv69tQLaCgD4xn
d84n/5L/mjSuNfW6aMflb2ecgJQzGqAvHElF49JJTVeCeDvcvOfTPZS9rY6D4XU5RSQbWsJAo8Lt
S5gXZYa/bZGEIaDRkzELaVaFSn3mj27kxJJ0wkK7CsF647C2kmDAkUeEORArmYamhikD5nkh+QH3
wXT5QyQMUa+THGNVNV0n2AxGeYLaZx5pqy0158He87cvwMXfdUGQ7+GGbQuRKv198b6uJi1CV+DS
T2eNO6ENqfG1b7n2N/JcyqVn2oIczDToU/SeRJX3UIGrNrkXS7Yxvjw/sF+VykqHj6Bk1LIXkUSp
s9SFcJdVmjxPNAZX/jOhcYXnLNywFNk5WDJSNZLLvs8TMekgHSIiFPUy7wW5gN8Nrlr7QVCB5yOG
PhGJGSVmy0CLyMl0KgF1rdPHlBgXwRrFZCJ3W6Zm7BZ3JZZwZEgXNDFCfqpEgE/us09X7RLo6lvQ
CIepeH0IwHheRZvvrEc0+RaJoV/pHYhPyGjHgm7aRA6VLmAGUbY3VrbSlcobOHox5/NP3GlpU9E7
tHLuzXGBEQNw4RML9WA+E/bFN3DsK87UwMwyC+kk+xdbBwR98AVJvAmRu68hUe84HX0g5NL1tuZN
4PszxUYWehFNRao7PgcM6AP3T+hlTykHStyfTe++kk3YuWRTFTb8ziykIJnqIKislTYc7LFW3RGr
AU1rbUu8rOTGMPNSDIrvLIKZLUTwl8ao4HM4hwAHi2S4Dry84nKz/AMX7yw8B9mQMyMPB9EbElSj
hbIUtRGOGhIQXBMFJxqbsvxd2AAAP947AA+sBse+7snrLrwzmeaZbg2+FGtznPQATXDYDlPNDbU+
WjEjJOInw9PLV53tf+GhMd8lDpMeW3YMUAzBXcnjQNNXheOmZboRNqG6MxR4RZ6KSbWyEoOlHJBJ
zVXk+lVuKQbuniJD0HUnEwIqfz+97iciib1H8CI5d63vuvMSwrsgFocdnBD2xX1OloB2O+dwNPWq
tvxniDeo4vzieoAyo/7AJnCb325NDqXiXwTONrWtFUGvQNixbv+5GtzagaF4LHSHbCgYYbuJWAex
3z6+k0/PVzOUKGQJFWzs4WOMmlFTnYKXbsCWnVlj2F877fXbZ6QMFC7aUftY8Taw5DIUUHLjzIfZ
b4w010vk3yjD0j4tbzjwlYhcgu3b595CtO1OQbKTSo7gkml/Ue+oiH0wJr9s3ZVxN0Ae9YSa7FfS
yhlMsdLYnPqCX2F8CHKgmnDaTGW4BKE5t0UdIM9yYkR5+2QOgqJKg80fshEuPH8MPGak39MiFl2Q
LnFGIDUZL4SE8fHeaZBCDI/7RG4rBpRmK37iU9ArOoPgOK0fJmAtCDbSnGeI4BDpePJ08zWIr7Et
hC+ZRBU5Fqez4XcpCGLI8BWgTm4imrBotU68jgfDNIXAw6UtS+AhvQrjA6djtZXIhQ0f9zunHfIC
vv1N72DZlO1qApJxMVRllqOZCB+drv0/cgspVgBFxnNfczW3Io4VzZ+x2DvVC4lI5jHmUv/G41ku
bT0l3DE19aHS6oBJFZJ8mFBsfQP9aZOAMWQxkvGTDSTaJzYyIuHTGNh/lx1Ezm4tqs4ikFrx7lHe
BUKP20cHbdFCLgW2/xSw0l58BXVXRAh4S5RlmKZUkET6Kz0e1pwx/w8hXWgaQO5QNPDpuxUk4kKS
1IAeVIbTG0T9kmVBEr47zWrXprBosI38h8fkyExcwQX+6jWMl2qs3nyvOr/8WNKUt+TrHhIqiMqd
ZVPdxAVU9bIeIqEI0F50eFtvZdaTqV3ZJXEKmcnV2R/BAtX/nK+JRD4quD9DApLETiSAUsM10oRA
ZF+b41g68qcsequKyZPtLaM099dc11acdqrzN0/IwHOiHIBKA5ucJR/V9Q8IuDJYJ1hsDPspAL68
gRxRyXOZOt3LJxaiKageEEO9bGdpk1zt8hIWs6nUEURqIV4ZyPPijgl0M5ww2qYDT/SGAc3rCLD/
p8pJoJiAIOvHzRoBgcffI8bmS7/I0rI7KbQtgZeuqhylshlHEa5A00/anq1p3l95eGy6Q3QOHGWy
9GmKgtxqFriF/3/3pkbfa3Fpx8k35aSZnlJIV3WRX2bCKUNh0ggn2kGYCt8HiEtzpJE7koQbwTgr
qFA/+p9zh3s00fitnZdn0fgcVKaZgPFTIuJvsuafITJ1nH4AduUQEuXMs/YU8bUFnCCvKLlrF/Qb
5T9Y46uxL1VVRA8WRntpR6FqZX/q8Pxk38QeCTBfRvCUYMOvDL/CL4Rb3JbXm4TiwE8Li/s3Py97
kQyqeeCR5qJ1lEzBBv/ONVKqkf4zRBZEhQI8kBgo6eAkChhb292GF7HEguiUyCxAfgBj3CZc4ytT
ytEnhkFUzJa/gfRx4Su/LhtXEBh1LzsFoRvuPZMheL1oTRF00uSy/CZ5DSVxFdfnxfumsXze0JWI
yOkcHKNP34H0707MBL1dP4adoyd/hKhQ9hBg60ZbYrva3Ijh+y8AcB0NSv8x1BZOdKnewyiYN8WX
JdolK85xHLisT3tQke2qFTpAON4LmnMqJV2tnUYyquiGBKSPjcDkAeh0nb/LIiCEwTDnY46eXZtM
tSzgwm9IPku8X1bsjGiTmfvkc4/KqGMRddLuM2IfGNsbs43t4VNh4VNRDP772XAzJTaimZCCAhfr
cl6YSledhAzMXCvlBDId87jJWlzilR3lgoLuw1Y5ym6CLOKwz50tICcQCBGujPjcO+pJo1fIyooK
Qjkk9HDhwr/NlxuFiIWMisAGUPURV9cWvWBBp0g6S84/UtYrtzjgEGTEI3Pg/ctXFjSfdZbTz2JA
Ivs3Vk5hO7tRCw1kNIFjCIplR5zI3Ftc/yevwzpNt7rvQ0bsIMaCH5Y9nHWpOUmhdyO6uHIORMOf
/T2YUv3JziR8c+4fBJCvOEWLo3ShDU8D3119CzqH2kkP1d3R3f8Znnw30QSePbMfGFH1y0mKKqak
IJWL8vQkBDLfEjyMsN5ZY6GWT8oidmNH1tsyNbRerJ1SAJN/0Js4+BDS1+Rzhsoq6V3xCl+5zMgq
Fo6rxA+ig2dCPTzm3guxJSMTIqPiNqdyR+kBSDKvL9Al/eZ6sAPNSB3t1jN8a8Hn3dWqOMWI2sLV
UUf4dwmvok1qWasNRIHZHyh3rmreUj8mPwwqPIG9fYJOyQ8DSAX6IecHAroZlJWpZpMWqbaLe03j
pkShjn7ObRSOfbfg3dCbWUadmb8bJTprghMer331GLiEr+ADA72qHMJsLBQGdXxyuh1PteZwezXd
ESJA+mQ9jS0lLhxWh5L3HNczblq19TteDZD79LCG5EoXS8Oov+w3m9CZe4zui2k7Bi8JsLDSyqqn
vD3aThZCqIWSwTfS/9ikbg89JwSIE+2gNs8KXmzEcT1g8Jek1NMOUw5X1CjRxbUFr23mzmqAKt3R
mjJxvRuLgW8gHb8gs9utYuwtp+3+nPLjeetddRRdUxdkk++Ev/6JLGDyXuGi6HpTlN06WElnEHML
P1Q1Exo7wtTtW9FwyXzNhQH252C5IRvCGcKaF9ktmxsszHDb5M12TpLfYAWPXDPhR/lhuIN7Cv5T
7fcLc1AUtddJ/GeDudOExv2Phke3RSDKGNXGAPaXrKKXU7Lf+7iXFY1yzui6hrN+BMjIDv65pQLx
BiM+N0RF60IG1cXuITmXeLcG4lY8E5j4WA9v9KteorHDvTbrP0/U+iGtU7oJ5Rg6JWwQsuzFcHtM
ydNxdG8w1tLGPl3JaEH1yb/iYGKvVuFY6WMGBv27yQ0ieCrbvX8H9ss+JVUAgIMEAv2Nfp/OUsvX
d5Wn9zj4K1xQOx81TW2ANe9PyJlxqtiexNTqtmGmWuX00E/1Jm6lWIPMDz/GkukYzVOYNTUjH6Qn
2XjCib0ckHP8cuubb9Hcd6i6jVJ2JjDGIJm5wD5vV56+KWTPpYvtSKOQ5VpkLsfcM8zxYqjbx9qx
5F8GH4+65S1EEnafQgKXwUSm5V0LyZj4OmTPSkT0zo2SR2UIvSyXDRUAt4e4PHRkydnU+SYRecyl
Yu61ifjpydTT8QV2/Y7NCufNSKJQZzZdlLTb6WZs507z2Ag+s4RiTzOfzCZgMN+AiypgQVdBPU6c
8kof/Az/UNAgs6h3bb47emiXZW4s8m75FUeTK9po0mBkXAXeUnn3MXYgurBIuvbj+CN/D9GfFWOR
ZVVsfSfeB5mr0rTev1b+ZHsBSO9mBEIOzGURF7ZnA1TtrT5NJOyYde7Jpo5mgYqgWYBw8YXR03wy
7gOFwNSjo9eZDEAWStdEP5kPRarr9oqrcFN9TEzv2+I3IAtOF5gSoN15xBSntcAPV3OKgC6kXuF5
OC+JbqeHyDIL2Hvp9NiZJf1JNd+Dm3A/Iar3WmsHvG8wip3RjgaLPMRoLcxjSYnfyguvvp/1sYtR
lTxXAOe//lSwsEwGgeag8YDwxNrghoJwjTeEOVLxJUhs1PeWo6msJyaKYKceSFss6Pj5K/ZMb1vP
piy0pS0lPaMOJVF/awlIkkf89SgQkSRU01Q9UyYb8l1B16dlMyU4oSmelAIH8PvtUFBEHbNAi527
lZT6z44ftLq35wPEJiHgRseP03S7mBABKe65J9JDgurddzbZR+ulqGYAZ0p5GR4ciEZnwkKYf6vF
Vk+l9hAGnJ/3dEel5HCtuUURTW0IbZ4lErePp/ycLIC072bGDtw6Cy08fMV9apaTA4YSMxxzk6xz
WMtR983ov0hS4/3Qs1g996rf1yN7Y3thKBOxv1f2bgCajCL1GvzHyFW7QAZ3+bBvHElwEqzsujAc
pmL4mRsrXuBVcYfUGDJsbe0DdOTdcfH+XPvqsVYBvRGK3LJpmtq+VjDLy8skecDTcCnPscANgpgF
DaCFD+Nl26S2GOsGe7omhEARf0ocftvXwvNd9o5buRzziXTvWINUcjf6tHUQqKaWF8sZ50Fon++A
XZS3ArKxNUlSk3WPaKlEvoVUImMxEKgJksaw7d1WmFnB17vd74tLxnDAsgRs1Z2NYbg3E54E9cvS
Rs5Cv78MUzzD9Ot+GorJnHZBVhjSkfglgUWe/+DnyN3wtTWCzit2nxcsHb/76GSRO6HyX7/2eTfn
I7gqt3fl6RdobpscIB8BVII9Wn4Pqd+n3LYjCCsxj3RvsD3tonvDKy0OGafb39GsOJq3nJH0Z5Xx
wATEaJHbHgk0Zp2id8iI/LJhOR1GtSod75bAeJKL9Gs5CM0iGlIDHlWYXnf9dtQRpSAEfMiMtKFT
q5COHBVqFa08IAd02c0zDZPO26UYnMoWWFCgjDB90ggQx58Mxmv/JIskuzmUdy8pYAQcqITlG/C4
UAWYo2X7YSuoTboY1QgBCNGHzjA1XIGE040pb2mVOomzccBPO1AMirQzNwqIQj+tuYRIKk3bdRc1
1gEBBWpTKlskKi5jV0LBlgkt9PlHHnvOK1UI5L+2itKvCSih5iAE35BOKjo9wUJr3U1rnqzmk5vY
UGZQXOFY16b84J7GHs7Aiaegdp3JRqQlixTQWCuBQjroKfrMikn2NzahKskqMmHjvpxzSKC2+ENB
MJQnL0aXKBtWyMQ9i0wj4bbUDzlJn2e6j60rrMQU/pPi3BfUWtSZOXgqvcMPpP+aB9WyG4b56VQ2
WvwYwca7AtS6tYorDRuya4k7SUquqH1zzxTaU4g7XJwKiVubcTflv8ToboyFU93nahfTLT7eHorZ
wBSRmJt95rfpVC2PXc31wGfSufKyDu2ZT4hlbjNzT2Hqhcobmlfgr/NWhIEf+6/Z3a4CoDdgkwM+
oLhdAGj/XdgiTHgZvMn/EBnWpx/6OWMgvyNs4iH8ygBT5Ees8UYcV/8heNQ34PmfkVFYTQFIObf0
RehgcwcXBSu1pRsmk1grLL6BbygDXIUXlw1WcUHzyl5RKVo/oZK4zQU1AC53ACfDYdtuBMI1Pmbv
lrMx+gLm8sYKZaWFjiCfSpWf1dFhGqNWNIvUxVWKWQHt8CCblUvquRbaTAwrh88144+JtN2pJ6in
My439C5Rc/0locONLUnOtkOc/sPP8m3rxKprZ8LEEC2uK4ThzOOKqQtzNngZwmsIR5OxrW0WrmLg
Hzlrn9P1IS/pRVYaHiC0JS42ACAWtQ33Mr5Vb+H8Pw/3KSdQ6Q0P8CPItAyPOCU8K6/wevXc8NqG
SHvfchBHOHJTiTvz2JcEInkefaMh0KOeOuxIhU0c/dsDHXcHPoMUUQhxcwF5o/wRX5WvTSKR4N31
SmU8j06fM0qTH4r2hPgKtvPocmHMnKfdfwwwMsn2G9ozwsvCs6jsuGoKRuwJXN3TDxIaWD2HGusq
O9m6dY7TYwPCZryRMnfcUY/DbA4Gl2tgjrF0g8j62eA1B2bhqTFcFRXTgGtT21vFJTr+Mv40QE28
lnlun/yRefXYq6KnRTpS3PLFW364BrvMG1FH4j3TEajz/YE/YSP92xRmJdZ+qdG45bfHLKRqp3gb
sHOjDVLIxTWZKDA6/wRIrxOVxQcGXrGgm19SIFahvlOznWzl/XmyReaxgDlhMvDJkruPKmYDUowQ
uwoHp8E8gLbS2o0jqXUNe5joVYL1FAY9AerbNnu/KomhhbCthQLwzeSrXCr55cBwj66OEq/f46IE
gDiyhnt7mFSVTE+ffftJIdmaRDNdJ+Zxs7uA/EvKA2oBoyykb0iFsLjxFaILURhtFAV/TiwiDfSr
6AMeVBRLrE+OQNYd8yP0h/IRhOhHNECE60kkVIWS89FMoAQsEXeZvtXkK/9ZIwzFmZ+J/sOm9eL3
p+DTaTQE8839x/wF6JmQTYeyfz4V0uirMl5JAX6UhlcG+EGFlcffyqloKT9l7gfHQBh9s9EnqV1p
bucOr2NDwNw4dOowiRzUc3BB6fKifq0yHOagm8kEp1o3HP41vCNM1E6JCNGQKzvlIScKdDGKQw6X
hkDH0kCUTIj730qRMQCwbsDiCnOj4vq/N+U5yHTQBsA0wZyF0GUu5GT8hXEO2zPjGOmQ6DeldbN/
5lQPmdK+1LF/cKcmcTCjl46wpX5COj/H5z22idVkBd2E4jIxxakxIw4PDE/pSEYB/GZnl9BGvhgX
yznA8IxyqzShuKFUJLNZ1lkk2Nrc3+NlFy8AD/Ncdc6oUwRoN5Vlm7p5LA6CG1q6IFPS0waGCdD0
GQdvZvM+U+9k3KubFNRFcc0CWTv0R9H3sve3EdoBOBW9hDDyepDuyePwQKhgkefsFwdE1F62aE5S
qyvtUzaUtj72cS/1QlBZWhzTbcwbHBVVeRHl54JZnujAelf1XptQNPwaa85gpPphKQ3Amo2xWABA
EG8YIOxzdRkN/TfehcZjVQLmRNr5I9mAMYJtVAGQ3pgxvBaxHS9HX3lQGiKE8Iz2WiIMaeN44cKt
TxhqtFViwC1lZe5RlgNKT69RAWRx7diJ4J6UOX/yJ6I48u3Vt7dfxjrvIRr2VchxF1vqmS1xoM+7
rv4PqXBHVzQFlOuSHBUivEZSGcsBo3Uef6LtwmBluXAcq9EyGTR7w+fcRmUGX1mkgbLsEMTJAnQx
fd5ZTJyPuoGU+eOKAvY4zY5n/23Y1fxqbs7BJJJdnMjGa5u1t1tH7S6kJuqD1PBHP9Vm9CKgHa/9
izfL9zR1+pVleST5tCtukgzh3HLz6mbAi3K04XmrBoTnzPT+tBGOWqXrEh4xUhBOgxV39ub9Veyr
zFqU9Ch55C9XoDmWrRlLwjoWRfNe9mNPhQuVAbT+ojbStRBSuYd6qRMPGKKqiQTd5EVUPlUFH3DV
QEfhV4caWrAebbNKOwTcXCnbVSP8/X7EO1ZYM/F4QcpiErXdGNhwSTC0Lx6d/6L2x1wwgJKSXzC6
RkuYGvsgV5p7QnvZjpr3TpzKWxwc5zk4XDxBKFfRAJYIPXmE4qCL74SAHluEwW4lwJXe1xOERanj
LVRAtCK2ZhyAmqSXHOhUO01Pg/dzpkPPMYnlAEIuhfoTBCutu2vllaZAmh83hmOnm3aQ9HlJyqrD
UCW61RR+B6tg1l/WYDRtF4WkEG9G+CPjanXOv8x94hl96LpS52fNT357GhPoi5aXvLFDgaMdwmAa
7sNA5XseMt9K0SPWzdwcwsXP2ghe32A2681qSJ+49KhL2ixElmDZpNYTfXBcS51xvLzzQjT+JcP4
sFfAuckI+7/irLqa5eoLClL+kir31koG+6LFdvCSdtVfPr/CFYIhPwnsRmwe1mfG3A9Y+xY24dYS
hBilQcNvrVV9kWzBrj3F6h6zr4BJxbFIvOV0RAJ5PdquqExLr/KoJd500RHlbGaSZz8gVVvnBBiy
U6Pk707ZLRSppjVnNTjPXkXzmJ5bYdvMzdbTe3VAZqE8/mXetmHt6n7dlJCznCMvm6IqXR2P8Owg
2dnZ2SzQhuABchor4ZaR8j8LTMLSeW5o344oFX2QI/x/Q9/HrvARcSEskAiUqPzDnAlPEfZZhMdk
D2q+ZyvYgMfi8W+DTg0PUO6twNNNXQoy4b5DJf9KHwWK/ohGg32ffqp156G654+XyNwjQYecXyJy
3p9NqMnqY2LgHEGesmgrMeTk8Yypg1ryqiqsM1r5WHRX/Uk2DgMji/wppP0WrNpRDCmtjii4ocXq
qKmmSizMxXRIR8I4fqPRNCxn94Pd7liyD8++URFHoD7iV2RL0Sh18GjiOSsSY9dRw18lzDmydWg0
g0sfXRSXidEtaw8vJVZW/chHR8hre+l7GqEnXD5bPCKCFBRzY8f1KQm14yxlGuPkusIKxQZr6SNs
0YkHDilnkFi02KwVEj+EPWa80l7mnokMyM5HWGcyZ85hD/UfBvibGPjSgOj4Y5G3dEwjNvQPcgdg
euBa2uMP/vyFYg23opR5jYGTUrK2M7p0X/nxHpSQV9UHIIIJEZ8g2ccT8xW7G4M2yXio9dyOhJZU
qklOChRbHe9B/Kv1i/RW2UwLAH3RWqrjgqFdU66LYkbmZQd5LAuK7pTu5EW/s7Yr5jmElm0LZTw6
LDwxWJjIZB6WubYCi+FIw1mvSWT2vsClz+NsBNb2RCDwoNf9l5yvlIQmvg9h5Yh2jf8fkWBBvFqe
8/+k/kakqo8tx9KYUWY/AC0QEt9IZZC4xNHogh2QhPjn0U9qz5Z6PIEaBFXIITrPvGgv7rGXGGlG
8es7fVqJQRNLpBFEQodQ4LddvonrU6pvjKFUxVcuwE83B3cVuGWlbAcF5AeLSyR0u5nHIUGhHK0V
erUO9Wp1IDsJaiorAGYa2IcqCd0CHOinWJY5gtBSnqSAsTLPtqOcSHS3aP2ISUDlOvdJYw7lMp0Z
gqSVRQ7J1LalJjISga/XfvSjLJsgy1H0e6iBPRmzGw5/vfTOTc8VHP+RhUai5eeYADxW4Isk2SKh
VTvTKVYkKTZNLoIexE5IQAgZJfUWCZjFU8Y+L/wGQFI1LxNfCz6HqzEqOqbqKBMTZO5ZSjr027wz
00Ka2x8ymlOLaCG74OjwD5knnD/O9CtB5brunksKN02Efd35t4V1q6OJM4PpxRRpRThnwtziOF98
mvGXqdw4j8Hg+eUKW60L8Acugme1jnSNoKyNzD/0esW8cyNRUus6PqOUMaDOyZyEOvMf0TdiZcKf
uCq08drtdZJ2ZOH7tx8qBNP9vb2JnJygv4XktsCZiEpDgUCulKoXNgEnrveXP6J7vzRMd+Iqnihv
RFsVVaIRvPGoYDShhZSVMW6qV9ihGKVL7zQzpgyPeEbRZ19R74FWhCYaCz5Kvua/U8iNAXletLc+
FxSYePG7BZVvDktF88KxGqtmazxtF8sYe0FR9Grijs+fnR7+ffgnMnQzmg94Fi0FvLubOLAgoGl9
JzaFz3hg3CRlal5P4FZc0BrI7Z767O7JeNj+MvlCEpHINI/QeeDcgZE92LQT/arREVEvHeV3OyB8
0yY9CQpYGU2rm7mOsA/WtcQ7+uq3yaN8/3djEflcB5UAmsfuL4I3cfHzsLIxVj83/6KvuI5EVh+k
LL1ab5PDgIDTQw1t9sfIN4EqhP1ySWxMrdnnDZhuMm6iEpWIjIGPl6pxuKPMbj67qfHr1/vbXyWb
RzhTRjfRenjNs4f6Qj2KD6zUa1a1EtmMyTQ1/ukVDRKPI+PNvc6wqgSCosZzhbPutDbEIR89OOQ4
4y62OeccIkda6KFrcV2xIlOyE9wHosWKbLEAg91WnEfzCNyP+b3ysEDItjYWqolSfnggkZvpDCoF
OQJNcJgytaj9Y6xv5L4BA+GBCd2TifueBfO4H4S54RRkh48imgo6/Gc1/rvqzvsGnQ6q6lqTP8v5
+HoUeglTJpMxqw8NQ+0HIL75qc8HehEuCK8DOFmLstoR9CDSOqoOfgNtZdNSNmi0a/C9GazL5R6y
XKAj2cW3nEK4wJRxSq2L3dzAZQbzuo3+hkW90RaSvrxCM+l4QKI5FvPOpgSFj8II5fwQdd18ZMzd
APFJATq32/+4i9hoEj/VT3ctfVUoCKsLG2l29jGKhXSaSDFM9quA8pC1sIoUp937/vIey34Yw3wx
NBtiktFG/K6v3NV6XBHszEDzR895OgWanh6ayzLUJ7C4cdFUxx9sZzV9P0jkYpXx+Ao1PecMuJDp
PWxugDTb7E+1AF/7UmRgB2nLkNwE3VHPcT7UIGEJxVC/8dRpSwvJ5Dsoa7dS+IMGAX8BgYMsVftX
YoEozFU/2XiUiyit5qeJ5ryuynhBUQ4bQccOfn4bh5b/gxw/53t/S0/Kl3ZyDRzvVMFb7bCtlME8
oiiUfsgjSPg40eUgXfWwg5u9ARe1hCYlWKWJfhbg256lkeWkTm15QeqyJqPxOayYGAAncSJqp6w1
9yD4YPORNIvjAlzIRX1o/d4/U4qFQFMuvPVWA+uw0VVT1GDdRfduNLr4c3lWcm31SP803G/JVsOr
C63j52GOEbMTe6mEF4CoWiRV4A8l3TUDCl6NqLg6OmCvgfCAgoXiqnY7uz4tLA5PF3fO36KSbIOD
3plStWoGV7uPRoie6L0u0dsfsDAoFlC1+Qca9uOMAKIbFaVWzngJIvzFtrs4sTiqP1pv6pJgI0cn
EfEOSAkkbWnOpo00n+3b1NflT0Ryp3hNm3/E/gZ8aAa0pGR6XZOzmpHX0+zwCX6wR3d34Ytekm6b
DPUlkQkXFWw9MXxsHheK59miY5Ui0kxh2isUCQG4cagJP+qsyK9A3mTf3BfsAK0Zp4rSPNBsllz9
e4v893Eft/kTQhoQxQvR7FW5kPPIGtUuJfVPLjMVu3cpflGe+ssqfmNPE+DbcAqchCXDWZ/HqA83
GLviI9Vry968tnhVsLLdv7X25HeVqecKsRS3d0XCv9fM8BiiI53pPJOpQ/p60x9k0Z33DoimuBx+
qKOha3P9DZ83rB3ekg+W3ydOaZd3jHlqI6WOGEyzw4NVAroUq3FjEqH6YfvmvGRq03l9OPDIOmnG
byceYwWCqBkOQrjDy6WVdpD3uCYCuoytSqiAttcIGsJPFZEJ6ju9HbWges+v6yHCEJc7/eL3T56k
yXkVKC+Pdacu/qfxT1yArtnqNC7NmcnWvcLM+Mic5zOjjppHOFsLLdr1JmzOfKqP47FjYUVFhHLD
S4UV1UJpymM8vSw9WbcUG8kw9bh8Gmw50QjWduMin1PTxBdciyJYdA6d3cEYiBo7oZkwDy2PmUC3
a/zbk704JeBzx64wtq1rMesMxkX7QJgboqiyDjutj8ivace8bhfdsTTrHMa7yRAGvppxg6p/xgKs
rk9bHRqPR5fSkXkxDwN1KPMdk7k9MbZSxyX9jin2s267bmdLQQz94vt6RxcJ/mKGEEa9KfXzcX/i
O7IQMuzV5W0cNbHkJGiAVEtrKC8mqx7p9Ohbo0tStj8hC/rwR/zmqwKwv137BTYcx64bmHQlGBeR
k6Thggiv4v2xbpDiHSecAemkM42X1MJ6pEeF3VQk+WWCPctqMz5nSsJA2bAlHSba8ZVGNf475EoA
jnNgip+gECCfG/6u61XJbpaTZu/2jKf4zaKkhx7RPAjIT05we/PI9rdLAfVdZv1OABQgX+4RBHrH
J+h47EpY8VBdHrHeW99mgK7S9p3Vx8c9KNxhvAwUAV48oQx6K2oIvIrsjTVZEJghwoYQTM4ytVXI
U0w3k6rZCotRcwSXZrP0GuMwiYEh+ddgJJb/uBnHivaqWl3Ha7oleFR/C7IzB9KEZ8IHb4po9yTa
1rMvuv6Eg2S9LKMRqZpX9VQVR0zXvPz+nipzKvdPqXpBFbyem3ZP5uYhR82oSB/2N3KOLdheRivP
tW5iHiBXIvwpovBpL2cyCy+8JfvrsZwJhWmEm3UsLZP4xkV3rcQhzWjztwQ0ofLAGn3yoGj9wm2n
y0nxdyHnF1TPeTK+y2j3cwNTUDo6uba6bwAe+0jZDqR+md1+Ku1fi2SRvyBjkqpyDEDm96vfqoe2
qQOcs9lk3tEES7SgsZ0QYKz6O0BUS0YfqLOMnzEIiO2OlLedRK1jrvXjBDxtzIpdbWATbVqxRYT3
uiTPRMs6+qxKbRmKmh30V2Q68vPkRSv7Ra9XvtbE2vHxePq2+c4m0NSnhBVzWL53drJZOP7mEiJw
7+cEOnn2E+msHZO/15Y6SPNShefmLiNDSmJ2EeZA/SXjnASkp6G1nb6pbSmbPwkd17U432lcefDJ
0dPOyLRwCaSkdi0fbLywLBz0I2euMr3g1B/ZtYFE82DZscXc4qZmBdo81QLm9xWQt+2H3cQN/PwJ
piaRNzCIfmdY5s5WleMtJyCBd7Fj7KE4QwKyMdZj2d7NG99/dmbdMfix+gUJa+9vhci815y6c+DW
J/ReCMKcK4QUXM7V6TF9L1ivudGsZ10Y6MeOANbcwMtaWf9qSJceBpepE4cmzCdrv0RdWYXXA9UI
qu28aZClQbRQJdKFR7cTYvYE++EhD3rRRvjGuHxHPBKyB2k1Fy2Hg0OB3broAEn79xqQ4I+XIiRU
opZol989zU7ZfjlfuBH4TYdkUEv3VSEBHQRnIQAWjU2GMeaOrnCJGuuHhHfCCZVzIizMYYbP1eCw
VejYm7brZSYBcks9TosKIEejlIUUt32P8dj2XtKRCgVxMQdDS64qHbkwrsXM6auYmJMf9My2EV6r
dqEe2lRTGyqzphuX+oY2N329Do9hlB4JseknOXX2MTt1IP54+fcTygqMIhH4RU2L12V43cSZOkcn
forCAB+YTWnC1HVgw/1fmoPk+0PCk1aHvA0C295skYJvWaxIExgzxFllGzROc3n6uMtBUzVGXrGh
xNtit8u57SzZoAF08RIpMVFD06L9y0QbS66ZbbcudRdTu/OAxEzsqgg9cZlMaR2O5bMoA6G7Kxgj
AkhzcvE1w8SZWRkcvV+BY7E+GINQvWnYL0iX4TAJHA1/YuELI4b5U5JcXFmhk9ZiX9zL4SbJ4qPx
eFON56VqVTUqvN16N/J05wT/gAihMwKb52XpSjdw3i40E1tkuy5RmawjJKedybTTWDNHY3K1dRkn
y3+Ot/J/N+GVCvILMNWEplMYqTdlw1dTxoUGUdvEKrYXfkkzqPpApU+LRGKZl5VAyYvujCocH8v4
f0gOrbndFi811yxvNSGUBz7s5lpr0clLUelfvvp3bOF30wlvdiHqpHo6/H1TbkM9iNwGgXAPwSpw
4QwtbQKvEm3SShTlFTEOivVLvkZYfVQ1SquKq+vJBuyuhj40PTvKWAKxGJHan3nBYLC+82qJEmNk
71U9LvHaqvgybLHriwBaxwhcmLkDvH0gEOAY9fDd2kBhTNGeitcbCMYWwn6EcT/h47j33uhFu+il
RNZzhwQzQCyHtl2+KE6zBy/tD+oCI+8ppTyU1SRzEHRv7SE7+yUTm6DICKKFzVgOc8YkqVzTE2JU
D0NinSQ9NT7FFrtboowiFMMioxV1BkwWvFXk/tFWw4rTToMPGEvbqlOoFRtueFkZeVHB9RBWlUqW
Tycco8tfvStFG3FoawL3R6xrfrn77ItSxDbhcsCcZMJaODcsBvSNG91KbvEJlak7t6KHKTWC5LRf
Fbh2GPycRcZVCiRLrLtMERoAc1HtpixbKz3/KYNqsZfDRegc+M46IHhbBRwz9xSpAKrbGJaAtpvx
GYCo4hypFyaeY9y0l+bgGwEv6LD8C2zgOs8jrGvfvnVf8PrYB2DntIOGSkCHrkMFI4vTOSxkYezx
+Kwixdz4iim6orWPyOh4qy45RPnoJ7lMHI9roT96Kx6pa9bd9Yv1rJdHkjoVvKduDP32rYPfyYvg
hetJ/6nfRO8Gsg7vS+fL2/0Fr6Dq3F6/QG7wX+ptg8xeyVAZLFvzB2bwKRLRBrXwP+l5JT8onFBN
ceHI0rAnjiIkQdzpVbmwXJk4pI1IHJq3zuuCl+9xL+P49qv0ad4uPmv+RU6s9ObcFRXcXOkR/Ztk
2vS5B0ReRpsY5NBD87fQFEjhqOkcIdI1wR8sz7U69Rne2Lpg8OJadwoRTafvJZmk9i8WG+pDmYWU
09MDd6DJ2bvgHTOBlmOAa//Qj7cefCIXxP11bGzkl9pnT5XTk0J3C0RlCZEWQj7mhfxctmRrkRaM
3hXl4DJDf3UKkTwWJMk+bETyPqUWa5CcboDe1NG4qAq9hftb6wlkXixU81hhN6vDpDGZeeW+RMnP
rg2p7tKa5bMhmTBG5b0QiFYp5ZKRj+xcBKDPFN4ELGm+lozNHRySb009OhHiLu7tq0XugcW7d9lF
hCwaaRy3v9NFWheUuzl8y/7BRK+rXN8Rk4eingbkOL1HnoQX08/DUkohIweJWWvVOJYCv3O4QwTd
fJ5ZZBLn9Z8PYfdK0RjveCN/M/6kwXAg9XQfvTw8bEGk89B1Qt0ATi4CKDilep845JzjfTavsDJw
sANH84B0OAlJZjPgSeyvn2whQ0ZvM/CHAgrrMDtjJEd/k77OnhEToLpsDr3ZGeKkzMAjo5PGgcod
hHOJM2OtzwYDS/6E68JmZj0skN09vdeuT3ZfHd8EIfmDcBt8+Z0SY6GuOS/HKlo99SyutajDZarV
oPF1vsTQFGPhzVByOVTEWccjB53Thp8kfFyMQFkfCnTTEGaqlLXo3HawWJ6ILJtFIwU1qekmiLrH
in/TQq3LP+MyCd6dK5yKWu5sY+kg7Ds6exiGY/EihZTeH41xeELYaQ/PiE7fCQD3cnZcGh8wTH++
YwqVbdUZXo/gBMsJxGhWgsWLImu8B48lo3oWp7rge9d+t6Z3QoS62BkkLcFlQmfBNfuWu7sjBEwK
cdAPsnwok1ywvUW+KeSl/YpZCKjUOj/E4VKiQiAHOI12KkHvcN8EDWZmQZu6qzVm3UizfwQ2bCLR
1/qF/ngLw5MEF+fMId7HWlYJQLWafqeT2+BAIBOkqRPArLKXpFu1fVKh+J2W2VYQlJDyoR4a2LFP
LFhmmFYc4zQ9BkbPBBQZKiYR6TxcHfZSsSPxX3PQXWrajPXLezijWTqGGkDAZWDQfsHTFMcdsTtT
wSpUu+v8925I91YSh5Pe5Ih2F6MieI9zJcA0vdFzaMlg9W+chSCFRJKisQeEH1NDf9O74Tb8wHqz
pmwKx2TIfn+VJKJq7m+SEcQKQBV/sB+kYS5H6VLFme4af8gxvY6qcHl8ypLOQ/y1R3dPNC6JotGh
Lhd0tNagfkGjw3NptKXZSkSHuaAav35novWjYQRA8xe5kAZS0bK6FgXSxgs/zxiQ+0m6sdinT29f
qjUMWTA0+G1aoLC1TasYc5v9tXp6ESSV/4TGBC7dpDtGStjxeX1RjSFJItwhaV6wsWAftEEppPtj
hR8vH2E6y2LYjndjG9fncSq40W2zMykDRGiipYXXFsSG+GJV5VwgSMK364Li1vsPHxkWCwB1TRQZ
+JGBsrOHTejK2VuM5ZJ4n1yzCwEJlYGxLU2rQMGPmfsB94J8mALPo+4tdY34sZTq4YHUuSgJRC11
jT6IY54/1mgBACwo4SsEk22yAOy2hmm9tQLtuKVpd6P9KHmm2clg/feRkmflx8NJ/QFJCGcqagc8
qkU5sZE9K7JIuGwsBtyiS8UnffwzcEzSAZAn5EWg2VH29SSHSSrOE8m9Lh4+mP2bMoRjLF//fAf0
eGE5A03FJtfChAxP6Yz0BaF0ajE0imAfOLagq7SRxtHuYXzrjdX8sH+1pTUaFWSjcFaN7IQFzluX
l3vf0SalA7OtlY+dzCXSgzq3fAIKEZSX7DBRe1YZZF+zPHnrc0xgBXoIh+26gx2VT/qDN5oPyp3c
twFPKQ7HYhj8JyzP51N+GH26+8jhlCovQNjQN9JS7zH51XEuXfp0zV5DkvJjfXFJbaR+WUwe0Ud7
oNzWHPI49INUsojAja/5DLx02uYRQvtTOsOtOS1Q/JkVFa8kltwR8HFTEkoVFv4FP+xTiBcDBhqw
UDTSBxt7iiG8LWnS+kxoDR4T2Prt7zjMquUCgH0c+LjmihORLUubaDiYZSGrWdIhVxjuxQtd00ZG
1+LJDtLdnXvDy/Cw1yNz3dqw+dyTlrMDbsY18goqwAqXvXX69iP/6U+sb/jncipcI4wpdoNqhA8C
VSM5dzJRziOXejUS+pKF8xrrIsVVarCEyU6ypxWwlM17SzjMoW14OgMzT2Z2jvENkiSo78SG7RYR
D9YNd7rF5B2eFqLErsTAku8E96GijR4ZvMwYTCVPX4N+B7/xmHu4/w4zmPVdUOIUOnCRCkLSAvMP
L0KbzsKn8T9T9mOk18V6DXhk4iyVopPm4G3yRl2Rhsvo6ygcH21nMJIa4lcADWgwtyTxn+LtWUZB
TdfvDOVC/6txIKR0RgdusNGK8xoyf3B+rcXNlEZaoMOC5kFtTZRso7sWmAY+ygbYliMXCU7JJ9sh
Dr3ioUV9cIfe919fEvzrzD445vMJOX3yzIdtCS27JUPpd0WwjTsXaFFrK17PMWTMs7C1FxSByqps
e/MbzhACiaww4a3iPe5+zRqVGGIPRs5K/+Au4arcqk1Yb3Zr0wa14+quxyvr2b39JoG4Z8HwrnYi
cfl+zUt7YJi6wgK88aAazAAQSBm5b1fBSOZ6Qf7+El1b3U0IVUzYzcaGQLN2EepyhByLMWGD73Ru
wtHf0fVgJHmsi13oamY81BEA3yNsbCqxEGqcSIzs63uSHg2dsADakfnfK7h43Ml6LiwZW5kUlY64
dG0o3sH9zV2XcFJDU7fLbkjOj3EBaVxFT+bO7BHM+uBkGBD2Wq+03wy60LOEm3kDqqifPLrYPY9l
fypT1DecWwmb2HJg3daeWqBVlpQG6ySEoM6i8P7meT+sZKvPZN/5HKdcTznli0Z5UsDWWIsSt0gS
FOfW2aSvmGXsDerY3LDBSrDqOVM8LTUDYaSnJn6yYwsyJ5Tlva48DYKwrs8vbzgzLEk5gO7UtQps
LionKYZeBZ6ypVv3Lh8+s9aWCSrv4orO0AyW42+fuI8Z7L76KaOTd6CpGM3pRaII+zTbJGowf1Xa
/kD0715lb6/aBtPkD60pvX4wFdxs3yMVhf9AjI7QnVXuJg2Id0Fh97bOXlUQqdYUOdRJYfGWBA2G
HBpAibloof6av4CLt2SzMm9cQJ75c3AKC0BtxsvhFf2j0ea/2hsdkzDxZsqdWUcKyvgk7ddD0zxz
8UUb2Za7mKxlwi91BnBKsanibf9KPIj4AFsBL1YEu/zPWkV+q1PeskQuIwv8O5/wYbxJZxmkIApf
W9TF2mIx0WlcKyZmqcdXtA1/S+JqjIKebUhb9UQYyLoaSxsuiT95Yaj5aJXCjRHCbmb9i/LTPWCD
X3Tl877uouaP8UmejDimtEyjrMdmU7cgzxuIBVy+PIfWhAB8dcz9Riee4BOiRiW1hTLb1hFYITbR
tU9aCiGDSL6uLXhABaW6DKsSy20rvSi8VRsCpwGHerZvtRC2bv1cch9aWbCl3XQagVD97t8VAFwJ
/uwTghf7OIqhr/tzNSPqXdwjuvXZGdMPxP/v5aXbLzb0h9GgAha1q329vnvQ2Pac54FvdMe/Q/Pf
QB+dTMgE9e9FW3T5HmDHC0/Q0nQvO9x6iy3JSX1C39JQOZ95fBzO6+8M8WTcqU7yCwIbNcxEGX7E
eDAXHBxJg0hqEYkJGTpioqP3cLBzg1PwY55q0BaZs0zkAq7EDpQk+zs3x56wmmpYb8PJhBAus2Nz
Awo91FcPk0favjLAlJYK870FfVu9wQ59P0rmGNZjYEGMpnwHHIKezwuvazzSf9HPPJcQ2qIr/KsK
BO8eKkEsOXsJK0tlKLYvmCzCj5rAFgohcMIYJKpzdeiqFw4lGn8p0FLbRWrroiYEE7GvOSH+BUUT
5m1SiQfJIhOfvmVF7PCU/k6WusuCKjPLPb95Qn+GgOtDViKErCItbkf5/9/qAWmGn1OkHkExo9TM
W6oK41g+DvwEFvWGNuo0mYwAu4cW7GJXUuCxsACrKSPlnuQhGeB5yV3WAz3kKf/uxbV9lCKZOeJ3
lwFVeyKFbK5BWl5zdOW7ds5ywe0Yv7mpNjc86tPjqZ2FWrKhLHlw2J0dWO2QRqNPslwWtfcILExU
EWRFCRBikItmjrWBKbwLxu9wHs2IEJZ4EIEEzpibnMWYGaQomnid4hEnikVUIGX6QxWkjX0ITLZV
JtqoxYPs+KLsMOdPINLeIEt/wF9t6pS5kntH2Q9si+DxWIvjZdSZx1TRaGbXD3ssxn3b0n2pE2Ky
VGO1TnWGzF7LlfneWQ8X1SotqdfaKwfqQVuDLpYqGZWcOPYip2/fnbUYUdwzS8DuMkmgdaXIom2f
K/0HSSUPO75ii259xzk77IopgywsOYUTXFSAPPRJ1hICpaJCqFtCWZ+9soIw+hYetUYgaEy4HSUm
iEaOUnuCnorUHvoJiUPboOKA+rTFpQ2ugOlQQ4sjJh3paFWIaLawyspEHqTglquLRlq5CpVn7bVg
T+9lQl3D69Kh/ZTXlx66w7GL0FyiAGMto5aMjGV3oiuf4IfdWbrnzAkGqivs1P0qZX8VdDtGmeBV
r2VfmXUAv2CUF1kNi/6eRsfd4153tvMxOoliq/MvaWv4noSpS+Rgs83uEEX7jSk9njMnJwgmiAmZ
eDfWC0Sx7kt/9bhiy48l6jRNTwucg+kydtbAZ+sh8JpwRoBZrRBQH7Ov1iqU3yifGvp++rX3Fb6p
WW1nQuIE7CkGXJlA6aXH16OAmmHG0Vlt+e+wBEjLBOe6Uwa6T8IZmMRshMrKY6K2IITwQhkdtfYw
DUL3sZWf902UZvigjJFvqoepSdHR9HA1ur52U7pAfFMNBnMODevf4GsY2NHsmn8xCrgpC4N9NZz6
EPgicsl0PQLjZgaIe3GBVpBDD4DFs8k3oJ8Sq/vNDd2/kMC0HVqg0CeCjuBeoDHyNdzrxscoRUAq
2I7SOU4meADSZKMVeI9sGaRV3RRGbFX/Cf6ax9KRiV9Owf+URxOdRn9D2q1Cg1pJjLUAHxP5LXy6
NHZ1yf8nvrmy/ehSQOmtT6HyFw33RVmdmluPnXlAOGRVTI5dSMDI1Q00LL/cu+G/DgTCo0y9N0Xt
ZsOLE6xVWGg0kqjOYo8rvpo3FDQrYGYNGkDj0R6/Pxj8qkYx81YQh/yTMIt77AuBeQ9hj/xTJ8oG
RVLAWPb4mjTwb20VYKQ/XoKZnyb5S3cQVxwo3RrchtO0j7N6JW7xi/tKnFq0CE2hAL1EqIcN0Ulc
F3KwD1IN9xsZYL6i8NlEG5QPxWNaCg8eEQoOgnWWYsscw7SoPqh+4qYGpj2DAkVJH+Dofzbn974o
cjBVnsEUBG7svJ7/QScdoah7XLRCRHM6qB2VFW6DDlS5tNEiYwqvL388x6dbfgV2oUb6beVfpcpZ
+khAuyK6NgDoeC3/s+5OTgPn2DiSIDefGde2GQGAqOWVn7zn9RTcwuxpO9q3jmY8RGNsmEo2WKk3
PoiSPZy8qaUeh7HQRj7WB7Qr/7OSkyFGdyZ93UXse+3mZPgOlabWZI4HipdNDq1vMlcTmjicTRnl
cz0Ami/zppZNC9j+a4POBT4iroRi5MI87xVQBy9jnDIj6uSao/Q2b7tXlR0KdDhAKT6t5q8GjGT1
dteCrxqqIq4srAHnPtUM8H7TnNWvcXEV7LzNWlo9vK/6wlOgBjTxwh8/ryfaBz2USrSmKcFiWBqy
J8+HouggwOzSi9VeobuPG9OaO3LsAUhsxpizQzje8zAcg184yaOKVGLExCaDJLQ7yaTGBFxqsH0Z
HJoZ9VzrQ+c82cDwbgneqOD6kBS9G7yULH6hNeFcyQH4zW/i1UiG65qTpHAEQjQxeqQbUxHIxWMz
K1WcLO09CzcdDQ2X/jUWVgR5KIC7GKBGPzv0gDvx7+5eHILfp3XCm7lG6+uYkcIT3y11QYKIuxC6
NxJpT4eKNI3JDvQYbdX7w3btWWKAv2tCQ05e+rSPP0UQ42OZiZI+fITE/tvk/samBN1vGLZqAEt/
VO4rMw+hnt/oHthlCvxIbtVfUoI4GhrbCX7uWTtvEOKThhV+HqWzPm2WyWtpd1o4H2M0DFb9mOt8
ZbURfk9klMotyvsqfnXuFuorVGe8WXh/OWhxasAq131lGQDgUGdnsHsKRgU+9wnAgaRq+Ev3dvg0
GEEw6OfN4bfM0f3w4yakYri/vmOJw4VPDJnWvz+sgW7gLAPgn9Lv+LxY0zrqt/YKjfUfRUwKY635
HbDtdfeIc31aVRqN7HHDts3nNdx//5+FqAvI+5kVZJDNbKl7K7LqXKQQZMgIHD3RFj6fjV0NTeOg
LRG6hW9JcN/pov3qNenGmCmSVcYYxfIJi4YgaUs5rHrQADkuV2bentgyDbSDcg7MiygnjC9Jjd5Q
svkNqO5PfQM+78u8ktEdqHQvB43ToGjq51SbEYhc87PhMNXuyECycq9dZVYoQ15XYXeEdh5QpkrR
gV76El7e77sGIclNUYfhTWUKyBbStDs7YD8zrEHLkw8ukX6iSzeQg13xoUgrZ08UBuzTnbLTpk+Q
D5NF9ZiSK20vxm96jl73Nu4jq/TqrW098oHR/IKePF9xuBOxEzb2eCZ6Njv+hbTKY1bfO+kocl6I
t/2Y1b9kqHmz5dRWlQ+pJwUd3QYdiuxbLnIkfGABaDu/n4YWZ5xmKUdzSCTxzsvpsB4B46wdlEga
aYZGN6G+q/LJYnsyF1hpzJRxcnhktwciUw7ymqEP/heyZMZd3H2NLOPO+i/J/uUMkVaxyy69ukSF
syG0MXhDvyYLr7ApAeGDPXhCBvAwuQA4UIrWZVLa1ouCV/Jg66Sl4HHralISe7DxGLhtMhUlRZGa
khARFJcVf07JvD8hT3j+rtX4hgQHbu81pf82INDMgSYaUVyRAdwNSKy/RNvK2FGB3Zh9+ISocOYP
MO+EBIOkr19Rlhd1LRD5YGFuMqTw/J38bPajcfDiP8PyrY7XBR9IgAJVGOC9hki6mwUC9W6Pe5CL
MePaehQQAtRyqWVEPQV+xJQjDjj/LCQehfZQ/bbb2Aj5xXSaDpjhPbQGvHpdM5ituzGB8LnV6X+J
i1hM+k/f3qm3V60VpuHnXAtneG0HSa4i/SKwWmV3MdBkyG6eWK5NdVeWlNQ0cEFLLHNVmbMGMz2N
oxeswSNGWorh/u+piMUr1cdrxJWvhNU+huk2jnkclIdd6uiwDIdy9Y+hgro3U1dMg3nCWkc2MbJA
MeLTpU0YnPfIremimrri4+LmDDAlGXPVmcCXomIwg78Ef7ZyROrLjh00mHNkjcv9RbQ1JdrgCm0o
2y31GjncewqjB7M/SH9Pv8vxESF0FswrghEcurowb8hN9xOVl0ORth3xK+fil/KhyjkCeh9Ydg3n
RkOzN5hPwZ1FFU3TDcvASvLim/we41ez6C1XHHjPIckGaYFpa6RiaA9bx/6O+Bc4n113D7Q7zTLh
qoEOUFdofhnvtvPM9oFH1IWCIRjja4hsppcZZ3KgIUbqPlIB1g+1Wg5XFo/0L34nwMfq5JNl96Uq
v1YOK34GgLZL+evOMUI+TfTwVnuHrIj60lpvkZTol742cpJpAtPCiu7W/McKgFAGtxFAu+4SWXDc
KRWkp0Mw8FuLsz+bj4hupyOBVG13hjjX73Yu7AgDeMSixWWtIGCD2dcYJP/SXQbIc86Z8pxxRSvf
lUo9jvI34n6LOr0eQTH+EPTLDUvm6fpSk8hArAHBwKFyb+oVo7P40Xvruy2ggaLL7XgrJxWL0UcR
gVTqR9gI3GhExjSeFs0iuEWO15MNjkLg6Yu+to+xnw3yq+xW2YIWLb60ftVSvqbn2vyVWvWFUMdh
n2VDw03FIjCxsk83OGOa2dT7S4wmKzLnD5D2ytr92CieqjcPn+kj8on7H+X//XmRccfllMmFqv/b
VU2ZhVcZIvqbXuFWwhHk69sks3QOUMlmAGR54m/LJ2jsDszp6owxD9xyt71NXLKrGQGFbgv2lg9P
2VZINaGUo8HlTxG1ol2K1ST3+uNA5Y5ZqHQkklmRQf6D7l3qeIo9vzCWp3RCgDO2VALTJSjQYnaK
ZfGlSTiUCY+cdcX6hwZJve9tUNnkgNqFYEnf8vpRGw+1B3xlVVzQMti0W8AfK8yQaN+bHa3AByOp
usTLyMyXRAC8aIQgQjd24n8tJQoCz2IMOg4rIuUN3IcukWIV7Y6dSWZIWfX7LEMTQSTAUpTTYKTL
wOt9WOGCo0uf8JphHYtg1Q7LkkP/c0Jzwq+iGeqYaGs623MZqdzo8Xu4p7t5VK4dDXbdy/EJBKuA
qI3O5H3LabCiY/bKe85MvzhhWOUSJoJvDCm+e6SrHrt4vc+vlhA1tq8Q2CglO811ifWSOFPuvEQZ
Du8dXu2k61FbV55D2tQYOv7TxRkAiIOqQ8wM9e+2h+7DivRDKentxy5aC3anci8Ru4qoT3c1TF9B
+GxX9/QW40uUB1eLddjnhed5djEIj1v3HC07hgAkNeachRCrOVpryUarzttF1Ke6aF9l5K4+bk/4
zqD/pxQp6fRguovh8D+ZBTY8R9yo1+5jLiUk09t7ZB54JWEvF/OJiiWVpOhbv6pRoq2dF8f9GgOW
OEseLRAo1/22LNyLgPXKw1bTM4GRezQZcnOBGyAQjyRWiuIcKo4DfJfAuOeoxsPf0bcJUDnYqJlz
l2ZJdZ4kWkopRcyqYdKRCi/zjsK/9N4n+mhdOX2Sl9LobUWp8sPu7JdzH0FQQ/43cfLdHjme29sm
YR3FZ0Wn7yi0Ve6ExVoA6SE12hRP4a2kMXf5R8R8BMhboYxlbe9xe+Ik1wfgyE4qceV++Od6iTQx
2JQq2nD6JX8PIFW3L6ECkDs1gb2BL705YFXzIIkZYHwpZgFr9cpulswciVaKuYL6O+GxkQi+rC/s
ZENJGObRX6kZ8okY4Pk4LQhPveenbxkEZCMROEqd9ZMtYN/i82JcffDDgeK81p/ADVHkmHcag+nt
SG6DjU0tCNyyJk1wmOwcMTOSUYolLLf7cdAKSFATcbZkVzZq54wUU1CxXRGg45k5GzN6GnWblccx
3muP/iLpHxQR77rpBwmMKe70E/COxa+uaqUt7HSMA+sWguTAPtdpS9OmH1asJjGQNRW6rDsHeZtA
XvrgIemj9fCK6AEx4SMMw5ZnUFD01QP6jmzX+9olq9x8seP9AoMoBphggPLsm+pGW4hDjTJmevqV
disOUcBdBZOdIBoR9OtU/9fqsF18XWo6JRshd5Gr7GLOJUh4Y2Hs/681iqCFgyAPDX7NmqL1DtcA
LW6vyTJun0zNJ8RzfDOQFbrRf2i5NXF9UxJZ0snwR0rAnAD7i+GTx7NeKznv60tV3M4gwunqd5CW
7BqCWUnBjwB4+6JkiMMjjszAxZrrpJaGg2gRC4mogGCbCV8XbBHn2ntNEE7KR1GUatD9rJcNLdJu
FJTJ+57KSkxszyRrRegZUsPU8UunTqKHFDDQfCPEww143fXmAWEAHRNVxQ/RW4LEO75K//Vl9ZQT
Uoywk8AqkU6I3iF+CDQd0bvJeZxUu6yOOpL3iN64t5xKtMSV9321EUk4zkrbYRX9tXaweYVwWLQ3
/M6LFoIt4ybgUEg7UoQcU+JlRk7sKkXXAmYWFoyGGiAPQG3eBdf2x4SUafV2pAbQLwLYt44WXONt
+8+RIWIgf6o6a912k5iA9Dir/x2Zd5JgM9U82lvjMHF+6OFrhkbtIcXEK1UBpU0O28xtW00wfHWy
6gIuPNEU1w5YLLj4gRQPIANxLHg0LKOMAcE+E9fg1aJizV3fKXDO3lwdBvKn63Hca6DnkNboPFJ0
Z33YkDtZoafFCU8Fpea7rmFkC6ACcYuJmM72xulxg7Mm3t/apRhy9dI/XLLcv5iobrFcjnL5VTUq
pALrp+RQJDXHofsajpVOaSdfvkTxmqfOW65Nz4F+8MPooKNZZf7DndgyCIngxDYYIBz+Iobu8Bg/
LZaf39W+fy4M3PdJ/9aC8xrT9Awm/58ybDIVi11/I3uowg0nXC/L3palAk5NwynvVZx9nbHAxo27
gOvnTG4IvfQiqf+eWBt0ktb0tbzhkZgexrRbeh0E/0qXEEoZExLWXuzK4VKTxavnQPojj04kLnBu
bkztfrs11SGjQxCI73gR3GMRutyhU/rB+UwPgP1YtEQlScCwPvsP42XFpn/9tsOIKXJxavzLJH4e
Pki+em74xPZkDtc9eahuSeRg8ekFNALHixbUIj5/LmOwOVifgW45u4LsMKHghhvOvJr+Op7NmAet
c8BguMhbK5HRcjprI8Zxb2zL46f/kTTfaUMa4lAx/QLJJJCTs1VG6rtbBjNwvvPdhru0q15Q8JDn
TEX9HqnB3Hul+w6uepRhuVxX6sK34f83qR6rrzftGtmtKMp6DVimZ6ATgVpk5TLjenXGmx7kYB7+
/VEpv0ks0nly+/IWsAw8J4KvdXHManGS3MzAg+IW6gSb5kDGo2befhSLTBRbPhnvURh44MLvYpD8
iTkUPxrpPi/7/yKxUhhaftqUb9sD2UxIAOTEi23rvNq7D7yvPgrbyz4ycxrxQbZXza8xYl8IwXz3
lml8EJqTfEJgvD1gFVxxGeiRv99Ijo/35a0RkRnPI6MuwGm1Q7+l3q4aCR4oqnjPRPMN7VOK1cAp
aCUxZ4iqHnI+4khGL2VHTtYPll/Kk8C52TCLYx4AE98ZGIZLDNncWZFE8JWFmqkfoTohvcDAGVlQ
wY24EH0mZj5adEnacZJ3LDpQ/63ddP8a2ytPq7OTmDVVl+kTKz3U6SfCfqyphHQr8OWYonhsopar
aTT48uE0L9Lu9wncRzf/OPEUhIAoefiUqz89IDPJ0Ed4b00R+Zj1yeZu2FlBx4vkLTmdK2+HGLD2
P76NTpMZdnllrofA3Dc/A6qZzItzJF9KNt6K6MtA51Widh8a/t3Kt4kqlpFR2+CPkR0vlpZObj6F
rGrSBvgQ7eR514/kVT9hSwWDb1N0bcYtCQlpxcubgx/gg7wzMwQ0raWgWfhlSlwtT4Gi4Bb5rt5d
JNb9VEXdwZUueYcM+BgO+ccVgxSoAV6AnFdv67e7Pig9CvBffnJ/vyvFN0t1Bfts/NqV96vHWeBR
JJVdkoizXo4j9bdeRnEc7EuPlBK/RJQ8umlqD9b1/x1mdiKFtKP4bux6JT8Ylw0lTnXK78MgdnST
zHHTOWdex0bK+bjtrFramTs0/+/YrHiV+Xs2Nn5ieSVov8YoxjXx21CAycYi/bODNXuagnnpsIWE
0SG1uP2zptf8nrkCRZHFQaD/ExVQed5fJzVvDfwipMe3ayoRsxP6E6tKHSV/lNhGcNZEuwESey67
lM+oT9hCSuxs43bQsqL693de8RA/RW2a/wV2ieyMDzZ1EeSLsO4jPPqWyr9qzqiweyk9PEusowB7
vV9KY8Khu1o2+2gooYHfvcy3DBHEpIMprjks0Dg3z14grF9bRa1qb0RYUoiE4tRy+FjP8kwDctxs
m1Y+nOMjrfZ22WeLaifiOafQoORdbIyR2fHGQmlgsf4JYdmvk2CTykzh7z1RByMY99VNhUWOa3qv
yWo7OuRQknGXzXH58ezTXobLMIpdi16AuYtsdXnWKX4He/CKjsNgPj7Pb0b7j4wiAfodeCq6ziFT
k9VcNncjIaQ+5qSJPg5urL4Vg+fVkzgQEmfbI9pROPkRrK1jK80HeaYyiXOzaWfkxOQi4S1YnLHO
kxfPtaeQrgtrDa+qQWX2grO69leh6N2igBOXDwZhMwl/iA2ElD9swHOQM7OCiWIqcnuw/StCO/TY
NTqMcSmdlvpgTfL+ZtUJf8Im0gexUJOH/jbCxBQlKemToTxiIaO0bGFqDH9fkSYmA2mJ+j/cWjnh
pkQ1qmfkuGw2ft8w+gvoe4DDMf1Lvb+V5kbAluFs9oSFLHHlCi90+dwzNY0LGgY3cUNEvrJQdqEc
WyF8mhVk5S828oBaqDKDbUOppVNngDYYtJnHX2vfSxVYjjbF8j2SFNqMZhgXAPD5+oK/uJiB2VQl
knsgg/jORMnqRZV+Oh3Q/0mZcmdllmPUpeWPgHDW3Zazj4bzU470dLYeIJjjTuTZKeBaQX3xXuAn
oBsMQSCVRTbmV1RjynTLSd3slXJbC1dUoWQcIfTOsE9rmO0oJM2gDTm4gU/JhfVDU93DKVPeMaG3
PTEyIP9YvST+5RQSNifynDEj/Ob6KuqtzVG/vPJC5gwR6g/c06GimfxcHp9FnRvQeTysbPgCg+RG
vEHIziXcdppAaMUVqALvW9YghbndsC4kCJWQ7a4TaxW0YZN1ogke4efutyRQuf+kLFEBWc8E9P3v
nDBQza840Xqy4LDp29gfacB+AlsT3QAgu1NenrwriMXQ+nY/JljzR2pRL9RPG4ze5xTeaFxeXrHp
VTrWs9GeAzq7kub6py9yjWlZrzojFbTZxY66JUoKDsAbtYNkqPfbN6byOigh113xA4ziMJOtzyxb
+N09lN8N2Qi88bN6wKwJhyZvksNhhUJcXvXbrnlhZdB9SqSxADWX95WpMfnH53d2pyvPsDKjg0Td
6dU3CBNkVlrB1GEjG0jE8Fk4jo5Lp3JEPgJb1JEDbw1cZukF7fkHp8xSo3OeiijDwIxGIyttXHL6
51lCLGFuD705rbRAYkHZwvwIR/DVmDLSTYaMwW13D9lwISygCQjgDZPif4BN4iABQxXhd1Ul1Fbg
NqjjSq01MQJIGBAUHt5pxRHy9GX9nZhDjyid2LgCQFLvvWl407MBcpLgxokld8NxAZ9NdNz0xsRx
lOoVv+QCxQC9xVp7TXC7McEW5VJ3Fwrmd6R3crn+TT1ca+z4kl309liYyOBvx3VK5Yjneex5oYu4
VwSa+bTHPh3dJK7WO+xWDMToh5FjsvX/8LXUr5pGI7rDeBYaPL+lJ3UTnEn2QOUBGOA5X5rGYCNn
wdVoxhd4pPSoGNbCXyQihzxSN7Nhcp1WvmD6rzCMKna/O9LHGuMTTuLTKeQNfBMKeT4lDJ5Bbt/t
4038ERx90SOxBWiKC9bNBxgW3gSzeZWnCNAw/O4qKE8xKc0cRwB39ILf7NuSDJtQFG9HBvBUWJpn
z/sxfEtLV3vESWNGe5RsMGD4BN9sA14HI4h5SLhVI/wnKGC75Q7tqfkQOhBBszgSmwhJ5qkfq0fG
RlXmmLCnWqdR4rbhPzyMiMNmmrC82z9trYBf0Ee6e5Sr3o/+7GvBp1MaszL1Qhom4feqEQJn7HAA
JW+/lakKx4yM8sWY3O6sj7po/nn7xchxChYpR6f+MKoZK8lhcyKKNGf1eO8nAIoRYiHTYET0xgmN
2nV/seKR0EKcOe9zWve5lIpkct+e9Z81ZeGvfjA0A9MVi3A3Y3Yiv8hAwv2cGbDguwe6R3v3YTJv
wnRGBxqGDAtsXrEsNMrqlP9m8VqXtm4T3qll7JR02MpeIoKibUsjqz+upMD7AW3MWnTfC1OjqRq/
Fp3G5e8zLSa+vCcVFqn0tXGynGSgIOSpGQ0xqS2fK8V9XyDeJTrKlBlXE/wtVZbmRrneu0d51pSF
TbKijutqKtLPWAwhuMVXnop+6PW8+snZDrnEFwtRrj9HWLZfR7lTWgOYyygJouThk8v9vUs3B3aP
NXTgSuVh1yD1ydPHOv/nwGZ2fLPbIkcZIFQrA9y5RTJp89zOy9Kq3yHa/tlVQdO+aOlpgk2yl5Kt
2tRHDQIAUKqku90CArRFJDfJvwoIKz0Mj54Gvcx1QTw3Jynd1ris55SmiOtEpTxi8RUhV/tyGaGE
DaPfJNYMRoAbf0bil7UybhqNCj5+0DpqUm6LyPtb0Cf3gQH8rzY+yK+tLjgS7HWdlI4JPyKimAH+
eVb3Zhw+HAOYN1M+y6PeMkJIj51Ld2Lpo0b/Ld+NjrcUrH+WYgSNSE5rYD0SpzzOvwVwj1xty3Ai
Oc5zYeJi1sZ5RseS+Gl3TIZ03TpR+S2fy/X52yDZ2TbgHVhCtJGuwsdT47mxZhxCCpMW/Pm1NHA2
ChaeaVPSRKoXKGPnHVMkOY4fDHPyzb7EAeNnvgt9Ua8t4/lEkEEp7kdF2sMxEUNmz59KBG+ija09
9sf0Jjf9KFRZUiWI+I6xWMl9hHpSW/JOr7dzx24xGNF6P6Bc2PmXidNQzzzDx1tMcY4yS8dFPoEh
E3iGvPZQAVzDAtxUVOMe5EXC6l9R8MLarfFkD+6ciCr9dFH54uhiLp5Ipn95TcjF3xJvOElHNCZP
S7SugwqPTNKH8bSDHiyFpr+4/soOPHwovW50WX/DC2fX640DHNgIqlIjDdLecNiDOLVwOBBrGbAY
9xrnQXh0U0MBOp0kCXlYOqJHhCD/OC60LLAc18ci8XuQEY2p7SjmSBTLpQXIdN6XSf3XJYNnHlev
fTK6fMB+FgYB0waG6hTCJ8ROJsbdZlxn18fpDEPUmkfavKx1s5o66KBJ5oY1OFE3+6HkrExD757h
tRgjr/6qH0WppZgaV9GjcZVgPvryQ9Uk9JrOJsPT3SVURAKKcLmQTZAqLmkIiopqwCk5Wo0A+pD8
8jZSfuobj2wfOUA7lHw0SV2/ppcS08wvOBH1t2EegT4p3Jdhnb15xp8QDXILYygAcWjSKwOEu+kt
hHKHila4ecwdLDv1PJTPXCsY/TO78jRbUFXJ/5Qs+TqzdVbvXcKQGhPXddX8fnZvzdtP5rRXbpIG
AvIjly0FgGPgrt7IfJwD8hLkREcehg+7cCD/qj4yezA/ipuGjvcji9CzEQ/ya8FTt7hW5faY02QZ
B3D/HbBmPIF/USVfy3+czK+km0xfKZadmRKUag7WM6FzgLysZTmmNPiJ625g638YWFkifIUlLyYB
W8DzuQ+LhAvbo+D59SzZm5y/9FEJ52+3zum7FzxgMk9qMazj4NKJPeRHDI1GJ1x3MXwfRhKKc20u
/E27QdEP6SCtdigS8Rqy6yZerQkwzgh4lSbEG4vwgCrFwecbzzCCMiHHkK5j5rSvBIsKYTnqZ/Dv
3mEsfTc83YF+4mueVBgWaUson6YKIMkJyKdm5/x2qEKbpPa8BD0+NU5l9DDX+i/8rh8vtbSjJmTw
i7/pQ2QaRgzh6Uqq0uql3iBnNfp9/nqQ6pjV5QEPaqkCw/iq6ep6bEn7DJ25bE9GcuMTpVbu8MhZ
lrfmGjoNGnkn2A6T/ye35nTtrziT8SjO1R8P2KMGWzbm85AGh7h2Afj1KQFp/3tDoun9/9BVa8zw
v6O6OnlJdlKrQYJoRyvrsUqvw96GGGc3+ogOCIso/OfeYjI1Tf1D1jj00qhvETkiAYuns08eE9VI
/J60l/jsC6HHUJ4eBIloBJUMBuSVoXvDSMCb/fXQ5LLBUfxh+kgqP7wzzcft5gaOJ+B60k0pdK85
Z9iyqFRM41E5RtsdDtDgCpEsypEdMjZ0QtGUXSn64SfRLDlG94bJj626nvavb+/wHtnOLvZXzfXm
/GKZ9+nzT6mqz2i/nJyu7pUZ7XFOq5tGCHlDhP6OKwflSamQ8caUr8DNEbmRjsJ1UVNnU1QuhwJC
uPkC23/pA4kI/+87nQ9sqvxIzPeaXqxQJE6AonMr/iQFG54+rMylO3Nx+JElyZhi8IBWLHTnmcBP
jP9CNAV/bcG7slABiBY9c8d/sig6OezzghBOxJUlQK63Sp2oSlxAkWY0EP69MS3/WYOdff8en0Mm
VmYSMuEU9VViRQL5dvFHHEzJfhkyz+MpCbBK512tnKXtQDVbOKWB71wAKTGXwDql3oTO6Hm5qwux
0oz29udvLFeM/OPA3zXeShG+KvuQHr4g/g9b318vaVLY7bL1x3BGyCucLdWeIQ1+/XtJSctOqiLZ
iyw3thJ0V+MYXUZ6N151ecvbeiO66Mz72qP3g+5Aa8U8rcrOKCiTo2SRnYnOw36xLd2BYknIM7dD
e1WFkxihhCzvcaSISJTjkAShsGr0grLN95VegiBWJSdKOsQpvnGubRuu10xNfNJJPI5BpLYATr8F
l/HsD8fJ6yTTFs7wZs4lyxbLg5cn7Vd0zohqFOSrq99GpOQ1M4qugs0Z8SgT9nhIazaDRwapOLwm
t4B6FRnsz8mrGDl+TDe8SkmQkhxvdoMOf4+tApvVr5lfWG+2JdMc4QdU1LVKNguj1gRSe85/xsDF
fpceLdtinN+vIPrsF6I/YazNwMok0hXpreJU2nDtDRPBkLab7yUdAdb4JkpkT7giqc4AwdlmP3Is
IetP29eJJs3UMqUWNO4EVl100ruslkaF8EySwPHvwbg/S36Yv8tzD9AxAo0P7n7bgY23+uPjAYpL
083/WSgTPa056z/RGIHtQZ+kP8iV0CO2iyZQQAovAoSwJWeNvKTYKjAaIPtMG6ek+9SXdzKxrtpn
LKnDFnWwfcZPpcE+oMW3u8g2ibF5KmKdbHQWK84tBrtIdZrZoKZQ2spxRCR/NjwTPu3ve7gjecoC
l2tcCO6S+6xgHDYO27yl5aN/ReAqGHD7nRDdAcUmLxmihwarhJxYPw83fPf3fK0q1EcbO9wDhnGX
hK6tgGsEvVTwH6YFP5pkPAV+KEiCGtP4NWRAPhXt977BYznjnq1LKGsuakVshgRC/s8WtQoqI2g8
8RCjr8v5oEd8tlrPGLLKGsU7MRzTXHR/LiygMwlGxoBDFhMKW3ISqfuP3c+45haxZVJ6rcIsiyi1
bDcq5dvMd76fm2chnIWZ6L9GQ/t6KhTVuok/DoJisM6PuLKUfTYwLD08U1S3icgeqwnMsDq5Fel0
+pK5dmKw6MpvuX+xGSD6cF8yMNPn5zgpq+QhxHwjPFfh2NV/PMFq/0AmC+Z6d0D+HfoYx60DgE+o
JMu4mKanh1Y4kMJ2oCuuuAJjEJUVvlhiEfcZkt5Fg65f/QlgkWe6GSyAEh6s2CQIorMuybifB8jF
D4TDLJxnKXyQJ3z66ftxPtncXB15qdfZZG/CZpedNA9DNouMUydkrhoOGfgplBfgp3l/QsWt5ehT
Jmb69H8c1UaMlQlvPD1YAumrOLXKW5X1BVV+bLMMFxWEMfdMy7JGMx1Gw8g0snSFNTdN65IRxwmk
itGQzd3vBYnwk60S4DvBynNQtJzhGx1I5evL0l4LDiTvlZGEw/0X9G4m63o7Iio6D54UhdmXdb7X
EisttN41Zh3vt+nGV/ZQ2zRA3elLp2sB72IDBFUsOzsEQyEfTBlagkQlq4LX0j6LMxtDmIPYHKZZ
8ay+l54C76+atO/6ZvpDkwhgmnrIH4jyQf242LQ/0fbu+BfciobQuHZMO1179Y5Jy2N8ms8D5Q15
J4+g1kUm0DA/gZGF/wAxLtbLNK5VxS+NX5GrLu/iC9necz3jp3Vlx0dYD/A8h60sKraqoCYir9gv
C+DJVurYE3/D28e2MSYyC2aYIul2VRxJWuhptUfFWybue0ZnhfAu1kAsxTEQQ7N8VDx1yEhSi/X0
u5OGsrnivkos3jy5ZlSG/1V+Hq9xTSh/6wRwDosQN80DBpnoF4lveCFsTysgC5NWSU996yLn1lQx
oCVAoc+NB8tQaU2S4lVbWFP4wGh4nojUUwogjnA9kDxj+RkcbWcgcivVYj2K2wsW8jnKg2rM9PZn
amgeA69PXA7x15eaYMpSjRlxHrjO3vBQ7EJLPb6PubjpqOAByPYQ2KIzuCT3xByoxl+d1vEQbpr4
RaEghcnJF4hjScJoCoW5IHsN9+cBha1W642edZKZJj2cooWghGUOX4AZDo8c55/Kmwu/WrkjSLXY
YyRTKUZ6u1fQ8jaQYZYfPQyaQNPE05aRxRCrRIwDphD00vZiCdddizlHHJF7M2T5UGaN33XOYZjX
d+I2OkfOF/R+yLYBi/GEZFF0Y6vR8pOUDA5UpnjQNsv3JWVfVyW8zIB4hv+hCABr0vd6zGXfW/Fo
+SKggRbt7a1JfF10au+zl5yuYJe0oA9V0PZNQhFjQjIjwRPIJ/WDPehO/ZoNPCJ8edEFANdnH49U
MJwIgIUE8Y+pJXFKHJIWhrUys7ycPuCHxu4n2fzkDxtcDch5Ny+M7nBDpcK6/1EkNqSAIKeqIX4U
/SmugokQcpbiv3jWVGOKw8m95ALKPGmOPrtye8nCsRkfYH5Yf4lStAm5ySGWuqei2JKrVVtP3SdD
6U+bZXCLYk79rz6a/L1LThO0vqlK4+791UoOHovdruf9blS6ALI7hbkbAwgcGV66F7AK7CpJD5PO
ze9EPObczWiNoLloAJq0FrkbXEwGpfZjUxSPagfL8681Nb5US1Z0/TndmLlw9wQDOgqzXXp6aymN
2xeiSzGt1CZjBDCLSQCu4gPziFX2VMFYWOoN0RaNYBMAgc9onnvR/A6Uhra9OKNThqf8rdnKbISx
pkXiyUfXT3Sx6nYoyVMAkWuz5JS6UpQpv4nwgRBuLjr0eo30UKhF9InJMcu7pxoTh6blNMdI3Eb0
sn6V1Ho6UTn8Kjob+s0UcTl93K1xInyiA1FHnma77CrVFTALJQTHLlTsrxBqqYrz2KRBt1kA4gUR
vmd5Z4xgAMexMGpT54JDpN+kC/FO7gVZmIA5VIMwUGX3ZnO4Tb2zK1BflkKW8Cs3bacaRYs1fZdy
rZn4b5jiiYJqjbn1TTB+OklnTt5nWXJhsUuSghEwl7pPviogVlj7R6lEIK2fBYdvElnVL9r5KHnO
MRGyE6mQHExQLCaJdSaGmGwb1n481Af51OvH0SxRszZh4LJoJpM14MIP7qkIS9CFIo2/Z4mj4RP0
0LbHhYBAl1VA3dHizWhpDEff5d+eFlnbU7J0nTRMyOKh31s1bxweAGPOHhdNCkP8/jOAM1zCdFEt
19M0FA/uFY+ZdSa56VuAi9wYw7JgNpecxmOeiAmVyovQLgvV1/oI94pTP+av98Xz5SXZflcr6INL
WPE1lmVquLVGvAY7yKylHnC8yfzPFfLjAhHK3tWhlkAXDiFe2TymKdwYX0zg1XvBNMagwj5Xczuv
P0SxoBHSmhkLj9nphf86V3+tDMnyzjTH2w3SmsDoDrIs++wnnPhOGwbSMneS/1ffjw5V2TLOhOu3
njEKsawLhV7CtMlKnV6oQTwRo+4qJiVCHnGB8E9CtC96W2VHHP0LmMkMPbChqA2G1BEgoIVHL4OQ
cfepGgIz49fdVCd0xIGpedY0FyUAwKNDtAUoKaBm7ctH+97WlkDy7fu4O5XoFbvvdvvMbQT0N8iK
0vMLZ83XNpmTUo/10wmeq69ETj2Xbm39eT0NF6UmIbtCjEugMsHeBoi2xWUqm0lKVn3eN1ktV+mC
kag4MDwODtYb59CthRxAVY7UfY6+PIrPVGutQjJL2sIoLEmbjSTKDbkZ6y+Es1u/hLh1xl9slaHi
Pww7tgwV9ayezXxT2GKBF6eCYj9925sI0Sr33xjY1kuuXVFSN4LT7It3Ixmu4jy+WtC2AxTCTrAr
IkmCRF/8aj8a7/WikEoeN3YWT+M4fDqNkAwm/4riAXpkYvuc6wffmextDi+ORyewTcLS+p5KLugQ
/HwHfinK1jv4b/+iYwo3OPEMYW2UPA6mulDYMMOdBJhDOK44AMgVsspsA0njoSR2QNPBN8WPO59b
+MR9neQmqXxZznm5QkQS0tVa+Tx88CX5BjkQaX4gRg7qarnOZ7RFrmOtfyYW/+v9cSCKvp+esqfz
AVyoyTvTbpO8+IEDIDddKkwhOPl8G1c+0kaI056PRGB3zGZkononyt40HHGMgDXmPCsx8yEd1R6r
Hjblo/1aYgAI4bFHIdqRmdrXS3ib4fOGdcp3rKwxc1em/6gyJcKT1+lU5zPt7NA2ToWrj4Hi250e
cV/ZApGOVYPH5X5GojZ0mhaoDShV/WOWanGphijKr1BUfbPugtNklTq7IayhPmOAeFHSeomxXL/P
8yXRK5IUZg2tk3Q0y8DM1adYI0DIr3/bKAlLytjcaEbvY/0i8+zB/rkEVjl1WE+c3XyO8xB6vQ7B
45mFG3jD4MAD/+BREpgWYLA/aUYsuRpoV8yvPTvH0zrFt4RZfzkDRe/jj8yfSHANip2QwqaUdT+n
LFGaDK5T5WEODzXtYzSTAEsvPabgwV0b3Jqe5N4L3cYuAmmk1ofoehU+n+QdQ7g0VziMatxcr83r
hf+Ra4duo0ZrT0l1sF4iYKYTIActQBBL1yzTEu/Orcz0gGhFrIMO0zdmt9I8wCodBvEnwgp1A/UP
GRLaa3UrzMn6C7WR6wrYnMg1SY2/pm7z+ClFda9aOce0/OMrdUgmrqk+HKk5NcCpQigwZJaPaCCR
Rr421KoptZHmKAGmvkJcms0yY/EZQVpBr6DtanHG/gD0xNeZKEI4UF+12LVn+zFpGVJdZcgDAhyA
k1Z80KKQdy4Sm2wdpQfBIUq2iqVRtiqFTkcJs/nRnkoaJul3G37u2nyK0u5b/iroYdiOfjgbDKtm
K+vgbXk6fcPl4cldCNsJOQm1/GaKTjTZeZMEfMAU7RPAaJ8/TqZhGGokTbXtpjLinXve/vZhsZdb
dsxCd/dzMVkjvkK0BuKlz3JM884LJdp9G/OyA0y2mwsfyx6JzSTNp23bPenJGMBheYBJ8XCcrCf3
TJAmuW1LMGzt4UKsf1PzjySaPkUdUldVjzcebnr7srshAjyDvtT0LRFBRh2AaaP/JOCIlA4clHIx
rix5x5Oie5fjHH+fgKXJJ4prZ0Yib/8r0BAYbtOPI8BQrj7BXcdLZIinImIJkLUKZslkaY67Iznk
DR0sQuO0xo3AcPd/udpCr3SJdQcivIgCPNFW35s1FuxPvi4TSzNbqfdA45s3Q0wr2Fnuvdf9FOHg
rpXVAg/pLO1SfLUVzx5iTGJ/AjXwI2Cce708yScp6Oax2y9hLsv4q3wDFdH97v3lORlWbf14tVh9
jjmI09SArcBAVgwb4Dla5LfUqDp+3iYn9tsXXjmAQuJv6idsALpeZJfWfBe5JAzFdYNf2JQcayt7
DimzkK+EH01eCfl9P0I1wVRdnHV73HQ9n4kXrnwQ5xuuT+IKoq3B/kEVl2oU++b6OfTo28SNeTjV
0BIbU2twx7Xe4Ys1weiNKSj3zv745VtK0+9QvopYQ05DPXLALtVzvSqChAn72LHO1wzxT2mGKGi9
jB0xCtKEiWSU58Dn6yI5IYB+PlfLWlig9jztL+7EA1EqqFDzNxu81DW3bDVIJaXLVHYuOd6wpKKU
zNAovMqk/C0cz6/PbSYrU5gYr4Ne0caq5mQVPYKWYV+0IESx0o/vRRoTG8it4XaGG5X4kP0vkOIh
YHeJvWl8xBIx35twQ31wMcQ2Ljh7G9wI9cVa4ESraNCager86iNojSi7XqzhasRrO4KUYzHVyMdB
/M/M1JE+unte9V+94QgwkZgD5rIxAh00y5c7RAEGC2F+10ADGp1OhQxeuP4ayqnR8ZWseAotHXAT
qEHPTlatiSMDvPp9AcI36HS+OGdjeWo5u2tOZ6ak4oEEAvKdf2JbQ5FqipqgAospo8Q+MP7DosgJ
lfGQXmjOGq5u8bTQB5i9S298iYj5Ypk8TN7JB5+eQsURornOhHIVxYin88f86ka6q2hDQPXcFlZZ
NOWK0WkXJG4mHPfCmGi1CgG4kIkienRtG6cx4p+TsVrcbF3H4sOV4vpqSZLCxkdbvxKvcytI9+w8
NAWOyBXwnFAkntYdynrFC9vXo2kJdx4gamvS9r+CrbmUrbrVSkqVV1+UQpwKcFbFQSvJ3J/fum9C
aegU8SrmL90RD1/JjPOOCTDIb67hdwOKMlyZJwpyrTQT7f5wuUAjqEcQBNHntEjCRPuk7QxIA5hV
BfOHoxTgFQfQptW2DhQ9BeImniXwWkNjCHI7dlwBi80G90J1j9tjy2B3y/9cbdoPi+pjcUrg7oTc
cDru6FIXCD5e0fuzLTGrIa19/pD6DPS68+0625uvLDJRpnN2sNPeZQXNqdM7801IJ+LhEfmNBK/2
ZRPF6YbSAHNN1/dCgiGbNxyQdmlhj+Rm3nYGTR9CgYj+qIWdJvPCFepUvXbWRNEarxbjq8Tw7/y9
Tx0dn7BZXQ7N4JpZIkSDynKEJp+rBDHMToJ+bcGfaPdoJ6B7S0AVKI/GlouTeg/8SS58NG/13SdS
HPtus/memDXyjh/F7cB36HX0DJYo7QoM9tKGpQOuchQOHS9kdrBnv7C3nRipmvSSjcfMWGDRYLId
oLW7Wnmgu7/dOo0suwH/L2fq8JJUGbnt7/N9ivTDx06Lf1dUnWnH6WSLvoz+o1GrxclO2r9ye65m
fVDs+yTx7knZCcz61H0kR/oZZiik9/S6B7sWUOfOKoV7AzFmrkfscgn1PAZy4V52N5r4FG27733A
BrUn+UoyXXHHrbQRtWIIbbDKUCESEI61uaIH6NSpg8J8morGgAeXRN2JbFlB0SNV87X0Cw46F9zv
ZgV9/cZbcXMdK48rA4rZvMtspNdH/q8xqnU0MFyEVVHoE1BD4vtOLkBn6O6/6sK+MekwfAsqsVn8
GIlNqSt3C0l2Cx//g9VaTK2vEOA/uhxOlEKJq1Z+6+CMwP1HVqgsFKr4r/CvMpRYVDw1iNrpU0cU
tOYxbvp1FG449hPxPMmX7vysHth4VbgnTct0Ibh3lxkr3S7GWZTuu+21iQJE0mLzycD64DNa+/U7
wccT/xsi5Xl/LXDgOc5IhnfHM5PCYPIetVfKD6SwqNrBozl6fqAMIeBgYo2u676DVkdRxiOp5DfT
OOwo2jCFa1X2S7TyC/85rWLCDGRINC9OMY/w6zsYzQiIYrabw274tbznnkealbhXZLmRlZZqhg6o
x8bIVIjVjpKioy3aEPHozZv2TeCHnclb68kz59kNn2plnSfFKCSV1sZ4o6q/8KjwPFfuULzp9s1f
7IvRZLluTrDCZJpkWls7FcFv/SCaA5c1ob47w+gXvq5KGAh93UHi9jf3JsRq0k5hP0GtOG7CyOu/
lbswju2lgoEoAl5NzL5NexAGkEoF51dhQrvDUzTPSy2fvMMuRGmBzWCqRvZZzwrn/jwqzwosKLVV
OfyrUofoj+FDv84ISDThbNRfpVopLrhzbo4usIDcjSTQD5CiVvAvDbTGNKKCSzSYibND1PBC59bj
M5Y4WhjnUSZDUvYO8Vc28UB4XVkRgsAntZjbnbCPG+rOQzUVXcf0GTnfLriUoinhe5YKtfkMJcac
HXPQ15wOJ3WLXAvUk7uzmCt0F8LIzcralGMmoC2Qzp6xhdWcZMrKJ6ZncF0yg4VVadcN4/V/D3eA
cSijCTw3PmYO6P3+yoJPE0DZ1GyCXiAsyEVvem1m5um8wTMQoD8j0sc3gqpUZ6AfqPp33rRU2IlA
05RHO5+M3C9VHZE92ld/efkwutPaAgt2AZE/K5jrse7ap/QBtzxZF8ApLkZwdvQPO2F6hd2Q6unb
cbgSUAKbnyu4TwVHLYPEU54coHYM0bX96H8ZIkWbl/X8uhROKlEyKoyU5xwnB2A/7lw/FJ43vERE
0nsF4X8arsD4yTR5K7UEaRGKLvRYJV3hfzm+aSIdAzbRgRzGlHKfCe8tE3phwvridkZkcKp4y0Am
66BBp3Th9bNihGgCbGTWH1X6zJcRFy5Fo4D1RTmFi8cGzFt43ddWQd+KSQnJpW6ttXIxzcZuEKG+
yHs8w4fZNOp+HPsbQsxqocXjGKDqQlpqDit9hn8eUwah3soGO+z4/IP4vpGMx8zLAhF4xnEUnNJ1
3T2QvzWzGWiZz09hlt/BMwDQ8YqUauVVNHJcYBdyAx8hsyqPg6K2kBiDx+B5M+L8Svtagp/OLyRG
l6Yr5Km3+wI0xl+fQbzSDysTD+p/93Ifx2RFG+z4wCn+lgsImuPfLCfKJpHrH1mp/OaTGUXe0vJr
OYoGE9SP1R8Bih634MoJNYUFL+9rOKhHwd5RZnWHxbD9nZp8t90GMzu+okQkN7pPm9BdAiEe/uml
T/sCp7zIodURBs2qKTXxKIuk2jRM7r7hUDZb4mXzQJY8B7P/R5AwqrSq14ZXgpadvtkxG5lIkxN+
xEnd/TqyIxKQhq4M1+i2vC+uhIWpHnEPvEfeDh2JLletv+du22uXGr0UOCEdrnMeg6DFy9uBQQTN
ZyDQ4+KqIR8DGxHissAUMP7bgWCQGTEqQcucjpFcab5gNKYN+C9/A8dhnp2HTCVzTYlhu4WeEkcz
eIv1+s0SfiemfNJgyAlglITGQkg1XPVDoAj+duHQ0+bwfxSSlCi9pkotHDuWPqLY7E2OcOiwxjDf
yIhtaWWhKTCEdLC6YMQfaY1bU/5448ROoAonrnT7eDwayBSZ24eVbEjMzefb4Nc0p2to7iYsfXqu
JX9N6a0CdMS4Dz+S/U8/bWvNfoG7rSiWfiFugOA0MxypIMQPVgwxvdWXJ4qj1qHF6dP5OxCpUvnh
K1PTp7iZKl8lrGtVFz0D64Z8xoDgbV2TuV5fRBDIcc5xVpvA4GeHs/Z8LTtbrArrih4kJUEsMsjN
+UAhMlzoaDTatU0MpdfRxLQpFE77LMqicAHJFZ1UOngdQjXCP+07HY+pmqPhMuxMCCuOBpOvRIII
E6Da8EzO/L3616QgGObRwmTP1L3D5is1Kz4fWBMix+zeHgYq3hZtlZSD0J3lnsYbDSbBG92L/DZI
WlO7MLuMQ7TAob7BkHTpUJfTaYzDo5dfDfQ7LE/qsHsmhc9VBx822dGBQeWIL/oqDCvCzTGHkirX
bJ9Y9IfG4pQ0p2r4kwjgVA3wyVXqEoiL1x5l7W0BmPk5YmOSafShzfMRj/SWYtHYrqkSpGCg2igb
lu6tg1iwlouSoJS0HlkE4D5ZvE9UsCN2jt69wVAQRu1Xk5HIMWOU5qOi7sXfSP4XpsC2ijHIjqkT
VLwntPpI05Vt1EZ45LTluaXfTAtjDnsrcpWhKKrQRo/AxhM7AsxF1tEekzsVp4TN0ORe0CPuIs85
HBA3QTjDmk8cuU0BseG0Rg0KM5jo61HsS0m0A4mKGZYjs8G11Ci3ClAtUenW0AS0BWMnNqZMeEQz
7TUSlg0SDQ8sZ3FWh4ePAUVG351I9jL+C88Fm60tAo7rDxY5TnSr8e4b5Ju80dsB1tPGOgnGDqa1
5//1DyihaeuqEAcAVGx2QX7Br+XRGu7APRvFOm4cKbqwOPuVd7qMDpcYVQj3l5Hr5osjI4xAAeNJ
WkDRA+EfoY+iKubDSMwql/74ZTWdvsvRCDYKLPogKaR+Anp8nQrI+mm/xHKD3KYK2BwRxCOYCceZ
J//RC7EwfQS6WOermxueI9BOrJF5/HC04VfEsYLlBjNPa1p9gTfmdIe2O3R6jp2naUGiASdEzCUk
PcZywZsaPWjwfbNThNp8/xxMc2Y0epOakT6AAUFkvWgX1R7jSXyjiPGbDKLRMPFPgt9Rc9gk8LmI
CkmB4A+ySFZoCpOI9q5rAcUIcynsu+Kb2X8RMTmz5bxt6P6FpoNZEU5NFesk7POFVB73hl72kYZB
7QTcJcY61X7qhOlX85roO1SyXILnxOkAXWHs+9wiaZtVLlRKf4VILqsoXwvPAfvReIHpA7z7wWNT
Q4JRjYtEJfDMU7CiBZjW6xBtjUwgC2gUrnADLvTemNym/c8h8YiFcva29r5hMQbqtR+eAqUe35l5
QFNvxd6SZQolMwSV53STtfz7E04iUyCB96l7Tt8Hw9KaviEpN2ykSmfIBvM7ek29XFRSIElKWHur
OzLlyUebETBzKeho+h9ICDAdxKzO2FdeMnXjYMkd+k93w7t+3yRwLRvSORHnNcXWrnG+bWXyTqxH
VXS//wTZJClKkeymI83bvGoOZ3CIOWgbdk6duvsGAPQhfAG+Bese4Ms09DoVDm+amrUwaPgCPtv0
R0dcpGO1e9gIz2I4FJci1kgZg7oL8P4YwBGVPguC2xim8wlZKsSoaJKWSkF0FPkcuDW1e9I+8O6/
OQB6BccGSF3o1y9OC8/GDi7I5KB7w3nHKeocDfilKgRTmmXhxxnhRZcLXyRoZS82+FKj3F1+XpCt
7ek/Un9/5vZq5DomtzkYlw0jmzlLCgWyVKC9+RpfaCsfcPMA/Hadv2bvD/3VfgIhAU3V9vic4Cob
SgUzFt6ft/u3xJhJHGvOMAeIqFtXgm1/NyMrHtjwbaEuLxfBJo2rvg+NmtMid/Ey4KMQo2GK4uHS
of41NEuwkfxVp1G8IlDEIHTpXRivYqpFe5w0tol5iYTKs1Tqcb5FdjDL/sp3mTSYy3oqTOekAIqu
zAC2fXqlPgHMnUyZbH8bELB0xm1IG1N5ekA3I/gbgNbY3GIGPltyLTmWE2+5P9rRteZNQpv+WO8y
SvX/mBfYI8xoQt2lnimDSzbOK90nQgFxI0RvmpBUu3DPLB3A0C0oW2W70IaWL9nnK5qx0eHwliHp
u0wWtwShWI85qe7vkBxfWGYGMptjr4Y7ZhFIWCwaw7bLBpY1urVet3z+HPCmdEK0Nr8iTtEmjdNL
wGsXndWJCxKhaGm3uQ4P/fqEO5HyQeKz8LOdstPH1BohIzYu4X4okSOCA55aUIf0lHmoupHu52Ni
SzaWGpAAPdbniE5cqnGIQi8rONvrG5ZEykPP0kWISbLFhengjOx1p+1+fwkq5tQiir7yQuLuEesB
gKrlZr1szLw3rE/GHPgKnF66G4gHorKDCv+swecbA1eJJ7F0Hdp0QG8dOp4yR1yVoVFonyzS09xd
0fPhPh1jSAJeFiMuNLQnhsBtaEVJYyhMwq9c1KOVFNleKZEXArPTouhwqMCBUXKRxljFVw/I9FMk
Z4HylzP1Omnj5YEQv0v/dFIco5Uau0mwJmQYu8bTIZPb3A+nhhOIUEsfP3vhOtk4iYq67EgWz8iy
kUuRbPHIcKM5tmDBbZPSdq8IJgC70/3M3PMYenZxC+Jb7/ufwtEb8hpWvp6Vf5TD5/VOpxlBfnPX
UAkEL/Wi451/RCY9zDlcQ2wwtFvphcukGXV9kBVMGxSRpnNIrDDpaNfJowozMbW0mr1OCpPLpYZ1
ehS7FpgHCzueYF8XmgGx2FiYUWin/B7e3rmv5NyTWB1utuzITjILAr7gC/d9FMyk7ExEUaWrxLy4
l5nIF5j7Ia0q5s0NUQ+9p+uwZ535kka0oUVt9Qk4Vqk8rwk6v3MuqL4wJEG34R3TzfjPF0aXsQkO
bXOhnNwRm14dy7PcTp+zdlyxaFQ3n6rGI4ya+LD52xxXciMSAk5zjJ+5r2gxdqXWPt4JyYB1JeYi
HOwRstgoimTrAMkpb1PbivaASQPnjD62M1Kr+eM6X+q0pi6P7DckipGR/dAs5NHG7boKCoRstdrk
M0k76nA09Z7G7QH/VBtdb2NtrqYnsuD1jgW2pUE8kn6htPlJ47bL9ldsX4lpWUYjinA1jcVn7fx5
IXTU7q/KYzjNw01PeKpmLE9Kb0iw6xxU1iaqbt6gLHtlpdou+oCOTFHm1j6H25jGqKK2TpbC3gFr
k9lpyXcM9B52qLhuDsdMhGSdqtCdE9GpszTDZEYKu8gafx23/pxkPcgRv7Ai0WWmW9Y4gQa5Ld9n
QIyWybf/BQIemO/SJVO8VIH0Cr3IEJgUL0lnh3jkTgdwFscMv4UDzP/vofkx5UnO5vAFtg3fzBp2
fhBKWVM3aa44zv5XbplE2/H8XXodtWEYOPyhu8DTVl2Yql+V06jjiithXtB4NMkDWiqQq7K+6ft+
NHElnvA9/Ks+jvop+3bjR6Qbh5bvbYxgp2PHFwLvtbMNX0g1xpWN1BUy+/GVTpMonwhsekoLqi5M
MKF/mALL+IHl5wKEmQT093eh6kC7HJCEUYr1Tyit6nm3l8QnDliRHp3C5tkqzkLRfTdEZmZjS4bv
tZBVTnAyTXqt/Bz2e6wb7xmID7+Sc2VJ8wrCsmuvkPHNjtbXm9fG+nWZxSzwAOrAzUHWmntJttKQ
llLRSpRTQMB19VamrqjzqeLwcz842CGieCjgQ0Iiyon4ptX+wbr70Jjztcv/VBFDFrXHwOVIU/z2
ETTxfpNg/ZJPSGGRcVOTvhVsCvDiH5zB0OfmYXoE64W3taQoNAeHRDu9rRPZmW/rMyyXmEe6Z2U/
pZ6t/xp/ii1iadrgafw9vuvEYiGKKwWRNfiYmINmZfpt7ugiwRPeegIyh3NcyU2DQvyl1jTKYeS/
E0NDlqUk8252h6MbT/nvSLp4diFA3yBqklh+auka5wcpCke5AHNEeIZe5ty0S9QJdjdmsHAaP9s6
asV5iMASUKuBRXCSuhxxRf6w6QJsqmY+8Na4MbFj0dULoL7I7DcfyqnmBpJCSf2X3TBmwI7eHgqf
l1o0OsH6Kna/KaxtxgBuSMRk1NrUVgR5bt+jI4wwI95iUFSKUjw9KGq8sddLEYSuVToK2VuY15YE
zzvAFF5bMUL0RBA7nH4D2tyArCf2rEvfjk7PmuqLl6SQ0bj4Cj0Sw7qFrM1+FvjAyCH+6z1/gteh
e0QewaKFFpV+pRjOevQgj/SMqDbih1UclZG+gAliBSF3aGxWUphvhO3cCaPdvrs6MHk34pLcMomZ
EJTshE+wSKJRgj10d1zUA6KougLFNo0X9fDWNNKH+O/ENBP3MDUwPzl98SFEKdrBftWJpqzvneaN
tFqq3pMFul8J8eYoDT/T6/jbbNNJi8v8MWyt+/MCBr2PO7ysOw4eohoVvbTC6YixUT5AB/13/IAZ
3FZM3Lnu20P/2wJe5z71WVCKcJCOD6r3Q75yZIuBOnW0/s30L3TQejShB1VhSTMq0X3M3D6UQCr6
Dw24VrWNiIXhR/OILLQ0L/sb7IoTpEc3+PzQx9/ukVn3xFGzU5RrZ//rQl/rc34uwecqdLdtDdml
jY39xKxD7N5JsW0ePTJv3e9mW4AbOcKOfPhKa4QTBfpcQa+HVCkfw/wNyES8QSCRPlQ+hXKYN+iX
fdFEGrfuyaSzR9RQA0/3FWT53gkmcprSbXhiSnXRaqGrdB4PeEh8SHAxiu9UehjjwzjHLiRpEwBg
v004r30o0Z8C+tfHFvGfzwP1CUXwjjXJiX8IdC8KcX3v9vD26W7X4ftKQc/QtK7eDj+EwpXnfHDU
wwXC+rhkYHPnChZy1sRpKZ+82JsfpzfGh7eg5vtE30zH1WTUaAKmwDJvJQKFSoxDCOmlwnKrhNlL
P1/fjP6d+HprAtLqyNniqcmBkiSVvolT4I1RT7oTYa48JVJZX9wZLeHwgvZTIadmV8gIYaQA62Bw
exE5nm/nAFhQ4TfeqfGK7cfPKMAj/SgOsuIySyeA4kQoPrvmKiy8wLav9HlClB0dzoV444hpnMw8
jhECYzyXWjk/S/QxdcQhmeloxmijh+74Y/cOGp8ppr/Ex60kGD5BiwjiYiASYI2xFbjFNEtj+//8
0GjZaGdFtPpXbAR4kOkON0jCoCLBztzkISr44PDcebUwtgRzS44LM+goZknNuJlZpyn+Ohbluh9K
eqI+aHJVzFk9um+iqcea3kmF/R52YnqpA/m0wbjUteVgyO+W0g9Lks2zevLVfGLDBZyDEvT+y0pN
p2e51GT1+SRPK/Z1OvkSlGYgDmHTDZQq5Y34EFEBEE7mtqwba3yEKUoaoQAVZ6NsOsmJ2NoMO0xI
ABSt/fNnt6BZ2C69f147RNgsqKLf52TiVKRdbagFS0qqlTw0+YzxzRI69LQLtjacTU4YTBAq+xQG
I8n1QYKgkH6A6H5pKqqxa4hUEB+14aITBFv8jp7/kCC60Zfd8fG/jGRd4jj9LUnOJUJ19aH0MHDN
RHIUFtN6A4HmxsioT6YiBfMIKdF5nHLVWocrcryVY5GUZg1poTwf7dBX+0dFvnkO9sHpeBI77YLM
WYBFQGZASWoD93pi5eTipWSQi+TJwFuoVlynavgKV5h4940MIzTX1dl0wid+7U+0aM1Ccem8X7MQ
EbIhh3LZIe2jKqDJ44U2yA0XPQUK1cmy9NRCDkMpOEsj7YEhLlSmXATvtj86ugffwFa882ol/Vps
w/gbATp8kRuwqRwAbt8dFKTONmHON/f63R8AFm1m5w5YKeZaTcrkS1yaJ+WhzrxIprbiGygoK6Yq
VBNQs/tlHAZ06/o+1XEoe6IKLSOjAlS8pEmMC/16KuklYfoGliAix7h9RYjREZN7Cx0xS0Kgv6wn
/xVrNqorLGnkCwovnqSqikh7o9kxZrRrzpmwLHlzrgcoyo9YQpfKltqtltL1eDqzgfky5IQGS49l
Bdud68xPE0aImbP/7T5GJnnVcbk1D9PrFT1W4l6pdGwKfGhKHDqF5I5+kI6rWUTeGQszD6xreg05
LBxFi7xRI2OkoSVYslI9dUTSKv/Wem6djw/am/L8KWYF7SyIXffRJsR2Bu4Ary4Lg//11o1OzVVW
1/MksMvtt5aL1ngekUi/ZJfCxFcf856n0Y5EZTVJofDGLA8d1/yXqBMgXCcwg2DyJdrVyODSNDX1
F1GMEB5k+c7GvOn6VFGtMhMxLfxnKcBmqgJwHufu8s5wfVfLqf+TmMwbK7leEEZPqLPmzHFKuVmH
zuoBPuea1YDR3JjTr3L7s5s6dCUcP21PpLvKVALzzY13PXL2DAoqUuSyFb6cvO3XlzMr4EJZrBwa
fPRRS1+1hWxChitBiaUTuK7F6uxgor1qoypZj0yPTwAINVAOmQ6s8AR1VnTnnW50XJp2TGw8Mvik
bQEHJiiIvne6IDzrnp8Iqez57HWGlJ4VURK9JJqaNdxYN8L6WvS1+6G17Hlu1GifgLyX+5ug1Jgb
Oz7EMHf2b1g32y7jPnQ60Fa1i2Ze2qM3DGufV4PR3kRm5A3Qk9X47hzHsHihdhgfmNDJ6dDf/C0x
7GbCRPpyAz5B6ikNdq1amWBu2wNaVSkeTWqMmy+ZOAijVuEaDKVN2/B0If6Oq6LVqur8JS1a/n7m
HP66wNmMafD0iK3RtJWZ8kNU8K0oHYVlO9gxmbwmwwTlKA83JMG9Apc5+LrURKNuUS8nCfo3ibjw
tQRgbXJy4HcLHiyNqnuJ37VcimlouGpcikn+fzXhjpvxs9xxqEqBm7GitwptnW8WmwIcRFb7iYqG
VIF0BCOIosDHIE53Vcka2PVAF1oSrgIhBrc7BksgSvQd0+AvYMwmylW9cf7rI+C941dtkkNYvwe5
uvMJF1x2fvxFFBQeHtDqRF+nWyCwyp2r+Vh4uTPi2nwAH0zmkGS/VbrCugmh+0PT/m+AB8SoEch/
BdcbvsCFyML1id1zIuZblcYTbcmWDzAAm3Iqv1thlp2d85xHiadYAMUDmDeTNmqlJtIax8W76lmf
6be/T3Kw7g9UtVuKb7DvoVMViqMGvBaesc4LpOvZXm5Pj4gCFJRVyYFTPmu9qMD8sa9OjylAeH6R
gp1Ie/WRyIQ+UrKCUmbYCTlIXc32GavVNxF/0pAUmZeqV7u+3Jy9qZH+MbJmZOQGmdRjSGhx5AqX
HnQ/8RwpAbB5V6r2Amuj/IiQedLFVUNyih+2TXeAHKCCR0Xv7PEHzyC/euZTeK+RCrGQpAaqCmFs
17pmDUcxQdWw2K2y28yVYKc6V5xqAX+detEmU1AgwojJkeGYHfVdW/xWr24jzMgL06A26CI8iLej
vxH47ksY3zbaFj8XGZ6DaT4zZTwnuuKH2IuqnsvyTyqt5eKu4KEgEjheFGqnEmh+NxLS9qQ5xChb
Q7JWAvGhMgsUUjwQd5/Jam0RSQmXuEdbhs8tzCc4wlMj3Tru4Ev5B+8hjWNu+vKEeMTJFagaDddp
WF8K1yaQibCtfvpQioz4VdQ56Ld6X9cHdJs0w/B/I9CFm2jeyfcfgb/TiGNYMOpYHR9xYYabnBdG
AJgLPCzwzmcITymlS8rftvKD6Kg5AxZ77f8ADm6uYP0JZTzP3RNG7ydDlMTR/DS/MfhyG6LYmCDt
H7V+dRgdvyM2A+psX41Qgo9p5CLxp7dXe+5jDCSN2/ZeP5uAvZxanUBt3+JIbYYPe/t3FFkfeRcM
QjOBgA6DB4y20hqgzSHo6IXhYnmLnYvMq+W9z0TljK3ififhQ901no1A6zrP3hcJlBhBwlz+BEY6
zDoG4OMuhikvWEnbjlNv8hBAD2htihSP4TRZFasMUe5TdR+9ZeTTWQk8qF/I86LoKwpAMrI35n9Y
VBj0iart27E9n43lLjvdVINNYNVhCYV3bEY/k7NtGZqNBSXCGaezJjISDcjD9x+KomkK7x3sba3E
pZs1jNP+foOjNmjzjEjdktCU96V6QzoWs8XNUDvQKvN1m5KpNMlqrh1ATywSQdXHp4MsJ+PK92Zt
o6iOai0luS/fC6MCfIbV6/jEFN1Cmh2wYAaZ+rXvjf9QXGXdmnsQgMEfFAbKQRS0u/B8qgNq6S38
4RdN4VTSv4uoxB3KZ0AybpbKGgmFoLbG7TAssaa5sjqMWkk+x/1oIyVQMdXTMcZJXTYjvdR5DM3K
NE3bolyvObEyLaOgjoRpLbBTDd4qRu/uyIKhJitGWimWJXhPVAX25dUFH3tZQ3wND9ThYnns9rEV
yrJ42Vgjc6UyHbpGaKEoj1KTMh4Ee2T3gwXEurigK9wvnCwtEnh6gALlZMH5wgk75sm02HL/9TpW
1PMFse80hCRn4PJiWN+Hq3Kl8Qs1CqeCysFXMYabeBO4hy/m/fL1vx9NPcow01WK3nRYI2sWeKWZ
UA5Tc+0iu+XdUZ1Ob/mvyFV0/gZ4gwkJqU4SOEoLDDPEBt+zVobWiYiPxqvGWTHQbyrcHJdF98Jx
OZ9sy2mZ08A/tiKxlzJyRc0wx4rNnCpDJUpZQj3yCjm7mbGslPuuCVPTq7FznKHL/Zyxq4EDN7s1
cqr8JOGFNATdzZaZ6QqOfssIK1mRRGD3r3dOhBwddTWyb/B79hD+4lcDWn/0dcGf/4vh1HSpDpWh
pnyiVROGo8u1r4Vy9nQz+a5LK+WmsE2eHpyb16PKyl4nBAW9JO5fWmfZdbBVle4SpmWoauQH63WF
9++qyVlJYU8rEsKiXA+lCi6ruW0c4etrmNe0FqAFsElpNQnguVQKtqXssU1VhQLeRGWoVFsK8HI4
DvukOMAiCd/Y/SjUN6/bqBd5Ppah38hx6toLLRhRtXNC0o2ivM3iibyQ0n2vfTxIrqSCvUZllTHf
6YR3u+fMnVJtAyENcEaOgRugIXEosSnLvYkiCV4fs3FGkp72Asw9u7mgDFApWDZXrnG/O0EZle0y
YFNr87IxdM+a522hiRmnEt7IFvZXhDSAZr5iBISMT9FmvHd8IZKCGGVMgmKq1WnEcNtLc5CqUz0V
rX2ktCdvWg85m+UywaK/YYSMd/f/p0raXRxlT9tKfCi63xZxkzedSjcSrlFyhkHI26QPSxfp/eCC
FhCPjXsMq+60K9qKaFroSSeEByEwmLEN/2Lo1/2odwHHjhcmhykaDhbfYR5dNpg3Walt2hEsLWKm
dRJjTScnONZqxMFhPRKzVfB0m1xvRzVjZYAuwU3LhFLAbMUQY0lgtSrKXzS66iEafoHHdIiqjD3Y
FshHWpLl30poIWq5blRbUmKD+Htg5w+Fm9x0lR1kMbfIN3rGTNL37Wi3COFyWnxLVjUwZMXmg8fn
AOeKn0in8hXxK6lk0lMfKmHBWVqP/BV81WpIaq5rVtvN0z+hdQMAoKiroSfzlO6CuegtvSf0VzL4
tzTQtrmAtwtK8Qt2YipVpW7uO1xVqk19rDPXU7jkQfqX46G53h/eKuIUAm5QAT2chwBhfJyOUKMA
jum0LXYsfEmg5lhwiY366Z7leCVDjdeFkLV5yGgyo01v3FOa4rKgAc3l5VT6xzwHoqTKkMq++jtk
PXWCI+0TyxzBUFPjqUiJX/ZXELGiQo6zcYCwvLL64dmjlEUs8U4MLwLLIqlfalhZgFzfPjzlm6IV
WjQyAVd6rylYPvaPgooAQMO43PMlJpbv8hIbNvkowE3QHaQmGZgSVThAy5Z03R2L/XoqwTcEZ20c
Ydm+SEBJeWTCtmei98ZnK6wCWnA1X7BKkOKc33wr1iFrZgLf0QzA8NaY4xFVpWy4SMeXNEDqkgPg
daG+c0aXtxupv/lWuhXjXtzr7wcua+i1g6FyIBzhAEvSwgaT2zhDbfAtxZSwWPU/ZdoC/1rI92MX
UeZzjtM19zOKW9GryPe2F7QIQL43hyyaWAd1l2NjmyZKzNp7WXq2SHo48r+hFfbhjFcV3wwQGX4G
P4O3N3sUjB9zyMvUlZQZpU4Lo+B9y2g0d0oJPIrlqyyzN1DwJC7Ia4703KyzM+pBYd3C+lfiplbV
WXMEsrXhGrvlsXHvJpjw4xKNKPV91Lna5Bj8XZsc4gwokbWF1CBPaXIa5yvbevx1squY+q5DUpi4
lkZcPFeYuVhOGVVse9xj2OBDRIxAcnTZyPlkV/WAmB/xwFSA+phAa1siMi6VHGI5vJm9qHBzJg4a
ksBBJUvA6ZK+AoHyVjIPmOzup6DbHLjUMTA+RvTaFNrjhyGfjHBoyjkhyfb1S8cfinQ/otBSw011
QyKSLrJY1LlklqO3c2iss8sgS3FuV4PoCkkX3OIMXL1M//KZIKWpUNg5+RZdIzxCYbKkmldKMmOB
VBpcD4PiD1RJOpqgaRKhYnTtDgIh0CMfsVe+X0EDJ7q0kLU3/MprcOBMvn2goHcf4pQjWUnWFy06
j2T3rU1KWIBFyiHjHedaKhJM10Hr4FkfB29fw+TQIGJWmM69FF0953fRI/eLzbVRzVTOkSHDZg10
XApIBXS5UU95IeS8j8Xnz2z4DISqtnq64BXPygoZ2VpHqOQPtFXNgT/4PcKEP1fSRkHPipwMgqgU
3KmIoR3mzTD6Kv4NiPhDrKV2CkEl1r9PD5/+Rhj8OLU3iXgfn7yBL14+O2rIcv0VMY+REMzywnJ+
EPX+c0aqbTQyu/G7U0PUpncKryznQsKHXdGTvcWWOcdwZkRSAaRKhZxeI6dKf++OFP3drfDI0cRJ
q7u9XnJKKKFxTyFF7gnsbsL8d49yARNC5tSBiVkBWBpp7AXNxTXcixx+k/RO62OSlbu13Gdvlq8n
bUC0n6qUWtFVPEecX/KuoJmXsddh69fk7X8Jle0GMpXn5dNdoE2p0XcWcBr9ZtMODveGgz4uL73t
Mv+WYWKhSkQILSxXX7ylBTZZX6t+SgJe2JZUQUlR3XsbYXh1oAI5sRm7hKHFeQXOlJGHkH5gVPbg
arwAm/k6mUzCTmfyAE8pSH3lpi2tu9Do3HJfjA4MrI19bYPwM8MD86VnMsAh6CA7xAOJt4h4Ga8Z
O4oEQleAoP3ZjMjQcy5zM816IrIOppb6xh2Z2Uc43CW6qPE8eoDg4TwkAdVVEq+JqEER2S82aoXw
urT7p7I4joOn6A3YYVrRXgX+5TSLX3yHK6dnWA79Uyk0b7WVSgfqD952qMBFOwvMtntthZOa24ES
QydlKdRq2Pl9meP/0zH02XgX5RGlCpX/pElUP3HjlNZFJRiY24WGY3mgx1gSl+cJUl5KkGtWmB6w
QzptjDoFcI9m4nV50+v+5CKUmi54FxmizEzWk9tT7WwQRkFlpk13do7y2gCv2x+n31aGzdwGBjc5
nGqoqQST2aSwO84UUv70MoEGJrw49xzFcRxAZZk2EHTR+EcQeyWRoBsZqMLEwd0z6w275tItdhdf
KbeoFgdr5CztIRpwoV/qEoRSjE3VBI3aJ/Juqm8Ffo1Fze3rjsJYE8BFaPcZ69dzmS7dWBIIFIi1
AcpyxAtLj3E+oOPVr45OVqfq8xyu+rzD6wmvh/5X2kEywGkZbKOSrtO5aZwKbSZoTe8XHh0QrOC7
WgDd3gmJFZqPOZEG/8Mfwj+0QuoT45tSQpFm7GEIwdXRt8mjPLU+iOofY0kwXSbXIMMp//R/pjeD
pGD/C0m2ZoCTMdSInKKoHLClj2ji+yB5DF9BUfkw8I2z8qnUjTpDw2EPOx9JjEHzQpOsP+d10wai
j68uG7r/SA7wm2Ew4BfOmIEgMtn7dsyTnawsiZLRqRhz4831xDCXHaVJZ4uxJXH3CMKsRz0yuoEZ
P3vNfa/LJCKLl2UrT3yvnKd2huXZzSaugwDppDnGzrfnC9H7xKrY6WQDMxwWlBrAFdtxxU1g213N
AoKlAqwbPQ4twIGpMaq2EoY6ZaO63qZwG17CfRvBA4nuBbFNeDEoChp5TMlcXK7k2A5DfcxP4/is
/C7W337TiELkKOa8jFjxYd3tcxwAyQN/lbqIlhcoLAGKAEVlX7Qpd+11HwHgjA4v6hgKS1Pb9e1F
rbNqBWpXo4k+vOS33vvI4AdteP+obWONE2esAW/BIyBtFcgYqCTkp3QFBTsTfg87gXrOAmoFPwrp
VIoSI4rWsyvu/GvUT79eHIW00pl9EqI8hJvifGv2K3CsPaPXGjkHAp7r3u58XWWhs7DTI0iZYjAq
f6uEIAytHCBT+nVew+3CGo4L/pT9uR8Kp04Gc729Pl9sjyBzJhOrZt86JOTssW9s/+JUiDaD9kuZ
nNXoGzH5F2JHWjHasLCsOhexOEfA/6QZWJPB2Boenb6OGutiMbJtJxTF0yx0YHHTb2irgN3a9s/U
gSMImtXeBATId0xaacWa6gMOmMhW/2zYtOmNvwfGh+N13mHgafiQxKJj+949j0zxTxlaCKn0AmVy
9qUpLXtPaBaT4tH4q3NrZVwa1rkdtvHsDOIS4qrfCLXY5GAUobyT8iFA86EtPktGtg+UduZeeCGg
hiI5znyBgDdZWBFutH/jCL5Twh2H+WyhcMikyq+Db6hLHcd+gs7paWCQc+qeEA+Bw3LpgMYJ81wT
QfQ29HR8SOgn1NmoSTs+LdHCppMeLWqbiTSEK5DHwen397P8UK77PsLsmh+PJkUh5KNuBaVlbaWd
iDT+f90ok0zX89lpYNNfsugC2WICmuS0nfOcxMRfTOIV08aRrWzDFN+s7WmaAhv/844N60QmuuZ7
zrq8g7VQy+nVommM/zdeyVw9Ps26e9xJMDgci/tqPvCiP+AeoHNLBd2H853j8I+pk/MEnzw+5sc/
qTYkuKGT6AvtPhSNerJ61xsJw227IAPfJv5Ae06GO0qKnR1v21VLDQ+WFqAIUDP8jvOChd/ryoaX
v1Aa85xRUR9Wglnmetf46AlwsYC+HbUKPDGVDv3InJoMdc5RrCwkZSsE5ojXR4CGeGOSwyqEeph/
ST9bdJDYwHY1gE6gGOOLk/GXqKjauEOGMPlZtFrj4gGm2ha1CgTcbo9qO0UD28RrNBSV7FDdFHq8
KjbtOO1PgTSKgvwLSG0/5wbImRaaQSOxwYJEupfwkMlH/adPw/Odm3k29065zg6o65Mp4O4U0CMu
Yl0kpoZzNXposRY7q4nVWOvvgcEtaSBGZy7GDXx/yTDOVjB/arnbmoYzjSm/ZOgALKrDMYzQLXN6
MQaBrx0uIezqTRC+IgYseCXkn5HEeomeq19T/NyNMkPEjcNZV+gOrPabM3NLKprbPg6mz6pZ+p9/
uTzpXW1UM13yMstz1L+NcxiLFlY0CAuMYmayjEORGgirc/YHGgIdEG7lVccQfL2Oy+sNb7ehOp59
zEKgLNsqXOFhXa1s1iO/C/8aUlghbPvgvtuu3AcAvsoqrxSc2hTM7tQoJB7KxajqzVLe73KZmv72
TscrjanpgN7T/SEWqAfyoZ+apqC0IpoQIAgzBWKviAMrW9CrDnyeNeZx+Xgwad2jQW3Fk1yBxrD5
echScNP+s3MGvVbTCdcRrDzKJA0CD79DoD/VXepYfqbV8CqgoNOXAEl4k+UVfZC6emwiGHBZuF73
NNiNuzZEHw7kKPn948GTzc7aY+h9nCM8dXz4c/FF69ylUSYlEzYE1rRmaKwsyB9r1n0QCY3hQUO7
nb4BWKl6lApPpOt/jcApa/F/xQRmCGxXOeq/ryJwIqZnw213xj3gR1N9NsBZS/iXJsWThBzCg6Gn
R1BfU0rgmQCJXzm8SqBhvcVxR4E9uDefjHG2ajk/TnnfCfvxyAIgfTDAbkAsHhfNh/t63CFkuZHy
/HCGKFNE8w27UlkHsEBTEJ75qagBnuvggrq0lURa+lnHqk+IVoG5b1ge+U9YBTiB865wEROg/7Bf
pnTBGDab+xcMxnYV1h+ggnz2VkUwxm+U9OwYlBdqA3lHvoEYC/6bVVvDflGcfslExflmIOnHDiKH
Q10Wn+PQoMUbMyNAXXXe6VSCVdrTorAyo3n7bNkABnSPYq0QPssgqxAC1Dv/hgU/jR+9jlCr84Z8
YqS6DwdsbN2v0KjhMCuQXAyBA00oij9ef7x8oUBNfpbK6GHSTYdjo0VYW7Di/TWETU7j1Io/l57Z
BQg2EvuPxKkTq8C/RNHVQiApvaHQ3mv48Ao2xXdMt5oaDbRUrnJVMwvhdWuoo60D+AecyEZv/6CH
c2mV0oVqTfpxfIjzNbcEd0eVcAyWJjXnRBiB7lveeT4mlZxl/3d6jF7wzxOXhV3kpr4/HNka/M1I
6yNrq0jjByRGJWdb0qUuE5JKZkGMeyY70i3eCA7IrdeNrtRyFmHSzuddq+B3jFtPYticwAv71KMg
lztebc4uU5LRstRyOedLKHbUwvU0B+/RsuVv+CeJgWw35fhgvUSEDcaaO9Qbr4DZigjNLiXwIgZ3
V9HqH25Hx3/DWxv9rLaRrmDdJ0bC510/J7Yg0xneJAm+3yQ/SKUGPinJmc43QPhc3psRDnmIKv/r
jFjG2S1N3SUjdScT22QJgf4CP4v9GtHIpHmu2p75LEprF6kr1tk4dop8c5wiwVqNWMSTIYsX8Gpy
Nm9lI6fmV9B90qdKN7Ia833TJv9J2Kt2qgLmS1UPQEYNNOZXzE6ZijTMQaCmcZ8aUbLxGg6ckCth
T8dM4gdRg67nR343Rsp5A2ei0yeVspqf+ZWNQXBubnvscKH5G59qwiZcbhg+JIoGdwxtIoYJDYAB
8pyPzr1BKuNT/l5YMsayytOIdPo0W08Dt9uX/eLKTNa9vMo8RWAVt9LD8Xsdi6+OUvVgLRXtFcot
ScQCvAS1bBOQTlG19MsGJORo6FmJ3wOG6GbFCUXyDC9XOup82ng5kX6m0jogcIip9XFSIWC/nXZW
W8zgemt186CJSM3CSPgAzOXdzaWdaP2QXeun9vMWnaheWQ8sII/H2AhXwSSdkfY5rtwmxV5Y9dst
I5XrbiothFgD1YiVdUNxToCupiJOGpSyUs/gwCDDlVLzj+YG0c8/7Acy+eH9/LSIGQ9tb6NWMwuY
ElohYGv9b/QJYmt7V+3eCjRFJKOCKtFPq/gSWeLJ5VbEiqhfwhTwW+zAG+zjjW8ylJEPFGgxdH4o
wxfZNjJ+N/zdd0zQEgx9e11vv6Dz4CrMiQ/KTEDOVJ5mk+WNcXRLllbqwCsRKcyzcu6smd925PKw
LoxaaU1CGWxkNgGCQQrf5iJbSnBR71KKHd209wGCoHSWXl1zQ95j2n5yXmki/tvnh/q+T0zyj0fV
UdhT8aYUCSBa7hnSvoLKUnb1s3FNI/elj7RzelfaodY2Rt743LIn31xG+ggjrukH1BHij6q+KFab
cCc6vHrz4wcLNhfkGiFPKlYSqUIxhY4mPkuEBh+BTY6rzYVHfeZNHzddWg3wBOw79wvd9T4BrHy4
mJgPXIoCY1XtAAzxSIjDfuI4INnis8w1Tp8r/pJCLcsaxpaRPcbDvSNRbz7MSig+5U38Hve+cmUO
yia1C99wV01PNkFZ0N0hDdlrziNXlZ7a5g1ZeGtkdNQQYhKb79ouXrIG5cMQSqWiuVzm4WZ7IpKT
ohzZAFU0WaYBUkSY8qhoUMHZ/MZTOGKV9zbIANjBlvauD0tbx5cU95TjePDU1drwojBIsHV7pm2r
kfei3qRGbU1qsP+WoE+r/lwkuB9nS6Znqg12cxzSaD9m6AyxeJTAHwp14ld04IfzTOSbHNW6S+Zx
4FEqhLTSv2bvLUrg3OPbYgwTO1vyBE3eFsNrsbumDpvHaZ0bLy2+Aijmv7ABewThig2Nj1ZYV0gs
cMZaWfRn2eE9b5EgMdva4lA7DoXpyBD+jqUsZDAjYr86kJdJDuM9eSTJLVQFXxqGOeqXkHWELaww
aT1IBc7PGxkc0Dhqog6PFTpV+KWbCa/dBGYf+uSu8o/+g87jhXtsWx+cr3T9taSDSOtLJYWVPsGj
9OLxMmI2SQbnMiTTWLd6Bqh0xg9xSrURIWAhTY9dcJmwNI/Qpn3hATNLXegnXfLJ9YJEVWdIdve7
h94hUN7d0h9pJHxdBxMSg6LYwbsMO4ghgFAuEhC6l7aVmiRu0YvtHfThjFKBbhE5fy81xb/OnrXg
RDTOBUM7to16FA7BvBmGL+eR95EiLVzZBNW8qr0SUKoTeZWxJnmNX+zsLehFlad946CQWn50+yT4
04eEItHnX9fY+3c9l9gRYSalMXF8v4srwLML1B6VCqvImP6vpbNZ5pQ+m9n/yPpT84NJ9IVMvOp2
5y2lyUuFtoTFE0B3bUcFeR6LoaxemFxfenkseVW1Gueo0vypJXoYBbMBojT00d+dAE19R7XRhBV+
8WHJnKZzev7Ztr9FSyZKSD/NQleEN7PTgWTNwtgJ8U2AKuTU7s/jQ/h6N3ZgdZghc2Z1aYQbPTcu
xecYmKAukJ27HYTZGDnfbl3tJ3pRn33vrAQa4r6nNww/wiGyv5dnpRuipXlnp7sHioXZk1bG/opM
9BLl1wodS9N+ih+30swiXSfWn2hZwy34SMGtt65ccGowtNd/blK+ARlAUoUqW66F0/yFG+9ursb4
O6jTA6Yo4vgv2pMuik/uVNMuzcsEO/EcO3FfCu8mquKxiCCsgmih1Ro4Nf8VtD0cYHNs8LqbXVyB
/PqfEM3HiBmw/BMedHvn8nZ1sxKHMlgmsr9t4WSSFulGVJFoI7oVd3OaB/O9NlG2mHS2DF99vU8+
etdyfVM12KXQozIF2IrfoxcjsE24CTr6Rtq4PN8rzI/4tRN/sN9WjJfRkFdKnFLwPa8h1dkcQCLR
3BQ5IoxIcu7MviHRktOLW0Xy7ELzhyxisVoLdrfSJ74AhYlJhyXAsx7+MONBENCpsPSMz8mMvLZr
oEvpg1yQ/bgNnJYu/tdLwPNsk7NZYAOtmRslHH/53xMRMGmqtlrtltP9HfD/xhRyte1+KWLnoBea
f6jUA2Bm3a+VO+4SBDwOOeNfEWahp1drJ3RZy6jgumqbYH2/O36sbSnsGUWLqNtZ3mZCmNbWo+Q6
UjRvBpl7Mk7Nmma51Z0caoaSDn747xcVk7ME+Bj2spsdn37jETmuJCpp2QUcJn5ZoakM87rJMO2P
zuBguo1PqBJD9YSEPJInRUioRhvHgcp1M0CboJjBLRCH8uv42N/eq8Q/mzKFKjL5gVJKDpunQBXI
QKeqF5RT3BBy7Fg0gkaBihdMgzL7W0dgTwr4YHpox4VPiaiOtvP0TEMoEJmYErCAg31VqvV25yIS
8GhKUZ9d8EVnrrBconO0W1nxbMpcvpNepiv9YxwRvsKUpBm8wuV+6M04fJPlfc9rRJbMwuVXS0Ea
BSnLGZjs4wYWHyXi13g1jnhQvYWGfKs4s/XkftOYMRZ0N3FQ4gKwbVHryWEKSe6tyW+VisHV65Sz
Ne9+Nzc16SQ4ct7nH397BTgsoeSn+oGQ9aQWYtKV+67yYLy4NXmjL8qjfwudas7uYBX7Bf1Duho1
N+mjXpV8LeQcjno097xbOctZLudt58GtqSx/lbl7Nol5KcFKcs4vGxon5YjFM45ra24ulFYp1J3i
yVaBjGPVUiIL3TOYYo/rK1V27yVofM4mavjpu4qBb2C6CtwK9aILNC2qbRhHDsxLEWGavHo0cr6h
BuChv4JkdnJURkwlkzl0rdxltb1fikGBw4thZe2vqShfDm7e6j7FbzDjR8KNrJZMhFDFYYlvNaZL
g/NjR6VQMJxvFDS99OQR54bygfN5b0EImvCQalM/S5+HhhDH/uUmLVyXFKd+GECYvEdQtHZ3SbS4
NnZYvnR60rBqf1xZR5DHHiAMJjs6DZd4v1O/Aa8mVwxmcNRY4Z32b2KRbmeo/TJmaXYCYaE8HZ4h
6+gHF5CYnioTjOunaegswpaoDNzjiCpt7aCtgsOSmQ8MYQffKq9pSIHmgYwKkcO9/UNuef4bjP6i
IcRZR8XcAShM1Eg4ySXoYdn+FMa3lc+aZI7kPwRcgclCZSW7SwKPpt/LnAJnbaCdIGmA/N1IAzOm
PUztzzj9F5U7wWRifOohadUdRIYKLpux348rl37j+l27+r6gMTyS7VSXgp7GsBneLMGtFs8TvycX
9q1q9dbvrtlK05hJUqJSbb9YoKTCDuNfQH3uiwxqGw7S3rQYIiri00zPolViAuoCD6QRWbfktIEl
+0SPcmw/LZmaIKRR2D2wsNQstv80voBIr29oCBTjz2rHek0K62JiADxWJkGSftEgmoRg/3Kfd/JW
iebrMxqtvYccOebiWESnHdi+JOLISmFPTlQUbzlre99bheFhaUx0wbLH9pVu8bqABPUJT9atRQxD
OnatGEO6CP3gV15oTMKh2gLZfiXo9c+x5dYbNMYoT5N6GvKxRXkoWMliolRPCpzlHztdF5+T1bPH
Qo7V04e1ZeAHq5vthDc6AR0OI55GI/Pov6vbZrI8s5YSyM7dLJD3dCTc7l0Yhs7lsktfHXBTxx+G
FGaPUIeZwbqgHW+lxnngOh+wc4hWFcBiMYRLfPsQICye09RydJ6f0kAkhLnE7eDFn9AwmgYA3z1k
e18m7ELuwi5ybSmJ0DYzamwfv93ze9WgyfTQH5qFdS0lxNB5WTYRYdDedQ45ckXpOGP0icBQC/rV
V8XVL0KN2Uby1rMDdOdQnmmHSTMExoXJpejvv+CjFp8k5wiUvTRQ1uPzX8JJ0Jba2SqgpsvslEnv
tiNkxb1FJZxPC8KJfKC9QGdIlvNOkU93QOB4pmP7d63YPgnFa4EQy6KQZhd7sx16Tscjdcr8w99W
tHcRrYnAhVtAACYL2T+4kZESUfWfkIHENZOPadm5tkCMVnxRNyR3riuFDomCODIc/XZAcma5A6z6
KKm/oT8symPQE1z4wCI9/gltueJncAbbQtdmtyTGe4qbeKmbnx/I05qWG4MioR/AXNMVzcVttcFx
YpW6zo72v/EDjhdD6n/8HWrSNqjeq46nZiHw43DyAHsRcltf2MWhloRzbhp8mUUX4gZ69OGK5XP4
ZIm1n0Y/VLYiwDgHpaGQyiue4bf5y0WaJlEwf97jeXLGbtn8mBpgM8l/APYOHeD1s9y0LFKOcig1
FF1fXu5nwC1wgOAnzV1A/H2TfIdx+mRhIEAwH2NPu5g8tqcSDjfCUfOzi7AMDaOSC31J5fHTnfXs
4d7bO1HJEpjxDwYxDqjw6S/Kvyonk8Vj5PClM7byVId2S89jtew+90edfMSn66Mukp728rOcnxKu
DjhsLTY5Gz/EChNiklh63fbCnXiSFrlehBuuO8so4Un36tNLnBhvcOrTW6ipD1IFIe+fba3bT2zU
uCEaCAlnTnRMmS1+eREC9rxlzcdelDWzrjJxw3L4atn+N44NGTXDDxXXN3/eIpqGrPUWqmVB184B
c+8bX7A1ALKT8Xy6EothLO85jODYy8QFFTP3XKS9CnpXq/y0NaGjFUIx60IWu9E497mesVUWMVZc
cHa7e4X4/TmsDwusZAYSsxY6KDY3fGd/Puqct2IF9VfwrrGeEKq2aBk+dDb+obkHYWAuw5VT5CvH
J0t54jyQb1ufOwSw4y4n/0pY7BGC2PH3a0CxxBMtyvj/1++lZyM8w9PqytM/aT5R2yufdqk7tNfG
m8RdQ+dTDFuSvIk80TgC2vG45kPoDLtJxJ0KrTNQ8Dtz8IgA80sKF4CSV3PfSzxdk84KaoLW374+
7yXC2AK6+nugRvNWqNgVz6YOZyprHnEeDQfQk3qTxNFo3kt3b98e+HRWyDEw09azdjCQ6WCQ4i0I
Xf1p8BG7IWAxXIfY5sih9egStXBZQyK0tZXnz68t07oBxCfCAkyKR5ChtPOX4VGlPo3muRdAG8me
UO4SwKgd6Tz695W/sgefnCifqS3yHlHSx8vleo27gH47sRpyQdyILq0Rdh/l+Gz1CE/D32A0MQoX
eD/Ak8TKbGa9zvi/nMeaCzEiX1AFo4yLpXWw1DXeQXjdowkoz3b8OFCq+VyFgnqjojEcd09V6Xvo
xHOXQ7S6fvscBGz5KwbjYVD3wVDC0dhrPICjCLxEOiePuFlKIAE0iMC776VP4YtXYhqMBQLiAxhn
8QplbcF9gfYcbX/0cqHU0QxbUvw5dQQoPC+fRSV/2bfyA0ziuYrnObFeTyvQH4s6pc676RyYh9UT
0MBQkPSuXn+gu5i6yGeU4RKODfYdgF5+LDcz1o8Ed1OE53NBbx7G/eTLykNy5MwAxezOlEll1/6o
2CIiEJbc6g6iJxTFQBDZ+Utxn0c8Y6iIDlzIAk4XqA/A2IzYA7ow+xy/GjpYO2MpakFrOYEemDr3
sMIq1UWNnfAI+Y5N8EgoLTyNdWw8J5YVu/Hciah3NBk5ER84fW5IcJaXi+Vj3VcznXMie1vdVcUM
dnFxaQFGqf8fvCCWfhtsAWliBB7h6Ar0BC7BqSE8noXIOM07AjnGE3zvV04sbGi98OH1NPxlTS+8
uIpI9RfVvMRy8SwFAU19CtOj4Uepz35KK9HhynylwfcjC2QL2hWkGhnTLK0BjV+YtFm6/QYHLyaE
EvIte0yCD8GlXEU7dpfhYX5fsmVosDP865MWV0MYKlDDplGhNSXEt3KDE5+6ioDDtTUZsBS+pWdY
L8darI4Sqvp2u5dtU8ERqk4Yza0G2mKhf2OSbvgu2jKQvNT/POtP+hmFQbjH2S2rH0tYskxSX2xj
bZ+USe7PM+fQPY5GsCWIzuKiaNLR1SkdRwGgzgcO0a0F1mOOOpqi3KYM97H3GRiXk5Us/itq5MYk
xMfieThbl5ZtzkiIqM/v8RPrjxPEVStAfaAL1dj9DfkcypTeCkzmjb82dPt09UWkXtCkSJ96DA25
QX/miBFOy/eDPsJoR597uw2YUGLT4Ghz0PEk3XRzks7Ko74070UQMBRVtKfNWmLqWryqKXvV3un5
s1kzK4u4Wy2rBuenKY8BK5YfCJtKKk+nc7ocNPYnwLJcUEW99S8M1nUjKNAETlmPCSYg7SrFCC86
TXb6+UMGdntJaGcn+dSpqiEAZfWVZN5MkbvDSNGDMZDKl9iGJ1vt3qdcWIB51Md6kYPDTlYJIhhK
iCDtXIeb/RYdcl68J8XmTPNAkfz0ny6X4gtC8pd+O82j0dqd17bXnKsi7PhRLQyLfo9pgT41pqPT
34BidH5s8MpNAAzx5mEgZIMMBP0f32Ua/YL1AczSPm7B3jcoDWcLAOuQqFyvli3ZT9zrh8WCdMO6
GaiLfGmqu54vqwVMvafs/PcdlDWkSHUg7GNX30QfohFuJRGLDgERvodWKrMA2bDjRtnNCGK904Hb
vUJtaV78yAKNPW9sjSBnzfxyO2bRodN150m3haAXK2IAm+uuHxUQwGqcNEYh2CEDmYVSxpv5S8xw
v8+sHiZByqL+0Ga5DRSRwETTXqUv+9zVPS16Qc7J20owFltR0AXUEhzxuJaeBo3+hqOrolDkAbH5
DtJVmfYmAtCDgLkJM5Rwilq41KdTneXGXxssqq5XAPWJowqqeXzaegxT8YYKrkFVdFK2A224J4qL
o2gKrqIa02JPPaaPOqIYYMA3lBr+69igULhC9snhzPoCvSh6/2hrssPuQoxeeRe5VD17YkuEeST/
yFclj5n6kIIZLxHuqc4R8QN7hPfgwNbHelr5cmbPGZaPQtNTuZhTQlKvo97LV42QXt3WYj96Fjrw
SVc+IdkUSFzw1AdhXphjzyrQrPgzS48NljXx0ZQF+jjTDsWyiN1adV/asMKjkzaWfiA3ocB3Swc5
kTV4TiDSUtHcmLfonuCqGWZ3+VHskC+OrSbhqXC3WLGJYkjRJfCLepveGoBrVw8C5hLsAb7HWGgM
KKJ07AT+Oqz1MPDm9uVLI9H8DhmjF9ehXC+4VWjgiuY39ehiYU9ekvvGvaZYaNVd5WokBcb8Q7NO
xI6MoHO7R3pgjlusNwzxaU+PM4ahlYVpGjUBDBruDgnTMmI/3grGR9FPHtwesoVt0uKPhvP34K8W
O+W7WPW+n1agg/xrsUViu8oiO6nt8y1lxuHEGdqcJc+5NiKtjbDPBBPKl3viXNKR+JqOGj3Lggc3
xryY+pPFxAsT9QPGObhB1ruYNTXVCOeAr7I6CK1bomiD86nOpcgH7vQ2qkOsyhmXUOuvDHCnrZ6/
OFYndhVZ6Yld1ZBXbpk6UsZBuYfGC87gKHNFY4mImYgQTdt7blciSUvpg/KJRjs9seqgL4wkiG9d
2YdBI/ZEQRqefmk6RDwInZbF3Kcm1a59kp0YzEL5YoVPjOlgb0rv9K0gMZefumYqNLvvuiBJ5cBQ
KJktmp6UONPkTOpwuGP7Wr8vfaoyXPdahwcKsiOowZ53q5pn3ls9nSxX++pRcP0mTdrY3JBYMg8V
W8STU0FIdgbHu+t4jFR8cOdRH+JTWbIsSATvBNxKcFPpLKccnZr5EVHnwVDYfNcWFmDpxSG9098K
R2SO4HG+uA2kpc2CTMk3p8cCikAl6QT3JBkMCYda5ca1vLux1hfS9bu23RwXEa5pshz/CQt0nnKs
inK37JJ+HV2kO547Z1XhBUmKtReEcuUab6Tb1W66l5pubHfD+F8Ih3gnHrChwGB+BmswOw8/w4KY
nUR2n6Hy+aJHjgED7I+lq6Ze3/7ySFHNivScxzUHwtcnEhRFAspKjrmpQ9qJN3Q45mgOiQJDo11K
0D4D/zN7XggStb0THqY53jIad5Wv3XapBZdfs4wJWrXS7Z7OhkgFZrUZbg8p80emzxr/qAeOMsgZ
HjVzz+fMejo49XIREo1kSlRUyOC1BgDNClZUUnf4rv6xNkA4dyu4iqbr9wmocfyo1D18JmWYnzcX
Zoc6Zei0QkWf8CtfEZS8bJq6/t47B28BrypOcTuVWgVx71AQ+qoRe1CNqT/lVyGME7+rD08Tv2C1
xSOtfzLvRruSctUxJAYFMno8uVkvCgSRTjb7w6M1NHjzrUuz532nSkALhEyqMKjlJ+EAtJKQSlDi
aMFd5pQem5YjVye/Ibf6Vy042ld+K7BtQzr6naED5EHxys51I1c3fdLuniJxW5pbxVKmLbP3Yzlp
SZTrUV7JIyT7p2lK4Q/QJtUXKwjZYpAZapWf9TzoyeVIzzUO6eqLadF5qNwt7JnOrLZLVN3eAEID
8TjLmYM+SANxmpoKzYbhcnakYh2CJJPD9LyPCJygvCv4zEmozmwXcISeyTzTmVF2D9xLmPwSkGq4
eMIC8uq2HW1DBmhSPjetKhQy/zsXqhUpzB/7kzRHvJm9LEox99W/PDwv0vni2dwsGWYQetVbVN4r
SNBdm+TaKSj9cIF9EDUYjeYFvZAXXN9q7YaC4IRNy/0UqDJ0aSKeoJJ5t3Dba4zR39yae2of52Mr
fsO8y7D4uwg3JtDqCUHEuIDHWk0GfzKY2bGhD7OfugbRD2iTDiEWVrlGelfZEuwzsuWa+TCE/kdo
JRusZQo+uWPkphHxTVn4NCatWjO6g1zmzVqv248Ex5cbeceRvL2KHciwXMGPLkc75YgG/rRdRtSL
OlkMs/n43dKWZkaF851Bpaj9oTOHPArhP6/Gh8JexhwzskutszGjyuSw3OZLuH85jb5DJSSTuzHt
aiNSi2rJwcwuHp/A9yKMC4Nr7WcNFL79hpgXztvdnVuBICLvQ2Ue86Yr7y5mO5PKLSmneCJu9XNB
s0k3b/jCL5Gw0UnQ7s3hNu5e7PrdQhD+wjunZhPdX3K0h6+UCnsXcpCvT9zz+xolIC0fcZWY9p18
zy1OV8apleW5Q0c7guX8Pw1U3WETdRo1rowZy/XD2Ku3g3Bk6ScR9wA8pAC6er3TBiqHMjYRiWqh
YHlIYMEFGHlewvMVcASwRhQBdTHFCxKMaWxsy7cSoO9eNPLN+Uy6io/p0g7QdFeOLqXL8WzJR2ry
PVqHSY7pOIfdCb9eXaZjJpCi5O8flvJ6MSrNURY81yW4E+oXSGulTdO1rewPjJcHKkOGwCGUhyXH
tCnB+9ofkQfnoZUXm7NvGDPeppAq2ImDH29ycyuADUCvj4U1fEcAVInCXjkKSCIunQAd2jACJ5WS
6MfqMw82s9rO/VsYfXSIQtZJts2pg1GPO23ryxj9RjRLQDEgDiulTfY2p+sLCXTShhrCBK8+FCh9
YCeNqb4pV/Dauu9zdMUNUgxQ7m368wBfYLmPVNuhjUsHNCL928ZI74DJS/OSYeSt7jrRhllLTZFp
0Xq07DPDcbkE/F1RrYUIaEmEonVpavfMMctrC/R70EbacZsArPvQB9mBOQPNQ78csEYJfg1q9g5x
PsxGwI3OBbhMsub1sYcDjuDHxM7Mabv/NH8JOUg+oAjDTGUGK7JkJO5TpSzwyCyaFMLSRVVzKBto
dyME9tG5FBJbbN1y6TR3pBAFVfBAFsCLpObnyC+CxV2rwK8Duv0ktNNRrhbQs0FzK9KiB8XRHLw8
GBFh9sto5LI83ly6BsRJDnlwzBVu5powX5kKA8a+rYMAm1zFbYx9SNXoev6KHfouT3cRn+KPccTK
LONOHpPbhZNwwx18fM1+HFx20lTLU2SPEZyoBUMqlDlQgXxcF+zJpLb0/kkgNmbNiLFlUenn1ZKC
vM2YsGAv+gRI8jRnYyJzKTUaH9FRf2rByKxXJvXIN2rhlVmq2WA8uYbCduUCQlfU59nOKC2NR1l4
LjZerAgmxKsZBgyIOBcsyw4DHhzJ3aNnV5N068oiQqq51FNuTBY/Q3Qj02sVEvuOaJv8+58LmObq
EyZXb0/b2H5lr0oTxpx0xEckLDr28XZxzFcIhs0NcpMwvjXsy9inzaqFlVZZjw/Uely5DL0huAEu
c+PQ0+fmnQWqH8vQSFXARrB4tsZn6/cwkv9Q98uprUuaLVP6hhEEUikKCcvqbQzAxxTaPJfuuBQw
BsLDfoxUErM0Mb8gIZNHPO5C70A9pYQsJrDupgRCVpZWyfsMGQRA06Lyzfz5wRN6SiG1UZzF1sWL
27KSx1kC6oUkJTJaYVnLOUthE+fpmi+LSYjqLXwVXENhknDlxCJr/iinuKfwWoTNisXZX2MCzDYm
iu8ykqDWdQyrrVYUpZTAko9KIiPxRMiO9y9cA6ICSch/47MQz8nUNqBIFfJIVhLO87jtShYjYm9D
ogxCchRIOSSalekRt1N00Qrv0qtraOkSo4wEtLjDHRL+5vEuGHgCDvxuquCkaYG4hsk2+juTgnLL
03gPK1ULIaRTx6RfEPCNsQzDi6Nj004NvbN2tY9P0g2L9pNyitS+ogjdAa3sHjoYu6hWLRyqk8Xt
Xm2eG2TqRKymt1Xjbfo7ZO8URbhMhOaJRF5v91Jy0qMdADyAW0NsO1Rc91qprTz0j2iWHTaeFpmW
rAXr6eSn71/wSD0HhHFynpgszKLl9vf07X7OEj4426NgixWSY3DR7BmcS3BXnSQhhMiZeSu91WRs
65CKUvkPZ4y7j+lQEWFOTX+0Yvg8x7lmx2XrbQhwPZxRlZPhMvKf6I4hf/v843s0dKHInZjXznoa
G2zCAJgbIB1OdFQln7PjJmbENacRA3xyEfGRa/1ZE4f60Y/i/jQ7w1lx2Vo/HmRlDKYFynyBj69T
3zHLqZ5BVPfYJ9C8gZ2+9ESfwj2pXbSy4sg+RrfJs2KDS2my9KYj4SSVtBHStQ2HRNIP0LX6L1DV
FuOabyLJSgme94pcGLLdj4zKbHIXvvsbNWrVITX33rHrhbLIkKJ+jsbJXJdD90svXQrUASVWBwNQ
zgExQg2Z1PT+EwXUFyBWieVnQ7EyrGAgz3FM+nT0pWa1WqziSH7ESOlwBkN4ArNdvMA4Lj8Qw1QA
JWirUob6IyBFuidA6d6queZO7Mp+cDZg9xzJ8cGZhvx/WXG8pWDKty/U6BT/F6klJxcJAdV3yDBL
nmfyFZIbJh0+6DvojYIaD3lz6XxKxejK/Rw0QDEMMHgSUQSzj5wS0rDxTB7BGQ1cR7YexH8XymhL
Wpd6l6mjSOLbPH6CDAnhusme342EdkhtXOlfbE/ryS4pJWk9Ocl6aYrfsMEJvLiSD2RUH5vxY5ri
JDu6vAVb/BQHPm7Cama/qEL2IpBhgIkAGLU7z8OZnycqTZWxDikKF3YsY7FdPaBnvY5cmNtIOIHU
doVKaNkzvB5fByNCd+HXMgn9Y/cH6BJrEqWD4yqjmuHIVIPiO6yZHC3u2pZCizVWO+07ZOpWKree
Hl3w5CuGUdnvUcCRJyE8Eoeh9rv4gMR+VrXALHxmjRWy23zD23M+TS5No0XR8+1ombBteai9ucpj
GBqEkg5uxPIB2Ti6wmAe9lVW5u7VVVxJwtUnXzzYs5F4qVacpQC8qp3TtBPzy4aI6nJQg8mRRN9o
BgKu+gyJOznNGkrhvh+z6paGeuDayI2J/kvoGCp40lj3VdrNxbAHmC7Xw5UnmJQynbHvwp+qXIT1
OAUijJ33yzB4l3uBN6PhJ4l5btlDtLB74rwfQgNkZY4m2B6TH/+n5zNDmzspi0cUYJg5nJ9k1m6f
73hRRhO5MhtrQ154ZhGYXGesNEUGf0o2jDLUUBLQ/kr7mocJcw7WSahg/al059vxfTBW/L+rARi8
xgctbJ2mIZ5khzTwsNawjsFqSmVDom/qSlC3WLDWoi2k5Z6hm/7xo1nuK5JC3AjalXiaCWbWGL+e
QNzgUpsk+3VohyLS6Xk8DK1ua7zcUoUqmtw2oDe9h83yx9437PbZAgYNzV2fgMwI8MYXKVODb058
9TjR8AYMxbtmp9Fpdf7yR9Fv16P36tFBP8VOMTheBbuC0WuygWBbrGIuHQXJi2oWQj1WN2zNJCJn
+Az2cOIRAkV8XtZ0kbvhA9Lot/Ykwod22zI71/Op1b4GnWNRfdzbbPtbHWtaPNH29yrrGJBxMeg1
Djn/9dSqLBshDNEK0t6Rn/KmKTuxIIbwJBaTA4eWt8C8Y6Q4oBT68C1s7GXrwOBD3LZ3PoAI9tNA
OE6m49+7QgKw4b49E7E+PKBKTOoNzmP1fRIHqwt2l6akqThmbR1vLACuOYHvMmETpa7LylmsmvPE
mZH9I0BMGNnbfAyMD+jznc5HI8ch8DTQUucwUKCZKoWlTSHH5KaM0j/CiaquNYnQccoyJ5lUNkzk
tC6h7XspJ9QY4Bp06TEpPodTE/us1YhD4dFMtkU8Z8WtM/D6CsLm7mvxAcWDikozmGtKfpCUong2
4hRYvMfak6X5a3mIqk2H72LBU/iWHBK5Y3XuJuNh0Rw36lIBZBmY6vvACxdGRng0cOwA0f2RzrF0
av73SR4hsTHW5dOba1M4ge/U3PPcQ0vD6VIt+t7PsP4SDwsxh+xfYDaa6iPNKEz61xs1cn/YlGUP
7P/Mj3vU2/ol/MTdQlyYlaUOfeQ1XEpRUtO2R68KqqhYbK7RaFhjTDI4zqoQqb04zXM5UdlpXVJF
l9WDC/4I419eiE2nHZn6EfnT9i4M3WMf8IUYe9Jos0hjzrGI39LjWqWCpYKm5TZtzDaE8LH96zor
319BUAPlwZaMlXvobcjEaaW2diXTzGSzOaqUikfYLXvLURbVlwh3RnHlYnTKZIOMnxmqK5dNC6nF
oCTImh/1JyoTYZr1HmtuTV5nxWPTJETiJO7TTGJrNWf54c3OqHbzq1ghINUxW2sm8IL4x/35AIRy
SI9FGdREZzKo3cSNHVq6JDIAG3nVndF6TIOCduthxK6QJWU82j2A3HEvUev/YRwz22Y1aEpETbH+
p1zZqxGiNnpFWLsRq81XQD4+CK4Zzg9SshmiVTwAZHCOAWctmMGqtfxUmIqsv+/cQ23fG4QZ5mdg
zg4PiV5mf7q4iiE0SoyDRVe/d1JjRirwH4BDuo7/kPcnaUnpT4bP4liC9q2br9R43aDwSVjvL5lI
Bcl9IXqgamlN7WIl2cT0+pAUmvSJ470oaLjZqmIMxt7Mo6KqWWaCWAYoygoOzkBw7K4DPX7J6pga
VFoOqhGCJq6HBPGi3pARBr0jgcdMhEuK1LfftBwU3q2Ud2pEB/VP961Wz0w5OUSdY6/X1VVoCj63
bR/ZCFc96PHYR0DxYMJkW17f/K5Dgt9s+GSs+bwUMDemM1dQRwynLYsuERtK849/81V+kzqC+7y0
Lilc11wnQCXnPLF1qeTnuk/slzig2F5ZYbFPnhHxDsggly6e+qEctoKodcRlosSfLX54oZiRP1DK
pbqrPbNyX170qEd6jgjvQOx/qIFusRCjdIM+akodQq/sop1QNIWPn8potL0GKlpip7cRoM3r9Crm
vimQQrzkqp9IhJN4W8KDUH3YLTDdqyeEWJCQW7tb/y7+W9IZwVqLjKjQUgscvD+nVJHG0luZEhyS
I/PXDnefgttClaJN3ja0v7RRTxGfLR18VFwuIfxUedYSuTvlUHycSd8nesAfHEAgQraeb2XwKT3a
IrqJ/jzmx/ZGQWCl4Kp1FfuyPjRhkdITLZ5+W1bZBBeLJjFXM6hUV3AOvo4VoUYPsDM+9Oo1C+YQ
jayu2zF6q95Pp+xFYS88m3K8SZPolMxA9R6zmahUGn0IlsEq2DuqFl9+XP2jFQGIIw9ReNS6D1ha
o5fyskBNt2KipN2iVXOLGiZfqFy0dMjq02ltiXuO7UKxvkmALTT3JfwcvSDJES7ShYD42qoZEkXf
17hnT273bMejccYVGOYpif2n5NVIswJxYBc/IkyfKkWD805Jln8kRbkDrEVccyRan/ZR0mxVj4Cg
AeN8xYgICzz6imtQ5udf+d9m7Qs8U2c7GxcUwQsub/KfiubSZFELpcgOcfbjyF3VzHHVY0jE45vV
Wv0PT3GlW3pLby5aJbtPI11pcbCQ5c9A9s6v39xEWiIGdLKocrO3ymmRz/o68Z7dk1u/fYMTfSmz
xtuTvEbW53ni97gR2XxDw3eFlApOLgMLxSrXpuJTn97qFHWZnf3L0XZ4tsQ6KN8UpaNR/MvTeDoM
xUG2Uisi6cYi2/0ntJiGh728aZpKFw+Xuzcm6Be5jcxPptY6V2tTdUSaOt/QE7PyN1TpeyciS/EW
Jw6hvrFXwBRP22Y5jMB/caiCnUaquZpcyjUFBLBB89gpAp6/LzqN4m5N+6xVXmpI+GrA2R7eyMkP
FNnl4rQCPURXYyjW4dMxOEhvtiDdaEfduukClEAvM7ALgfbhg8ILbt7SgYLhSczehSQCI42msuCz
obtlOsm1DAWrzRJaUqA7djDAb7CcwPz5AuWPSQcW9hxk+OOHdtngkY2oVtUZDerHwdCWdGYc/n//
R5WLpXL7Bv2poJa95pKDtAvdiOC6/6wgu0lgLV+ibHX7Qw4HfQU6Hy0zb6G7SMLs7L1KpGdP2M4Y
NYpxof2jQuY/VR1ZgEqr9dgVosjm7WsRR1zaVC914uuphePDbtgW+cN5qVkSJ8CxywUDwRSTAd/q
olH/KfafQcSevq61vH1WoiZREMfMtN7jXct+5k3gsgOD+suV3nSpmZWj1/UeFDKa6Qpvo6ROPtde
L5tIINj3ud7yDpcPSZyO7Wy/OUSN132o2q0+98txZEs7tfkyPwbqq0NddNua2yhs5Z3dhJvcianV
OJv4CRPhRYeQ5bJz5dLIQMw+m2wEf90OeT4FEj2zhsJgU2FErcEsSW7tuIr1sScCUcGsJNGN2/te
ashzk7VOkALUDZJI3OIedxZZ7d1dypJYARbp39fRsHOZXjDlZGR8mmYGHib/NndOU7N+eipFPIFs
wWaUhTW4WEdK1BuZsvodXnJSAlHg/rz7vPYlwON66npTxaDNHKNt6FPRG0lbNIYIUwZbYkkJ5bmh
VjyeACbunzRGMKEGDCm1Qkbtb11G9+4a/jBAboujMUIJkAWpyNLGOqfmv93IhHs9S4ImX//SQKRD
VIOmMGL34yS/dVFKw0Ey4ngDDTOVXZCdNunB2Nolktpp2WkxdkXutJE4z7m1rk+qQ7J8caFw4+7X
qcpoMXHZb395Bclapds80I4g12kzIAEPwNgrwxhO76fQbG1WZCTztNYFWxcdhKOB3dU2gcU2NDNB
eqWPdghqL1YxhJjR8DyteV22SAWUYGU4R2bgaBuGq/wlM9iwtgKS8SeaCe/dPQooWzJqNOQliR2y
deN+yJtz04+nEHwn0i0ui0ReTOaQObn/W2yLS440tAHYqyNwYK1z1tg97idmGlsq900i5SqYMjmj
PG6Nnnc4eiAxqQTuSWLj0VYwpyPx3ZX52wGt/Bi90NhJEzD4RT7ndvEUzTEqn8L1i1CRMDWjLAIL
i061/n2a/2CR4eNnDu1IqJSrsq1M9G/zFCzmxlcZfJeSd1Scy+rXaR43uuELBwPw80bN5jo+Zpkr
KH4iVa25eEsXu6eU9Gmx6cROBNQQgZBLLQXyXAYO1IlQbZ8ihwz+V0m7Q26XqcvcPBQKvemxRw+2
3LkKu0R53MkhuJSabepCUMT1GCeO3t5qR+vVb5clJHWjkemKFYWMl89go6mz1o3rP+OVowl6It2l
mPmJDO2quMbr1VBVF32qWNIdRHoeyy2FOA45Osntl7JqM2rc5Y894otkSrNFwCNlLfJB1FnGR7ld
K+1CtABk+Xh1RyVlaMn/Xvl20SW/B7b1w1f/wJRC5ak9uVY0aaQSF7kBQ/eVB+TEFw6YxlkDITWf
XOXTmvwm7ycoschLBW25+acx0eqHSAkFA4sg/Jz6AoO0zPwhVhRabKpYIiJmj3JUrXB4lpuziuLj
6UTDTzjJBmG5D8lqJedU2WcpagIHho1bQVWltYSJglj2c33749kBm+hDPJHU1bnTyOsHV49nMjs0
gOUFKJ2yn4ZearhwTWWGvTbanjjsPrX+j3IAEMDmcIgog5HXcG3bHi0VmIz3vvgYyxdne8l6jW63
y5qvoNcxUKPH00r2MO1IVKWtAW0SaIgfjlOR3tw+h9g9TTfudUZvwS66+XGcf+q6ZTDd3QGLamK9
fqzEhuEl1webG++MmcwikhBCFz2jTzQ7vjkyZQ+jRnM3FvP/LmGhT2pM1z+MFE9drhWxqmtPx+7D
CdM2M+zvSrtG9X24zR40JxhfR4yHxSELi8aK+/obXEw5Zh33fbM8tX/p4G7C2iP8vm1DubIxlpxN
KRsQXJli7/JThYc3VlDtEM2bLOusk+DmOEY0dFreRnlZunNa1zv/ifCTBQ9EJUDDRpQ7RdJ3/PaE
RJYp2wKhJUH3ylSp0xnQAv+vJEbdAyLbtKgyRuOSZcz/gBRdqpzkmUgdu05pPni0oSvN4fS5t7PC
bgRNsDMjQYV5uENcz74W46zzcZntvX2nOQ1Ym2X4Ekk0+Xx6s511LTff71sR4Jvp9WZrHl/+sZ87
DcYk8JUTRNXvKxBKdcmZwndFTuEh2KhkBJCmRjri/LEeBfaY0xB/GxUonTDNqGr+Zy46h0JOx0/w
uQFhlOWZ85D+rcoTVTpBwu9VUr9r3nSiEO3ut6iBmxo+VnK09kFx1d68YeRM2qF/AGkvGC3aPo8d
9tpLLmyyOoLr4cWfxNZir45JVpGNUDn1u9Lx9HrCkN4eJZ5JHVenn33t2r8OeXEKuYhDI/WQBI5U
HGs9qejEiy0klCwY40ItRcj0a7YTtnVbS14ya11MpPH0HeVLIYpngvRdwZz5gD5skPdsrE8z3Z/D
w0048lcbgp18QjG57S+MR+xTwkzi9jd7nR7rv9KO2nD1iC8NwRSX2qj79YdQTxuobAVmQPeIdESt
GHHRY8erpoMe2UORs4VqkFRApUeWNtzqbxJVgu92q9Tw82sN3S8AFcS5tx7ERp5WmH7Y+rBPEhnS
zIHPonUCs4MFy4aG25jkJDj/iFRnhF/fm5eDo+hyoZWl8c1uRGhvgyyQqatIBRGSZyVl5nfUrCav
049suK6T7RrQFP8VTZpLUAnoTPiKYTdGWhvlHs/27L3obx7GVMz6en9RLThjzemD9MP1oraZRbem
dJma2PaQhRsFYWX8mPld0lP8Ftn2d7cFtWBnAyt3N/HOp144kKWLaK9yS+yxd2HAd3yt7Dwy+2+a
SxCeXs8ONes82hpiFZJoQY8c5UGjfJe/D3gi7KZheazTGc4YmiS1graNscAP/iBz6imZc0dOA2lm
PBCBR3JxyQ3YFaIoS4UIeL+vW0t0687+b08Njm2/rSOpcDHZBjmo3fqXBWrsN54sXNN77oiF+6BC
M/G9YNCOPZNdjX53tLPq8ck6OcREHDamgrEczzbSjAfYaGerHyEln0wcy1LdIturIIlB/d7ZVjTf
TMAGJvGJW+z/ipOHNcpYzK13FTPT1uybK6Wffx2NHUrr9POLALCL6LyU75gvt4UowizRIE36j0ex
dXQbSoD36/+zAo1qj1ZSGTCgKK8LENKJ09r3/FafOQHQxh09cUIywVsoVIiiS/WzsctxVdsI7LxM
nbGI77kVx+3o0SxPnXgDerzHQIy1AMqYgiXHo/Oqm91bCRSHBj07ROmtxV5tZX6NAIaOK3KAa+/+
2ujutMOMUtfjnvO2MMCu4/sfoR5j1DSJQLXzmizwvpiU4iRELGKaTsw8M/U2sZddV0xMFa4W3M79
QlgIhzvXOYLtLvuBg8CqjrfS3W28OapIb32lzhuJrWyHEgfHJOPCowToBXTwoR/GtJEkxIUqIT1K
sXtmLbmg7FfozIFZRhNeI7vGtQc7X3KWALX6bgN0vqT0LpNcVe1wEXXEOnP5drF5H7cGSQaCuqW5
cR3uf9qyOY0S5ZrtSWg+ob+4tKcO1r+fJBAP3g08pxOOkIPkzuW9V+5DelKfV5WjxpSvc5eL5NYR
iSFVe9hybWKPiio9v8FHr/LChvWwI/ScxVvBdNCTSZol0Ywj+9pFhA2IcPKelRGl+9oLFz7PM72t
Ehcv14FxmUel5Q+gNidKLVxR40dTSGt6jQ1aSBPgR6iYMK7kewW0cee6no7ed4vhUy3YQS6c5imA
v9Fd80n27D1s9Vi3tmkhJG8SrLPp8kR8BBTumH4ch/avAic9eIdbyEntktK3d91F6iW8e9nDrdIS
ehqm8oKucF7vq64EZ1eqKtmovSNnSEOamt5XZtTYqApWw1DyeElwkskqxAmTtZmrtaC6UEWpkgeC
gKgEI6XPIBXyVQcrwchXnu6jJiPPg5nzkrD/W3/2SeT+1TVQWOw942e2/MCgF98V0J9pwdRlP9D+
Z4txLZ0WgOUh8/Z/SAFDzcVSpGnBYa8EWXd0NOMFwu3wM0UYdrKoYmolBjFLW+DvxH0LvjVBELzP
nP3g5x7qpS187Iq32nIY/m0yzG8SMollYpMQA9FwFJk5ILjmZ1wYK2cjIsWOXz7nXErNuV71mqtI
lH1fRQyr7Cxs2FRDllPgng+0Iovfc+MWKqIELVctSLKwk7YDE/qT1hS52LehptoSWkvQxe4h4w4n
3RKAr3/J73QkAxeji/rsZQgKhzsW+iy5Ci0PD5J+e5ddlEPDRogpn+aHoaGouwV8f6cqCBoe2hda
01KY55NzatyqS3llq0ZsH2+u/lkgiIAGzG/twCVdYLzz06dfLsdmQ5R0XXxLMhzDkV2wPpk+/1Sz
gzW5SIAo0/g0K3Ny7GSobDrs+DioIHHtOimkaNEFG0JszrZDtNJflRbe+vynJthZ3hI7i9Wq2WRd
VAnqRkSkLwfG65uA1gVAzseaABxE2ldwdzzaxiPsaLx466jocAiTqVs9QtTF1rKy6dY725hLYaLj
zlmN9+I4eEtYzpgfN05tza3Rn6mYO/KVkg7KIceZQyGdnQ2SoS2KHLPPC+VNyRr66ES220PcuBH5
3cbSyLKVFMU3y1XPVWkbl6/HOdEfRkE+2XOa30lR6IteD4bebIRF+eVfssbZRp00K4pWZ/jk2Vg1
DRcmaxhDadvNySIw2ljQ2h12vgwi28MHZQz5X7kOd7aHUohd2Hi5Ekp4bBZTScxz/xPGdNMDI5Dv
dPjz3F7poFs+u07RDxKoaE+Ks6jn2p0lprbZ4U4fTB6NV+ttnJL5Ni6gD1sBqV0RG2Ws7duUqWY+
WLuPwQIAeEDNjasAKk3UFovqejxPIRuLUhqJAovLoi/dl+qwOfqJba9VBCbzBoHAP3da+gsoXGEK
QqsD8AV13l6D6Xcmajpg6BDk/IVNT/A+vrk+w8mJsU4hTeS3eohRg/j58ybUf0SD97nkvbV5k8/4
yhmP7UvY521heHjO1VbEsKDqyauShQPLoPMJ126Q2mX25fkWYvmKxoi6DsIKv4VwaS8NYfydublM
SZinXd8UuPLm4bf/6chMRBqcOBJB3uSHgZbschgrFAUqDMeR4P7laOewu7U0qigPOI7vGeb3VJhX
am1WWur1Db57MaGoyKptXRSYLzIbX4sW10rsIEksJ0/VNRCtFC9JcY4Yg2wCZdrLdXCGY9cBYL0K
wOAm9NF96qADKCBSAP8kqncsderPe6de9qJVi4qJ7R1l/tfWkrO40TS29t5z6laVTYofCH3FjfQo
BQLNmeUwgqqvX1EEAGbT21WgWWQmdTJ+nRcKCtmk2amPqohxxsP0uHNRW+dfVtODIOzixhSHC1Xl
e6g0ytmNc+Z7UujFOPqSZxO4FDLwhObzVhvYiuBTtgtM7ElAL4cSq/Wqhm7xgI0Rel9PgoLwO8bs
UrcoDsxykCDugfT8eQ9xQCRDPbc7zOdKO4rHGF15hYdHCw6QjJRT3gguEcirMGGTNMv9kXMKjwSJ
qcxVXiZ1IV/N8+iyKqNjkU+k71v2ujPcfq2scPFpRo/JQz6Tey9JmBQUPcAM0AEY8Yzj/ERP7Pmh
VtqgvYO2swIRqmRgeERnItFQ9BLfMJWVED2zynBO/tyzIEEAPrKMEYtsu7ksARXxHekefrgBHaPp
fZ0VxLmou++JjaGPPKyYAyuU+4gfQHrKEIY6WOY9pA0bR8STzMPkvsCCQzF/7fABngihEVwy5InT
mNDiopf2/dnhe1ugBI62S2Av8u2xu0Ate6dcWFqIhPeTIEs680x8jP0YTrHXCr6HtJ1GvJQ/Sdnm
VP/QATxE53JLUy0rODnbO9KzsvToz+VM82kO7K3piLZ/8LduohOz1Kq1v41msqoruPUcnAGJzbvq
I5RJeFQf9BBOoi15E7Snau7ymlLmtnmCth5+3WqVDkKY00LAq6wjashhDbzVYibaTmrmenIyHkjz
GdM4zfuzupn6WzySjQJS2NLaBEb7Mu4t276JaUXRgbtAEKsG+vyLEoNLs97ZELibcIXsZUMj4sh1
be8znhzix32avUQuBXR7uskw82KrtMa/ySdNWlpZhhZTycEJUSdTvyBSXwiBYgeR8QJqrq718IGv
MBzlP/Pyv0Toq0QCz5jw5Cx2f4I6NE/YsDCUk/YWX2TuL+dRWmxe9PnnEN97z3DcEzvNX05utQ2M
4QJq3KNhnxILQxUXvtGhdChfJ9vy3BpaXTlwLFvHH45FaLrtILkBz1uRRzLynzNfJGZjlLiGuNW0
2zxvFiEOpnk3FxDy2hKOwggP4EpIlzmKovrtZEX3FaYQfTJALTvWssp9bqtXly59YTYkqEG+KUSy
DYjy8RWac7nXtJHZGOZJj9okA5Z/ol8S4UrqVz738lmemUuVXbVUojziRO2zDBCDqQ74xgmQ/ZPZ
/QmpeUyGt4kEuirllHbJBhKgzMc0mBY5coMxwi2DQO6CF+PjTlEcHt2ixaugljDEV59ytnLN5AJv
8d5PAa7Rc3sPbWQicjUhF3IkZSl4c5tjiAV2dtoXv4GD9uR7omdtbKXOwWQEMxEkvX0fG8VnyRMn
uJvDyPmat3kH1Ehvcth5/kbWIul0IxoaPnrh9O1vlyeoYnb1XEkRGSXitAlpn7rXzoryL1N/Axcy
Ll9OHngGSqPozZKD4byCgk6bqD5RQi1tmwp0YDKSvp9jcNB9UCXydgQ5oW/LSAX0LU/B9sXJsJLS
kFF5KtufFffXcaJB7j/utddr0NjuNB25otQT7VR3T6CQ1D/fk9FCXamP43wTjXBo95LzI/oQePqq
izjdL6m8VNfpQgymVmHHJ49UcCRRPgKjQ136/pqr/SoVoxmSlZmrmVyIa6twd0TM012+6XDrcNjJ
0m96GTajlMtBgYSrQvb5wC83+AuWv2iebzgW7t1YIv4GlA5KzbjQjJtBiK71nsKIy3uGN1wIbMSL
79G9Vy1ywRjeJWGZYG78bqeGf0VhF1b0VbskFpdaCxsTm4n5nYr55e0tFBhu37vtbm7Q05GFdgNz
PCZWMPb2VS9Tm19G/SdvJ2MPvcBGZYTwe/8P44flfHmpXpIX2vQj4Z2tlgiiEMdmiMB5cZiuVbBc
qnLQoEentZwJtv9KqHAsMqRQgFoMqLOIDCmm2e+cB6QUENqF/lxsqXQIEBNAzEimk8C6FIsCsLVH
ux30xx6ylEW3vEP/QEqaI75TjQA+irTYaXQ7M+w365Ls++TXdi2DU3f8jwvJ64D0fgv3pBxcPC0v
BBx2zhOfm63SrBjXJls88T1ukYEDgHBQjvLL8tkhRcwPrjUUQxjRqteSpMHbAb0VTOvN2m+5HKLd
925+fDMomNmhlNLUJnL/GfmKOjzgXGjXM9yGrtP/LLoBtYvWzvC61/e5hy1eY5fd8eXEQYpl86wF
KGlxw7IiMHP0JEF8LFIYnjgFUAmjk5cxpMD7Zsp1ZqL0D9vpfXja+zzvHHRhUGKjrb+6bLv/3IFb
jrkQ2IGSa/W4xFXk7+ByM9czqwBw4v65lXVgVWEUdCQ0TyUyEI4VcOlW7tiftWxUVl0LV1BCX1f6
o09LuvGNxwiLeXUQHUulR7bG04Yr5Uia5Pqq+LQ8/XbXTDSY1DVHpFO1vVpk2OGPfuyjT0iXbGaV
jWQR0At1PHQwlSsnrVcu+y5ouRjfRP3z6nrVBy006GMmAoPQUxRdgLyRrMvXWOKahBwJaO/6Oz6Z
HIC2Vua8anGFvGaNGY93tMw/DKHkAZ1Zcw8dSI5iziWboMPd60dB8YdsSblAv9afdDC+HGXyYBAf
bND93i13DJijxY4uXaigUYbZRNNHpnVnAj8F8iFZueIQnsMJvLWW2dWbk4Yc0HfLeknTDvHm/G0i
pKPmmJsuhHZHKBx5h2l9NQPcIUWBn9hwKcME3SuVlwzUnC4q1w86tWL8/XjDYGZY4BYGi3lxw93j
5OlB6bv24f0SgrjnPW/BsxDQGuNLjRT5OA1wKLkHx62rRY8Me9HtIpZk6sQyHMwGP2DUf9V5qilF
gVLrLVPPSTrrL/3xtbCFNydc52BCVAcDH82jlYBAoRwlZt2uuLQXF9aQIDD2SK12CHtLXL7cQgTr
wiB46qsGxgpYzVTczgqEXrgughjYy8/Ox4SMFGH7kzljVU67P9wwOo4QUESsmGb+CJnHRINU+YV6
N6Btw/sxoZDk1oZ2oUES++/VIjp6LaTSzCALSB+tYkH6PEiZawnYOhGYujcYbPUwXXTVKqEgyGNq
P6ibpY59akj+DmSxdhFUAnlvYq0fRple3hCWH+LiBRyXKVK6YL40CMyFE5MxVzTHuLvIIKzS+xwr
eCz3jNYp+Byd/wCSkwDWFGSZFm+k9SaGiU9ODb0xpOouKCpyHZU3bjfuuHm3OYZqsJfT5KGXqkvL
JVV6GQrLR+TU3sJVmMmSMUiq43SqogOcRAx5C09Volg6MzJvgpBvDr6lkNptGLvtkRqFS3uXfeat
wWSx3F0qjsvYbQSVbcIZIUsTnQwhgjK61064p7fYXz9CXa+NVdXNGOFs/OxbXhwuWaa0cH0L95G4
yFW252RkJhvFlV1HRlHbwDMGt9SP4IG1ct6QikUtLvOAH5pOoxc9RGWPin5vYNVRElfI2wuqWB8l
UCa9bibMsi9G/YmquhUDCYz6g3qYmu/MSP+kjzTpSuln8ehckw3cAeTPB3f3rZTMBIOjegEs0fSY
XlNmACl6ZW8UcNLZVpgmXRCcG0RuahZvkHpyeIOPQcIuc02DettxPJHoZ0l2U/ZSJDQxUa0ISd/B
3mDbk+ca1v8aC5RzbS/GH3gD+J+GzjHNXLVxt27YV0A/GcGtyTnoyB46bz4g494rJE4m96cK4Ctx
Hnrp9e1rsLFlCT5pC6YcfjVnZDqJZjjKBvsq2f8YFuGBlrDxYoZzWXzLxuXBZhC1eFgcZ4mFK4Aq
PvJbet3DMGLX3DyHWftoBy7qwfjpfSqqPlL7n9O00xxdA4cRvKKNHSgEi3sYsztvhdGOjQUT+1rP
n5VUjgGJEPGhH9kTKbDsoKLS1ItbDorEhfNxIOIAIdUXQFjdHQFg1yQ7UHkF60zZcvuyUCklxSm4
447curmlqvMf2HO7cEY7yDLnVKUTWeOL7kh7TkAPr12sycOwQU+i0nE0A80HJFnSkWYEikJUYB5R
ncAciLsKnh4lWd8WbMFluBmmyACGfSJWawBMeqkEBsE9+0+zSYxtXbl7Mec+D9sQdTVuKTcjlTAx
gtz0Y1ryGu7VbJlQHBcTaXWkRWoy0bn2N6jwdppEkVpWYemcy++fEenNOEawCg5bB6QvPwPUJswy
3Pzhufjx5RkjhDX5zsFxV9QbyKUIqIxiHGxHPhdPZXbTt2o2a1ppFGhO1wb8ELIA9VuKHfQNLzz/
jQ9MY3vC1FsFT0sNWD2zZ58mdYEuSIBIWkFgADAkI1g1vuzuALZb25OetiPBqp4wWfuApdeZNG3E
ivb0zb3HjegMGkwLjU7dJpvX+n7tU3SvrDf9gCcuZ57zYg5ox1DywwCzb6s6SBvsh7EBxk3DAbOb
YSw74vQnG11aMt5RYc7HfZVevWQWp3S2dE7nsRQITSHKYTrj1oO9TVe2v3ChWgE9rU22e/THnT2P
bGPrXVzP1IFnEkPY3kZBXqiG98RSnEdH7n4gqhN0am9q2EGp08UwSpvbbhqfF/sLJZhFt/S+yWen
wMRf9/c3lhsWh/f+u0jD5tgDHM6iB63hSuI6XTsIjoDJGXqjnSspV/Pqz9GklkhZGuKmjlMdryl1
4ML2UFdvmMa9GRlSwWFWJGyAEAajbEH+FIxBWQU70scNv0UfZox+4T8BIu9JjtWaVaWmRHowr7m+
eeqY60W+ogGezq1iawUkC5r//P2Lxfw3EDdPo85JfTkGfiuORKQy/c4QBN6UqDO/YS1+mKoxhF9o
Fd6RxyqX0THxjnfdzzepYwhXZQ1gFwjzZjhS/ZU0PMBly0j2zYtct6+XAdMvpiDJvJeXNvR1o71c
yydiR80bJDTAQkz0YUjPJxunL7p+00VossxtPvSakb1b2aoO192W+Oxd1lb07OVsFspG/Olsn0p4
jV/jAD2L1Tz9p84eCK5SmRDCMAEwcXKpgB48yNZUtdkKWMqp5x3cP0Wq9/9H53oTZ+A8pkP90lcL
sQtf9wl3+xEmqkqDCO9oBM3Irrr8A1A7iS3NoNMfiIDitXkLVAvcZrWpSA05M82ntwGec7lsxqUH
vdc7jMzcG5jztIqSLrAi1RvYsC9/5R2m/GxF4addAQ/ZaChVHkf0KS77/mTM9AZFTYG0VQ7tah3I
LdyZ5nbCTz6uaI4BiVaGqRP2bbHFzY51oFv3jxxmwfSAUqbU7InHIVMRvb/CRxWVPSP0VQ7UhO4M
vyWKYycsKOgtr3Dk5fS4+kkhsmNK57tDlqQ6JrVMBE5MRDo/jkMNTZ6t/g3Vic8SQuYEbFLxx1qH
z7cEnAE2z/gkBw6DuGDbGRskNyjCyoQAGBqGKALF+Aye6ixpvf9VcgV+YlxxuCWfAbTibQIQ6CqL
+roz563Y+HHgWh7sQMHqcrzeqmYmfQwk+EshrMaAgjf5HpFduESS+IzWQWn6L2CzFkv0CaIbpq7J
eYoevkvg5CAjG66JkFSC//3t/84wnyMlN+ZxXbH7Uji11OTrQEf/CM5XcxH8geUZSDsJpVls0xar
DvaRKdO34Bxg8nY37iP2sjuGbQoicNYA4M/2AMheS+RkzqbR9vi9BghH0QcuKSeDw/oVPJU6M/i4
32rgLhzlKWNvhCRCF5/Fd3o6M568Nya9uLJ21tc2j7Pd3bLw6lFZk7Z7MmUWqGWjntDKE1QsMKZG
MIs0jOoelkV/VkoEvi7phLBW1IvapfmdKEpGzAKzjE/I65n0/sggPMfbkRTnDbLrmEwttey3oBuS
KnU7+5JfLqQCKLG6A8qIQykZ5r1ZhDxYUHU0E84Q5p1LRbiYTmXfPrBSVT45MMmvGpHmY4g4WKGR
r1lzFGP/JFYorJkF30U7Tx7OU9qM3jgCEo8VNhPCQ/2v9IcRapBCw5ZhXpMM8dat0l1rBuNKW7Ss
WSMwT6L0rhml2Z4LgNf9wROKpD5vQvNV0mGrBV1awta8j1g6OJSGJJ8z2uE57i47VxMYw9irPCNJ
FTb6Ak4OPX6ST0yNKCaN59a2CDAh/hxB6JX8ENyOzUofAlqms8hdOYhnZPpkiAZwucHkj7DQBWKl
DEcErJ2BiRpFqFMzmeVi8bzgeolkjZSHmhYJ8Yno2v5O5x3LrncaNZtqEBybxToXVfJ6v7EpzMdf
bE2nyXVAM1k2162Wnt2Muq+FvpgpIzMcO15oPCuZI39kH5L1ynjAtPhIraKfdiDjsMK7JHVPHxIO
wryOJWkjBDHygvxxcqN33huNaenp+r3N15g/NOgjq+zn9IFq/K6ea/cT/CDpfvI04VHaENm3gLWQ
0hn3wpwkb3ZAYofC407PNvBlArIdxK3RTY4hOxVoNnl94SS2AX5TvISkCx48fn/SRe93+LoRGSFC
RjHBMwEzgteOgWyzfYPwHhBkD7Mwl3pe0Ryzy5xIR16BGbLzGGi3r6vH4zZER9WA6DPfniMxP5N5
URW4PC41DeEH8KjDc4rQJ9ZfNnkrRcMCDEwHj8UxeKy4Gdwg5mOw1WjiqU44WRTyDFxPNUqnUzwB
I+gX8vBGHuALXW6Sk7nvHT6knMTaNsYY4gzCk0R1VJY+vwH2q2e0lQo69pXO8RrMgOEJ0ZBSpFHR
/wk/SVe/fe0SUTmSrlc7MHqMT1YXdkJeUox1bH38kG+aAFopM3fQBQn8Jom+cTebygEWzPko9gel
CezfB6Wsf3wd7rcqY0EhB219nIOMBR/Z9gQqfjMSucMxBHUYhyx34c+Y/R80gs7vLQmUPv8rYME3
iQLjC6/vnnX9EbMfHkrts8z1zd5DOVU8PW5nboETahYnJY3AU16VyOC2wb3LSHWKsTC9C69hQGLv
Ycohqdft+C0FmO2vwwiZv0esG5esw5lx08riXX1rQPgUm81rUAx55wuTjnkHXWC8u1m+IAPJDXqi
aCvFb0sztNm9tkrGC10XqD6JMY7J5pZItXEAFrtRMByKbn1aE+Uft5cui1cWNrZjUSoiB2Igxqib
zbWlh1PfpXJmtkujuKIKfdkYTO4Mr9R5c3S/UX0y3Cw6s58Uyw0DZ7LZs3IPq9kfuvSLAsHiifWY
mtWh7KYSmSgSPhElolCEMQzxtabZgyS0SKDcg2orqogxIUm+VU5khhjPWX6+2S6QNd70eBYI3URK
y/O32mTk7VsWjBSO7QiNYTfMi5JzbQ77uFE1KCsE0AfIff0vq0qPpn91umJZWTTy3cqF6tlT/xiX
eYWyga5w0JU98TJM96Z9gQwKuSZMIGYgxISVMOJo/sy0v1ubYHTvVA66jwOH7GTEaTxstIacsS5l
yzWlJH0Uy0Um4xwqYqAGGD30fzGq99Rz6O+i7v2JaruJj78Vv5D9dg7Z+WUIcMcFbg9HvaWiXs3J
jGUTzTPbUagt/PoyegAt65gYuquCiAVmWlH6e9Y13/Bmuorde2D+M7tBzEWUK21mDpi9QHgfboRp
c0wcXidbHxAhTPmLhakwk4tQwDEdLR6gS6Ej8HZ+CZjf9N8o5gygdoYErlAa1ojfpLB/qQhVRnSD
pzl+7E0yrEoYrOlZzp4Qn8KU6R0ltQSbxJTQncOn3SvYB7oKrhruj4GbEx+C+zC72GdIgWm1/Rh8
dRxzjZWDiDzGyr0xMRHBlZuH71xwGKJLvfjI/pLSgX2jN15pkDRIA8ABdAvmnuuCjEorh5+GdSYG
+xypw9swU75S9QWWllRcWrwnDxwmxGMrbA7Ij3d0dlY58+wF/mjBemNZthYevFg/NWIlnc/EoCY7
NI+5s2gLQyolMw2VQ0zyq8PT82xVq7qP8Zh4e9cDWv9peR9AShGr25Yn4kAm40okMetYD6ugR8cN
OmiSufsL2hPbL9gCvWwcv9jN6Ez1hZee/RFzIrUZHhCUDpVyMaS7zJDnRbktVnoA3JfNsNo5Q+SA
0T8YIaeEdByVU8G077czNb2VUJcN7BDwEtOq73L3GDJlv9DvM8vdJtt/rbhlJC9I1pWXVKdekWZe
xkkkaSDlj8EGwW7LPwNHLzXzx0u3XM1WOMvp4zntgMnvsp4aPsFyXbhdEk1sWQkNy8os6lFEF/Ax
Xq7bqyhV2t47pIT+PSbIvmfcWZpFJst2bVKdguti/MgY14iSXNi0utswwUsMiX5M+wC/C/EpdVWo
xYxsLo2GkoPRLKKqlst+8rPjSdtUH6k6FcmzbXGJKWJ/KcQZdsz4qZHkzTYxVLjggNwX0y2O0wsK
9Xa6oTkIDHmS/J3DBRbaKDWW+Xdr4ktb5OFy4faKqGZgyekm4vgfnHaLJdgZvns0zE51PwC8/9p2
JB+r7HJCoPG/eOcN4juFm5dsUPWRR9zpEHpae2m18T1ocsTjIrMo9W2xjvuz7H56QdmTYegzu0S7
2X+Sp+jzroLnLdbQfvOhzHmvD4ZHSawRuor79kJDVffVridgF8+Ez0WgXDKeJBxaQkZ4+jXptpYO
U4kGtZE2690o3xqX/xb3sy7AT72W/3JQfRD9XHJER5VGpUoZaYSoFTnqQ/cEMbT8acjQSzyYVyLl
oRcqIv9npwz5n/5BNISLtTxgp8k2Ntu78QblQ/gt8lV70MLclYvf1qS3qVhstP4vT5WaXeZ7h7fn
x8DMw+CksjfO0UPVSs+f7OSUqrDjfDDNs2ZqbbeOpN/+0qlgz0cbRjEFNY5T6/LOswe8wa/VfIdx
u6R7OYvq1q5dARewi7hJtvRiqkXfxMFGEDJagO8x0jTBu5H9NP3is1UnZOk6GBQHko/IKXcBKYbA
eKHy3M+qA+ZohboTt8Eyu8hNSKUFWmLBN9Ib7oJLmZze33qnF0qQuftaI1MnYwiuaknhUkfPM+Lq
rqcAVT7yS+DVTRvRbEs4Wm3n3ipMTYQbg6Bi8AleD3NWXESHzlqNTR61dUnCNT3z7vVPun9yCdol
2Vbwdpo3bEPKIj85YWGYzs4jawO53Qi6DQHT2CElBh3AvI3MqkqXa909go1+DzYfsLC23jDK5+7R
GeUBjL9FIQfeOEVek8lIRiCkODYRP9LJENNDgXmz2Vucfc+6sScm60IxzzetxQC/x+lnFdIV4N+L
eIxVeiWFZUhsPyOR7vvpHb9R8iBTShV08a1vxTXEHXJxA6dx9Ar3ZrxOd+n6veoJ5wOPLepJORgd
+rVP/Zx9oad/JfleEW4Bo8CgViuUX/rH8evbB6w2FSBzPf2M2pHmsDAbEp7cd/SwRQKN80hYEdA+
jxyPQW7Yu2QK/mj0vDLwWno53DAd1KhmI8h4TIfpuD+txAC8ME4ZBreXs5pCCVyPKXiVm4qGT1WE
9ZcD+pG+MxEbDpSM009rebV+cmV/lMCgdzlDN+xvaDhmBKJnX1waqvfnbO8UbHdXvlQTukvnlyfe
xbp3jD3Cxzua85ro4k7x6jHyeLSiCra0D2DGync4EVyveue/dlr+UDRk5RTEkOL9sQk1jqsKEmYD
AL6oELkAhR1KDXd1JEtPkEuV7sjmSxtDP/VUEqWGrzY7oYB7tS6TQecoXyrn5ORLztpNia8XLuDN
AQxxKBktkUO/lCMYIBnFrApaLQJIYI9mh3VWUHaY25DfIcMvxbGW19RgOKrq3Y0h5Ko/FEf6z973
OKCVMXX3IQC/VIecHEGtxpugDaOVezPR0W86yLa9xWzp4zb8bFs+1ETYLGhyQJF+wVarV7AWckRW
vkNmyqoXqgbkiiZXifSqiPEt0MkvaJJtizlCgOOUQI5oG4XXJz5lxW5ZJkjX8Z7mh0wBzIr4fNDg
xGObCpNXcmHi0S1cHBgKrAUX1V1NWHarQ0j2uj430gSODunPCEAfEM9X5sFo6EsiBwebtneMTpkz
wOXMZnRSwkYapoAgsQjiVJvCRZVcfEZZsL5vdugpNzOGtl7vJ5SoLGuS7RuVEsKn2ZQ9fxComoZI
GvM2k/uBjbEEfJWmS3/5n7Vmi4jF91x3YlnY7Xw0v6RTovGK+Co/q+RX6bAY6piPC8rk1DDqt9YS
JD0hF9eS+5WSrGQNZNIzZpMkEMYk9nCiSR1duVqvs1nIFDYxB2+GtOkXTZPYcpVMZdt9eLdbujLr
Y+vRlJWVer30ZdLtOyOJSvHJ9lL6TDglaMtxj3XFcj0Xo+rhgJvwZ4r58g8ZG1KrSzrGi/cGGFfu
lVbcLF+tCm67eDjSsYoXUXVeANsI7YqDtkrT/v8hkk6qrBomNKzAP9akeD2jJ5qSfVNiKhbAjr7Q
kVQHLdzfrzYYX/f0m6JSyR2n05x4kf8zFpmba2VtwQVUWG/VmBiCcR2lyMgFZIuULeTSNt+3VT/Y
lBM4vIWITMmqZ34lPf66pIp5/XugvPNRHTgdMYI9zWwW6qg/6bJSU1+/Y1DwNfncd4vW2X4KHej+
ZI1GkJ4p6WnhmBaM1cAkZXK3y34BFpmp2vnzJoNvsbs8wRhU8zhoE+yQXhp6ZsEa7GExYlZGkGL4
bGQCPsiKNrZqiDD4nPIq6eFRdDtUb1o/M+k+uQYWpdC2t86ch7Qk+jyk8qkvnTpqhb39F7SJ0zXj
dFd2EL2yBEHrxGBw9Ywk3CfpyGDFy5VPzuniVd4dzkvHasfTwO8Ou1is4uHsMucy+HXBcJ+Uiq/R
/xJg/HtZevNnk2BmNuwgpaExG/E0pjt/ZO0HIMlLa3xyG2Nb2XhyVdmfb4sSNjWCYvsjeYAkUk4h
xft6nJER9W2jHAakc1eOY8ej7GDryzrHipUR4KyPs1L3FsrKuaYoSQchbzgha41PdVC2cqNJdHe3
1ABpSqEXXWiWMFs9H2W1ufHt/2G/lAWcxDk+EiMbEG7GXFcJeg8xHb/CmnEYDPqG5sd1zMRr6bGf
uuxt96zAU+UR8V2UNzh8tW0EDy5I7pBJDc7dN0FsERaE20KgnR7dkusCSO7st6Oqv7jpxEJKz42t
wAkxC3rTcdc0vJjNU2hYhl8kvTL2AyBBDbJi0h+8mW448jOOW+Ixaa2/jDhA0a0ShZzs2ZThJwd2
IzgwOKX5ccoMOWOF981PkbS0UuFMY4LrqBFFqenDQr8tren2F55ngJKNcrdZkakkFOjlKwPy7MhS
vJqSQwSte3Gd0cXdAqNiWjXCCs1W4YGV05TT4nu+aK+tM5Zd4AReHV606cc4EefE4dtUXja/TU9o
4KBWf59alnm75JdNUSxkfom6CCohfm6vSz5bAK82LyPhODdeayil0eR0eQUTXzE165maf87Mye3h
QZ52LefR9vkwbWb4bmOIaEJeOHJZrD7IjElhn7+VpVXHxhav9L2ksIRNWL2zcRkKdsHEMx3kD86u
/7t+Z6OiSH5SR1vrPTEJtpOePMUOrrzgQsM4c1bXvqRdY9aohf6Pa9Z0hV8lWRTpA7NCL/0Ggfen
aCM8U06+Z2nbBTcDIejrStavkv8+UZpMHht3Vjxv6FYfOG80JcPYLk2k+Jp5xHsmTc+vUMq3m0Q5
SCqZGz9bzcwPzqWtmwB5jrDVxGgcrkK0NsgWGtoNGvKxBsDEGA73DDy+jMWzpWD+n/FaaxW7b9tw
iZ5FNPYc6jSon925E/kVTus3ToIB8/TuZ6WSQP+5eRAG409CwArBypPp/MAlcIuemKseSmUkUhqR
agq5QeIV1RqbOTJiD467MpT9KKgT5ZpeIkijJHkKJzo3E/2FRo2xHHyB1AnxsrHeAUDx732WpVwX
axlLAo6ECHPeMxUn+7InYhAOjfYQTFC0hq1+MOxy8b8tldjC9Hn6c3V8I5j1Xpr65S22lAZKGwX7
sknvpbbY1xFNXcwO2hPy+fc8wLq4LP4XEK56NHOiaukOl6qGXnRoR+LlEbkKGpRB3/Db756UANEw
gahPz1qy5UcJzGGznb+9Wg8BkDUKd4oSPcdYb2bEGzGQhQsRTvSP+yuBbLwz9ZctHIf8LL7P+a9w
KBeBk++O1MwrsW9uH4Ifpc3+yNAPo85gTE6Jm1zE45utRh7qPsLzdxuPN7qw6U7Q290PwIA5wObY
5SG7CKcLNjoMtkbuHC6TJbZZtXFA13bK9UAVTZ3Bh+fHTxsd13bzxBI3K70/KyRLlremU6b7y4jD
6DSanx9s8wbrAvwPmTZCphFSUSIpHsKAvFXsaO2xPxsnxkwzZLSgu4kURT+jDtMDrDNjM/XPFVIR
6hhGzS3YB532OveQFd3McR9G+yQiEsopK/lG4RYAGZxqgAXGbmMzlhnaJWoF167sIAl11j9EpTlQ
0HbGyOO4rkn6NP3lVkl7mIzglyWnC53pmu+3kaaxd6qLNYn/rNRbIxnsJftO6gKM8knDfvbLrqq1
sQ9+9Zg2WI+gjS1qK5OuwRG71EC4sowTj0p/4/34OzUc1b2n9QIzoDkS8HBtt1fcLbI7oZjNqvk4
Fi1zOl2v1ytiA80kGYzmyfTAXgJMvjc4SNVI/Ppv+Kvadmf/nFeZJlk+nD1t1o7vAEG6yn+AAs+L
fRBYYaBVdEn+SonoRTArvViunMTBoYWLI+thqaWXLif3vva80grvV2//DC8kHPWHNrMW6EoYW+le
lnORutBINeZTrmFmF37feGhdi451tAg1z+FU3X+YvvZyfPPkVomQ8CGh392h4SemCZsgxDwnHotZ
KGeZSgSDfAmW27pgZ2fgJMbU/Ahhq49ZRcoCnYOp0EKV/NbD4gsafKYUQPtKbY71SaHpID3DKjlr
AysUP4Hwqd+gHPs23VJm/GiC7Hzha4UAwt8thWrekKqwuOzIqQrpSMqrfjigFTyfUMTRJDF8Ufnn
rLy3/DFFixh9ZPAINjUAdxoW8B6CnkLhuWjy0TgLzlNfpOr/tlrwf2wu74aKysnaGXN4CWn3+5UY
+GBs3yywBvKH9c88B4Y+o1fwxfrkBQqnRNqoBEP7sieMlG8R4dqEFYR9adBnKiYNWlWmhuZYebGK
PcGC7yAIJAShEmZItvygYgj2/1AoAmTW25NZDWEQVFRyaG9SPNR5KzIMPHKoEVpBeTd54SBLszoH
Vxb6Wyi7KO9+Y2+lxlUwf6f2PdI1coLbE/YlGiYZFfTUytliu/Dk9h3KKoBoZY0Wv9u3L+bIB99S
EXHNmyNi44WAyO7f+YsPjmQGOxDM9bWOHyyXmTMgkAaI9PZoXAJ/MWD5/m1Bza6ptC4MpoISFUEy
DR5u0sBrEV79BneNVvIifF/CvUACDf9heRRKTFKGEo8Oq4bV1J5b2LkMHduyfxZrlOlYw00Qde2o
02ONT2dvZOKivjVxIp9HIolemS3FfvScQehl/81BGBzf6FuibXuXkXTrkx1MR/XWldpQm9vTFfNY
ycYnjfcpbNwSUPGLabINKigbyxI7Co+WLXkqJjq1DZN/J0l9toch1FOaQpemdKuwKtwzn0Uugns2
R0gOUcCPynxe0ZZ7DPkdx8/8EG0RsAEKc5QAtkZarRzAbiShTuUOW3z8dJXQm9YNpbZERlyL1YD8
YVWermem+6cCNCblqL7c6pZPP2+WGtiDASztWALXsMzshWNHh70OE8l92mqAOsRCVdsAZWQiiAn/
CRyGrdQ6qDUmJzUXRATT3+GniWAqyDzs46qlFi9yNt+w1AwgRO0HwpaCsjwZEW1V/pHWqHc72lyT
b8OlL37H19acbzpg5+Injv6754kauo15TiRkQvepHTTFv/DutROnMIuFp2PjCZ2ZQpdM+lROZHDD
gTyi8J/ia5XuyFCsAnRMizEYlGG6R5VFYvKb5bp190kDi7OWNjvNE0dNR1aTRH33YoGrph//GkMF
HI3BT/KbhgHnz97yQfkudDxOAPz/JhSyfXqiIux9IN3l4bVvEb2NTPz+BFs1ash8Cp2lUe1wCZfG
GdAAuqaBKDAM1dXpZiV7Ud1Gl7K0PQteB/jMxM3qVAjIq1hAy7nYjtBRE1QpHI+XKk0c4AI1IdLV
j8kgrFiMXrnuVDErO54IDknJzGGG/wZVlgRZxcwQJUAKejjEiUiqqLiSnHtNzF7HHT47XfI2p/am
JWPJRM3W8GmSqf+lOIwITS2oV1drIrx3BeNXdPzB9Ybnh8+c3IgvSZLR5dpx2wh7x7gJRkkWReIn
tccB9m8kZX6/VosHJlW/M/zCgyV2JJBriUESCznOlwVYsCLcBJh8nqJU+R7MKMBGtzWlImALPaeC
XeAaiyX1DldAXsoTZc9CchfPikICKX6NQnxulKhqcNLv3b8w4Zf1RUSgbqJLXw1gbxJu1SqcTPl9
JjCBNEw03atI+iHg036U7kY6WzAwpo/Z0V4mclZ/Mv44LHKp2QoSXUWT0ng99UNt2A6PKq4IRPnT
PRBf9a+P49afhEX1hDa/09f0F1KCrec3D0ItJzKSyy7rtbBOwYGhSxifE9rCEUcbZ4t6iI9Oxz5H
7e6DQlz/T8FtkvYkifuXjXhL10LrQrfd/DBnMKB5uYf7IXLfH3c0vJmcS5Gi2hrkKF/DjxQTrKPy
Xl5SUVzvm/XiBaDcNXESbnJjodW+8mOLoabU5PjB5DFbErBVN5kLvkqGqQ03XJ1LuHdxtg3SVh2N
gYE4qr54O23fQSWGV9Uvx7PZTZyV7Be9l1aFtooc4FehuZXssKimKTySLum5PYnlmiOimLYtdC/R
q6St5qbGLnN+SUOX9JN6evaQ7j3GxS6TPSGIieVtmU3t6sfs8d3ctKJu5YrHxZJmXjZL6p5OL4mF
/X/CIutsz0u8kCZTwk3iD+Re7RRsXvqrgPE9HrKiI9mghnO/uu87/rvGA64CMzzIaJA7mvRDSAk8
NZob3Zj3ZqZEI7mCMY1a1FxdjUMuQ1WUl1v/5owEIu7hFJ9B8BHtAGU30u0N0kx2sdr5yapTEeqF
MajWUTuFBi03VkRMWn8d+15qmFZWZwnS8E1Fltk6iXRFr4YNybcKnxkI1GxBFDTDaMRbzyxXeWYK
1pUzf1nlPBLmd3ZZAcfisAgpRxgCVdeLJO5SzuOfv9BnurFseN8vtiJUNdijp3yxp0NhJ44N17+t
vOUIPwe/n8uCYiZdm5RKFcUZc2rX8XptDAchEYdl3/Bx6uzHYykw1a/kivP4kGSTmp9Qi4Xl8Dog
zO1QhbBXWz3J3u6oWbKHpbbitMErtc5Fd6TWTF5TlWpa7MZPo0zI41sGml8sNEvqaBZHhbwLHfDN
aLdvh55rwQKYkfjjhSVH1gJPu63ug5XJAlXmCVplwywB1Wuw8BNaVyEhzQXWbt++lH69UrdkbBcz
mTG+FvvDFloXfh171WuA4JtQdT8o++xLUceHC9Bjh0p26tBBTTZ7PN6nk6qqM0BxukaVr1OREUMr
qN+8WgXy3sy3t90rPRHMPgxLroQYR9B491ZdzKSI7jCoJcZjuVocaNuUB5f1rEYTD2wIAjL0TlRy
ElMehJ2+EoCfGHLOTMsNpKRH7GvSnYMQyBunpY6Nf96fcRPUFWn1ZS9At/Hu7MAQJaiS5F959GUw
PDxpjIwotDSN9XPKy+bCbF9D8g11brnJKV8pW218qcZgq2Jd3AVIUTIseOhhijVYm5C+CYVeHggp
Qn1Ys7UI/IuVLz3vI4X7qWFbdAC6pgOXOqrvnRT+3p6xeQ/S/3jE3pEGNvk3mZzcLptqmZZQyXEv
kvd3bL/AtzHkTJxUNDV+Uehy5nQn+q5wDFpHDxokpopeS3+NgD6XUSF0kWwKJc2OcMfGJ6XDsWRV
vOC3aAh5ceoukNXZOIsP7MordUX/T9ciH/F1diNBujxCyJNS7eYsc9y9J8v0gJQrsJErDq3IANLK
4frW504kdAfIxFEGeEWxA2YpnTTCRhPDZ0llrvpitIOj6ZS13BgE8fDur6If4eWpjI8uqfXksB1T
jaZZvMfVxx5YsRrZgoCREwKiyNokOaFv9xlLG3Ae3TcOideRdvOR/QT5Ad81Ls4dqo4oR1bLZBoa
69S2gKudBKEES/sCgupE18vIr3cyAEQwFmAL4dhtP+LhYyqPqvAg2Y8cbPeWwbKslDN/Fijaun0r
gOok1NtivbCnKgOBMCsVGpguYIMv73gmS0aGzGzL8ahQSqgnxIw3jqPuOS4NmO/jKu0abD6fY8R9
EJBakHsOONth63eCEcPsEUwxrL/WeA6/pkYMv6ZP1TxGgT3NrJj+ivcFCqzkrcqFidDpAGtFh9B/
tBo+3MGuqFUXanOTG0yJ7lVMcEjIfTpMsFU30InJDi2U46JdwP+a4fVgBSYxF+1yofJdYYg2kyjH
dEyBVppy0aaiQsTnPBU7hI10LEJuQUzRobku3p85L4JBnDLl3IW2/9JFZdU3ht49qVnacHK6Qltb
vq7tKdJz2nvJ9WHhiUzONs149z/Anbzo62uzPc4vGWj/s4DLzLztflo9e/ep5shGrWYLmPJkt9GY
AZ2Rlb/epcTVb+Z9O4yPFnATfwJOAVW53AiByIagtFMSzShL0bPscVnN9T2NNQkQr8RpsxC60/q5
VHTa7Jtxz9mnk3BEED+sRgiCiHUs5tupYQXaPsUG5Kp+76ON8vgOa9zYQGHIanbT9/rOJSketSQZ
CCNBuC+QQ0cbSUp/B2/EuJHGbuozVYqqf1tm3ROmLHWSOi5qdV2ZXXpaDsNcVhqyPWT5XVPAn1qM
pzDzLf8L5Nhy4V5vr31N/7++WKvR4gWE15SUMjLuovwIpzdBlyBYEdDbh3sc/fJk0FKP+pELeo11
YljitDIzv16qKqfIJAQabLifpIwkyHAjsvo88EtDEsrVXbrc6VNBXUv3n8GGNPxTh/3HjHhnEdGN
brkuZ50hMckzXyTeUOLrByXBFu00yiBWt+mTE8HlvHRDoZ1/Xf/xlIBs1c428gBrn3c+8faNsAt7
5Im0Ea8PqWEQC+CAAZcyIGTeDLvYI1YPrq4W1cwzthc4MC582Y+6AUAxEc70ZQ+am9Gw68ip7Pvo
Xbimv3qVr4i4PXKBmqnrf23PYZyO8n+gsisZrlIB/uA6+rjJZ2h6UrIAcV+qMy7QrQ/r//uPYNIn
gZtlrFRwlzckDVM2tEiKprPkR6WO2NpoDdWMQ32GvXMgtrAsBn7qgYaQmCfgOkw4K9ohnkTfvG7l
vo5vJaD/o3rkYX3Fjgm0KFL7uX/IqX1MnXJvriji3KbpJLXOiIN5jmAL0qsAdEnZtZPdU1qiYUYx
dJZils2y1OsZlRdSWPhSEnr0HydMQ5o2D4gW/rcPtT0jHiNb1T2ulCuaDPCODr+/CuE2D14M8arC
iHt4vcbRYa61A/ZTKizAC9Ep2/UUCnoYgB9OOKzr57BWvh7U6pw23tF9uB38Yxshl7pnIx4qL8tx
oTxvys3MZwaK1tPkaET4vCWu3f1jHjSJCd3yZWylZxq1s4L75RwKoeUV3cLL8NlgX0sCLjr1p1YA
jNsXHGGIbKgt7F4TsF/AGk344bU+1bs3qGSGmlIOdE+I+LiWtZGHeieXzOm2zw84df5Qt4dX58IO
PkVStHKLxDJqo11vxddKx/4KnSxmyDAIhiXx6Ld8rChLelGXCp+Ba/beF4E68Xie4Do3JnV0T0N7
3EiC0++kfbQDOvHJDSO3G07DTCMzMwdFHXDtE6CrCezdSUbv8iW9dhu/GkEIf7rUjs7fl/r/Np/b
08dmsf0WqielMQSM7xJeGVXCj9il+k9S6Jc2RLhMeBzu45RHAVwj1G5f9pc6ut2wGos+DOAgdkFr
1NFR+kKS2Sx8q4vd4S+Wt5Rgx2k0QQtMp9Pp+xWLbqzFavsdMxiex7WZAeogMfNfT61/0/MU+T/z
AlFk0HYNOQmS2trqMKBbEZ2QrVcT9IAs+Y3eLEYQMar/IwyHA0OUL6Fu/tUxfUp0ATdlXmxBlHnX
YDxFOcleCNPgoqmIRluHbu3OYpj1jQyQGxFbK9kYRccJYaMs6pgSKCmgEIWJVkCTd37YNOC/aLlh
Fk34sXqxKfkqwWyORwkM3sSA9Dou11L0T1OgWRLLuzfGh6Vi/rPAeHImsei03aTqoAPXkoVF7+6s
GWp0pxb0WpjWBJb7b2y2+aNYYIPjQednfgX3TDO7ZuHZQ9AY/obFH/HOfWxAconjjHEdDyIQP7b+
fgbAN9c+bQ9B9k8UNW9PMILm1eMtV3DQrGBI/tEgkWlVQzJnAb0cO4+oL4aeMpjlgOJWROO9CCmg
OUTpQDL6aKbchFBHjJSQCAzoLnrz6z+OPKQ7QbMpq2N01ur6iwcjUFY8lODABrLfY40K8M4i3eLF
BdepI2VLRoQ4DiJSZcdulYNI+lyQdM/kEk6fGMHotRZsD7II9e/hgDurjaVaTkHBwt+/2xya7qmL
NwyIxPFDjMacKX4QXJSwXjTI4og0gGhJRPbKdF4D6OD/m1vYZHtJqty8qNTjSk8Ti2BEJLqEidIP
DnVvGDN8eyj94dTRqz6h+CGZ/y2lG5gV4J2atAAPaMRbJut29yl9MNJYLX4Ar7y8sYkzm4WGMDDn
desPKcY2VmpVyHAsyto/oECq1DI9R6hAG1lAEcFfWFyYNA71etkzQabLfZJlbR7e+GOFP/XEhWd5
Uj090nD6Y6M7Yg1GSwT7GUG8V2kuXNW9gnaor1VGZkL+BvPGKAGuehocBiGkCC0yTGjriCX+NIbD
Toxo+UmsEPAIdMwHy75AHFM9xSuZzhjjA6hkGcCwvmXhX5sedCK6FXDVEfpjIEplQC/HgKeE4zx7
HAPJcOxBPeNY3rT5XC4HO3Vf427gZZ69cGeRSRWxm+oERDCR3elWZJUJRvJlcUEGlnqf5A05pYU5
6e/0u8mgxV+bKud9FNCX8vancfLLUwg5SdOOujko0T9+x1teYZoAnDMNhXizImz4Qb1A+k6hXgqd
fPkYtyc9QNtHfNp9rtdXQpEFYo3GGFHw6SQGtkaMgdfH0XJSPVTMJJ8boIs73nN7KjNrhcpmk0MD
QBTyTKbxUGXZ4gFFm97ft1gMjpSN3+yQIdykos03NAuUPk7upAa+vLk6DgoB3ZPzdE31ogBumpke
1Jk2PhdeDnqJk1I4YXf4JBt5WM6CLSKAeew87zQQxA/4J2NXFqvUm6t+qHXu8HtarFIB7i3oeHAn
p9Jqa3EXldN6qAE1qm3PTbiKXfS31+/O5NJyw5bmM1i90O+Fbah4WYmIahr8emQ/TVWsJAuNlyZU
X/MusqzQ7Ks86QbFuT8kQ0F4OaQ5hP7Nl9u1pnni9Wo9Ui/Nyux+Ilq5iVilvwXuCX1+3fW1rPs6
5OyOYMgAhgSLAsKinLAw+IfuFNFq1CfLXJt53lkHer9Jrarlhvr7lMPn6A1qU1unaDbeKpjnfsX1
FWKDXtWMoca4IkpsJ2PBfiCezgmmtHRWT5xRTE5LfUK6j8L1MHMF0GqoNov4okLqps/oYr+OjvXm
VkoWq0v7vdr5h5XvEkqlIZlA1mUWTR1HMQABqnuANo0g7VqP4/1WC6AfsvEXBBuGe/rGzr3rWfzD
MVCPV95Y0jF1G7b2igAM9xhSCpIzC+m3beVftrjdk4qstbBFOdOr53wGKr4VmPFrcJQbyWmt+79d
c71Jx4XnxhjgqG0tcwdOgm287z/apSFaOihg6t//0O5SyCCFGHo/eaPPXusKGWa7cZJmy6J4G5M4
BAIckZOCPx55iUlHMXvMNoYRwdUlg3116sc56i20vT0Zg/4MAmdeqPmEg7zJ4wd12Ta+exTAst0h
twIteTvpHC7Fl35Js4jmOaZjLGew6yYGNGir4ZXfwJfVMXXBI8FHZENXRAIwyK1hgTSFLmi380DO
o03BOA7lbseZNfRec8J/GmyrJ5pgCwOlrCfzQewLoK/n09CFW2tTc21mpWtck2qL0+wVrUN+gXE6
O0rE0CTXRZ3RODjbQAWGlseZYugKtKfg/OIG7A1JGMJtvXZ9uaWFZnFXUeaXgCWBMXJzBxaRMvh7
O2x/mBb7htb4W56g+Zuh7Ag0/xy+8K5vWliaf8NK3VHfiKXx9c1WUsuz4p2teHsCP50r48riJb6s
r8mYsLlfEn9jsC+HvZhN5EnC3oF/xY7nMxiETOVFleFdp/4UX0P7TXMR2SRTD7OyifzjPBRgaG3a
K4Z8zzi6il5x9KIgD+UwH0XHbz3oe+MVtpMO+ZzvxbT59eHRYniYOOOz1DzM1dZ6h6zF3NjzAfIX
lpzfgx0sOKUwkzCv1v9NhmwkP8i7BjPe2s8oOy0iKmoq8XPpkkbi6spRiyfaFvFuMGukZ6ionxzj
ti7CLgQ7zrPW9gNV9/fKfUb3VauXM6r4heLotxdyRBUP0BQNm3ThWtajfP7/uP5obpOquvAG1+VK
ZeDXMv7Y43bjOOjVKeXAyUGAFiuOmXJD3G0OB4+Ycv4zmKIu8VmiezolqvPtSKah+VkctqxhTLyj
s2ZZq0LMGK7h6HPTCwnYmpuuZejYlGiL6duFqFKf1n3BbF7uCyJMKWF82lQwEkimQN8XEPGrnHeY
5KxYEE+0MwxCcIPUmiAT1IT93IfEsHqEIHXALydO/QRMD567XdjZ2YBqCiUKhBI6e57FMtrPn7I7
EPvGUjLFcXQexmfR9XChZ1YtDPktK23SucFmfvGTejZK0L1o2BkNVDaO0p35E3ymLpdcXtb7BK8R
y98BLd6z6qVoS2KMIR7BoMYnhQCBGWC2GSqCnFI35VA8+Lsb00I0fJRIcbaPdmTu3ECKfZTchjiq
ZE9ZvHAz8Owtf6s0rpuKtm+fNHjbC66zGE9ZZlXn5A1oELaFEbnSL73ZwkPBYXdDVqUPyy0dHUQy
lgHVRszZI+QLl6R6DZO1wNs5H2wbTNQMINoaNOn61q5CFC04U2O2nnOTeDzZ8zsozYwHz1VkUeJ4
vTR86JjaGkHzZOwSJemD79GmngM7YcdorbX9G1HcT4gxFJnnxnzX2QSt8PDSXMFlCAhYkcDO+FJO
ciCQn/lItuwUpwKcE+O0yR5FfwunGfjFWiWa8olyFW+vRTtIalYxkw56eOES3EC+4jhpPkD6Xgvn
j2842oTy3vmtGCgUfaGww67Z/VflKcUR+v4PVYdqbDGLOFoi4uInfnec/ka0L9G8C286jdNpfwLN
5jqNVuB+LjD+QPLHTadptObEHBZ/1EOBQTub/0n6BNt1lfg/Q/fr7MHjbyy0wTSH1lANAb9PieWS
7ksrcxGAyRHg+WcK0NKLhxmACjckZL45O++/1SUnmYiGWtPY2fz6/gXjrRVCucECnmZRL5EkVbDz
cZrpl50gpWnNsi684qTQxrHo9cqnuz0vaMnFbxLxHd50UZ83xbpp0TXzPblfkrwNYjoc9Kwevtmy
A27XS0ewg2RnpvvQi7J1avzlEGIK216tfFKu8lHITeObEymKI5q1lmb6OdKSr3KTEOxUIlRuDevg
OdKEc1ATpiw92ANkK9LSoMq8jfO8WwJ5qQSpTqzk/F+XcJ9hD6QWm5CwLDjdNYxdPyoUB99y2uJS
PwjfELH/0DOmt/FLvhMmWguMuqWmmE2zF5++QPAKxjQYk/gqrMQeUCz4ZCqqwchYeWSO3GfklibD
F9ZBW/9x/43GCzhTAzAb3r+8LTBt/27vh4bSAYlLZdZC6LsEy0wiXsCx3P8fbiv60MS27bqaFqlt
hdaQ4W/aiS4Vu0qxaBSSUs+bixaNPb+YIaVB5EqEyQigfbZl9QH9jRfW3XP5ol2LPJCk46LmgscT
QvAc0npswlsAMn+K4YM5aLjolXe9eeloF9wipKBULtL+gbjegroVxT/arKGWzpy1mAPjZmuSYg0b
kR20k3AzZ6QzXgnvF8gW3RSKnsRNlHYwjyJJJdPPX1pGlSVZy1Ruhcsbmow23gwasohpaZe/SRzj
u+S3MeX1zI/TX0We2jZvSakKmOad3aWFAmZ1GhNquy6lv7L78wm/ZbbASJWMcyBhDZ8L7nVViTk6
7Lvc5apPGM6UAWYEMguqR98zJlmPr9+XHUhB84yyBjTzZ6bnzJC9LLzDjfR/7mJ7tnQVVoOjup9O
2xN9hG+ut6n4lxaykRdxU5uccmtbJLjYSgt4vaokEdpXF5gSumWGuxv3cVzyI6ZkIaE5O6oYUL4T
5ZBIUFOfAUihJbi0HYmhjeXjnQZ7bA/RGobUsj1CZdgjsE7QduREX2rA3u4Ar2ivVF267nAa72hb
LjAvBqQJbNWNMSEaC0UoxGFstdBFm5E7alYtxwnDwssoP857l1Ea3o2xHeOARBDbiLYcSNUXQbp7
6WrP+Q/3speTd6ZIwvPf5lbpq2RorrYeoKdyd+cBQjypiyGdMGWQUivpKN4Cm6HJolLTv1OS3zgr
6Dop2vt+pD4dAA/eInP5kfpgbaVy7LVAhjWofWCr1qmasPHk4g/Ly8dxu+PgYXyZWieYjhRbUKIU
IkQ3MTiE/fO+tuKf1ByRBHH2VBQjVscqnbP7r8lBU2ZLgRhZJLfYGwL6oDj1BbDymJsFPTwkZlZA
0p+8saLfNyftGC/3K3llSJ7eg3okxEENlb6yZEkCR2CmCHtBhn6YiHNERNLZnETOSyOKouuTkJ7h
ROslJS+2B04ZlPUX9cOVA8juT0saunIliXoJQDvCyfE3fnq3Fe4QKho0WstkD4evteo5izBSRZty
MT+iqS7fj/1pCMSpBLd57D6bYWMMqAQQ2Qm5aUzGSyD6uY3fiMWVuQVRmUS9fVVVsYnmdnuqmal7
SVlx05uoNPZTiHtIgU9zzF7hEqrxaf2T8vAsKfo0Ay+H0c1CHPHu4R+xAy+JvuVTvuu2tL7iH9pI
1TVb17pIR0KZyT9q2hVoMCqS4RgcFvhWcy6/uIcOx/yd1pBecvLiUuqDtO4t/yxFwJdalh+0dO9p
AS12TMCxBsT4bo8Vvo5hQnp8LpfMy6Joy3CHoih815tgtxDeoeQ6tJjawoiTD+QMcy0j+SC7SbwR
sZXY0q8KtNcMQNcFcNjl9CNm1ngfCAcW00jF3CmQ8P6TBxhHYSUYZGY1ZRxvn29ppUMDlorcMNFo
h+2OQi5DLrhrY9YJUbPxhbUC5spvEn1Mg5EyWnNLEOeEn2f8gm8OG8TLts5VFWcButpF0kpgI1sy
zXpaFmwp8VheccIZH0n12DQhyH/g/g3gfoMeIx4Jve6f4VgMRbZ6CBj2sbuCHsg9iF3ev3Gt/8aB
JZmHuRyRyj3vKdXr5MbEMr0UdUO3Z9wS14wuoz1R1pOHJKUq67V8MIWrc/C97uPT/MCASAlLCDun
YR5nMngVM/OBfeIIlZCkmAcEUt3WmztSlhuxgGEDOV3uIFR/SrGRhmK7S2T+xRGNxlt0OaC4aFDI
e2SquDnAUKFvddcztgAJiRgua0YPFgDAVIwlkK6iDAMaO1OIY/ypVeX5Pk13o+lt5p3eyKGX+PC7
RaLqFM9GlTiUanVcmFdThwL9q7uaOKDQE/u6zJHkoYDDZm+0iS4gbYycGilml9oGFOvEJ8i6uCYm
295EJfSEh5Q2gkg1+rHNqDKC6z82cG0jSSTg0T2MMSCkBrNm7bk7m6B88a16tuGqeE2GEWUy+btu
bqwBmgYgKwwJ0HOgwRh6qnsxNwH4k2uUbTv8kHmP+vJ1Byof6e48THas67wbaRjTwnveZSwK8CBd
NhNPKsulHQvKC9OGoL6kWbCG3uXAC4gHh4G0x8f0nKdA0HTFR3rSR7C5VP1DPF7OqPYGQoFTP0va
ea8N0AaNUFlJM3W/6Dke6EhyUOjK/M2mAHcFm0oq2q1tLEuRY65s4qdv3CV650EWoSh1di9W5cn9
ogZvdh4o4z4Flk4LW72cDoR8KhSpSON4TPhu90udlrjZ9PmQestWqLSQPBJuGiJalcYwsiyeEfE2
cddnSPAegNk6tgzfA5kWlEXC3empSMgaRfKmcFXJdQatgLwdlJzapqcYO/jphvUHuzZGvfh9Psbf
4kNV2NH5Ik8CitcGp2R+4h7K2Mx2VigDwy7cvVdVDAghYzmh5iAx8CpIeiMlknOyBPeYElDRqpX+
ZVZv3XS2JM9oCOAKVqasaq77MV9CV81cLmYsNi+9xEo0479hDD6GNJrD01a+EWCUEvOetp1W7r0Q
ym2RD4zEgvCOr1hlOUdpTmhFKpXFbn0LYmuN2cGeUTBcI24OUqsOEhfXd16SYRumSWoKMjqpEGkV
G4xKj/bpIHKt2NNgNHylPgXQzJhsBKuW1W41Ic+28sXIsDEIYXlbVYNedgzvCr8sQnsaoWVpNhO6
Sxkr4om3doFGhpqlzMZQl9U3NyD9opD15eadHKixua63rRi9POwaqAZqMksj1npuseHFL0pmVIAI
w6K6pGg9ly2iEoS6LDR4ts4Jl1NujxXbBq1OuextViS1PaKBTz/jX6fElJ4B//4xsVsP0rxrhxdU
6J9b+Fba5YZaIuwaDiOfKLLOHeQWtgjoxfjD/KrbnxTjb4Yv1CzDZr+HVD9ifyqRcvJ4Zj49+qx1
4FhwgxZJh5vTrHbjHNi0AifsGFouqURbYlMav0QRKFoeRFQNKolnUQ8Hkr9ZrtxTPh9WoqFbgv48
URDI1SBXDIgw081Cx/Xy3RauhvbdUURSI1YIdvR7I+SmnDCEqIfrqDNcsx3mLoVO/KQXmXuUpclQ
xiDOipIr8XUFmuSvnQLg4O38Rqi7Mrmxyp0zXMBDJ4T7/i35nkn1AQJJ1MwEYGayMny7WhzYGpCm
ZEFmSPAduETaMk0fRyP/1cT+QFUchRtWFJGRP4oIgcwuE2RHPg3rK85AdCQhqslxkSRkW2jDX5gL
kyQoBJQKO8aW3xTCLAGr49YUBKwm2GUFEhWSfQpLbHdRNE0QTMZy+3+5j3LBuyjqIHAlAfZo9aLl
jYSPykYoq7KU+dKmUmSTJUQ/+9GHhUJO8ojdSmTjNj3NmZhYP6EbaVcDcaxJBAw/57VaEqRtlOyx
RbD04jyvHXW9j9P9cBwa0mIwVI2vk8c4hhl639uBFyAuF0Ghp4kYOuMTufyCUN0UXT5l5wlXi3e6
wnzy7TomMIfgS0JrCRFY5y3f1JLDg5aDlNEQfXLcApyL9wwSw9EirL6iBxfCUUk+Dah2o4+olIm3
PpN+L/POGITcbamOZ9wvF+iP9sLC0ojX9Bo+jMFsX9KWAhhEeXgqRTvtvhZRBvazNgqEB3a8boZu
zlfHqkqqKTrSB49sCqW2LrYUU5RfP3mpyFBTmiFbYiF6Mlo1/nytBDd2yDSDnpmmhoNardJUuFec
LntJMQluDRhSHYZX0NiptUC1jZELlRblNwagS7O8FcLLW6D5UMhYhQ8v9UIOx8Gc/ta82sDV2hmn
W+uiXE1FSBl9ACcYBH4fGw9Jsda8JtSk5P/Gl3zosIo7w3KEy2Srnrro9flis0J2/X/LivsWyYxM
ClgKP1XdCpERml4Rsyw4iHgQOVuAYDKXRcFjwkeWGBlSInG7myVYWs97dVob4oPIYUtT1j8f0dK+
JphZDjEMWh1ve00DHxrj/tpqNqZEw3k8eD5BlcM7dp7ZFoCdhqs9fWSkGtjejHmsXg5epMR3QjU0
IWHUdfM6+4wuG54fNWfWnP11psRi6p6OS0x2sp2glwDLxDrlbQzDOQhsA2u3Wa16vcTsfC5rWbG6
u2iIb7cwg4haUQnT9RulqGIl2Dtx3NjFhM8UhwVPWZfveSB8gth/S46c5Xictnu47NCIxB4v9W+Q
rxvXMfMN4r/b3Bk1TuGJ9baZxA7TnW0P7jnbS0jF8m+hfZdCjtj0l6WLZFKkmQ7lOBki2Pz1DGCz
ioOR5Z6dY0JxFKTQmxLg+H3VUNEB5ziIzH4AyiTOe6Zz30QGRYyDcGbuEeqI+sUcW3ku9kZkHGQn
Fu5YeYzPJB8w46Cw2NvYzzgCyK5pWp9u1EAULSQbOaa5mGhc+HZDZrZSjiQ/pVyFqmkSfDXiRIC6
IH5+f8N08APAdr/KpVIH3ZIKNSNMxPG/r7eonjDpzjiIP6uePXk2vPhnc4ADmZ07lZVxpKr9CqiI
CVxbBMBs/LlRlUKiXxfRXMQpNHMqE4ZNvFdHRse3goPhkj13Hbpko5Rk+qPuqZ6lbkZxPdS5ufE1
5mjOuQVdZ/zoRnoYnVRKmzZ8PBpWWhbSmnq1TThiemxdHfwNNShOrIbkQ59ZcBdqt2uHJSyYXOI7
NgIQh/riV+mgT9mJeOt4qbuzXi4+UsIOjlexcDjRboj+98KH57ElOvZFkQbwqzV+btFzt/IdsnUw
/MSEqpfXWucVpwURJOu+ytezaGcq1fAvebLmCGWNWjlXYGsGXJrkMsF9WQhvpNTfzY2ValaNARyH
hMPf5rbU06LmH18mgYi0RlCrSQ5SIXSAY1TOqegAeF3RfrnOrlia4jmMunKutL2f5Pa13SoGmRnE
ZDU5NBjRTdlUD/7rl5KFMvntHaNBrjww7w3/zocz61qixAUcUUzhCm9AGwzYyWId81yqFqaVJ0FC
tBf+gWEaNdtzUSvmr6EQVjmNZWMvpCaZ/y+jdMJAFnZNubmCkbeoFTYAISBY3CvNOXZGNMi2ITce
cn2AdzgVFKkg/xXfOwNa+FxoupGKdOKce/8P8EV2Y+JMXrzu2rFkd9Mf484+6KBbnkPMZhc76Cwx
SOMI+BoklpVTFYtrGN3ZnFttRz8Tr46pS+HMRAVR86Yai2OB6frqxAyrqeZhe3M/J4q7vDofP7wf
5DRQcvmsVJf/ap2CJMdu8cQq/8w8sSt7ya+EhlZcIa+pYQBnorx3lWYBpTGvNq191zYyTNmKKUJG
jQrZv0zwMhjf/0pnqt5oER71L4EB7EQh1MerkouRMHVGwKmA22jkq4cQQwvo9R3tAwraLieK/xcW
3/hztnJojxgUCLT3JENPVGV3VcLXqiDPNciLsCOK4Ugf8+SGO51hdbksZ0e0tM48wFMmngT6Ejes
frHFz6sOUfRXEP4Ny2vMwTCMWxTFZ0Ft0uRuGQLvjy8EyDTAfGZgz9yu+VrUPWL8VJpiX0xxcvGR
ejYH8QPV2/kFtJnI1WwWXoK0t29fMHCx9iJp3l58o2bXIgkpRgfLS9yMzNK2Yz+GLjhZl9DBPzuM
kxojawaaDJUzo8yKC+6v1MBK0gLPTrVF/unUOae0+Oc1Pqc0fYGD/8AqMb60WK4xmyuulrOAWqvZ
59gen//zfyqV+DavBhjRk7rz1BngthOkQQRoazdCsYuDmeR88TCZD2Fjo/qstz8k4S72e70LOh1t
QmCX9rv2tAoffflF6Wvi9sMGGuPSCd9bnJjKzfKuVZmFD0LQ0BtK4F8UQ/LfeZEAi91+odlW6qYz
iJw+YrRXN7QJRAmrJ4SnyIQ2uY3i5JZEFUuEPGG4xldZnMEoLz1oXV9GG6NhzqPHgXUu2Dnd1fb0
Gl6C0IOXuZhQGC91e51yXuE9PnCSgstTAKr/8VAgNt1ZuasmaAlGz9gluYCsJFCfYHqwssGciPpN
jDeC0zKZ1Fi89GXwcpQySvadKuO9YRpYDkGJRa655HxaAuhZ1IWcSCXPSUmcQsNLKLoMPfMHvLbC
sskS/7pqU16sQXqIPpkQKk0/kEEZ+zuM+B3cGYco9pWLYskXW+gcky8uoMdmME/7LVAsU5jkEwai
GjMP7/NQYZW6NcddWZqC9YC1zw9boqgQKT6+zR4cVTmtfHkdZipXSSsXHgunuHUFASdH1RehqDyB
JvuclzfuNyPxGteDbjuBmc8HjNuxRfUgxXIiBF61va9xGKALTEXtg6hVqrbzA7m/KqMzfSLlVWdw
L8RLApgCChYTHoSZco40dS+h12LywToa3J6AEGuKlegh0GjFkCWktGPLlpYDzcOXsOYAiqPFhAId
oYixK4c3DwBUDXZing6flMSGDpC3AUC434gVuDjr1oW8D2GKmUi5YNrFErcpyRMMsmG0zA8qTH2i
MhBJRfvsw2sGg4c0eE7lTmxz00u99YppUwaI9jmm+pLl1FKnN6/5mjNG9sguaBH4fSa7bPKYquTB
OkDjSZM8E4m5a2chs6E868fEUh00SoutUXQGv3wEMkvq1B8c9Y8Cq4/WIxVP+QNDEyDKTUDTM0Lk
mYwi/FImcKpaeIyMkAPc+9sjaGYnPgUGYI1M/aJOCeB56bmOznfFKESixnmzhHjXGzH/PqnMT9xX
q/De+6Vs+gxdX6w+M3Q1QmcOjF49Evm+qhuHf9W59Ts8I2wKGx59MyJkU32WaCCt1vlvRiL8+5Hj
nSDYQDOR/llFdRYQdHZ2lXvy58zHVvzh7aLlwPdk5Fta/AnpZ2tnn0bu+J7WjXYLPoSeaJWLL9qU
cGUr48/0KrkKVaVGg55/asV9YPXYxc3qQxJBKvT/On2P/KimdU/JLW80LN83T1qxPillsR2BnJdd
pUHn/Pxw5Mrq1YilL3GepidXwUYzvYstcreql/SbrbNsLAPMylvFkwkI5Et5JEeukrnurqPL/BcU
uRTT3eDVjygKEAwXRLquyxrhGJXkYRmJk+SK82Ae2jfEbH9Mk68FKW/K3Asg6i9FYGXvQ87WJxjm
2/jwgW2fRJllta9kmTTbB9BsnbiH6eb5GnyMZlhCaT8EKnKxzkH83Z5FFh4bOA+s8uAPA6q5A2AM
6/RvT2DY3omEamxjA2UpGt84RoarV3/WSxg56KYCKHG9IjUG8FMewZ8pCRk8ZAT2/qyXx1W/9Cm3
zoZOgqb2bgJm3Pw1rrtC1IksbDZx8ydah0IpuCM5nDjR4QO5WYf2fGpTB7TwP00m2gGd5lmQHP+9
aCeBx2mRn9856bP96hGyKDqiPtxwGwJn9wwM2AeA8ZErlfCobZNSxLf7mQRa8bviu8vcmrBMNVd+
G/PSI/KFyYex7vA2dEir/tT+xAf0nrMD4hWYlJm1lPl5N5Bz2adBGTFzctNd5V+cWDoiwlsJ7R8X
VWjXr3M73zqo5MrgLqgUl3BVtouIwMA5weWfj4JhJSYZQRc5ffDQt1394rSVE7qYTDCps8tkOpV4
FSu2oWGi0T/by+SzoBvsTb0Qcy1X8a4684pT2BRevneYYJTeZ6c8A0LeJNUViCW7zJZVoj0nUurB
1mt1Skb6n7EnbyjZ0kARSflzvurxV6jsfN2huLWxezxwHxPKHVgig2MO378MreXVhLmX9XNKSypj
YAu5xJ1amrliF6dznjWs7tR+QNnnmFh+Vru7mYfurTmLmBkjX8uzmOYytWfS3kIs4j26DrfPyFsP
MegwcjkC4DjO3BZjoRkGLjQBOJ7xI7MmClO/39k9eijH0R3U9gRDYsNwXYNSwVuxHMHl7n7653Qn
X4WWkAQWnszPUz9MPtJYyqiJddC2nrH8nteiZ8OHniSLb6Mp2GfUhzmUMMYALvaVMKq/fyrSXncf
ybkJRar20hkh3RUa+cPCm2ZoQJH01d000/sWuhg+3xXxdZuDAkSPJn9uuD72QlUbhBY8Crcebins
VLEujiWbCrk6yxiZ0O3ZKbiG778iTWjAyRnBTKMDovxznftZHBPLhrcc/oFdDnZNLdjBBin0AGUC
qdzHnYBDk1lzdxWyWbxa4xLlMbyafkFf8N3RWUIQ96cekdoAK6irp3+0srXlYv33siYCBmgMsrA7
nc8vE5zjldW2FpJnNZPvLyMhgNJKsxJp1Y4LXPGw/a2ckgCi5Q22afkoxYChwhyLi9NfHSYS8QV8
MlBxFw4bOdfPThiNwy1a+WDbqsdGCi2dtt0mS+l5XXSc2PZtDkdcSGPvFszsOHuAPdtcKJOXGf5t
Y0EdcEleur9JHBj6KvBcFbPFia4I5IK8pKAg0ihioJ8sPavGc9DpyO6qMISq1MQNZpHAzR5cxLec
BPGH25R6w9/lXF0tUv94L1JMAv79tr4ytdoS/5dmq7UAFEo/PFY19GJbfm1d4jQu19izrxjK3RwV
9x6SpVW3sIbh6KKncDHEBJFXyAEHeeEgFfYr0QTHUL9bf/y0DqoRpe7E6sVeG8v6CFPBA2vr2kDv
MGT9iGPiet6z4o2C6NAXFN0KBWPpBIle3EPeJFKcBKOOJ63edxepB3jXE6O2v1D7+zhWqyby6lNT
YQErKsrr4AcLkKJmLMOgVH/sXDDyVBeLym9VZlpqYTprhY4q/bHz2e3qPi5VVebEfAJMZ0RzKqbR
ExPZaMDN2qnyaJc6NhDw7iV/ocdf59B15sxVlHYEVh4xu5dsMolkdtSnmmD2KjkCmwqfo5Yu0Q8N
H3DBObgMAfi2zW+efdK9GwRp9+3cMkIH6/HjKVMNxGj3g3dCIuz2iLcC+xMWWa0dxQPyHMCdr+SW
b76vo283fktxGWBVeGfkJv3ls2nm8iuP1XfhHR2qdw/e3rcJV9srO9h2N93uDNiu4YsxkjKH1Byb
D2HC3aTJ/5j55UytJbU+Db9kzox6ibuZsa4as6Wu4f55PWFo41i0PFIvJvncvP5PyH4TmogQPPIm
lxaWLP0e/hLuaKJ8dG9+/t6BKjR3nz6EPlrVXLmXLKQ0bKm3p85lQ6B/lgT21cv9050MHKLNzSE1
m5V3u3F3W0ub/PqulPecjJ+7UZARTxMQGb0uynwJbA0t/vZlg9QNzda/aksgtc9GFyStMDJeA0FI
6xPaIIbVsLLQaTGw4nGwnOWfi290L61PGHPZcGElRqTrPR4JgSFvAvwq48b5sFWJ4AleJptusNFc
obD+mv2EbSksUilbetmejodTO9/c1aozJu0Pj+qj/3mAbxgmSzbjGdFkrly/DKeIgHCMl+pI5NrK
Le6jwv+fFL56ktV1CUzQtBrs5cU05IBBSwSn6g/V3UlXdcW7UuEKJbQGYccHIJ9UIkCRuo3z59kV
M87di+1ACuAqUsjX9HHrqrLtfLY4mSyi89GUg0JKZ5CoGguZ4yPZHkZxWeOsdcV+IQdAfZw9Yap1
rpkPrniV8jHbpLAw6dz4zfMA8wkScU5jGWIWoNDXEQV3C/7QyCFZ5y/ka9LNYMdhVEkRt189hh6d
BbVt+/c4vPdRc33UTMbNMED/+aez8ByJ1ScTMJEdqkMXvxUgyF8i+ZkHrNr7/cVII8zB26HMpdjq
3UF1fJ96fokzCsgepldDts4cGnca2zIbZEqnYuY26HOcjtitlIXm396/eErMKwrfpVq06mEQtmXN
aNJPB4/MnXDWnKyAM+EHouwP+wYSPYTLtvYxDfuGqUuomDaDOq+unOfUOTRsLRsC2wtCtcBHT6qS
6Hnko5//zBZnYlOYnxulwNInqz7g9L7HyQ37p9IHd7fw4MUXtNd6KnI3fw0I6Wy8/8IHLmk4YGzG
NTuqpv7xmwiwnZibVpq7jIgv2sSGT9fermR/7O/hayvDVbLb3g1ITRRC6ZlwFPPX+XQDpVv5OHkj
ryPBHDFHd5sd1jS3qPLwMPDaDHMXkqmsi3ZOmUhf39TPFql+miKp3R/wFIiUJhEww6z29vQxB2ZA
yqoHbIxdHVE/sDIhkR7kB1JfmtcHnFHTmnImOOd9t0p7ehV1zVtq9zdrC3eoaHxznqxDiVFfW71k
jIDfq1YQhGHHWYV8axQA5qL2qocEPEWgS8VWF1Cqc3BQALWzL439EZuXPVIGb6njxPHbz2azqU0d
sbDT1fWT11t0eaCQfPzpBiM213EO+b0QUhuhod5btohm0aZ9wfkIzYi+krVBlGewip1oHNpEpAcJ
KWtwR9ezkDyPlsUWLAD0CuX4uDE10Hwji9OdyD+/0Wykg0SvSR4fSJwh8AYKSA7s/Au0bzly+WuS
UgWbbSZRdOW6aZyE9cwpH910Twbl0FF3ZaLhvRtSwZZXgQOzLRT2BDoWAmyuYEoRxAyvaF1YsasU
N3KGZT5cyukjIwKHpNwVQ3Rm0eKC7RnrZEHVGN0YhNQK+bnCLKNmwxxezJrrCaOhavVL0LF97ufd
stOi2Rzho2DtodxSbXzfac9roLNm7NzT/AZEoItIWdrBYu3FhQNtVWmkV/GRar2K8b3dx3lQNHQ+
3PXp+25ff/Owv+SMaaG/+6c1chR9gPK+dSqF6BQmCxk7Xfqv2Ly+w+pxWKDD6LxY8lywcTxv2eY0
GFHmC7SshsmBjJnAxo7DR7zmFGzE3ETTyaum32NDgJuxq6/Rz6pk8p940wPr7np0kRWkJ6mPFzP4
m8fQ7iKBEJIvPzr3+Sg3Ra6sx6vNWzOrc/GPnhem4/O575Y4Dh+Gfi2FtvdhCukCiPVFQgyYcZCt
uGA6DxlBqo+F82CNzKqud/Mg25cD4k1FbMeAMxXTYkxUoIlhLhfqOMKSqWFZfK9v8EisrWPqNPTU
pmdZ/zYxpmGPrxn6A3cj4BuLX8BX/QZBkvun3ZCtMvKX4dqAjaKZ/UimFlOl5YN5jad5xXk2wEXF
i0vu2Dy3Y/s5KljQc7RmsSBBVpqsIU4IYXDfmAcHlSjK192YAibLtYsjGxKz9lNprsw8QgS4nBEf
ZFPN41hra6ekkKiOxTrFs8/8xXjRZoRTmvLtI8x7FvjDpkqcr6u+THeLM+SGE7rr2sJicQo6EgIc
EtwCMHW2FpPE1nMOXkJy0fsGO0+NaaYhveAMxziH1/3ieym4VKHPHAt1WuTjK3QKWMEDuELOh3id
O0ZAA61YYdclakdQhoN+gT+Q2k5m5KkLWhvunmIkuRz/YiFfNPE8ScRnBETsk52kvLWSQ0bjDK+k
x6mTI5T5cBJlDK5Pt2+2n5YTytZG5JPc8VDTuHUM/BKjjdwoSF8TVrf4Pumj9DtgisCh0AeKwLZt
LFP27KDVwXvHHw33cYymSZihTf4KKgmNFiub5YGImIAtwIxoylzzLe8OMsMEF73GODDZeSAyBxAy
Fv42RhF9efDC1M5GdQpfSN77SEKUALMtW/w9eyb5VpmDnDwi968+1NEFb5EhRjJ7JWKEnDnC8HSV
VSP6guZz08qjDL+ZwWJ1lsE9uVQ7L4deFGqFTsVqXk1du7tqLu5L1G5hOURnK2qPJryZCxibM4B/
qeIEJB0+ahXEC6n13q5Yd4r1Jpfgl1m3CVFzLwR6j0R7vKsS4hxNgFdYoM00509hQdam9PEXkcCA
MPryzioCoTMFVun5I4O93/181bxz6hiQIefbVPRbE3ZMJBdRkoeDZk7Ts51TYvmd4gtu8XAFyFvW
b7F/V3PyDJa3nxWWN9Alf6vnRSFccwC26/kjeN0pL5IjZ02tzwaLMS02WAYgysMUX9yXUJOkNzb0
uRKIY6OwcDecFJrNwwVeZKND6sw+Hiev9D2tU1ZcVqjb76MtiXwqxnPtplmOU8UcU8A9YhtvkBHz
o69mXO4BHGEnadGFVNyiuej/LuwgLoEfnn7yhK0BQ28vtvF2RaKWPjn+V96oZkIy0F0UL0AHuiXq
52PP2C5gGqMQrHgPKbugMl644O5w/iDKtYJ8ujtdPxjTvifzoRqjpihCxGZtV1NanLTqXuNIu+he
XXpVnVopDC3HlXGEPrEsdgt8tvsyWE6s3c0vAniFEsXfS7BziFahdIAW8UxuDfCh2vmDxx7U/HnM
pER9eHqqJnAwqENNTfhqre29/dcezOs0Y9IX20Oz1DTEykjPYq43NM1XEVr9Q7kzbnOUrvdxyU2d
OFWM0MENEl/syjoP7fSFOaSZdDUiQ8e+VbL/NbA4h1B60o9APnsgGCghuF0H0ME1W7qN6ZQP7LuY
BlECE3uqyYUg9IoS4Hy7Dd5YsV/ZvJViWwW3rTveJGyyT7DZwut13kkenvcQBQBbJAZMqxhAjjfX
pW3So2GF830sxUVnKFcwClMHSq4QIc2VN2wpR3xmHddejwdehoN0SVwy7mDWiJTN5rvAZUvgIqlB
BoDj71siqK2HJLHGIHewrHH5VVsdf5Mx2RXfeErcwMGZsDSsJ6/n4Rfsgoo8gV4YqZV50PrIyYKL
1qnsZffH4vbyqS5ks2xAxrKg0RJBJp/k6dieCNV7S98rNe2LYFLK+ND2y8QzI7zlk0pxIfPC009/
vkXlyxYVYawPNJ+/EmFxtW9896euOTxEudIGEjbFpDA/IT2JAleUPje0RN81ASjYkEwlV2IGZLyb
d1aNTy10IAu09RE4+3cjrr9qGzT/v7OoTR/de750nWEAYnE8cFiFmDbK0HSbB7WhkCaMJioVY95p
Da/wxsDZ7crz3B1C2ZLNtdMGEQShvFfwfkqa7zCo6XhZl9lOVETLmCPOFYpDrkQqu2xT8m4FKDbi
MdIXxsVeQRkTo6gb3x6sfWzNAYyfumY6HXrn/EzL1TBTKYAcw2vGTWEmIr2PB/IFEeU4r56P1nkw
QBtOThKdjV6N2spuheDG9RR3eJnDmENIMQtFYSmPFMfd17zZ4K9q2TdD+6mt32URh30MHEyBPRby
FqZs21IefLA2HuAyAhlre3USotkxl+b8fHo1Hdxm0nbAQgykbPIgEyPGmRJHVdZTw6C51V+q4CSp
x9lNNUqglC7LwuY+gDYzwqRMMywh83HfKQphSTMFjyWlni0VERrTxg9+UcujaqAKUVwPAMp2Jna6
xC6EQsteqAeXsBgMTTGo+/2WzSFCKzcVzUl0qzSF60cJ8M7lf4Lz3MwVSmfrhLtbUWzRd8WMJkgJ
uzBQdXlyvadfVbgRrxUIDo9EsXamCDdkBGo3hhmsaWW67pU+040kA8/rZldDsfYsJHrTBvL5reaU
Cyjtv5mYz/lM2x97/3tx5H+VFSV+XxFRC4/u8TWPYUTH+x2Drvajsa9Dc4BAlAc0NmGd6XU/vaTY
OOsd+eBxzvg8j6CVCIcDbqxU9hIKUdWBMNKfB/T7JZwiZBS60orB0p4Oq9FG4yypIOnIfktc9lRG
WXNSYGNFm6X66z+2dvs7orav/S4i/NHOgbvMXvFrYxCAIl4CJbrTdB+7RkSW01Dn/Q6UGC6yz9xz
ecuHmmSm3Yl2KBm3Puj5QHmktqIo9FGjXg39Hl5wTynUajxczgScArzlz4FHbDvBlg568uZpXKIl
/7ENQR6Wx6Gvh59TmLf/1cbzgM5DdRunN5RkhZxVgWGbP2Xq5R2ZPOaunzMwCN6H7hiK8dBdNxm/
cZsmkMYISOSzMOO27h7OWHTLyGldVNcB9msoCFb7ex21qDgkd5yF7nahwtIMUj4vFhn1FP4rRBwl
8UaR6gzAt+K9AMTNSbefTqMQKOnAIEOYqQ/0RvNoBQaLUdZnlMdp0Zl7HLsL7myad8obY3nPZLAS
AQlO1lVtL3squoJLD2OP/ofb7fgbFxyQhJ07TmVszSuK3tvzlxS72704uCM5VPpzeo/lR3MgNMGB
oxL3/ac0fcjUdnzTL61+nDSbMH4rIBEZEby8AQ2cC2z44gWwoZLZmuUd1BUJzcAGb/eFUBiI7PC8
IdL4LSAz7I4W/yF7vz7U/jxBy7NeH+rw/oZogzubWm11lH8kq0iWxfpDrPdHh7YaIwV1O3QJi8FC
2Vb5bPiF6BCnse5FgcfLs5gKPsYY0ANNph82rwgMGzrT4XE+RXflnGE8aIkIahAi2/mcmCV9WLv6
/cnkIevToWxnw6iBhnyO6zBVXH7u6A6PgtMWaYMdnV2HSlKSMaP6jUdds1R97skRkOzUPtA/3Qvf
qGDcrtM3zYxIOygylN3vl/b68L1gOinsCblJ8XzkWsDyCaIEd/YpRSwB9xJjQR18OET6qZJ6N98N
HaYahc9EADXbnXkuD7Qs1bZR1AOyvB9egijg0xUb84GE3IhFLHwjPk57BIgb+WbYolt21A5g7vTf
3s8Y4vc1xzjbdSpLdOxd3+OMBV7VdYPXyZ5i2SGCfra21MCO1ntR/ExDAf813BRsupZ3IsuV70AZ
3txAfCy1H/1MX/Pbhcj4PM6X0kYue2eyxFIEWXjyzpzWbiDR9WWjqRoWe2zryvyngMiMPywkW2tW
tYMsQg1skNWZuP3/xNuaRSwaxJGWWky31GrctZtLHcGcLkTdvP6UdlFD0n/EdQNrxOxliHeKVTqU
JCSF6RyBTRWvjNwlDjpevwJl2qxdV6AaCXm1QMgyUygBH49+nYn5tj3HbD6b3e742BFfNmkegQoy
ydfjttAdr+W9ELmRsGxRCyWkNBmG4/CkwMOgzrqcnVCjzkw9QBJD+qQFMtCXxlMzq/FqDDMXcvXN
/+7lf0HiBP/f7qzoobFU/0lNxQSK+NqTz+DfQCvQ8B+isIT8H4yGXXuo/hJsJ67RnEnziwlwFGLc
1ybEW9vNfS8acMT5qhBnooTPF0r4fTPZMEn/lujK71XRuM2h5TBWTgkSLXHLPZj7jniaYhDtHwkB
GfTvTFiGFRVlFSC3rvP1sPLv6hsv0zyTPaQK9eXQRVCAzPakbrljUmRej7f3+1oEhxp/ZrXJcxph
o30Kzd+hduiDjbb86HwrW/VxLALSxIWqwDH2jYU7h9vNVafizdEZVmDSEx0txF7caYV0XGD7b2ns
nO3fE/MwtX+hT+lAZQIu6YEDBN1llrGno0qL8rOKAeNu7PXuNM7B4iqPIeWB54ARGYpUuC1VUL5W
7WMTHyGiQtkYoBpnMzPgf1Xau8pDnEKbQwm1OyhBX6jg62SluUyEyqG+fKj/2fH34VYViskXE7QU
t5XAW+9ICe6dP2t+9+A66D5GkbIN0TiI/5XsZfnZ4F+lWi/Fy3P0n9LhOx4ibLCHjq/WjB/gcGq5
FyJobimiB6ovcOhbKd0utbGXmimIxG2kecVeRYgmGr/OmaPXB+s2x3SRab8eg01eqr0XC2kjrl0X
Ed8W7kNCAOxXB5DS+sTRTCR9PCHcwjMhB7H5/uXY44f/G4NrSn5dirjAg44tssMbDXV3xF7cmJHn
eHI0QVKAreoWpDAYynvsp39CbjbJZ7KYu1FVzJQorfMLOD5WqzpKq+fMHxkBsjJCRWQbWaVKAmOg
Z40IweHp/uJs+LlYG8pPDWi7KFln9qsW0ayhkt1TSZkJqiZyMdyMyyH1xOk6QW5kSpX7/vc7iSRg
B0ALd72I5TXFohzqIIOJWdWT0ePi1eQpZksq1YEGRTJL8YIEqKGMsZf/d90Z8AgvvVg/RNUvs2MS
I9M3v/n73lNPRSUW0Zsvtf8RIir9Lb7fUdn6uGA3ebWfu/26xnPL0pCiY6afIhROEUSzcOvjh18k
oGCVGEKW99DtDT1xzQz99g+q3pUVSrhuWRVwnW5O/72kfJYsXs3411jz1aJWBUbHRsGh3PEP8g7l
Zzyj5Eak/aqXFlw4CZMx8xAYLCqu2sC7ufBEqSlAGB3aINzTAxzjQEajg6XnYot/cbRxSDv+ZHPr
bapxklwePVQVJDkCjfcy9Pltmc5q9KQCU5T5TxV7zZGa7myfxvRwQRBi/bZS/2UQjqIX1c25JN3h
yt5/BZ28/UDu3oSOlUzN56K3lRYtcw/zSSCwEvDhj8SihMDLJghvBx6E9MpArGaaaABzonEqbi5j
JkE/F6GvmM12zTkTPkity7WswbizoG6AaLDQ/sV1nmI4rnmXoRNxR06m3RmqmpFaKIzNWXrygBDS
nQQx5u8OyUlrNFlQdxv1YBXGAeDrtD51f1Kg1eQh3Ky+IxpLwUbMCw9cflWrqP3UOeHCFOCOf6yt
3LTy4dmZbklksNJ7AbW/V88sQ2z9j6F3rjcK3icEz7bvhCwYlCmnYdv1VzKvzsfqVBeuI6SssMFF
3iJFqoH5RavLmH7NypvOGTTxnlirzndRHIjgB2MvKHF/W2PSfndkhw1Xk2UzO+UbmIAU3JjsnGdr
JUrMDYH2mQjQukrRW11Wlk6hjjHk1SJH23z7W4MheXomm9xKY9j3u/kWVVuKs+yjZcKIpEjigwwv
kDfgWPEcnAMb0FTN7f6VYBWDLtm5vJz/kdiZgQNJT6r0FNKr/IhU20ffHxlrW4q1PZEFoaGp3uvT
3lKTPLU9a0rmppIzbMuRboCu5DxzGyBBHpP45gS6Bp1ez+aoKbEePq4n/YwO9nhGiRkairbei4rV
QxwTA4y4WCRQgm1YTBPlV1nCggdU0QG8jMfCmtwocTijYEhL6UFt4CtaRnGru4Ry0NAzrVifEFpP
9s2On4aDdf3nCWn8diJ4YkhKtWv/4ARGJV091/anjpZL+9s4pzDwUOspl8erzdwawddm4CJi5VJw
iW1rIBY4EbtGJnaAV13atL1TlG9lAGcpUpcDVgCLIMqJUNaszlhHzInd0A1aJ1OYbSPVt8pBM0YC
U2Q/eLeq+LGOocNvVFIz0mAYazQ16T2q30hC+TUPV2+aXPZGU0S8zDsJBDzd2yQbB9VEAcuw/vIh
SryWL+OnmFpgnCTOEf6UirJZvfQrq9hz2MUecivqKB8tFR+75IM3lVRS3tjYG4HKlyvjzBS8qc45
dLDCSOdtNsdll3R8vx+ln9oIi2afkGjV9JpPT3PZ/yWDr078C56EYMGdw+2KLajVzJgArjmbgk3y
fxHpmicGEl7HxAQYPSzz79wM2Lizw1p/X99+/ipuCTDqt7i7wuzcpSm7eOsER7mby4jfFhqWLNgR
3/etMhpJIJEm8l4rvXoj1i6qkUk2z6IEVxctFic5vn2yR4dLC2/spVpVDeRpRYLQwmWQyOTlhZUm
U4R75md3eiCwXKfBQKdbxaBvxFOnW0w+0ClYsdfONyV9mnmOUGmfuQVaZrhG/nPqSpd3mri78PkE
0My4OxQI7z9//U6ua8ST4cbPDXpmWGEw7RY2kL7KqMw0URRPPn+3m4rb7i16hRJ/GV+QM21uGJBW
Al9PEWt5IYS0Lg+/H3AMgUZXRmRq+cgJZzLfaU2w7+RtpCaF/IDS8hZ5E0uE0VN8gGnU1tZ8w0KG
H6RIBn3jX0LBRXIdypw8/r8iTa3ZP3mm9jPbguLNlmgPMxuE283HcLfVIumn0Qae+5JKuBZWNapl
wNckqvrE3MsZ+DQT5eqxyENArmi34YSTxb6PcrAST8WbC20aLElmC/Kp07PuwY59KuwEdr9b4UuC
zHPK8XgIQyJjHa9opd//6tg96sR6IZBSYDh4pzKwuFe4GSllX2oZZutWyZNyyLCqVvbjZLZvhXkM
7IjOy28rL0F/EKVq8y8odY2rafUckTBfpCqPeBT4c0OLXr1cfmgokwvmOh+/WAc4hwwsylP0cd2M
GdYnF6U5dbzFoOmqjhmgxyfA6hX9mDABe531KxxBj5cYBNcg9CJiKb7U6nXKYi529GckYn8jtkPO
eN+Mn6VGOtP4U20X2Eonh6AxmtduAsMvwDXvgMmuwwDrUEfaoBcFmVIeG2VgUUY/Rt7Lu97eyEM1
8KRYnYhEGFg0kz1Nyc3mdsjwiYXCmCzMa5+8+NePT5aQQJL3VXphxIjyYc6i8Ng2EqNra/5NGmYg
+Kop2tjTfS19EiKSHo8sl0Jp5DO+aIDvMo1pRDTfJ/KJgQ/jgpK+uGRoEyp77h4uvS3+XSdRxVBt
vkhpoYjiSYSMhUn8otenumi7yiEUliHP47PP2DPtzxZJUyeIh8wJjYacQNl4HoB4JqRRFIlQxoX4
V0xn9CCQ6D7M05BpmymrZwQD4kWS9urmcV+woC3XaZ+rUmpiGbgGv9Hak0BHVNX5b0g1Tiux1DL/
8RJSYRsC3+dwb34UDySXwFNgHazliviLA7m8OLjxwAFPX3qABDbb/UdZx77cKkErcKyJEnbA5Bf3
uI8Mm9/DQHwXIiQZSDTct0WU6c9eXPeKgWjbnCQ9Nf+1Axv4MHm75Sq6dZopAy+3Rkrtq3d5apCq
As0KYlgnc51qycKxyJUg+pG3MAaP8xKGXZ8a/PpLh/Mx0OqWciYpaz3O+K2X/EeMr3K42yc5eW/K
V0ExnMUT/kjIL81YmsRlMUEFpbrFJkQF6PVkHmvDD/5WveP7Am5d4NZewgfFbzWL+/BqrvjDDnjM
HlZWVB5/jHFPHS4bb/OvTY+FMslCxRISJtbTsnoBQ9eOJjzakwA68O6sHaPYYxwc+9hTxDsOCJ5f
dP5dwtTD48hh+CpQqx/WCvcNIs9vfxpUB6Sz5tPgSVytk4jT0YnvwutYNCztLyJ2t5dHOL6hxr42
il1Z0NBdJqshT179D4BRm7K4kHzfexEozoMl7JOyro7r2JPejxuXnfSctLZ0fBWzGIc16totIW72
qSSBqWC/O4liExryoNvOs+OaByUZpm9PtuMCyQ/lz+0kc9F/E817rcj47/lqij2nUWFZqVcAAoWQ
zc2iBFSgDBywD+3NwDZNIlM+xI7bKipUemGePJYk/LsWlYQ5jZ46GuzwmkL4ll/aD9D4zaC9DDcM
KYRR2Oimpl3RH/XoGaKZqWbBFczEHGUVgMqzX0jaXj+hhNOUv7kMRHw/Oa2dVevsZBI9Y6kRe7nQ
5ViVklp6Qy7Jz+6DSTwn3nSgYGqAAEOBIoNgL6mY32Aljrv055P9luBC28JnAGEZsXs2og0t3OTG
qwG0TZ0V+8P+ciSDn/NgoYrNp5L3/W5Tc8yDJ/MG/ihgj5zUgN7YQlKVxzoSHdMlmT9f78E6s+/i
/bTMd7IS4wy50ohPQZzDlfASK034ZTTo0opNvHtNVYoNNHRxEuefbB2h44Ba+JiJJo/irrlxP83E
0piYAOuwHTg1wgn4vFK/qgmUKZzZkd7wREdmxXRuwTjoN2GRe6kl19c+druUwVQHjeoqrjODuhdw
MtU18NRPveMOgbn7eOfQsAZ21of0IuG1fL7Ey6/zlK8ZScQLSt58OQMor4M/egAcZN4fmC1UUo7K
9gJxSY8+bvi5TQzXB1lqThLSkP2XN2eGF9lCEpgDm/HuK9P2ZZEiVOVrODV3ujQMl9D3OB1sJv0z
LAzm9Qhzf29kZFsLJUqr/GJwJtuhh5RZgxpe0r+tSSNVrvnMHsEoKKegE/xma19AMjhe0QAxC5r1
MGCt7YToqlSBkZ2di40USzRG4/QOezJp0Z565u2Zv9LQVuCpU41VjT46QJ1S3lgYJXpfcezQmDsJ
3C9W+dd++01X5fYR4YqVPpBkk+vwWiytIhINpylk94E5jdJRQxHS1rJApIOhj7zeUMPdgKfiK54J
1kCfItc6pQrLIcfrg71lqQ3LyLr1bsjD7ti+vLHL9I5iPwKVzAAr/jnGQ22QkEDjMM0CqwnmCPK2
/vHydLjgVAMSz/OBEXinkh5Da5UIBtblbs2qOLoQ5PeGryMOcoviL6e7InQh3lj+i61AVbVj1VjN
LB7Lo/OrV8bxOgmtZzUTUCGI6t2LHcLqc3hABdeY3UkHta2AP/50Gu4QGd1SwMM8JtkjEs4JLZ3Q
wO6WHa3v9V8WYKY29/l5+WuP2l2Y9Ax0hSOf9Gn7ALZ7GDmqNSO1MWwXUlwhVDKnI3bggTrxAC8j
YOeENj90xbcjJuuWJxdkia67/L+1zWDnBiVxmEFWQh7BSYZFgXjxGqp9VmsevXwtjYMC+dY8k78+
HsnOxRc1WtotGHo3f8R60hgaBUmXJNtdRGFRCoCL+TbCi3ga4Rll4PwBrVM/Lymn+ZDLSciRTo7D
2aPqswjfvYrc5miip0OAO+8nC2wTAc3E/IEfJWmUC4hrMfP9/lv2bESdKXLpyEpDt9CfQ3Ri7ARY
4Y5tgpT9zG1aS6Uuy3W+iwtMwcFHd5bq1G7CO8ibNNh6Tx3IKOAEuZrU4OAceZ5nDIsvBnox4StY
aumgKkVXNQ4OXdCUlgJ/fSjeErSO/fISGF7HUnlG3IMIDi8knjH0dpCwGjXl2AC4EYTahe28H9CS
X6d0YQNYZ7VCfBhzGF4PJe0ahsIvvsPxS+jhK4rBr0M/SdhxohgZl7pBvTp3KqZI4hX86+VOybrZ
QSAU0Hcj2su/BPvvPhufGqCxTM1EuWDhkS3uVv1z1TRXIe4cbaiHR2+oM70IerSRUECQZHLHfsgq
9OWjY5SZ7jvWGf/qpDeI3M6Byrk0rH0viHpDJO/3mXE/Jg/QA+yyeVRxNYMWl9/5tpZwuitWw2fZ
lIafpEC7lJUzlncGXncAcl805n0w/qo+zY7ekm/lM/XN/dERrGQE7YKzEX3e8NZG0kmdSMovX3CZ
OqLM6Zms4mfPzn7IEhOn/+HYWYD4qF83pTMjcv5/65a3gJ4SwzTlA3cJKrtw4x7zjDfh6gSRWM9Y
ZD12phgaQjCCEvJUKFpiDEq4aA8/qvAVEzro3Nk7pG0z6GVjqWupGOJxAcwGEZRO3UM2VUrY00YZ
oTXgFdyRMqjwvHcK9YY9DV9t4gzpSr1KOe/5SIxgkT9fHbDfvgR5of8V9/DmX9BPvH2mm7QIolUT
mcWvDvpizqLyZH+STqbDClljRwk4ICIckgTeRXTzmkX4axATxWqtu5kLUpNnuHWbnoN4NnxwpzTj
PIUPziodNvAQkkfO5Dr8Sf2c2te6Gpe6i3VMTRF5ynfN3XvnIzJD6gvccfVpk/agfLmzvo7KjZ97
UIl6s1KK1snMDJQHYlp56hGUssSOoSdymFmtWLl+pP4s86PuAMDvMLimg0BInuWvP6/gutkxYm97
T+G+X4Dlb488sLwvZXjnSgRupIxtOA2hz5ckT6Wavlg50rh2MuvLGwCXWkhvFWdKVyD7eJsDAIMu
E6R2aJ+v5lrw7svOVI0VL49ERSUyo0F9ueTgxmiJFzK5WGsVEkfpbP65hV9dFA56NqUS0lh9M7d4
yLLtxhgnSFj1MBhEMP/PVctlzGxmLOWcKRRcXd2n3oobaEv4WTYSinVh8d5fS2uATxZGK+K5I42u
yNxU0ICgSbXgJdd2VIo7IVPHELyv33COevcDUUHSW21ZXSAudjk6OtEyNHdaLpV8JxDYxlye8MGO
iTiR3kmvn905dPPb9MdA4Q7xpeoEdxtMoYzdqjR9IZnk19TIw+tV6/4YadANGyHibFPOZE8CkEgH
Mb7BikALK0Cr30cO+YvUR9+sSdyBum0GS5lL4JNRb+FQA81jXqmieBfCUfjXmlWVTxNqAm3k5wYO
SvhjnaUAAkW45VgOAbrc69oUf/VQarwyeIfvelNH5hA21jrxDMXEhoOzH+7S8vOIdX09xkLhjWcf
YKKNJ8zS2qLTZyJEmK4jSrBbrPUqS5ErQQUEXfwMZZYaSNJE95dyWj+oko2A5yC9u2ewndIEj4fC
1DmoNpBqLg2+9BVJFAWARuSMTpFkLQ1TtgmvzI2nGHm6iqRk9I7eXS0xN/3JJyVwgGsXdPbZvZMG
9ULA+d14Xm+s43J6zmLDH13CNz1IP5BLB14ohLvcKdeV1s4zWOHGYvftghJFDpN6VaQVGLijr6ia
qqSFCGK384nlqe9IiW4DKzoatq5OMu1p6vcSdLjVsgYCRX2HgMNTfiiAoz50+AUDe8CJo66wX0jh
yd7JcHV+yZvPN6idwIXSmf0pXOkiMhS9oToNhg5I2cjHHSEVqtMj7RZNHBLpPbfMRe1VTDpn3O0n
KLoaYKt6uqzfc8ZvYzy8Ppwr5FEvS5fm1/1fjpr90sQLTyLzvINKgMfS1Dl+1GJ7ztVLkDnaJz5W
2ZSUjbAieDGtHAs5/Xj8XTtf3aEVzaJ2EVIue1K4Qy8dNa3UFBOfYA7N4fDZl4owZ5T6U5O/4uiS
RRCbtAHjN0XnTHrOQSYH6nxIl+zu2IJX4N0wxe2giV5Zwfs1+l9FvEvd5973gF7pwhwVOmmte0Df
YULK3yYAaDVxcTDDCQNv+g1ZI/9653nkjxFiWlQtbuqOaxM+BRO1+fYIVXNNp++B8/NQlcz4AUaC
BFIXK2FYzwgrWCQ/TSaz5qmDh0WhUbsuJ0kySiuwZm8wgX3JLMvlB2JvOVkFJr17jX6EhCoG0YUI
Lff7P57oceL3GMjONgrPYJu4CsF9iMReI4Aoa6Bm5LdPpWG5c+yyim7Km6Oj24qmE0gE9L54RFQL
T+PeG+Enqio5YYJRnPheT9D2yZY9aogB0JSnHtaWTbpV4H3dJ1D0pmFI6NiFaQU9M1stpza4N7TU
2sjAl9HbGCHY9ne++oMvpAWaLO+ry8RPiLL1tTNOmzSm6RSYr0aPeNrpVmeH8caMRcjBdhK6lfBc
ZQ8xArLGxwPC0sa9L8V/Wr9WkIKGRZ4kyShluEkKo/1aUY6xzehQYiZLbpW1GsxK7NBjPnTydqY+
wXAr3uitXboV5fn7OxIrFdKyMi9945OsLTiJEOHWdWaO825AQEDIfYjjbAwUT6kC7T91kSg5d96j
9RzERT1bOxeXTV9PgO0CzryP9gx5OuhaHbsQjbuOmvvFK2xs+b5iwNg3hkFRBYaFvepk/saIO2fN
xQ0+RuUnmevM7fqEWWRqFwoo8VeIPYo3AN5Sc3dns+5A6GqDuKrCK02ApEYHuLCHE4+TkGGTvP6g
uie8GqKj+veoiqwaKY5rxMtKwiUR3vzrWTp4/jAM/EpsKaDEv+wkNfKrtbluDpktaJ7Y98IUwTgn
no8tl4oPY8pNHplaoqvrkSGEKRboebYv6kc+M+h9X7DZTnW2dby0Y/42I78R075BvbkuD99PJsst
W19rEpOgSTVUzAehDRkEHsXERnlJbnF/6g9Wdk08v/WZvhS0LYaA7umETX221rYrvel5zOrFOv3U
QEgffvgxOmzJIEOU6wQRzGxYWl4d+eLdGgv54/YmQMGFfvcKlt7B4zaRka2EKjUKMuIkIoqiuVJz
lCF5tQ3dB/e6HzumIip6UtGp+44Zv0rd/0IpoFhsxDGiP2hHF/Zz9e8bs+p4lpF/fn9mUd09dJ+3
qyUwI/se9onRgneSCcCKZLo6mqBIEXWrlZXICobMBcDepCwYYb0aoQ/1QSZrl6h2eqILfHSt9j3L
3pHGcud7IdTDt57FCHA/gPOC1/Agrcl3IqOOOkeIVYeq7b7LXnJreY07/syOUo1922wxDjZ/2Xx2
iLkWIr/z9J5Q8h5JVmnMmxY6p3vGJrvvGyf0hbSMVeWXuTZ0aDmOQN9yukpZFNVQZyaesfPGlWsz
0FebRyp5uPKxCVDJP94l7J3gaYxXJa+CjG+ocpL279r5VHzexcPsEWZk001nxM97dEEO6Z67Kjep
LUKA3CZGZ5WtpPe+JDP8ZCdr4ct/PXdQvklkTQdXnJgwBjpulXpdRBGBbQBGAKILiJDORFxvab0T
B1369vvuzP1YrJ8mmnShaOIrzOsVJMFMH/dzamoTDyaoddQUt9Wj/BIxdDk23tyGutCoa25D+RuM
eYY4Q1vZtTKIsFl0ArxiBrsMRhhVclxoB4bNeC6LgkL9o5Wx9QXzVe2odwRAYH6fpF12ZoH2AlGP
7VYIamtIhBkapIaDMiTevwzYbiwPspUYwdtYu/R8ZVPUPcCZFzX7oUkOUavk1lweb2t9Tblo+Co5
9ZZ9CYYFlHGHyG0AlrsShbwJKt8wfBSR3u45lt0Vs1FHjEhr0GN8iCzapbKXiBS1Rmp/8VvGLVTV
gRdZOXuSglB6dNuCS8efVhM3ZPcNHhDifnlJqjzTmyaDmO8vWFQnUCmv/gf6ha/mAQl9bdiotOfP
/VurgpChwB+a1vyMYoxPjlSXNA0zT5YybbGF+DeHjYlgxKiytN5y51/bYXVgN4E6+42anGHR9C51
1AcPwljOdAGYyNimMlJRndmAgVkW82sP+W4aIPd/YhaTeGsGVj5xvsj0ZztLSdUSKRk4r3uNXdkN
rh/f8G/nbKg030dHCMwYckeMnz0in5PN+xhzWpfQU1nDKRfdnFu4W79AJ12Jz5bwlVloO9JEhVM4
m5+fOiabeoqzjMGLsguUCeqPPfMPL7h930ZEEDzhC1DjQ45PlLSEZhxunK6mHzxluNbUgqBTJNls
QM0k9owiJ0DZDgdARVRyWX93gpyuknE29MtpD+Vlzz0Jqt9J6LyQyQ9GWu+32ZLPXWuX+sxuWevV
uNQA3rX0TrTBemnwMHwtBOU8M61g2Wi6a/JikYzGsqtp56cXntCnuVIW+nrRRqelAGum9IF8IsAJ
S66gxFl9OexJJ+OzehEzRlUeVTSKdfpJQzv6gI1EcueFUtNB3nK7H+LkmZX+pujbuU4uE4zNL2RK
33zqCHX27yExd+f+SxWMxleGNtuF9bxVsem53EaapjIv0+0z3FzsGKA4m3dEKUICxAjjz4dSYI70
CGuxt6A4fd37Bq6kRF+1iiCBBmEAQ71aNZ1TpLsPdsQogue/xrYg8mz/xrPCD3f/+SKdOUVANxUY
rloz6t8X41s8io4wxppEcouzZRxiD/I11NJiKBmg6QFOl46cbLVwA3bh2ii6X6/tBO31mb51YCBt
7KptuGwL/WQlmEppQaUKEJ4dWDGfWYuspoRW1jopr31PJC0+8Kh+11rHCOWmtF11Zsrfy89oo+Xj
HlNJy0MEwFF+dYw1HMinZNoelfLLANe2NWb70PUImlhQxZnCnnbGW0fgI0/WGnEcqDIrldP7J9ZU
rYb+/tTIanbE/tGSXof3zzQts9+7TmYj0aLCnHGe2wiSE29XxpTInjPt3o1Mmpg5zmVLX0vdu490
ATWTdOrlzfOaqiejZLj8MsS6ugyJATwwyd0+aYETkOVdMLvqRQXPcmX0J9j0Gjp42ETMW/H2JZMG
WZ3znL0vt28hpOJMYoXVT4VCGuPUtfICUrLTd1qFepvElMfyUV3kvTBEQ+6+f3xdcFozWz4i7DvI
1LITeMzvqi/KAInI1605p5PREwWRIg+W6pGs9lC5OD62Jznkg2U2YEm7E/47wSilp0eZiFMWNsKl
NK3lYwqIHsA/eQ6wsZwZ17IlCa2/nZu7vA2GM1RjIos9jFYJNdjjIhYwmWZzxlIdHKID/8Aip6cf
8Ruzh3aDtwV48Rcxf+GsncDMv/MZzPQRi4eFEcziQcRmc49koTt5fne4wBiku5Q5hxXejq3DHVA2
SLVgIuphIMC4Bo0GGT6gYUqf8uFmMrqbADEPwlJLcA5Tnz1NaCfnC5Wqeq6yW/dPc9khnf+xEGB4
Sola+IunQNuenZfechNDrl9Vr04h3gUGkZYQ5Cgp6Gi6NwOC0mUWZpFLHCdhY5UVsEGFTWmiLlpA
jX/jp4q2aQcYeXzmqf3ciOUrA2qMd2SluOspxsIbxxbI+MQwqLC2uJSYErRtBkOMeGrYqXeMeshW
jTCKrA1C6kmh+aNUokuWWOvuhqIVqgdxNzjZ7YF8ci3ji2VxbNvEHKcbx57jcvDtQxaaindWcYlh
3pGOfyJsJEOUeG4MeAAKRlUA4g/q7qGCQoTxoBa4aNnIcbKEfDu268ratFdRoPmcud3jZt1SWxF5
YkK7Y5zY++Pr2kp/ZAgSZAEqsQ61AINYWN6jemeY40Gs7ZPAtw7+yBT7tHglFmtLzBASbKEtxYGW
8kNFdrTusdP4nepWbbiIphG0LegvRFPrfuIrjOAqw07RC0JRuBHFmLuzxJEMsezmAFS6smXrgXvn
yKxaWifMG6xWnZOv5moBm7/6RH3B5uBm1q8T+WVH4z8kUEgyJo9GWT9Fh8Al3Ru/Ia0CLi6JsiJt
UX4i9onYemRXVaQ+tN9wyYZw2BPl/Udey5URLavLk17+08oDI1oyfTOViIznchf76FuTOCWXZJ0c
qKbJr5SRE4a6tIya2SfAJG2zcSQqJthWKumzqAMBEdaKRp+iilo9b2OYbTohslv1XkGm6VNA1rit
mc+P7Dhw1im0vaqFjPmj49KTTZQZyjOWbKB8GhiCX5VJ90TEJCqOUAQq/abkFshySajj8fYk32GP
W9/wuL2FjzsoywZU4prQQzsUkJBWH2CV8SR+P7uqGp/T3/LqNdCeBKcmQhw37O5Wt64hp+v1RMr/
ZSsBOllm5N3C7uMPl2YvnE3FiCg6xNeA8ePvKX2HL08h7Wo8uf8kztxsJARkUIK99nNOddBTU9II
otbL4h6Pa9yCbglox7lZtp4VgR77KeWONjuAOEtkxYDOa56vO3FrurgCLztxCei3OYpvdWG370Ji
/ODEZLMU9wC76cGVBWgZR5WwM2x3R0TVVFhwO7o3ITZCpxPYeZmPDu5NJ7wQNUC3oPVG5qw2t8gD
YtQAvXTFffQOhYiMciTHOZMTarlws2ns4VhvglAYPoa08NMKtcItRyGCZCFseg1nqspcE1dEHtk8
RW4jN2koEW88sfVWGUU9eHESvcDFzq/+HCumny510vFZ9eD+J7IZvEwYi3txGNOd3unyRMfw9N3K
Yg/qfXgckM1YIRKAYGwiXSWd8a+NltZ2d8UbzzAxL6nefcJxpFx1fm87CD6zq5O7QmrkQ1rL3Tj+
zn9VGFc3ZFOJwVLxWwLm0nhI/KWa4WqK/7snTz+Q/pTM9gFPwhulK1FLybLaKsGc9eQDqzROh6cA
yrdYB4e36u4/WfX1Qi3Eit4+Mwb+xvXxMbi6icnb1ALKfhk1Q0opZrfNxlh38YqVPbLgOpWIL9ED
ungj+YVukZOVFgb3vgMZg4On9mjL0wn4g+I9Tug7beV/icL+NI2ep8e0yGFtOMxUPxA58+U5QQlJ
iNi1mbxQbQZ+iRT1zk0Pudtk17ZPlTVRbdEFvVhm9ocLNpsq+wC8WE5l9AVRNGgJfEohgTE3NEex
1J47dViAKhpyuDf2UefdgYW5RUhsWw+vlTKqU+wuPbESUkizhNiZR4xEjTGH3a7js/s7zJMzZiRB
TYzoVaygvrd48aoKsK4Dqaww/nD5p9kSod2jpBbAU9NzAwhFMVV9m4EaKRLo/HFrkmd4p7roxcbK
onhw+EnBV5AJMn+Y1FBUH+QKhav4jL0o87QJxMviyRodmQeMC0Y2Ai3hp6uGaUPbgQUaqIvmql1/
QR62WInAls50kTv1/AE6yNLaT3vflVaepYORWMaVRb9zQEdTZEd8msdrSmrgPEFK3yQpXt/tmXYa
KHyl5+2cX5lOTYNLZIuY/HRXYydpxOL6GP+CZynT/3sG78l1S5fUKhpMN/yyqbW3sSalsBrv3B8x
Gy+m7/pCRh5Pjf/uXMUuaJ0sEkL0topxCqgHPyuxtx28ue5GIsHWoaQKW8nfWThjzk952m6SFrTJ
oRlIG7CsFfWW+1yrY9OEepKIZvfCjm8JjDD7BdYKXC+A2B+dstbfTgDnKm4ZicUyr0euzdBk1vh1
jGhaJ+QGPx2iqcMNOZ4Du+/rRI34RwQMKHiHVrOU7JAN7w7LMjTPhPkGvF1jI7C00EZMVjB3fTP0
dW6nuRBc8X1Yrrh9KcxaYXQsOOcxYXHgyEEM89aPodQnyMyRXD8rVRwNiagS8MQYL0L63RAFL1lu
AIFVvyYBDOsiP7/NLjAnNpj7AK7viHDEDkt4DruVyrlZ1BKfU7ZhAD7/fw/A9bNG1UBkGlJxyo9G
MKToqDzboglfdHtgQdJRjXHhhLDa/59eJWcz4RMhKi6TD+wUoW4CxJ/2JXYO/HZPdcpF5P3gR7OX
9v784s/YTqs7MAlN4q4845OU0NFSwDH9ES5jU+Q2IYwCfIbFSk1TAju/y8b1/onF3CKb5anS0y/r
3hUr480khwHzK6UOFePysMP+hreAF1SRqVxOCJAKRZSvGR6OlhVAr81quKajdt0fd7ZrPaxaWhHP
koBnS9TYiWwtiBAWI9vLBUHS/fsbFfLuCBSvTEEHD8jBIdO20Zf635TyqeF3akJRevbJhaQRtFZd
1ON0EQMtYdWgoCvwVi+uVQiqp/yYJ6QfXS88tgjNkftHqgkXUffkYtl3o32KEgjPB8egpeyFbTHJ
M1Mbij9OJK6uTtblL6i4b4NOPXBNeiTvDip0n/o/qlKToDgjMMYh09oC6kpNBLa5zqU4BrFwXnCH
u8HGIyhKTVj0qUkQmienvzhKot98qH/102T4hf9B7TtcRI+9OcFcYWox2iXyHlWOGD1+X3qWL2n6
KE7pVuaWv9WUH7L+/ikU4d/Kuwh4mSp+CKOdVnexGYGG7GKRnHlSgWCJSDPZ+CPGM3iz/WcfYg5d
RPEyE+6dKHbfvRNwUUtIWEJUQSxUEMh3uvluxFehSzyzCFkPpXzS14AF74KEBNk7HaixYzL+Huxh
7pSrY92/gTPn5bbY363kETKjMl2D1SVVol+nNBzxJG1o11guJEBEVxmxLf5zfT1yxmzws/wNcgBf
3myEDzWdtfUhmUzCYZwb3EOizzTjLvp04LKR0XbjI0uxaNsQWH83nPZefIBR14M5FFk7V36qqnnx
O31CQZ21wHyMfmHal2wBiNq0ggUMa4NP6Cub9HNCf19bBArQ5hyu7ThA4McQ9FBOLtOaPto1fidY
7BoBFgcVGI7tT1/CRbUmneQJdUS08plj6ZWHRYP5y/VeWq8XlTLt4GxltKSaKBDHk/wN0wHuS9rM
RJsw0OPb7lxT+b54DwnD31eLAEfFPlXXDLfEgCOhM8Mpi1zm/D0O0lr/ucpc4+GempRm2Vsgi9ac
OOxUSkgGC7eiqp2oxIoSOMJOPgxhMxxsGxQ3Hj5iead7ajmnoK4etiT3vBLDTLvWKdLQho6J6QXV
9+c71ycZ2asRtzZHPx11Dv1IienSbCazhGclonaEi3MyVjlkw2BuWH8mrB35Azp2mMyZ1KYGZWkY
pkYOJZe69PNi5mRdjLexnF8MtY+t/8nDBp619E1HgR7xrcJarvv6dU4YtEYxxR8VeFuDaYqEUGhn
yELPBP4iFyJt6IV5SqxsL9HWAOO4RqD2JUuWL+bfnK5M26zyAzooq9kqZMDLpbXCpJBUdrEj/kv7
14noVYBoiMsQ7EFG8cIfyHtC8mnnkrMjXaORCqfwsWsum+PvXzN9c86I3SMlMRSiuWedLZtoOf7U
xlkf4uOf8BDeHKrn7i5LCjy3dXBbpa08W29NjB9srHX6+K46l+cuOnyqCMSv2PgGocR0NAabM2j7
rcDXXrH/4pjRalQktFgyXYmd6bwYihUXEX12e5Wx3TBoaZrd5ldTkhZNVPkav1J3W+xzO2tSig6/
mCUggb6KtLEcFOHm8G/TnZuCQeWL/fgPrzCIoFyu+boSckG4JygEBioQDXw613p56DuVWtVZTc9F
aKwLtlBGYD/Hx1/ySFAxFXp5TjQL4wm70HwillyE1ON2sEz9frL6cbmjh3gHIOVRxk30nhaMMWbD
p6/3F3ikurXFEJIiVsT+whGqmGBX0fsg7JwffqT6JDcmlK1ZZ59UWehFLv1aPacCxSyb8Psx17+r
M4dSzCqCaE/reG+tdPH0XvJ1vR7gyY5iABXYVa8OP8D4bXCmfdi9jW6zd3XArAmKDUvLXvsn51s1
JKAXI9ZUZDlNGqBcjjGMkf2hbvgChzf8wf0JS2nnaRiXxehNxGoT2KUNctCIGsg5EEND88bUlJZj
54kKb3IjFoCX1JTwz7nvRpQHipBHIrPQPCCSUE56ISzUwOWWsCnvF3dDmhzyK0+3jzjKiKlt5Xzl
rlU2TqcW9FBAJR7K3kD7wJiwZ+PLawLNbMnSxYKJRoptRfOQPySKTj71JOvvyWQG7cAqq9SZbo59
zzQDijcq6oQRsPAWjvg2hkv/byrdtIJ2H8/rRk8PxeFeM2evQKB8BBh0nKPWO8Wsxm6/o4RVnRV9
bvboTdU5R0h5DarmUHAGVAxjqKfOvKbUzdM1VwJX6c5p9KNQPgq+4lMkDKJyCtMnDtWeIf2utIaw
3GB4f+3g+hkZs+rKtabJzJsni40udh5bi/YwU2NIbqkasYVCleoMwHikiSh+9h9b3Hu51Pd2iByK
9azLrwzj+P6Iq1jLkD7AMZpnooFJ0LkgnKu793mkLldA5+fpTrueP9X8nG5X4DwNBeOGT7zWR4Qm
oNMPlwV10OQ7n6Bs0Ywp4WbUsPdVpEmbysn7ipse18sB0EJQwP1R0T/e0taQitSFX/8JqF+HoKiz
G86/mIqzLn3JOOM46Wpx3uUIEdTu+OI8jTYnuo4nMVQcl44bewNoas/++z/wtaukOmqZbf5HfNF/
BMgWiSV0xcqPzjCWVSgf6zXy/+3IUMzUeFUeVrRWXxyBt/ZqCKMK5FFL8Yof0gtbffirpxHApL+t
5p8UikElZNieNNMS84GtX/yZWNOh3Jc80fuo67+mOBCVQwUcLZAbhSyCX/6AzRhglZVEC0UXcchx
jto+nswqzyQmKr0iJYW/xHmlgez125IBdqlLE/TlxSs3ndj756yLYCoKGajXs5yFvdVJa4uUtGrw
mqbPbnw2rc9Rr/KuOOp7OEQbb6qHmrThfjsJ/wbf604zWMk4Ji+t5v4Y8vmsvu79uAgToLDcURDQ
nCk9cJVd11d/AKB2wi7s2lv0Kp6amwaDwupBltNZY1I3xApXkHKjDoyipuVJ+rOZXhF7pyZvKez1
OwKWIQwb0epi/7CZpx4I4vlxcU1HfiVQt0iixZQ/tMk+wN30HvX34vbsDmH5vUzYS2YKUpUHsqh9
pGgX9Ckn8rg97xTI02LCj/h3Jmwa8mqRm5plG+KOTa4p8OS8xeCnbOz+SpGnG9AaJfKRTlb5vDq6
Cptz5jW/yPHzkdTtU7oz/vu+sQ3d8kagl46RkNfNxKILUayA0ukugnHJKZZDj06iHCkxg39PwJkv
RmRWQ39OdmnZs7JkloG9WKsTO5h0Ch9dfy3BCC52xmgsRlIBmWDG0Rv0ZFKFzrkvfy9d/It6SM+P
e4vNx7iQYaUycqOCxKhO4LI152s5fDKnwI5Kvi0U/8yberphsU47uOnb0h2tLpitg3zKIJmaHEtN
yoG//gTloPODe6QpC9j5sTh0fnWgYGmaKJKkYa6GX9GYPHtibapVQkwapLQmquPXwCT5N07cM1BX
Dsg+qUvI9z/8BU3/TzMuokaLVnw7CWiageyMkyzjuDO2WXlMcieKVDeOAlNYiAPVbIgwE3dWyWZn
KIHkDeUzlGYA/+AcjafV09vWl9uKOLXd/KwRdRLtcTRbzneEtaYOBVGMhiJNY/zlavXcrCTYiiXj
3uHzLmMFwuBt64rNlMdW0bzQlbCUObcYMUsgRFHz8x22gC9dWds6UPx1r3JilNi99iJ5yvcqGtXp
wdyfD5YcD5F8KshpIktMPvi8EEiHArgAbfF0/ocJ+EldZoXjVJluTRdCZWKioqM9ijHhJp7Cmnro
UTda20QnrjaFQtiMzyrTJRKXNYymqlaTkyseN2scgItmA2YjHfQ4ja5+ScN+mdHnZPrF6mTwBlXF
kPrjgnHYYc4vS+r3udbbdXIkw3/xxgQMCysRmG9miw7bgDbeEZXMqM79eV8fU/UAxNIzHBMUqlse
Sbv1RLHQGI2MinVauUSJ5Cg3nF5B4acyQFbPQP7bmKGTct698HMXDiPXcmWAwwAk2RPxy3hMT40j
oCGGsZpG/xUum9Q+qjrrMizwlUVcF8Kv29Xtqc1rHWMpwxjrXnUftWpUM/odWcY6ediGrZnXJVPJ
UCW4POroJXRytII11vcFrvS6UiLFM9SUS41L44ptK11f0WPk/g/6Ime/efdvOILLVpbAFYPKhcrV
kzJAwaJGFKrn0p6IuPy5dCEVhFGeyYGgPptTIG1sP7TTNbUIPvytvjbbp+XErmGGLyjBu1UpHvHL
1kXkg9u9ZMF36VYvARPhGzOPBw7PL2vMdX7LvyiirRXhX5OvzMhhX8oWhno+i5wF9X+tSWNL+bOO
jENcinTqZfxZqiro2jADD8ujGinsReS237VCHbScpSLrPRi/qvBB5NU9Vv8lE9egArVyo786CwYB
1FSSD3IeLj/AqAxo5eEheC5yuQkYbSDmuUWEgYgTTaMingNPd/yTZfxwQAa7k146N30rshDQVlQO
9Q2wpB5M+tuEtPfk4wlAZilVXc33KUkx+o2mLfeHLzUIbxbHQKOlgcunt1l+tNyoB2SJkE5j/1Hf
JZpHRmZuam8ySqdlWuHmGuQHJdefryaxkQDijN4tB+DGFLhFhKlEaU0VeDP0ZylkjfrKogtZtJpM
GCVP8Hv5nqyhQXNoIhIVMl9pL9zLh8Eja6I8LHFg4x2oHhMSVg+uvPu/v7qehZ2eRkf1JkLHFUe5
TspLPwMd8SWIfQW4EqMf4Rr9pq/naH2iH501uquTPnBe27G25dzrcZF/+bQSPSZXPu01kd/fS0v7
2d6K1qph/Wsoj5Xmbjp6QpaJQfV53xhs27nxoBr+JeIIx6YTeJm0Joa3C9yofSa5um5qpiIqkV8d
J0OV3lT0xHi/pmcmXkJnJf5e5ca2XWWJ0slZFO/CxSv/V8PhG2WlDFQETMuunfe6Rj/YqPAOMVER
toNLQq24EB7KQ06Rwz7folBgTbzfPByHK3zdN+YVVWM8mY0ZwO1ALueheJSjO+KRKeg1h/scDDiL
KsYotxqnmYVQxbD+zMn1xtXHfQwEvNyCDp1W+BIhcFZaDHLUITaRupMXkjwdD743v3OAWfVJ+STq
XHXHi5bvFeAb/sXiULCVv12/3IThbK5ns2bv5XXUbNWQG6Y9lJHl55REuQOK6foao1kkKZzE7z3S
pPOW7WlDbalSpaPRBZmYCndam7WaanFGwrvkyOTJxLJixrX0//FBFGLd5Rz0Q2nwGOMy5hfhJpxX
3e9UAyqkZng60ict2wmzx/T0ADH+qQKfI3DYaFco5vm2rYDoam62TL4l7Tiwoqe21wAvUiQSg/av
K/rGExunSo9WP8vjvc5ollepcQ8LCkawl5kF0RWZaAQNW3M9sOg9vrx7VhJqfyLylkkQ5oXrh6rd
BE48uSiXSH/B/tIGDnTuwPZWNYgnysioDxaWfZqLPP0UBklUEAB3iLVm75yE9Hw9Cl1VRyCmtZcL
pNKjpcmNgkkj0PAPVRrKrrYe2I2gZQfA+OZGTj3X3bfU/SXibXTE2OHu/rQHdmswHTsGeUlaSE3j
b7cNEY300Eb/GFqXCukLSUQ/nSyPrTnDDGHo4oSNPW7fw27MkdfGmodbOaBfbSgA9YA8UpzZkwuD
Y6cAiG79I29GlQGraK3R2GCob1IezwDWsdb7awHkEqjBx80s193LizY9BiiRIPddsIalkI7uTSF5
5UFd3/CzjgED/caejh472htTNjIyhUhNDEZCfVrM9YI2EWJZMqtot659utHTJcgDFIfLasi712cW
FFhDTkjhYeQKOA0ayTYJM3AsHs7evQNW5+4/M+THD8I2dlLenYKlOycMExcFh37XlPnKgXdlV+ki
eHZZ1VGtrPQFJD0JXdPWCTcHzRPANVFKh3+fk36ZeXQfKiHzANGKHXtQAjXe0RWnsVw3QzJcrudf
xnTqKSR1nIp5DHjEIKiw0qR2lt5VoaDP91KdaVvaBRJCU0vVEeBRlBr1tA567f56Ac0Rvu6fxMq6
A1ZMByaMmLSHa4NC6CwV4/eOACddOB/80PLVYcAcmZO12/du0gIr5Mc2si25BCXFeE933vLaqohu
a60+ioA/5wX9buIQ4PrpH7TGXwhr+2+GP9K7zUUqd7YD9xP4MnE0tvThN3GD2jq17ITUnXcfbI9s
QRlPQHBpAFmUDE/6fff1lRPvQor3KqMqAzkwLvWbstAhkiHPiT5i1EoixgcUaQgGg1Ol/QnSN6+c
UcfidnQ0IqJs9H7Gmwr5dgNtmIVhQDuteCjvlD5gHK6m5Df4YmkOB34DyRNfIef8kKk8EQMD4AeI
0SR9yN4vigC38WxbdO8+JRyIXEwdFqapIfMF4ZQZgPcoJQ9b8LfououUIZ8X6Iyqajsd3tkpep77
ftBhAU+AJkhrTO1mG9e2bCl13H151XHfvyLxAXx20NG5ZQew1TfZZr6XcaDkRJp0BP7TGVUKf7hq
3f7/SuOCAPvkbFZbFAPUmwvA7TmIowK8/Bjw+sgn6QBirOd4l54iRKSl6vnMfEus26unrFYKpbfg
CcHKymh4tfkiuHJivXX3yeGJwWhLgrVAmMuzSG/mCBRHrDGWeC0gXVWUwLQYgwwGaolZvDJRc4gK
JG+/296WetdRyzUlKo5nLsIndHRgW1vhHmyuhotoJy1zsDV0me4zaVFV3cjbbRBFBIoOqRm1jQ82
7/R9TLmrkDc+7wYHHIvkz99rIBmDNwPaaClscUBZLq/1m5GeiyHIHG1qOBBXwOi4pjvFyim1bSKh
XqPQOii+EZUMSVfPkLubeQlpX9keES6M0dwiF9xIxOWmVOzUuwuZ/FuO+KJhirLwHIa5fgFe8hec
An6ISGAJGUq6ojIcQds4xD4WwgNxYNkLugMrvp9hbcZvGeFkyv0/PSgOIEXurmDYkSo/P44sg6mg
AGP6qAKLH42QuBbwuvX1TMEHHMhTO6Xb99hDpxkslkNE3+VkTn4Bhyn+46+Mvx2iWEMvKQXrLeYw
pwIpmzEXGW0Fpa6THMglVCpx506Yykjdeq4vbZgSuqhIUYA3qZkc2JRSao5uW8nAutiJLBOrVN+Y
Kz5CxZXZVhGlB7t1NX7oD+OPqtg58ASeMwxC0fTT8eEfExHDg6owkLO7uJO3d4Z/ZnOyUa5pAjxD
naYVnMxww00D7UKWlzH0/xygD5oimIrIc2T3O0HQqrMtJj4YrVvQJPql163Jaum5yoX1ZtDqSanF
us8thWNzR1XQIVtR7UwYOIKeptvPdJ01JW1TyEqAfhaENU7KiVogW46rPXzCrzx2ZDaSHPDzPH8v
98lgz3h7yKI/YtDgTJ/YbSv5xCDnwoBMsZD9nNtiufmfqMwxJVrj2VSB5z3bsAxz6MGL3m9g3g18
RvfucDuFaE+anfF41qT/EhTmdt1PmUfELhBupD/FqDke/NAT//rO0jvNAOz2ZzpJRjTgF99mgf1K
AL6hhcBfZ91UgBbV5uLK3tgCfRINCC86Gmv+AqlP3M8VgEmx/Hv99LhJBJ7jiPR4p8N9iq+Z0sEK
zRj5X29GaSg+8qFIRr1x5HV/uob/zL0iHZNFtVlLCUBpe1MaESagJfv3e+BuLN4DCxH15EVhIifR
qW/PqlNLxdhC1rL4EY27YUOz6ZRpYCvWIAnFL02crS/c+x0rx3yUV2aBrvGkTDIRwPtCwc7067Sz
fY05vKP9TrgdROjl0HETerAGDSD13UusSK2A0hdPTTcSYHMrLTmyRkIQzd5VhP1dEywrqR1z3RBm
9arOtyLtRhRR7nbBMNLAb17flFk+Be9om3NePG16fGG9TXrU/gvRgDMiFRDtLXpihA8Z1kJEuPDN
S6DUuUpBjtbVuKdpei/vFyzKZyDYNli+yuDBd/yjS1c6El5njzuj/AHVEnKLzJ7+0JduFZr7z8r0
UPwgmwpzd+rvbF+aq3mlJGXCnO9K3rTDrGXvhGzelcJl+Y7zAJHi4QPWRS2gLteE3VhTjzh9KPJ1
qsnLlRVATN406LkSHtvyRvKP/u6dMxaKLg4b2rzJ8lWFK9A1eYaQ4tpSDcXzPMmYRiKp86BoVuHx
3yFToTcwD/YQlBGklfkqRbQ4WEh2Dl0sIYUHITeR0UO3IQBL31d3vUN6ur8RsJMa5w+Ch/kGXxYW
BEfXKSvygrzmMurGfe+W+YiP6wwAubmnvmTHNoLX9QV5Vj4OzSh1p0ZmmzDkSAUaKYJPww0B5Kn4
rzuph2dIoY8J9DI2ddG/MLlA/QWTJX1DKUb/uUC317ycHKK+NZabkulE2AY/ZStVn0/9ZacrP0eR
OciKBktUhqHq1tVeC7QVOvHyVzMTIhnxMN1Gcqh6aD0H5lnylvmU/L31t8rnrJZEunwtGAJ2K5Xv
OW6Jo3yz3tpW+i+xGL3M6KtnwmWjbMwg+iCZiaa6c703R9nH8C0Xc0hsFbFw9qgYzqw0g+QuN2hP
ixplLZNVvLYPXVwh4p04PJvPkjewtwhjHw7KJAN2und0pvvI2LQUZ60VzlRP6XsrlGM93UfXOTI2
yWOJqbzUMnTYWA8KCbfdbOzwZs44PpFBte/1aFG26h7yK6U69bpNEc4iSc5RWsSew+YWCpNvEWFC
iPywdf4n140PYI6//6YjhMZTEyXXSANhO3fLrLnA5bs+jek+OM1LgBIMAu2GPgsXVfF1S+T7z72w
wmyDq3+7fwB97p1ugpnWfWDJns5YhneMnTszxbbaw16w8EpTu1tFR22SwuWRXqqwlVJZQLpXaj57
yk6jeG3ZyO+JKD6xmkfoZ3/vYVp1qkq/F4NKuapzp23bowdcOhvpWausnQd/YCvpxrbPMy1WY33T
Gg/A7hI96qUPRCn1Vn8nm3vMm6hzH56YGmzqto83wXVGZGTZPmBi/iHAXSj3jHXkKXU3ZBXlmHtV
D3Tl2pOderozGFPXPfxsRuwA6XmAX63Jbcsn4JgAufmgd/GP7j7rhCO0fYkAMkb9u2GujKLGyX/p
HiHihrpyD8AArGNChiWxdfF312bJUZEw/XE+aB+Hn/gB1462pSNfL/Xy0GuDkzggps2r78ctuTMD
MugvtsrCPElgLgpU98v4aDQm1goufILHlwIhDKxan3zItBilQfgNzZOAwcRS75Slcx5id/sZIi7w
7BsOQ67vwjqLetymEP1VvlX2LkRQLmD2mGzSL9oesEpR6X24x3Ib/Y9AwjCJ3DaY0/Ye30Vx2SZ6
aF6G97T8X/LkK9pXwxv9Obl9+MvQVHhu0AJAKIQLA3sk553UDsIHsLSfuUg13nj4QzJLaEUczFmO
C6cH0L2plx+nWRFlA2CSBWPsJI8+B+FH77P1BkbPNEIqtXOqsiAWoLf3PSnvJslRJ0zCf83BiWSt
9P05YFZiFbhVJWowNbKxFPOmPL/zZmgORMq7v/ZbgN8HzMmdO4YyyRzZJkwq6R9TpA1jzbBUYP4X
Fygk2nFNulhPbk8E0C0du8FWWgC11i2BMm5ainxb572TNBlpXs2CQtOp0QWm7TSQNzF/FGhsJCKH
2bKwr55sYeKcbqDOzylxPayR52Q5JlsPGB3OgBovrtObi7OIsO3nEsU+Vjxfiib/E4dzrvqh98sD
CbDHfGan4px/Ryt18XaRQeSYEi2JmK9TTeZVhP2FgUFiXO1C/X/DMQ6SAfwnho2pUcvronZrbk2I
6+IuuoT/OPfB89eo6RuRTCYOlUt/qBv6lPdP0aySr2o3sgtyuZke8tUqQL2aoOwyP9WH7chX9mBV
OcbtWXywfdbE+JZemMTqJQgzBMJmc7pWkGSjzcYk2kr93bmXWI8zNlw8HaJg1xofyyykxdq2J9uL
3COkbVgGA9TmMWThWAo9pLvqxmyS1PIHm+jEjrjpZruiydOLU6MQ5VSxwSPBPKFjUqOd571Y4cOj
KCGZiKDDHDBJVNpihuaKqao1ECBU2fLrqz8zHmYPZOWbTC3pNDhQsTZjVC+LOptJO0pv/YpNk9/r
P7zGj1u4GiqButl4x5adNTeQn6jS83T7hLyEjJRfhCXDfI6c4UNv8bEuzzly7f0NYGmyS6GE7KTy
MNFE0NFr3I6r2KD7L5sWmGkCrVEibQjZ++s/FXkXoliZNsY0o0jaokL94q3hdgBbutYiyLYtMbul
iBo4pnWZb+LxsPRBlXKo/y/9uhOYTkzLLdVjY2riEiuTBO454EjkvAXL8n78qwM3pwbb12HJveHg
wyW8zwQBl1Txx3mMGbB8Ci/3oeHIfhkKvhHchbAhVEO23RQeVaswvipzoHvRpvqCFUbYpxMW1ZaU
2SYvrqYlvQw4fZBPIXpFoq6q/ehtWayelPr791ATMDdjTuglMkZvnBmATzthQdethryvYwhr5w0J
pCreCKsRKh+cqBeHArvlS8TCkhvC/vKLvhGh26iB0px11FmgEz1A9o8pnrdbli8dVD7jdlVMgDlv
gZCAUPwx86JB09b1a6QvdYywVV4URmAYKyAb1qG/OASH9/bFT5gOsDkJ8DV95eNQ+tZrxN2NISpJ
cxvI0587Xn76179AtN53cEwg4+8F91h7Das1qOTUD1ujpLMMiYeGvoclSPnaJwoKq2C4zfDB/3t3
+mnEJbpV+jlgYomuInYxn+lAMwfbeC1GHfGHcU6PlOwD/rk8HhAm22C9k3zZn5cZ0GDtlgBgqInu
7xrewVV6BAFiC5H9p56186Ntbcvt8sLADcBha/BUG7z/BB16HaIfKg2UXHh+ILGAEjoivpqlnSLM
krN7XCwAhpC36pwPoU8yd5/VMEWibJ/rfGDAQk9bpSrKo0w4zgKpHPkjI1QzqXATQbNCzPB5APhV
soMLCfJ+aanSSskUnwLsBk3SILoiJaM+pmJLmMdF1XUNJbCRDbfPza2Dvf47hc9efoNOkx2svvn7
xPrLy+9pUXlD1W0hyeB9ork9UIElPk7Jf8dr6MIh9VuCyfQJd4ZJsWF0hCb6A1BHnIOwALzWFLKn
8z582krku6upbnoUyTMU3Cm6l1x+Hlatie5XhODPoO+Ki2oncAmtnyuBslv1qjXTVYJmobNwqMHC
3H8S6pNW7Osy2Z9tfthsEwHy0LC/+YOOptLtxboAh9S50Mwygba+qK8oFUXJJ/sD9VnM/VmwfFmC
smvmRpczJDf5bRkVZpi0j3FWijmSBi8yJtTVH3FZ6T12G4SFevTdakS/FjIuAoRve7287RKm0bqK
7iA+gRje4QkVlrY+AqG6I/vbDKxVMD/V0VoI4TC/gLjgsiVEaHTUO0ro614xlENGrbcjKniik+qv
w8d7oFvo2ac23xponeP/f0+ame0JhKeFAoQGlvYt59AQtIZGiHjCGn5/1Vsf7tV40JdbG253DXMR
koeD0qWyPelhQmbppSpnjrEnb3Gup/6qZRuakVUxM3iHhHXKrArXmzh8QoMnX37AgVks7z9owTrp
J5hM+OZL6k7w9Om5FaQ9tPrV67nD/eM5MfzbtK876CT50Iwek3qw+yZUgmXIAEwBNOV2ixYE8yYt
5MBmVRTkKFX+oPp73S72C0vogpcGsqOxWWj8olIo0IvDoLAiURvddCk5iItr+ereNMXULGnTO1qm
yROQ4Lwo8EvouvXAXDQAZVRd+Mok8x7NH8mKXeFUn5r5lwSJXWTATXwWXZfyPPKvSdX0rYoPdl8i
IhNHYerVjx7XCerfVM5W9uQpWar7h3rFC1qgnY4iJx30ged+Krk79lDBPJByMrcZS0j1e52wfo+X
1UQ4sPc9ngoX5rsxk5p+dXTyNsqdY+yPjujnJHyl7Arfc9pxRBu11eOx0ZM6sfFYCxCLQQVoOFdy
c9rOcMgBr1KQWfBs1WmlHb4pD0CFtdfWG09zL8laAewZIFwQ52R8Jzz8ovrW1rpr29Eqoas0qUKP
BeXcy173B9k1TX4oz84Bi8FkTPHy5uYqOBFMMd7yxJSMEK7+hQMaDE7ZmtWFVPnW0BwAGez7uz7p
jzFcSVV3ldEzP4SVn7KjpC0aDGIvPQEnAcXqckQgj1tyVtkyvMYEolLLxUrTbIzrHiIkeIG3vL4d
UQZyiHOm4VEUWEHnfj/XLAFBDjmqrEDqLxkhuYamcTeN1buj78kqW8W27nNbAUk4leX0Q1SU9cdO
8RjfbLV+g0eYsQvw/TzG19bNtw5YfFHyz50xuFvCjdSYKCWD+MHLyOgVy75MfAaSaAQadHWNF8Xw
r0+IcyHc7QxerilQen1ZCXctEL0HYoYTx5RxCC2C+mBZKRnrB/Eg75ncKC3BbnYjyUkpga9vtIY2
xIwgoX/ofEuEUB7b4BSfVZdg+4AfDh3pRCw4JAu8myGZy8Y13fcW6I7XeusBU9EbonQuP/4OzJuN
wyYWNMt23Mb/6JiRlPSAjwBaHXEtiZC+SJ/rmj1B/CGJ4B4AsVvxgLgA318ZN/jhDFgHchhJiaQ2
MZfTiD6neghrp9VcOSOwB4julp+2uFSpAc4AnsfQW8dQPd8Ch2CTOaGIh6edUa3YH92t3WTC1dgj
R3T0vnrr8M1IDQkQ+wJnfueTnkuUtzD0d8Ip++eS+C4FHQFE7tCExm+V3A+TZQF9G7cO8M3JdwBt
iry2ZF+hD2iGbWs6HqUnfJYywXOYLWLPMs63fbimLpblSJSMigx4VySpnQTIZBIlNlN9STK5wKed
GNmABPwqoCQsPH3o8Jo4/REuRB7N5KWRTLWd69vraR+X3MWCHYrOBuR44aYcVx6LKRJWv5qYSa0v
Lyrr7pPGetDPKRWtDEytA1nJKH10DvrUhP8rpC/SQdJDt/diK+VAIDCD6y/8JRU9/mN9qn2lzFul
/VKqR1d5qsUgsgq8qdB6DtAjSa9rBkqCRzzmBdfk9YjrTcJ8mMq4GG8AcxI43EjyICGMvWCAJZZ3
MLNHo5p7wDh05vFIT8rNUeDj+c8l33JFcLeGILrJ4seDp3XbPDEqaDSUlnSxQm9DoBK+p5rcq6iH
059vTwVRWbkwgOFfemO5nz43A6u6G2juNL8S0FRYWYGVEpJOC7H8/ZMKCypXADz8VEOf7PHxPy64
QD5yalXPZDvOL1DqJNxRzRcZYc6a/eHhyeKiEiuua13Tats+Jd39cbRS7tqcdGJ/tIllMaIKTcdF
Tvc09sJLa8/4PF4LaPEbgOk+gFdFXY8DUiGvQWuPeg82Z1ULo6rVeJfablQ+taGpsBGjRFG1zRsg
tLph8EMqN9/mJ+zEWM4fQVKY7MCpOr5jO3z/0Rd+LWaYN10wWEOEqkSxvZVvBLDHv6+rhzo8QgoV
mXrxDVHvWeonrYWxiRDEWFfYyXQ4o36wZPX8cctyCry9ptionLdBs5b/87CMMg5LGGqwrJUna/3O
Nk9m8/B0qzejtfzIRfkMrjChIRQpoAXXpuXQAOatTyqiwVcEt9teQ/TXM2RYY73Ceu8dtUh8OZdJ
7j16JepcdbV4US+BQ8OcYDR40Lu+4wO/r9j728jd6C9KjeR6vbIBg1T/hZXxfH31VYJbAH+6d9sC
Q0xhGEesvwtNav2nYq+mKsdBBtGRwFAYcq04O49tIs/Dt7TcrhbInZ9uBeuCtHBf5B8vOe8o1i7z
qm90nY2vIVvDcxtN87vVCxPuQmy65h+WWy+J3nJpaKtYiFQ95k+7n/oHUOGVoYBglwOYO4MdpW1u
yIdYJ+21pxvlAKPaKtmGsQ4QQ0p835mjidPaZci3+N7Ebu/c3HJA2CI8Klo49fe4kh3p2S9STg+P
UzyEg9hTIV+F/7taoJ9tJUb0RY4X8CHl+D08rnu+aIdJsZq/pB21Ce5DhWSGZxlWA6L0TR9yQr4Y
mo/xyfKyL+DXvrQR1b2RSYZ7plcMobZdnUl0lAqIP205CXWWR8z0m1oNeTmRYq3YTJWs1T8cGI1M
jF/IyeiYpPr8hIU6827xDo3D3N7c/0ckqyy7o1+6n7CQr8uzYsCwMQePgrI3O10R5m0rJzFKf8tm
hxPMeqYrmkoQE6BKjK9vFcQr0EOOF9NtXo5Dp79L0IHdReAsYKhqHL6Cxkgl5U6IZVlkpPKxefsE
r79owhv1QpYBroNtsNh3s85rm8XbfRSxv0WMKZsp77Qsq6iWiiQ9/urhfp0yCd1q6ed4Arj3ZAfH
ByxqMKDTzGeFtkt6XWi+/F/BEFdHjNxJOqFwoxHBdw2uMhTCb0Y23EY5HOBYkncNsmyEONzHbpPD
SjiKm4M9+i0BN/QbKpJv307NSs9i9DkCyv1DXfXEACu6j9vrPytnjOkadUBXQdAC7yqWTiiWXm9m
PHvKOwuSA8dUzGl+wkPPlda8XSA+J+LRZ630mBjUD8OS0kmcMmGNLCMMAgX0fhv9Zz1/Lz/XuMIv
gikcKOYf4rlgoCtTtpucoUV4wUZ06hTJA53hMA1iCprJ8YKSLqJ4XVxHdScHt5AZB0ytXWBXwNiG
I4LCZFuWz04R7Rmy78A9cd9RCamrpnvFHT8ov9EXx9f6kaPmy17Il6Zxt/hk72PPpOZxTucF7R6r
+3DWjk27NZfWfpWWP5F2wLqixc33rLM00iapJFUeEo+Z+9qVlT/HDibTYNTrB3wqzGiJ+S5zdCSE
MeOP5Roz73qKpxVINAF7z73RFqL/hUhfk64TdSY6Zj9LSPkROOm103oR+nmaQzgZMRrJ16dxJH5o
+uyP0tnQepjTEVlyO4CJmeTMvpSV8tCpsfkK/0A3VKqeCVoVnvHfYYSv6/BlU6N7VUebSdmWu7iF
G7YhzZ5OvQzuHqPK5Jy2iuqe5u0u3RLUpqiCgddvXtkakBqtWoYfdbTyf4nm4snwSYzkVz0KAAX7
Opgb9nEdoQ2CvguJBPy9rOCPJNhQx9AoNVSilp9aw5sQgnPCDkPSQzrzx/BJVD2JkaEtObX5Pi8l
afPpiAJSa6JcwVZS5ns/6jdElBF9fxVfw+epJc8ihkk7ku+gCwKt7rtO5wbuwmrlirePUgz2uKla
l6I0uuDWe+7NeA2o2sOYdXNyIF3tiNfaoiccFlgEEk8coo1Wyi9QOezCZ7ic6FWVWHwvoOU0hJa0
eZ9FnNOAi8CC6f3Bd2a7W91bQVsT/K6J7tsLMEykvP9aczKZopjflcPblQLJamoCU4vcHBYbPZGr
AjI5EV2zekdHt8CNCd2Do4HLeYKBC7TBNMuT4/378nVn2V5Wfx7jfAabEUURMrXvnOtvE1Ghi3Aw
p20nwSLxfHqZ6RNcIlPi/Dh9L7ssDYqsHo9hjhdN/PYyArDOR2rB9ehOFLrieowzlkkwrzWHgrI1
UJPrlporAzrRS171WnbED7KU7WadzTQp4TDrNpv+l1WICUtns4XH1Bl+dQr/Ev1BR4SAB0XL4KhD
TVfCX5T55VLivPvyVRQPvBTvz03cnik0u34bxa3UDpP2Jx1qAOixQP6tDbmjlVWJnQancQtl6dVQ
AupcbYOA6gG8xHtfyPARLVSM2j5kJs+zhu1bjldV59BtEzTM1KFsL058nu7z2QW9q5+aFZ08vCh3
iEBg9nGeSjlFytrIh9fazqH9E8GEcuhkKI62qXn24Lb8wHk18bS8CzjM8Ri+YOAQ1wxfqR8HLT0t
gJfRTaI6oeFjVsiY28Gh9rnGb7a6LHjMSukeyhgw55zxghowAdlV86TiUzhZmLcnghgLhDRA7//6
y6aMpuHz/8uPV8LHAYoLPJWtyKud4iCIww60thbqyNJCdY7bpUJS5XhtPVKkfYVlA8bhsBICqn6m
Y/Jnwpb/SIby35A5U5HZBgjlFY+iZzb1X7wd/hN67st10obKN5QWQtec/RU7xqJKpUgJiTRxVRSx
QRS7qWq1zVMIiVGPOZ5nc4icsWEgGM9ojIHy7qwnv/ivRX1Hgu8pfUH6v1NqjVSt8EXg1c36rQR/
zdogWuWowMeLyVP5od/kDnfZCtoEvZzWHSr3CZAAX8FGmvY/G/dyncdxRrvWwk+S9YL/KAnkKV1O
y6X1685RQK/cLxUWatiHgLP9CIgSzCbNEbnLw6zf0hplTh9ZeSFdCPUOBB5WDVrEcRZ5LSGLQ96Y
9FKigwIBU76x4FKFd9kS/HRXX1jsP5WM4ffgyd+VUp5IcSRHoQKJHINxeyhKH3qvBSJCSJOS5gxd
4LbvEKNivMm9MIJbb5itwLzhf+/Znd0SMKRYzho4ItxVaUAbffwmAlhiIOC7EBBZtH9b01FWzykk
JG+5NukETeSPJaxUTEEMbkzdtSI+B6jpra9L/q4nJe65414OSutUfF0N/tsAuHM+m6WJaeCom9PV
aPgklLIfXW4Iabi57mmj0tlWlpaSdKYxc0Bo2UM0XsszBiqdQ9EUo2yhndI2I59YezKDonMvibcK
GZwBN+uuQqdbOrTvre9Oz/49YmAXM/IBhtv9E4fwpC34psHKnQZSYwh0VPTpNub9R4oVym/KkhbR
ELv3Jd21e94WsexdoLe07ATtw7GAASB17/jaE6/Kp1r8MzpPXBG3vBO0XN6L07M4cY9g81HgV9JR
Xtffp1M44xQZIopeBZ+7aHWOd7enMsgbCOnpOSL8OUZkfg8rM/bkXu/V/EHBw2UjdsV4KGmvNMyR
fhCO3PtBY1S3GuGxXzJqb4yfiHS760ekbhYrRqTMWeoKjM0CFe7BNiuGVB4YWTik/C/u1iKxtxQm
24lXX1GN+0hWatXBapRtz93Sp/E8twHpYP14Ej9l3W26QWeleMnGrePqWrk49bFkb3Y6a1PG59+S
mwJOFfQbuHDmYWsFVQv/uDom3atoJyMR8yd5ue9Wa9r7Sf+ucMe1g6ntalxgVlAYN+e9rZV5zKd3
CyAa8NSSYooP8M0rXBCToD3rMg1yZqkcACHwdPHowxX7RRaA0j17mXjiQMQ4bHbo1mN4B5y+zsFT
Eh+Z0VNDsU+5c/p5PYcgMcMgAZGi6sYqBJ97rammgVormgVRWB5FfsIS9nLB8yFolOcro/HhvvFS
kUZfkVr6TXMvncByWB6jctXmJPZircTS1hrFMMOck8BnTtRxAPdL2eQCxbmaL+yjMqAMsCcO5WiQ
KLYAotxYRMr05q09KISWuKDPkNBZG1b2IzHBdT1kP1GNIfLScQzcezooRFT2Edrt5WSaLE/jFiAH
BlP0yOb+BCIhO3mPo8o7lA17ZSL9LO/udvevQwhR9Oduo3JDbshErQTrMNU2kQWEsXcFv++qlxpd
hORjWe/YteUNQ24lnozL97nKkEfm3pgqL97n3l04p93itRdV6/fiC4Z8onbjWSZ1NQaPc2fMclHq
fjGFJFCjToRZGntp0mF7ILEUKpv+TKHi0XesWcLmwF9wKWk2ikK3UVCA8S8c/ujp2dpQ7hHoBfeY
rpV3wvtGC0Gg/QZYHBinvE54q4lLHjNcqPZfxjs1VzBIBowHEwxZemF9MfnZFg+DxfoRA6JAvKbo
EOOdnHbJsyUj8z9U2n/86PMSrZpsab51pSEXGmiAajnGPOWND07uh8fmkL8c7U/3tgoDfiDbSriq
ZBbOcpGi3/n6lGH1lrIWaI658bEqFHEYuz5gI5TBeTHjk2GzVJqzOgDml91wVE9mAvrAyjT3IsLu
TQUSnvdP17jCATMpX/pVUFm3nt9lPukmqk9WnteLnQqWt7icvG5c6Celm5sX1DEB19LFazN3mKZa
IXnV7SVZjbkSEtM9QMX30QezYhkBcMGAbtoN9PjLFY4cmCONJYxr2BiHltaB+7REkHPx1zcE9BU7
eninqsOU+3BQlm9MBJnfhWXdkdXQAeRICA2aLm+VIh2t+WpOpKyfOQPA2PNVhyO4Bw6gTFdbj1m3
bRxVq+Ar96DLiQAuWvfVYy+S7qGr8V4SE/LnL3Rwu42H2yhD4ujwMmtbU4Z8xHmqRAlobPFURRx9
af81C5nVk3DLytvk6dY2kfBlQW5ZMgAUGgQdMwhBn989G9DAfgUXqsZam5SRzi+5akq3M7wdjzUz
kWP3VdDRKOBIsrmjmmsXVjNPqkVh9b4nqBYGeXTKiW11DUP4HivKDF2PXry08+pw1eoO9/ulEjo9
QqYyjodx+14mE9Mmm7galC6Tous4gCUWmNvJET0Yj7Bm8xfqVH3UIBNey/BB4hvKbFA+BcogVYBK
EWiiU5RenEfKGoBFeIlwELJGKyl6AbjK1qiVt6/zzAi5icGj1713cnN0aopD6u6hXw6AEvt5uzqE
D38W3JgQWT/dsW6XWvgDAyxC5Rb/DUd0HcL9qEpL+z1zTy5knuRvDtbljTHkF35WcXXgEUCDNKGP
oyDGuy/9umGEqI4R1lrsfHppsCQt9esV94xK37g0JleU0elA1gapk+7qRUIzu02xsHTbgUDz5TPE
zF29neue2ct+j0nJ3opuMeascdmHwcfebyw5BUx5Off649ZwL/p7OQJSf5wi8dApcl6I8tbC8CIb
OH4o1G/ma1DCJfbDHit2GtU1/sTGFzTBaibDgo1sE++TQOdMSAVZBHujO5b30Mknaw6ZuoRWGgwM
zGluYpUxIkgO8dyohb5llfDa5QREmbl8momPeCAWIJiXUIC6us86gnMID56YGXvH7gZQVjB/TbEQ
0fdIf6GUhLwl4wtef55SIWYhSO8j7BMJB5sQfjxQQtCMtMyjbfEgO9BZvcA2Ug8Cu9Vvt0oDg0AS
aPnOxJHyjT1wE/kZK3Mtk/InSJGfM9TOUmVB+fDlttCTyYlad3j6qaUo/dXYKD1ZZ+n01l6ANr21
i0dC4TlcyQOMz3K6fbWTMEH7xw7tkjyUdit9DqSWjhThzoJToah/QxWEQ/I8h/pWCWGYTtmDjL6o
Vx4K4aQ/+kQFj4qcbs1RgE+3KK/zGKzlZok2z0J9UNBEnBqXYND+Yb1qNzxucA8vSsMpA8zElfPc
hudu71cftIPxwP5g30w2DAaTqCR/cLvfRvAwUnPxTgSjnVo/pxy+0sglDaypo4zfX0nVeQUowp//
pP/0733sGbVQMrlwFa31jMfe5mdARufjkTQZGSiGhPQLxdOMKuCLAS6op3VsDUwEWdrKszZL6xpf
gHBmbvcyCsjyoNdZhgeIsFUzh8z1VnKsIX+aFiSlosyLJ+a//s34egnLZUs0xCVR4V7K8p9Es66Q
q1WdzHqyT7oWPHZhzA8Gs35pDdK/vONdzpcuGCL6UwPYv2WHBJ6FqAHSbWlxlbuOqjUcFJUaQJ6X
bnrNxKqctadiFPEpPoKB0Vd0TJpB/lN0uqIvF1+h15ioFAYZgnfhM9smRnY2bstoEzxKV94gYVbE
TXAzwVViE9tKYM+2ecZxI1Ao0rrtBz8VXOQEm/vIgDNPni9ATxoiwP6JAbwaWiRcJRTEmEXrhvi9
FqksI5VBBr+KtusB6HctYnhVHGfNfz4ovSjvGAdReCI9OsDaMNgrwUKL56fIXQxGykyXymGAOSMs
8l4IJfoej4MX+AvVak2vb2LXz2W1OmkpYIhXBB+waVPnXYTEsJYX7DhNVjUr3lVnHtV3PNradlQ1
tz+mNbZMMGGmylr+cKluIt4HL8u9vLRDAYJNEPRc2QfGPs1aXF8qoo7DdFNMdhV8+EXFLfZ1r71V
1/x/Ox7K5enB+lJzRgaK/YGbzrcGBebLebpBtxhSsIuIAWtREcATeWqYkw3EK5IyBfg87PxYLASa
WhxSqczjHdj+y4Z8Fcy8FpWIef75ghzCPDzI9mhtpbXcD6pOGRXQP3v7Q74AWgnhiL6fBaBW/5Iq
Mff5EvjYOWQ7Kdf1jyWBmvuYulDGeH2HLqeGLhugRmF/bejLgRLJujJu/zkc3XUgZmp7InsRZlbw
JiZFvB1KWnPRGoXDIL+CQy6xRiwWjbDSl3xJz6RvWBZEXMXkWcku0ki4xo7sbvBMiBG4qnyLwZc3
ShNrLR3a+pOq1hORlozTGda17eRQ25iPGlalsFPGWJlJo9E7Gv7LoHphn9vsY+T24i3anIaggOGG
UGosBxCer/7gUkeYdG9hcuG6661Mqf70IBCnrAQgax5oILVlUkFC8hemCv+G/tOadgUuUUoeuk3o
iTP+C0zplxlEePQtKwzEff2FbDhvKTZGjQy9jWz2+fGLwRWxtqHD9Fs/esUmIzpdM0Ap06OvzsDM
v6xEsqBnM1ap3WmajJvy4+I/QuYd0DbuOCwHFKvHe8tX3G4bw9CsZqech33LmuvMIIYKB20PVxSW
EUXOJ/p9LS0v7GvUGw099vrEnUAGPkHhOTouQ962pxbvOBgpGLswj1PgGKcgVMeQOVAoEj8o8Dc+
UFk+kPrUVgt6UrMeRTmIoyebzjQLzQw0l6nP1HfuAYWzCXpqQJb1CvlV8qsHWgCv9DwIwuqgGlNj
7EFkLgU66UlddePsCxvQejAq0M/OCqELAXmaqMPnvkrvmAGSoMeARYxZ/Jz6O+G83j3J/02IW+Pq
XQT1oBo1NH5N/3mVDdqKL5oVQiBcynGru63kcJTp4mA+4LsYAqKl1OW88wt2GEQsxwPudhtIrfNV
duykuaCxgX/6gtOkkYfF9YiLE7Z//Oj0gVWPv38MAXQe892gmuOI2YpAnVbUU/NWD6mkuhJxrwuN
Q1uGEX9nzCZ3byjE+1ctP6smQNaP70cjLXqljo3SdqDD1hI8bjNmD64KxqCdErp0rvNTXe/edm9Z
7fX9G0/SZMRTc92Kzm5c5cj002vwyKSuY+o9Ggc1nnQpV/VEf6pPgwfYtN6N5cwi1DgVfKitS7eR
AoR14TP8tyJfRxQdcln01eFFB6dK3BwaTohg2Dgcec50/ucaieArTBZ2Heo2nGuvC0j8g9Fe6EG4
z64DWCFEVi/r8bVNN2B0z/4rzJOCb9SAp3GAG5yk1XJZRY15igQZaTYvOj70js/svhzcB4Zz9gf8
ZaoAzkftZzoDAowWlPQnF0Z4jWKw7YbFZNn6QlVOGoG6Sto7OqTkl7QkaULj4Y82oh25WzMJbM6K
ljKUezeZOnFulifPF8XDHeetoM43mS7l/Ir+F6kWT4NUBJP0giX3qARP/dlBg8Oy5k31ybrKOHcR
L9Gm4xcIfJOPkWpYrsHCvr8SbZ0GAPg4Ygz1gV12FsS7zDElyIMbtBCuTEg1FPLaK1E5aqheY3hi
MAUvfn44YRlkZznB/kZ/ECFsNv/8J1rK/Mamz5Z7YooiKRpw4OnAWk7ISDW6VfhaU/Po+heJ841s
J4acoXxG5R8aIzuw5YA2WffTe/LH5VkBmYxOPWwdULGBesGgvDog1zLR4bzJF8sLTqVFinmOSuM9
XQYK7URWWGk1G7ywGhWLXQjOx9Cp2gA57DWf/HrRqieyCRSQ5ZN3EXSEdKhcAQiz1TQgjDvU0b9o
+JeeOGVxfAX+F68RsTjJSXAM2AUx2ZLJ1vSY4sGoBj6SoRzRlqLosC8/HVo/oZlJEu23OKgibIH5
9V6pl0+W7Wjdo2FWlI6iAmqlziyTORPws9htHmgq9Bt0H3GVlnPjGsF5yUYNOLpmHiIxG0enGNrO
cLQoS7a6l/96FXVPQfIhLrRWJHabMBbQOhVs2JLxOTw4q3yuoRh1yn43/0aZyAPGg6TUW/8dnWH8
ourGE5Y7Hw/KS18pJ5drTBCZfKghBHWoodqKP9mVk8O8V+ifb8l9oSLMGTCwfm/FJK4s+Y46JJln
iBiZq6E4GZd8EU7Yxnx6qCqJ3zh1HYCMcEpCLlb+tKu1qv+ce9dLmS0ats0ggyiXq6xyDHDamkmF
xjjsxFW42Yqr9irV+pgRnl2JkiTD2RzlUwt8nL9NwRR5bJeoCBYPhoW2/6nA/oD0Fr437PlJzrlR
o9A3KTsjirA/U3TWRqSW8cLffLHxQs2/trpet1vGscGeLMnJNSYGeYOGEegjymBqsONAFFO7YdrF
rDDyVqW6sJ9GPjXTjEWEpUZfSkswCsMB3IPJg5AFPPiaQFy9xP4PQluUwbCcUexe4GJsil08nYaC
4nrGGghYq27MOtDEllj/LiG6ibuo9NG5jmbrf23ppsBH6/mQNi7ZgCBxqp89+NX9ZL0AwZ0nU9hM
22JP0W5py/AR/P3r8ivHxzSKYvn2mNu4bMrIjYx/yhTMyBGisZsmG0AX3G+IsLFcJaj0k5vioUZl
eDVyPcAMQ/u5gYgaBgr3+t6AMxZM0M7lDEKlYF1+/qnJUsgx67puG7aPkCDvaMi5XdH2doW+y0Ms
cnmKN/FTa7a2V79Eb2LMbpTLsPTJYpzyMVvyTr60AD1To9a8Sg3EGWGDvflqxi+X20wQ+a81xme3
9eGzE+imiTFSxGjijC4a4DC6qaynO0s65OCpLod1SfLk+FlSUn3Yr+PQvjFZXxMakkecdgI/4Mel
svrQwajVAt+Ppn5pmYuSHla33QRrpBfdqHPswamw9y2ZLpKkJu/ONb4GcFjova0Em01G78O5NyY7
0NXc97s+jgTfSOD+8Zpad+4fYGFDBKIQbClymrdALPtEuQd9QikPd/P1Q+2LtsSv+qm/G3BT3dtr
96F2cWAQxf8lKoMe9x8lYoU6CnU1eeYmVskV/jpTXCNgN5Nf4jYCrFPyE8EOaex8IR3y3LPOBRLF
2jjutGEu/1xxRTGgLsi+j9RsyI9wCyok0u/svPnlJJUv6f3RzUFcGU1P2y3dArGYtbo4jPzD1Yy/
MkAqGkQarxrxNWaw+OZEuUWcOaVJJlbkwLT3lwx+JDuhk+zO13uTfrpklt7TPYjR7xxGx9ghnMF1
B0flTIF1i11pvrqi4zwU63YYPSLFLxIMc7QMzBm/bvVIapeo7IMBRsxA4LzkqzoZ0YL1Bb8j5fZY
jzM7ckOwa+i9iOQp/6iotcRzgfU6cTvpKnHZ7vpy+c+oVMqRq2McDb6RWqZQGpXOaW9EWVBi/Jb5
xnNzymF0J2/soNQprKS0q9f4n6JuS9l2FFEzPgIWs7wt06a+fMSkzNOEsiUxDSfVqzdfLJxVJZiI
J27Nt8qrej8LZd0XA7WuMo4w+L1WOscmO4nIZcuitSHb/FOx9Hn/zoFU7dVVoJVpsu9XdpWvY3jC
jiust7mR0m6jFE0vODVe/n1UJk2C35qzgVbCEl30ad+uxyB+2YtcwkrzYffdUvKF1GDenq7UvCjg
X6IDczKjtyTepmzkHHeH8CjoGkfJ4VzaeinwB5WwAKUfx34VAyXsSbFyED8hEht306p6r0Nekz2W
qZoGQi1IPPCij9ifVu8GzMdeuec1OwlD65kkq98pdeevteB6t5/6BFEfNr+Ylh+dtuBkzgZuQOZB
ugId7X4eEQSyi7gYtr+qaJaTcGFBoSEoskJpa9RF+cKmShfMaC/xiTLhkKr/tuzcfynhNarzjvjz
kXXxEqa9zM977/5QqLATDrKfPXkqV6XlvIXdjnoSkhSoKn5TrJZRPHgp0cvPO7bqHfgk8EdPzvox
A92qdhfDSMOtQHW2BWnIVtsHHzMVfZZUYlu57+DMm8WVwjBmFId/r6/PnKI0dSYuu9QCUfjvr7Bh
q/ReGcwN5U75gzaqX54T1x1n/BHJUMCy+mt9djdPL+TJC92E3PMmyFbh628uGRrZFlmj307L8cH0
uh0Wa4cBQ1s1VhJS27n2JKbu5yhxducbADDXXaTi2GsBrAX8000A0c60wXhEtZ2aNxhsZH/HVIUf
DitqQn3XxiOPYVnmtWs7WY/iUr1/ygdsPIP3xhAOYjbLhgvvB74E4SK/yDYQaOPkAUr2SdnupMOA
q7Y3dRykYgNQyocxtpV7TQeI+RJKKEoDOrDfYrWTqUJ5f5ok+Z2e3/ny3jTbTsSiEgOoFDBy6xXw
f9wArYxs0rcZLA/eEo75TsyMCSDkY7a+cmIeAtm6nuUrvsnwgmmeYhZL6tdlXDGvOV0NX/4zxenq
RNT6bnbajxiGydzKvmbsQiR49b/Kl/tuENKkA0ICg1V409ULbeV/xlh+3KB3pxgpWGcAWijOMWBb
YBgrBQSr7MAzG1SslZAXJUBWcWkvDKxS3QHi3Lt3Psrw5DVZMHSkjEHAeobsDDnGq15COPTE3PpI
vxL7kZM0ZICTCeERRacIxnUMaipbogQgqf+sEDmu+ZtRquOQPlpbbyh61rBsBclYfCJLKHtM0Iy3
FO18YknNiDfCmgWSpwPmRI9pYfSYNW7mG2HE1+5t1WdsjpiHF5IpzRObyPryI/oUD7rhtO4QUOee
SVNM40CAceLrmPzP8hcJ6TH5mnttM2dlFobobCcCeV7je3/EdVI0V3FNEBJ7Hl1LMAT7Bkb1vnIR
+B2gn7LfncBvu0aTU8C6E/y/lcxBTIxeyDxhO5FCyikV4xDI7wY1jhaoZYYZAAjKJ3NaY93VZd0O
L62StXV/QFwFwMMljfj8/61hEV+1j8iunU1r+7fu949q8ngwO9ngUOO3ndJfUCo8N+FaCYxE7ig/
5DRUHYuI3fY9G49vAJ4xENKlU8efeKyrDc6sVJbICxzvLBvfDes1olwbRR5w4LmCOwVMkeUe70Yd
L0vusFgFgkRyihDnRP0L8PE9ubSZVsEP+xcM4Ru1oCahjLxu7F6QKHwj3ZYR295rYJpqUuo8tCsg
fP8fPNxgzsxXNVF18pyK/7+WPmDA2ITiVen2zuphEQ0O9IpgsLKznF/NgRHJTxCqe48WjFxKqcZN
jxTAK3OrTi7XUJZLquBArHCO4aiLoXIr9ujD/+h/A1OJMgrKZmg00izopqCWT07XGYPGb+H3H68x
JYg0ZOZEAnSIYcgRjwgCDo+dbd2Rti6NulO/58JVYEQkxPu7WEl6+l4wKQ38KfIjZajhWqEU59bV
EanAfk2OWmI+edrebsbt/U2rc+2c1+qGb/gNBvR39X2k4lgNUFJArwDxLQK0h0oukThQqPusKoWn
K0ru275szGRgHhRE91F2T1OAPaGRuNuHGHDl8yw1qOMTuXWu1zZb6nnUQb4AY0GhBYoOeBDQt2P0
CbMwm5XegcHhEPPVlElZ+vD9MlP0ui10tjcV/z57fR73JUvtfWaUXMPfY/OF/ANLei6thAkx1QIS
bT56ARG5zPBzmNC+vOpptA8Urz8AZ9T+F9vSTZB3zzT9kOmL/FJBkEdAVz7biOK+XMjz1aGEby8i
VD6GDYlqwrVaOZEJ9ul5vlY41wpbm9zraGfo/VoHjuUjobEUN9CRFEJLmeH2wmciatFL9NExEL+B
guJVGtRRx6IZ6a8JNq2xhvFivSdg2K2CMLCzFqnDD2sKsEpfW+gJHgUQiae9T5eCvaE6hm7Cy3bc
l4FrqmRoUAKzEVJ07AwZ5JwGTFlfkI4UIv0J7lnowq3mJXTvcWKuTqyn3LPUryXZ2dMxIKSzOdlV
cHFwe+GcY6Q8pdPtu1HGsI7hJFyp0ULRNvNrcyuVjhyVlDSjXOPqn5zBgI8M1pY1o9CQCzq4JR0M
woh+/HzhrrEfMQZRWJ/DMJa31iJ75nAkJD4RlTqTjRlVtWfKK969HW+eGuXEI4EbHRPy3lFJ92Ox
xvx0JyqX2d4icshWDhwhFV++irIqpmy+JvYkzvr8O4MBUlhMpPSioee54bxzi6C7GVYfu2IAJoD6
wDXgpDEUNyQZ7cwnvf4SRymhgN0uYjLG7UAAk/6yIXDy/NcWEHXwvFC90gYevACkKX5mnzrEg3C5
SOlJ7VulOC35vWKh0vzHAS+Hy4NAGZFlf7dFwjCgXVqvHI04dshq9lVosbcX02RxOTKNPl5Pu1Kk
VFljB7mqplOywkuHlM7UZ4GDMh8eNr4QttIEyGSt0ZTiLoEGMYkAZcZd58IUmxpsf2moWygGGwCi
sT2PkjEk52oCHJb6cVlPKIV8Y47jG6XXk9gXCnlVMXfll+GZgMr0YEslW1wiqArWcVNkrar62NjZ
AvSJ2o2J18DnTGbkgv2K547cYZbeFX+BRR545Tyh4v2c+q9sGgPHcklN27mrWP27of8ILwNjH8SH
Lj0KcohmvdwmuRRscme0n/UVPICxc4baHEW0umb6zp/4ar/i1ANrbPoA/+toIB+KERbC2YtGeVxU
bji5R3G38/wq//TIxUrpxtR4O+b/wOiDazGrHbw93rOJws5JyKvOTR+de+U8FQC4LmmoChAYz++I
ZfCv4s8LTVTFEk9+7r8LqBxUwreosfxiGWPB4QvFqXQHwGC1S3L/MS4gEM1u2aXiwcL0ik47RlG5
AhhiQULg+vl+kolHCV/Qo7OverLeks89fTGhHcj+SFZrhogP7g7SbzElqP3/pnibVjEHznVRqPyq
UWQgi2KEVFD5g6QGtmNXPLLKR2Tyl/wPqzMc26l8803PERWu9lwo9eq6UvJyVyQf8H4aWP1HErKU
3cwVtFpUFVZfeIC230ccXvQpG6MNAa7GTOz93iLrKi+W9y7RN/m4zRybh+3WC3cfKjzSVZ0uUteH
FNkOOj8Q+ennCduITI3vRM4PceIhKd5VTkF3W1IxP7TX8tX95kg5GuQ2OR1ioGd5WCB2xAIbSP2Y
Zl0mZIqVpELRgQbQY7lR5ulleRhGglHCbHL0dMGffTcAGnCTR+yU8pAzMtV3HA57ymjooOMk8AGM
D/1KEZ5q2A9LpOqENWaTSL4v2zlTp/Yd9kvdg8rroNrDZrpPDFZ2VDF0vqGkM1l6ORIFC0sBHCAx
RKRVgW4lJQXX2NdR7e/qE3X1w8/LFvIKR2ds650uG81px14yfKHfMKffen4lPRbbi08X4jBr1ncq
Lv8HoWR8MqfXgeIxIAD/prmx0jiitnahbiGmqvFFsllnxCAlEqwIA+BnAHYKqdhrFgXIpoSu9IAp
t0VKL/yPTvP1bWQkzv/jrIiSFjVaHlmesDWw8Ya/Ive4gISC8AOHLcTpbdF+hF5n5eVTDVUrNGaf
ia4rQMu5J9NW/4x0v4psR6l2fpemLLbdm2XXF/ZzBCaifd7tOxuh+YxQhOhCRP0FAHEMF8yKETFq
UL68CxHJQWzWlvq276qwzVt/7NbUTa8CkE6YRzfSFbNHOBkZwKMfsQvvaUXknwxeZlZGWDhomH2Q
YqAanQVQ86Q7aQKPCN6qaeE+//LmiHIFbh4GsHvyUIweI+cL3t7ObIgRPzzaABcZy7mhzqdsmoVP
QoZbXvRkaZaOUlvrHUOY8MMe8hkwV7a0jC/dTGDGxwUlZxiMXO0tcyXVH95EI7jOf7o85gUKm0wr
yrtWx7szhK3QX9YXQKZXyvBCbWev73tc7BSu8pP/yCFONIJpYitjftUA9aQEjB28gg+18d1WsZ37
Sx9CarT2cboZnOUqIRgUVuLSZsoZnTMpnK4Z90G7VgLTmUsRlfMEVpf+FVzKJu28TDFLPPjPuN3T
dgzuAlHDoepsmcAb/YF0xiTlcF7wvjvMT6Z18i5OWrB59MSXZV792h6j8tN67Ai98CYYRQOnh9jk
ywWTaQ786rKKBBGHKqjslWUdzdPCeTQiNalpmeD57qacZCwClxpyR+kMUMetQX4hv4nSdXTUI1c3
C7ZkNGgWhuMTlJ2jAISNNoB2TptfZ230vWEokVgKU7ay3Y28Q2obGuHoNi5moyiTNqM8y3g7coQk
xcDr8pDHnvquz5OplfkF0ryIBu4HNPyiN5f0rImpQOZzHa3K/uEuj8sf3Ceg7NrK2gTiprdwu1ds
4FMa6Z9xXISUSadhWDhgwMYm7L5GPBI4xjrMrPcpKirbeMjXoWdkp8jczPzuPNY4AnvKbv0wQyV5
FKWMd/0uY4fpzDZJB6VcUKcHDzbEixn7LUhAqLe3shpYKTFtL1B7GUphYyNUEVsQF1WPneec8tZM
+SLPSCRCcv+HeOGqZ6+Pf+3t4vNx7Uk7VNiU8Yes+3CCXW5ryPx3NNbDk9rQvsc7brpkMOQd8Glw
Z3HT4qqIUWM84n3evGOYdMoGVCZLc5t6sMJbLdiUvFWLj9si/W/UCL4SpMMtT8xehUWBGvb7t/s9
BGET+/WV0AF1sw3pYwSisaUlJXa/9WmfbPWtUYxFn34mFoC4+89dYgXDrDg4MR2H/6WDRT1Wr++A
vfp3ZdEFjyYvszj/wHvYv7Ev7rSR/tZuXTSgnmyHr3rBXhLwedznWxoA+RIW4j+qJApoNQvR+OJQ
aXxL91J07Opyl9e/hwGGxFzUXCoZ2LHUH6hawQiWpnz8ITbaj9pRA1uGxGBqisCiNN0+VbBqWGm5
wWXCoqGHH+3jJYSnrGFfNavBqvdQH80fUQCvASUEQlBpodZMexJDCLk3xzHfxUqF+E+voMP94DO0
1X5dZFQKPz2P8/9d80FvXuInMCcS8nZIznXUPRGHe8D29hnp3v0vATlEuSUZKv3owNk1sXilylUx
cOTsj5R5ELfMKzOxfwux6MhdbHs+eCzCYvydpaDCZGL1qdheEwygFYYrqt/ZegdpwRJV8Cl79Db3
s9z2wFgfYPh8yc+r/r8ZtxV+jZB31CYktntfC3oT+LmK/oj3jSIzrlyQhQJervK4F4IZC7BJkPdO
pHHt8xxv6aYCsKaY6y7KmclvfvQzwDceL4fkv++VOCTkCWSt6TjxfziEnHc9Z3GDRfrgXIRDJWDu
JF+4XRB+IA9RuAA+Fac5rOmZ/AILyGLdPESHKjjN+jEdcZE1sqL3aRGSrfSbR1ngx1Mgz4sEqdP/
TopZ39wgEe/oiJTeSl+1tj8fhGWuAESVZmCY5efhsJq8HIukoaIn3d6mGJwPu82EMvzi5p9IzsBW
DY0xhc2+yug4U6cIJ2zCDlnqFXH4ZYrSCN0uCUSsANA2rz/PXIz0qfr7sDdD9TyoCBL+TifoyJFO
B8yzJVQLs0WkSUqNTCFvMetk5ZQ13C/1QPi36Bjamrp5ywt/Vo2xkHFTRiTEeKrYjU37nVGStcq7
1JA9Ze753wO1G79huRgpZ/vmE9gZNh7L63y41FCK8k+xL0Bk62wbyuD6NiILe64L8HIaAQBvnYvv
L9q7ffToFCGy7BIHR4mWp73R+Dbfgmn5h4+bFuOGRErz9YG52BMe0h/O1MZgpjQdOScPb5jspc7H
KqK1cnInlwGz0IjBy3QwQVi0k1Sz5EWoz+QkIssEDHg83j42ETHdKlcvVqMUrcfo5Qa1j7EjBbmU
VPajb1h4MdENs5q9nes4IU8C8joboZ1WKcwtWL6l6lB2VP1Asop7k/EIYat08ADIBu1fB65D/b2J
IHQ7UYhfw3bR5ly3avQhN9qyDXhamHjQRamyhacUP+C+CFjKC0Ve+W0zfu1mlVlo5DsmcQewmWMo
n/9Edpd7Fe7iQtW8asfKyNZd1JdQOCrfp3RLH+af8hGV5xZRJDwUDIXf8k+U/C5TVOzJuzduWtSw
2v2UIqsE3WcK6mqd77/jrQoI6d6iJhHDNfhNBwxAeUcDhlrbpUsCrzhWgaV4WYRPjv4WZFwsYFt8
TJrdQqFHlhEj4mbySit2zxmAI1KHT4+B/KxUTy9zDSY44V5miOSaUTsqYLJN27a0cumV0F8O7c6Z
oWlEgpMBUtnPKMIc0oNjLxY7hjVcjBQ7Wg21ohqJpIRg6JuzcWz9Bu7LEW7JtKPobHatxlrlGqRA
W2c35pLycyYFsxN+9E/mezjSPauzA5bbtd88cfi5uzMm9iks4qFg6/t6IXc15rusnpeaOWGIehqM
l1LDOXzqMVDP+PqE5sFNTMG+jEPJJ2AwEGbc/NR3wQhQ7XCfjBRri9bCLsOKhl5/chHhdoDTji8E
TOEMFi30HkgClOen5vE84+zMb+EywuGpeq72Iildq9A6rzKixfTK7Swbln3ICGp8Q7oUedczNhjf
Q1DnXYTXLYCgFGBLtZkRT++JfIOvgCqIRmLS8HGTdcOxopIdEVboEPRu7gbIQhEkw4iIYoFYwrsc
i775CM+o9WP4yGHX20ZXIXEIvN+SlFf+HxLRENh+lWpOMjsbAhnvvHy7Wc5HmQOobOcH9B1/pQKD
Zp6VLMTbBdLL0ou0Kpf5KES+KTpFYIloNPwG7bmj7DXiIyXr2a7HWw3XFVDau0LmRjQZTRIOVnET
+7UJ5AD9Yq/3LYNK1kbxA5vd8y/ECFYHsYP7dapS6N0b6wz2Si7AM+hOFaZWTsuU7q2crG6YTJC4
rcQmpBpLZVDsA2blywUpZX1bs70+u/JmGX8ARTspyNKa+1Bn7/LWGHBWYazmNztOwLZ9UQ/oA1So
9GLcNy2JjM8fTd3Tt/7Lsfx7aoFf+Y/TaXGTyJg1CptDLQAAQYiuN8sYYw9yCiVfklcgkc2f0ot+
HPKy1e8UuKV+1tAqiYC3WsSyzkP33UfFxvy35SYO6C+53W2FY37SSOIeQTsv6kpdHNN4iPQsCGg+
nAxAGdFbL/UmiLzmNGCUKF8YZwUk0OB5Fcrimtrl3DhHNWVpdQupnBmzpmSosKL/qM7i1iTWubIo
DsB85PaK8y7nHYjVZV/gYDsPERgAuKCu9vsY54VGWstbErrKubublhue931L1E0CUBXf+O9hmXiN
riZnhFl3iGV2cpAOkvK0ZQGWk5oyPiIwHqyguGfMOTnAOK0vwnrVTQEdD8j44LMdgGux/OyS9INe
jSbDkKwLtIoK5OEMWilqND6bArJin6IfhktH2ZaUjZvHKbp5JoaLnQfISdvIMn5ipUTyeLZCQgaf
rqkGb/BmH+MFwdo2T28UM+l3Sabicx74N9knqAoxfaGhX0fU9sxn6kU/iiG9lvA1u3YugKqHkptM
rAu7Usf9JjOZzr/VT5yLxhChpVwOmpPIFQB8TNggLuKbJun91zOg09Tg3T2twRIYB1wpWW7YtE2N
HQCFS7V3TboQ+r2DbG0YbIjk5EeBQ5Rxb+r7BvLrP5drVcw/p1ecWRJv7GWDwKdBmAO95VjoOZod
SgZwgfjLw2gPKSWPx1G6QeaNKANEXBIi+8IBELkDtECeW+RWrFo7HBndXi7rSd69HS17Ji6kOmDd
W9pDeHjw1X/GUFg5B5xhDUVWcSQ8qX2Q8KwWlJsU3+K2chKjqBYzGEEpTWkh6Gly5NgkPIQUYI1Y
kXfwpZiWaQkNl0tNpzNKbhGtRwoutCObnaCb87WIYw2KC0zv38zxSK14fIOAq6lJPtfCIxhh1Z/m
yRTde/TLFyXYcDPQwMGwbHhIMXCePn1CXwoccTb1p3qNrUxpptfWMOCQXK9w8jPu6WxydMD1SNXW
Iawh91FhAYzt9E5XSoKTy5KgkMHKm7pf4J8+0v5X3O0HfrW8WO0aYkk6EhW+z88mZCNMnSW5TDo4
2XgrUZ+Wn7qs12TMRrSL6L/maZeIJJwE99CNT7bZtV8rhWdfKjz/xZfoySShF66JBfVwf5/7c/iw
PASOPBvaM3shNQ7O5VhD1Do14cTVNQfi2PlEwDsSFDBbeo/H569jIPa1qGorFBRKr15TpmbiIfal
3C1OU3pHbwQ1K7WRNuNURz29cB21itWlNO1A1sEPAXXt0/iLnhUNu9QPArob4rYqrKkZ7DCeEa5G
ij6FsmsScihpDQ4g1Z1qrlDFFOwlf7O7+ydixdV+6IPjglJ5Uj7y8vbpKTL5NxEN598iiihrTO+V
LrUr3+EV/O+BPdpWw70OZWB5/TIDkH8CdTKrYEpcuXqd3BW6jM9M7KmB7RqoLZf/LCChtewtfMVd
MJGLpJuLyQjUHUzayZ1Nr9S1JOT4wAUYZcRpVC/GReU0yvnfFUmsaStxE1MBANFHmV6u+E+v9sC1
fyEr/tBEwMY6+e641pfkhwSgRJpvXi4ryzsQn5cHj1lvxsQs0VHrDOk80Iheii680+7g7FdX4MN7
sSA6LV9P/H3e9J7WMNwQSYsh5W2dTzqpRXpn75Mg/vMOdBZyqz2+QqP9OfZmhCdyfWt9Vsic0Msc
+7cI9gHbJudy3U75cxpBKsAqkS9okPLQDLbqpaJP5NX47Q3U5RM7gL3KndDpXXx/MxcKLYwF4MLM
eaH0CbOTUnwen5urSEglK6KDc4hPInLdLmDlzfmMgJuY+/SUvPbDODilBeFhLP0w8XbVYlLCqvgL
9DPdENlQ+iD4d8D+CJ1s21ZE7z5AIL2p9jne7AbjKal6Omm/Be5TPMZYkUPIziElyCEUcwgZZTjn
isTqhRaDilb+Wq54ftzzXbarHN+rEk6tCO70Ey+KcuMJmHNptiWecIvQo2bpFKbfFi/7w+FQ9gZd
zHkC6VX72IyUgQyC7qYoCXuX0j/B0Hp2JuIxTMwuVjyPqCdrR+SRhTTD/wY6pOo65e/v9jkD411G
HRokhpU8biSJ2HEgMkkAf1idoYX7x/a9s9nrd6+FBSv4Z5yxXfUm0cCpW+gDXQJbmmxdytjEOfGk
s3VkJ+APoorsjhITNrYPMR3ap7miTtr0Dxky5Nhgeh6QmpLgNlpVXjCheaTcPk4DumdZUlJmlMvr
AeA//FRThVj3ACUPL7V/LwnCP6nularJf73+WOfE7CwpRyxy9w+KPZ0vY/DLMobpBOisz9+EaVg4
95OApYo0Aqgxz4hVYOVRrAMEfQQFK5vqSSh26sNR8FYMlyOvPZ2lOo5kD1a+/abq/EYUIIauAq+7
9EPYlC8gbQNCFGrX4tcCCa8CeYiZFN16yuNqBtyV5951QMvH4YHyit1s+atgDd2PEP9f1WdXszDy
w8v5AtbzXKmvWmpnsxV5m7gik4yfvrOueYV1d9cVgxLu1GXkMvPd8ZSM2bUiVHAhzLtVZm7MJTn2
/DjKxSXGwfNiXS7ooACRuFiR3v1qKg/9Od4LZcM0QraheMVbh2t/+lPZjfwVTs6c2unAzkzjpLcC
4RtxO4AWTYqgGoYrV9gkQzckJ2CpA6eOvTmT0lF8Yafx/uU8ddHHvOKt8JS5rESg1GasizC4ucAn
N/wt044IASvph++sQEh2u0TnOiRM1BhH9e5Lje2UirmEJlTfIckk9Y8hAwu/EjxRjvTWQuNVkhH7
6uRMxl6Iz8PPsGh3IpUhwkk2aXHptRAhzxygck4IKG0eOGjCJDSB3qtF1mNh7aCX5lTpN23A6tCx
+CU7O/5lZ3suVndFGsaSIT2NkdMAIt1w5eY6xzu1pLrhcK7QLybfNJr38Uq8LZHc25IgZ7bpkpGr
cjUEMb8kmZ4X8UBAJscQwHvh5lXYT381AC4NvkjZWVCj5EWMguDLqcdX5SQz7d0z3fAMVvedl+QU
f+EXp/SD7EmqgnXGFHGrTGCOAm3ye3NVUrlw+Nf3UZa3MGILlTX2qVNfxTnM+AcaV0eS4j3whtr5
n2KiEnBnIGt7WuDicPHvItxEjeaaK8CcRB5eQJFOiSXzCOapTuWROBB8M2Z9BWtPzAD7wyBv4lSf
Hrkgnrr6vlNgzX0BubIjg9yJsw9jb+xdJN4lDeB2RCAPoVJ67eQuToyGs7aRHzknGgd5bHZe76eA
MrXQEgizTHqdVqBYE9hdeTaD8bTEXQ1gN7GtlUdDaXD19HQwf09byvycgu5+Uvc6gubnEguVXcO5
s5yCJjqBBPgHACE9XNhkbeEacxt1Gy643zwC+EvcISmZfgLoqk8bZpBz4r1/WQcfmTqLh+Ax2hqf
kQlo1xJq1h4zRahakoxTawlLHM2kHWFmWHk8IX6Fd73e7kQ6oZAVIy3t9/CMDHYbkKm4Mb4odP9/
Zpv1RZNs1lsv4RnyQ15iaOd/nhcJcLaFkVL/tLWCMTYdmpTEAu4LrQ9iwNPB1r6AUwp75z53vELJ
41bQkfRK/6+1fKKrpUa4sht/MbntXzMALbBybrnYW21mS1o4tO9dIv26XaiFlmK7bXRa6VKZ1NE5
jOdgd8wsWax5ZUYHgbHgPaZQBZjQId2PtjDksnB6w2rHqCb3gGEjaTbLCfEDKAEkqZZrLdkZ+TT2
P5LApSxDWb7KkAgeJhF3DdTHPoqEOt/t2oddweWqHb+Ca1aFBgVDbqzh0pl4ect5HwzXSFOqXBzo
wyiFUZz2pwh9vuGllvZLuxoye7pW8ikvDhmEYUB0R4Mb3JLrRxXqp+Yr6TXwk32/eZWaTCITXLaC
S1WkBYRoN9XAOGfdkj9fXt7xtp+Mlu79MWm6rD30+1ZnTF+5eDx5/vmevT8rXaC6y42lbn6WX/xa
biGXZ8m0moFZj4s37aSLqbvtKsgRntSaqVQL9FuRJlEh+LDODjP9W5P9mLTbTL5VutbWby4W8Xg5
Xsz4Fj/wxXoCN3TW40QPr+khwdU8EO5tbF8NrCOSIG93hR/tYmTE9jyPSZbIVgJRo+EzjF/+0bJv
J4fyw4KWKLH22Jzo/7CajAf9RZ7cDdmRvZwKE74XRs4B4IU+xDCL0d+OUfbPmxF1aVSig2NboHIm
z3B4l/kwg7p/AILnjt5v8Cxyqe/YExN+uXxbqPdCgbkfjRcm7Cxexk0r03TIfTHLe4hpqrtITnrJ
X9dpCy2ohHx/oQgbBWofGbln0zQPeCwMZRACvFxZFnwQoCRrKEBs1QwA/kBdhJQoL1SUCr7qFYQ0
3/Q5I0zFZ2tv1JXc2euctI3fpSlGPoIpJRj66E43uNtar71SKZJVtIYb/uWd7Q1KZOGBMdx1Y3cQ
exBgfeNOF1/UOu8lPwjZFMmLDHe8v6pOtCa9aXPu2KL5TbU56DGS6UKcUkKlg8vTX1l1lNQfqDso
u+uIS2iug1TCUVovCALiCSf2l9M9p9y9p8ZrIRTj3SnJetgxJ9RUCetfFmWAhlG8CdXRwLkBiZFL
X+MLW1CAk4C55tF8ofWdEvagLTkfDT7hjM0lo3hx/7YEN5jmG6Mv4jAg1SoRYzvMA+7S7t58h6z0
PXl3QxIT/PSFwkfSLQsZqduFykLKb9Kx4blLAilFdxnmZkqSXcoXpNQMP8j9Xf17qP10ONzl1dTB
j68LmAxh2zgSvLpBz/sGWsj0zoC4wWvodD1uC4iaBGm6zH+kBjXUcYT0eDFlnicvHVnTMRSl+wu8
XYhhHKdEWrZK5PdV2lrPake/4LdM4hb5veuT+Jrts/JU6OqxHFn8aWVGuJPL8rEFRKEBvSeltr2e
fQDAZ/7diHhQpbp8Tmp/KSPn5w+JLZzeoMjHXxyUn44GaFPguAohzMk8C2uYtEEHLdeh4rhtv1dO
RHdSgG5SvlxCe2qsPgKy5Y35U3EnStkGER7Qk+3ez71mGXX00IWLGiRLX8n+RVFWmtILrkzL/rLe
3W5i5KDHH0FCEu1vJbbrevEXJyL+tH8kNKQhHPUzpmvthWHoRGMrZbkP5KcRLKxCw86CRKkZ0RoP
3UB06LnjUjbPD5dWhIw5vpIGzjbHWYilNP8ZQKzPAxlmny/26HwApRLSIR5tGBDnewI3LY5MdbKF
+UdIvYxiC/tKrB3neINQ9YD+TEhFOgWHIMnCdJgQBwJwrKG3E1qAIuse5Iag+TFEGJLD/jn16MJf
Ak1ILrZm8ZsKdgPmpVmjwyKRBbZeXOogB4FccB5BwqX/dGxCTvTt/4Ax1BaLpqPMkUFownhOuIo9
Kg7jkOUdBiG9i8VKy9QpUQY11someMOk6BX96EYteu2926FU6jBsMntIRdk5TTxWrWJEttd3nD6B
/LitjxmzhLbKBIKsLLpPoqd/mt21pp/fdlW/x7g3XuYkKJsm5fLcj5vyT/a8lBlnucbfUQwj+3zA
Dmh+6T7yTh9fg2xwjyq2PER7zKAeotbWegwbgSmDv3WHlYIuaMA3h8NQ3Oj1PGCTQfSh+3TD6JkJ
PvCrSs5KYBurBl/GD8t8G0ZwtNTVE2Q/HFzCr240dD6K9HVcRBmoSNf07crzLkwXivMbhv0BFgA9
g3+HuTyUW9Jx0qW1IXrukDcA+ku4TI4EsX/erOKMGXpZHc1QYNvXIH39l5x43qb01DZfL054fJr4
VYs1eosxet5QRCqn4CbKtcU7q3kss0Rk2LzYPlw/fCWiF1B1PgrLf6CDiS0YgK1DfGfkv004V+eV
HB4I6r6o6j+dWvC13+AjzUCFMy1TTyH1ETLtOuDKD3IzZoc5XnsEP8u8LEygG4FuFl0m3XOa73x0
85ttFuRboNmipSscoO8MMLpT/JfVz3tGcFLG0H554nD0LPv2QRSr8V+1w3CFhIKZwix0U1w40BCw
GFMYkRlFUem/R3O56vAxl8Cs2Dn9vnSd71ktm46Axtc5jmmccTl2Cm/4OLg3E/L7bq4Bpz5xwL9f
1kb6q3ozlN8AP5kYi3d25WnY4JdIqVfpKVkwSfzamfnsYAuoeUG6lMEOfGbYBC+r8OOwQuct/YlE
YXLRE1dsG1sx/IdBCnfq+7A4NIg/PMWSfeU13YEkR6jS6Ezjarg6ys7nyAsLP2nSp5KdqKO/vekQ
OzlOlcEK8wsWOTRTpiRYsqKP5Lfm+zc4HQyj+wWhSEefaPDt7hs/XCSJFa8sFf68Ax5tu/fE4puA
E5uZemlYwKx4tUaxtysDamuQNVBqn4hjGlkLcuFEeq4q7joGwW7P036rkNMndRP6NgaIJjKVW+Oq
ijtov79l8HykuD1txNtuPLcIl8Uxoe0CSH5cl0rywp4FWuKkcmeThfrnasQ3lvElPRwS0cgJQWGa
xRmXT4Resclv/VL/XjApDd6UgAuX42IW3U1H8afQOYH5LvF5wi0Q4kFqv0MaRU514DeBj0jc7oui
Xj1PJSlVpheYIpfTSErGbctZmKrfvgx0fbSgMadH/xT119MMxYztV/b67ZFIqyrZdS70++9/XrAh
bDNWcNdfk6Ja12lyeLOgckz32rCMjmdXvP4B8oG1+QRHj2E4iBPQsWG7FSgMl3miI8IJgZxS3BPh
drUG/aPF/ycySQD9RXzIjrMP1MnqZuq+v6Su5AZWdCLRoSP8fTlALRmG05YWzmz+N5gljN0YfxxL
4uHy1Sxi+G8ucnPr/G5FpzWY2aAudi8N2Qq6qpg2DbicHSZhuV6MJ+9S0eS+nOYuLpcCuenF4oqe
4QkDmMHcxa1bIqtOdTd1pRN2wqyDYC578dYV1xSD8JZVR8vqc1C1ecuEkqsqIksDDy8ilL6vUYy7
1qnpZmPpDZwZ6ZuaP4QXWNP0BwxqdRxlE5rJIyVFgMYRslDc7BYYEJSyxchGB6+Jdc/dibiNYwT5
fua25oik8C4Xj4o9MMUSQMN9o0xVvJrzCaVpN2BqbpJChQB1ys3vhsQ4ZjN4OcQBkxNrnsD61crg
qrk0bt1oogobSVv2DXFSJjH9ZmQRFbG6n4EKO+HobAyYgKz5n8HbNJIt8iUzURrzHOKv6Q/2itYI
QF9fruGyLvUfPU4igoZLiX9ZQ0VLGufE24FbvKBW/yXTa9UV7ZK8E3WeLYPgXrD4Kpv2nERxS/no
UKyDHi3jWdIlzy9RQpduogm1TUH61UEUdNWMggdSFxJLOZ5e5wPQ5lx9P0rw1UrY1X6F7PIJh/0r
vND9fh6YGL2ND1fgG3x4SEZ3BMX5BwZ6+qiI3Omo4/eaUv20Hrypc/y0d92BCtFh1+ZfZJ6BiUPY
d7vKHWPdWH0OWtat0SPUsk4gxF9HrQFuq9nu3DadCqWlSy3aqbQH8/6hYrwT0gpAPcnXfguqIifv
HaMax9TppUaAwbvZojGeWcTWgD3Qwm42VIsg0jgBCCwoiEBhBynLWN6Xyap8yBVktWmtMseotnzE
dORvskzxDrrlDh7Fk7w9dPu2i5lHLnsG9NtQ5WCDZbL7mZTaNV5OTe4waIhjSEsDJsXkgdoTvLtC
AixbiNiWCA1vPd8GGBD9zR0A50WoG5KpusBC299EgXqFM8FE8jjAnFR7rQRIrKa8ffS0gTNrFTno
/ae4NV+QsI4MmMfahWpG5l84XCc+GCywbM+wgffYj8VNtNOzfl6er4PAojz9liP33wv/vyTzeJDQ
mcOlAielTcf+Ut6KDUmu2v+inYUpEq5yBp77VIoVvkfsKyzRlLv6gr/o/FismQ/72bIKv/C85XsY
Scf5CkOIH26lzZ1Eb07OUd8wG6++ubSjOPWBAKU3E9XgtOXclxUKZrOfow2jqs+qp8GGRwm47v/l
Lpvcx9+1bQ1jJRzvSlMEo0mGCmiyQyVR4SO+wvxyKjx/B/PiIv5K+bOpWBZHJeKBD4dcw8vwGcm3
2/zMzxWvjt0Heytlvfhm1387QAn+IwLRfuAIVzHjyiEJJIrKXnunUHRdaDMzIpCBsrO0Nd+zQ2fg
rebgIYhHQvaIqRChlZ8ReBAwvvhoq0uRkTKI72pYgHl7qGOTuuI+/8Qq0oARdDhdQzxQohLy8I5x
JGY/OAu3sz1d98GwcqnLhulDwmI/x5Ub5WuMBOd7I7sgTWCQGiaKBTu5MWB44OvgAhMyd96c7gDh
RZ0MATMfuU0kt9G+kYFmr9IA+ZOtTbcBOpD7MKZFoS0uKuN3O/bQSBJmeWnhdStp2SXnN6UI6xzn
BXMMZflukvDIU1Xjx5BtqSwOzFrR7e6a+8hhnLJiKBkBJxV4EEAeEtuGMcf+FMlMVOwi5C4V8De1
03aZQcHb4vapPowwMJiLE715vWdWJzYsUUEh0+HBZEn37ZZpCRDYLBaMbfa/FlOJUKTx+qWlBd0/
1P9g7R4oiYoQb7W2+DrDdwEdWsHnR6U85QkklVZ0Xb1IMeg0JIcMDcG9IjmmbO+5K39mRTsSVwS3
6QqymkNNFNaAhuEOwEiekP2UV6cI1R5jrBcVcH/y1vZaoJ2vmSaz0Njpaq4XuCed4LezU7jCvRfC
oy2G/YxRADMHQfT5lJbJVMXDDxGLVGShzkGyxV6Qbs0e4jzgppncLOBR0yp7yacBxUc23pdnRTKa
0CnIOyr/bN0fYjtYACuW7gP7QXLw+lyPizdPsltxGkYAMbtCCuPHaPDdcLBtG99YMXUUaFluIqHz
WW5N1wLmgNe8KQHU561YlJdPYWSDtksE6UOk7UdKA8w20TsQg+SelX77IRKEJdSkjvIIfqREAHxT
1qcx7EaIQrUqESY4o2sXisaTGpznVquiznfuqRCcxWIQQbfROrSL2nhvj72cLUQsVNn10WjnLp8l
jRVtwYYZPA/0nzaIqnav52c0MJ0n4wX7K/Rl+HMvLc9XdhxdCtXi3WIzXYK/ArODi9mxaYtTb/Kd
mIVf/qgCf/0sZPO6YiyoD/ZystqNY2Xxuax1kQtL3HyOiZk5aQJtiV90IuDAfg9H0WemdFqJ/a+n
g28p9MFSS4UDIKYPuBZ6fkfbDaIGQbmUzhnyLzu6Y2IR7sJ0KcmOFDZlSGjLR8/bA+A7EhKHtnwT
kVFt1UisNhNVMK2jNqg0tghY+cz2B5Qj0BVhJhc4Tt+whtaKlrL3sPhZFgK/ymdN60xZ+9KkVUNC
Tp/cAO7MhJDZzuOnOPaZsd7dbeobTrg0bf/IcBtBVuKaFBem6KH85ZbrxR1iKprnQaM8spOHlYAa
zWimW1e8KEwS0BeyxSsHo+qGI1VzzEQ7r/BpGIXfJ+4pu80k59XAe1I3dVdjbWt1yDixhQcNL1cl
o+hd469B94FGVC8dogPv33chO9BVbV57OahVlZzioH1hb/kf8sDrXnFPHA0AvjCNdzkx3JOVI1M2
byAwwlryHzHXkQD9sBCj0hgTiEF53H85awoqlRhNexvbPfgNN8lAqsDkSlCPh2TPF/LLOXpT2QXE
nCLNWh5R3YfiSHcaWDLgPNrlFXvzvwEIG9oh3H98tCzbnmpdzbkTDoqjCJ3Sq7k4WPigv4Qjwstf
w3JE3PIZN3dq3ayGS3RXgcU7t5JIRCX+8fDqyD0utGbKwMNyL7INSRSqtUHzMKObkOHDaM8X45So
icpKPOOyg3hu3/H4eiP6+4FAZAfmuhbDQY4XMI9Wz/GI93QnN+6JZeQSTkaAkYeIg8/sDikVacwf
Jq8dHjDeAkOkwE1IMGElxTU9KXmkgnLLO2S4IS/llewoIA5/pSmJ/gE54i9iaan4IjBPJLFu56Cp
aPhqXeznhwLQfd/2InQZMnOffEM4pKxNwx9yZWKOfaYOzUXHGQSWDORHj2RR3Mo5YmSvB+/llcmr
I3SxywKDGToCCRXMeTdLW/vUpohw4NIsaztREegDWjzCFHHOoZOg0w4cTK3g0AdtXfWPVrvxqN0P
g0hBO7SjC+0ys5LGxC+2EVa4R03fzuVpM/rD3oSOPCoAHZmvuRXF7iD7tcm0lcUViGrz00AAMN3J
dtGxXzf2nUscMmCx8UmSA7MZXHnaCSXD8uzVAzO7NMT+IJs6L7N3d2cm/lRKqRZHaA5CtKXi8rSW
dKcenmdXoS5ogpxH/fTzs4/dxCSEfJO9Tqp+I/Ff3pmGlHDM61JDvLF0YbDQxLxpoFFsLz3Xxpw4
We9aseWhQvk9g8egu2GMF6rWFEHUeGdcpUU1PQ0hM+Z5OPrm0h1qB/fGvaAzyN0dOiJ9J6jNedCl
fNFlfXjaLYghIpUDht/hKyFWZhZCISCyz6haU+IdLvNOlvx6AmzaqVDnXvtHGKRUrUqa77I0jo8k
lOyGhBsAOVvrdY2QPmSJOgo7dq9SiSxvicN4DQTc+EsQWDFXBadUKTslIDqLp+WPcRrDB+Z+s8r0
iQbNERhzoJTPYuQjbgjL7YQLl+wtnY576e/aPXPtXkHQ4uwEvb9m6cEGM+f2uTkh5cdGthX11JMt
6sG/F98/7QIPwUkLRiC2mgFrUnocjVcM6yu8kLYbIFPttZFRSxxBPTIb7uHB1TMHOENRpRrIVHEc
0Vk2Q0Bn9pTTQrYFhHVeAnpPkK551Q8y/YzGjA2Wx2ueUhPaWudcX9ZKshb0Zygjtwu31lXPdXYL
lfrkAbV71MNkMXbtgZjiDlMcUPROPrFclc4o5JPXaSPx6nhobQZhfFbVz+rSaNGL+/Mj2DVBKo+l
BGJ0TR3iAROtTjX1vUw+2LZ+pQuZeg7prK4EJttd6NSIBc2/sCFRoOSiLZFKajlADDXKaex7KVuo
bw1A8mymXNXmmIDJGrmJLI+yyW59QX9v6XcdXvlvTPwbG1Dtgkz5XVxIOMi5qYBO+IvyBYCEUftD
Lk/f45frh1SJUoLZhWXmVQOCwzBGXeiubwRE9UXoZTQwUQ+AoJ3Jt1uYAs/v4qQ43QwBIOBj+nRK
UAD2bZd/FKafpNFKOvUdQwX7QotR1HbQocRoqwnZGC9toPDuRQIMKwpIUQjCjedkZQ1aOp8KBw7f
Azf17AIsFBcf/5a1ZdspCd8XOBwr+3su3jEF6N52tOt3KGd4HOZmDE+PWauMR9kXKbm1aw1hmFZJ
GDgNXXGiWElLNv/uB/eSFT3Rvq90mGRcFRW1VItPo30V20DGMftt1vwXOPN+vNTuqzprZ+0tQ11f
xtr9YwCg+ya5XX11nWvam0AgVJyUnHceZqMJ+3gZ8zsN/5OXxQhs64lCuZ7ugUEdoClPs8alOk/a
EJKPJPZDrdrWIVlXnD+ctBGgH9HnAnn/Z40naVLngPs6d0L3sGQhwFefkFgu0OqJlDhhERS7wO2a
4hB7+7P/juJzb+MlFuTgjWG7CZIhiQ5EW0K82czzN5X2fdyTFwv6ggeH6/PYeYZ39QBWuwZPcvs2
bBslel5uo+rROwTeaROOYbrNWO/c4r6U0ETrLDHXktxI8vZb6wP51qijSJy860wpcgR3a9o9jiot
WZsBgogevp28R7WtUF+YRmNbZ/pTG6bzm7Far7tEDZcLIY9RLLe97b2HxfnW2uBxAw7teZKdiwoe
gKx8V7FZCFK34/pc4tjjK22YNMhueeQuGMgoABtxglfckui1n1cqvnUjbCdCKuostU+rvQljf5Dl
MuTLhpLS51ChcD7EGOk0g/IiGcdlXGq09/87oLF2dHSTsRRpxnD5cxujnhJzGFXYh5FEPx8t0UzV
qGQDO2wnEZMxBE/sqZIOPyLpmO8nYgivDd43uFsmzxWpRqWx6DzV+r9nOyg/Huo9FejA7OUrrNLa
99QqmJM7anlCP7XOQSpMidup/uJW1pv1BE1l9SR0x12HftwWNi01KOHylZdYmyrzFjQ9aZk+Nqgf
G83y6zzlCaYOGPvuxtLU3JfrYdAPcl3OXl6yIuJ1wq7zSVXlnGrho48ohL2tQPqqmnF7wv+6qHo+
5SQ/8koKTilhgFyVskCcGW2S/O8zR/Bio8X/YK6BL2ePRyr2rSFNd8Xzg/Gy4XVJDvhuLCxr4Olv
w05iqKbOfC8O9eHJo/Om/xBqlkLKbw/HCbgxDtML9rzW0SOSqgscuoUpZaiSg8pbOjNoPhy9Bdi1
9BGhmu4G8lPpNJPPeVAH7NBszH/wdiNVDuNwVYgKstctsdRGyo+ysOEtNICLC9mmlmqvzI5IVh2L
r0ecQ5QHYzfR3aJGiIPI6gdIA24KRrqeOM5qMnO6J8zNAep5tbfst7yusM8+zg+h2l5UxTtP74Iu
VEHDUrRM88m07q8kOx5msOpAxSQuCivfcqSuNplu36xS1kE3QYrwd/miwoGScYQ8I7G4392uouQO
BVwCuDdSDMZ2XvmX8JkA/mGilIV1ZKst6U6j5xFUPHzn0vMxT09AztO+VS0nrycfkNrTBQVjcti8
5x0dAEzdLNnDhCImdem9gMyszLPbuv7hPUXLDHa+gPA2Ou3dadIrxrTtH7qPpX+gZsDA5A9TbLFM
B59HLj0ZL6bRIooXYFFrIEkOBIv0CUWaCA5QfeHgffZObOdXq6HHLGGmw6mcKL5sd++7e1mS/Ftu
hLbP0u4b2mjYFSPXMUAW1DvpADlwezVUoKEE4EkU4B9Oax/nYOkA5MUFa/Ep5rMGjjMItesf5g2y
xyoxmlPlukTfWYv2tl66uaKa1+01cEklJmtFhtSAhw8qh0qFLcjWSIFbz7fuCBVfMJR16vnBEQY8
ktL4wgFpz/TN21w9Nl5WcQLe/0umB6KJ54NJZ429HQTDpOn859WmIHr5Cge+h65JnBPruyXBrO6Q
vtaN5f/o0iaNt+iK9SatNoMCDg79wKq2/J30wAzvbdcuq5PTjDolDKXEiGVr0pVyJG2JDVAqj06D
+EO1W1eE/x8i/SAc2bT8IGtCj03P7IPo0y2rPaP2V5F8W6R+obSpAt2gOsu8NOOkFLqOg7Y3vRpT
Z0iDb52IArK01KfzgUuyiQYFAbMbkiyrgWszoe5EQ877NGxaYEoJ5npfBMKGCJ/9UDR7Wx+9oQly
7Xsj9L096LQlO3t1GGbKrrPFiVgm+JaI4TsV+ti7vTG0CrtCsFFszr/ZAXu/bya8fw0ugOrBbfcA
Q67MdSQlpq+YoCovaHHWU3Tn6zlXL7+omTRBIn8K4E8T6DK67GtGheQFzIqYh3foIX6Ase/ooN5A
07WA5IHm4Vb/+r0gIv95+D2LQt1/NNYJAeuiThpQjhzHQDG9fOijnt6ypcVaurfivgVCrcHX7FBC
T7xGPgtBvySaXFEA0WSyTEWaRXr7QId4TjCVU1xSkMkNs7E3rb8EH6YfHKfmDedHPYS6BJNscfLE
UhrG0v2R99uTliKQ0bAP0SMzuH4GGKpYDy7dzX+dwvaugskFm7xqp5LpNDK+Det7FrT3e8wzHJIl
TbEa9gCeDmT2IozIWJ7EoqIFg4r+n8jxoXCUQSiomFy5Y+OMMxPMVOloNi1APbpUkFZ7ozZdRFG5
eTqIEgREap6+tke5+oDMVzhAd5MvxzFEtk6RMqhAOVpr4VDLGT5z5QrAhRTdPWwDqe50eywdxG1W
jVvXxV6sM1CDdOHw/pzY9dAzQgPA4Pz4sZ5iOSJhWo6/ajoLa+tpIQlRJRMO5Pkkj/T9ojd30/+9
3z1ygX+AMz/7rOhdxsdaNP66yY3mFJ2wAVHV52PmzPYgS4Yx/4Ly5cPxvKXN2UxZGdLKCXQxISSC
3ZdIIRxUyn7633ewBb14AJ1AUzwlnBbNVR6k6VDmhhbFUOgqCrQ/pNnnCdOvZBlXb3lqx7kM6tmG
wV8haLPk22U9vCfiif0LKqq0zhJXZNYX62JhAKdgmjjToW3Pzh55JbzVmDstpCnfNK52JWL2/C7e
Wc4l2GgKlTdnL8ZSiffseAYiVeugpk7wivt5p+svIx/Y6VbL/qqXPHVyjWKj07eTxFrMUBLaJsyy
pFrP0H6JR65APzT5qmKvhZM59NKMlyW2cvr83lPgEvvnXHeC2UUdUYRlofHN5d2us5LgndpCaIpM
E3BWtTj2X3ZUT4V8NCcSdvlFTyDuq6J86HRjdYEagtqL9sTH7dX481B0ceNACGAnurPneJmvNiRP
GU4HHRWKSrBBgccVhQ0rYf8aBql7SzdC//g3mJc+C4CPxT3V63jXr6DW1d1mFgHmZIETs82Zj9df
frYqaqsPbAYWuvD60PCp8/F7Rqmi418C+D4CtBQIv5ppQlLes3yEH8Q1x0+1QUZofEIoNuXQhXFW
a+ypM6SqQNxXThHNzwmnJoPV95GrcrtsVuLTFFrC078lOfBkQEzTegR8BZqR0o72NPhmre7HG8jq
RGp69saMnL0DOn19/xUQOgu19WCDAmDNJzvmtUgfWrkTu0zYFA5wyUORd1HCpW4yVGvEAphv+6vb
e+85SIGao7LuNH7W3QOHcrnbV/n3Rka6ULrTmqkurtkZ+q7PqmJiW0Zj5dmxIogwO4NFLxNytymU
n60X7An9VugmApsm5DCegEZF5lO44rfgmqrhckEdpWYRrwowFSyxJGVVpldxklvctiN2WUa9UO/X
zxJaJISVlErXYY0ezf+0i+Z6ZvNUt+EiHp08BE6hYAKvy23Wbow7wW4+lzF4nJiaBvck3i5cxJih
x5XEbGU4K3lR1lWc1+WkTArGsoZf46CbvNMlt2O4YplO6N7wF3gOd/zPqFQxr9kdyD3X9nHyQtXB
Ud6J45LFld0ZRdheUKtyuTyAaiwtPRbsN0HZ6wLDFrXJscoSVxZHZ6va+l6Pfb7ym6W3kdlOClML
6x07wmiPeU/d5NuIt5FaD4E/0I4oWPBzYck6wv7fgsmrHUusRzSpBDiQPiV32sPKZRN6/aguFYfL
3uNXzEEosRAc3iG+204EVMa+IgzPGG1K7KgxpUSIj9EIi5N4+NK/Uildhe1jeeMm92N6NjhNZcEI
3v3hdAkGJzLvChEt8iLdm8HCh8hg/wj5las66y7rcqks0hOWxWxuktvcpqE2jSYdUeTS29fLmkcQ
G9s9+ZHb/xxAvI+IpHo8buTIM85z2RaCHbVD8/LZkAI/fuNeh4exkErXycVw1eExinhc/jIPsqcM
YntCv7O3cBq4zyLzqfnSeolCbvK3OAqytzeCOidaEr1BEZgKD9TGK5nCj4V/FR0aWBmfzzp8cvxE
s5GqjbwFzclzDNyY9k/kyyw0qI29qZm+WGyKMLrfbSn8yJ0YCJfjzAGywJ7Jp2G6S9rqdGdoIKcE
EaE5oaHsd7dm+1PhsXtkQYnGWuF7iozm+9oz02wxkegmqlSvNhGk1pcK3qVmDj5PPS0FRuLMIN51
k5FFzMgaAIVO3Bv9PzSfaV+NJ+KI3xHazUcNl/0fgYw+VGIwa8RR/45GzgByrJyJHE3NPF02V7hJ
woIgbXGu7syT4ak+t/yDtNKmJWir+DLFIqw8F8mv0Y0EtAFkuYorIg9P949pSwc4Gto2kVI20Ygt
/b2s+TFTxLhk3KY2EvvvnsndEdyXhHboD85nd2NrAcKcUZbEbYXIYofZKueK4FlChQnSX4NagOyN
fARoV8HJvctbcrP4qm999PMbGdKmxSO06lRjJuk6l+zfH4A1zg4W82jf6OuxPt34qpuHiqRQADU0
+KUNpGWRX3opqMi0l7BH6KQC69K19caWJCXaUwWLuTsequdL+N0ry3ulyXvioC93TdjTOurugVFk
lBb02xO8RcbK2yOHD1DfmvgmcmD+lCbktDaK3aU7ZRhEICO72NeVD22xb1LU7qrgOT6eB+BswJZ0
nyn4npL3SDJPuFA/AN12xHJKkdBI6aDYtNSHE0Lly9kSkYPKPrtwQjnrzBANPTm8m6Dfnea1Nmtx
yQiUXz4GmH0hzTo/1xG6RViG/74NrRyifNQMJIs62UGrWPPbOIhtgJ0peZvAA2l3SJZ/ACr+BHm9
yzFTTQUe73e+oVhpEtwFK/apq1+y1s84ybPBv+D306VqN8jQ3+vTU8KZ0MsJBzpxjJpuJ0aD5pBj
k3C/fkPVk+M2PwNHi/OOKR5zXbH+ctKTeru5pkUl+ZdMe3wCTka6dtH9OUJkvGXvgWBlokNAnYH+
8+dWs/sJAt0mDS6F7dTuNc5ytpJ3hvdj1GNZJqV7DEMTqKGl4Ou9nIZcVMYR0kdeKE4s1wipVzlX
EMUVZlXgl48ZEDugfzIsGbMaQ+58Ln3ZGNEVHKQ/Vi9hsZgOflquLnb7Rbj24OC9vMn1dYPKn2by
YY/WLg8yWwUhjtjaZ9+rk6PyP5MvhlHVd/uEybPw8SL6jrA9AEFJJU5+kUHJiEvgNQzMhDClXq39
4CT0MItiu40/xOeZPaDcVko2NPWTq0PQk6Tzxv8WtG6G3JedcsILVqvyEK3WpkBGv0oNbWX0eNRz
TddL9LsScFahqsjgKefY5p10lhQe3bGzMPXO2cw5el/SuhB1XSYppfauB0YkjLKcK4iMfs6F9eAJ
Oxbq+TVaNJaMNmOr+MSrx08EwTP5028Ikz1QSlfP7jcXsTbPUDiz8tfdmEqZ7tJpKTvGHq4zLibV
LfR8q82MmT/CYs3VDUeNKWNFADVPtBu9ArYVZqLXwIiUF/uoK55J+13eSGuCPPSd3Fz/xZ59Rpqy
k4BKjbsS+wQi2rnOGFAilcYdpSd+RexS7Bts7MhxOgMgT3wy0c1QJbEwybLuOWyszJE17wwyJZCn
pK0qBb2jIQk0PAwZb2bX+c3eMstVDdFYmB/QX7WkAJGQxS5wixz4kh2q66ksJbTrVl75qk/IcB96
6z/Lgm9flykIZlsYTmAHuk/08eN8xThk15EsFi6tdvaBtG8m8IlNYFodcvAnnKc6qw1u2oKvPNbi
8sEhiElpLuajbbFWphNtNmJfgzCS2upZywIS0t3EZOrpZMR/bnLkZlnxaiZ2vy58wmEsRacr5Ynb
USjnX4PHj65cedjYrF8ELBBGjFXd64q9/vZTIDGbyWTHjiP1YwERZVU4iA0lBmZwXSKsuUQsW4sp
fnjG0fvg1dc0cnl0fqQ33gNtc59gtkvSqmFozkx+kOvT+0dXXaR+G/v/vHiu+KfKH+W8+LZWMGid
dg6FWjktf1J/jfII4lhWyY0Bn5oGxwUa+ox+3xLC0vVJKUGhfwQF8q1DC+tzfN6jOAR/bjq+2K7d
xyX8N/fLokPoZ22Cyvjr/0R6T+VlBOGkoTsSSv9EGy/h8zUaoB6A6bK1HSmACWJK8Oe4vWGaqt9w
eyyCSi+pLEPlq3WnoNneBG8W8tJZnzH0c4ZEl3NsfW2vdF50wU+oVEx38EAuOmWpYeNWFOFjA9JQ
VDW/aa3Rj/ByVBy8Ic1iEiu6FDaTNETWVXbnZvw4v7CuUkZ+hwt+iftI9tQMwjpDwvNoVPgpxHIp
gNGaZt677tsVSL2bcgs5nurwOO2TWmSVdf+o+wg+zasReV5J59JtmgWR0j4JlDOpnC5yd5Aaxgzk
1TTrslLH11AcVEfLmIDhu+JtCXl6mqdOnupHGWlz8ZFnH7mer8g6iKrqvp4cNevNCh2pEUeT5LS+
3f5FxWTKzLUonBkL7yz9ztl6wS4MkjVtxe+a5eXMdHaUnEEGVo7veN/D1okU5z6QE7HgykvT3i8O
MpCHKN8ZlwVh00iG7I8VwF/b6DYn+spmah/KgwrwP90gEY38h9vl9zjA/MxpBZOLiO85/tf+FH0d
fGJxtOpvrwkOyzqSByv/Ya1q0Kvnp0RqoYnV7BNxtd+p+tLmsTLM8HCD8IRKs8AS6Jaqw0aoyGMe
5UgJicWLIp+pMMvXp+bMLsIIaJPzbz8GPUUDy33xdihmT6YUe5KoLDP55+dCc309adoSCiu+xFj3
K06xw6OB9fvHFOve4jtTh9geravZGu/DPpWTK8QWzQU25id8uoGE5NdcW65hy7+9AHz6Fa+cmf/M
jXYnc4cBPKev62dc3BURBCxhGLggGNvb98pMZMK8vTs4KuBnVUU/1e4M7LqxiLuithvg42oWj0Ev
xhlGpwvBHo12u9rfL5M/F4CHqP+o+q8z4MvzzAE/0672gtme9DSFzHM15Joj0Bb9lR5vB2Z/WIbf
G9479SwgjQClljviHp5Kk0PWAAeOhJ434tI0RHhZCZp9iq56b6epayoA0f+l2Lf9zJPDHTiTR5yw
UY4CqEBkH9zkNYym2JdMaTephpxDouR0PfU6sRx3kwFYodEZH+pitw9I1h47J0T3siBxfgpSZvE2
AaiQllAySOUhw93mPpkNjwYBCQQy1XZG1OqROGNGC8tyMcA1cH06Qkq4pJeZaoB8vL/AJ3SqWKOv
lEVGuPYbZ7ItI2KD8EEMofmsNNiFnuFg0/1pTOUYRV9NZ9/vsiYecemC/ldn6hO2mcBkzyCePgQ4
Ov5qWo/Vnv123eX0f2mXC6ddXU9+qisYERFSKXQemCuIxwsjQyBZVKC/ppGU7AlQOESA9g8LLd42
VaSasSTkood99VWWU7BU1zZ/Mutmgdh16WQcgZ0MYzFJVr6vrue3g264MJSUB8AAT2WcukUTfndv
Bu81h6h/5XRlJ/y6SmAnKBBpcxJhVH5vbAftwY4E3tptRbYhOG7MIdvWy/BMDkKwSDbDgukYqrgB
mDUsTVrgVfAEXi+BpW3NjOcVPrF9i08W0FJJY4KWymT9s9wgrDGco7LB2U+X4Svtjhg3yKHpwh0s
Q4U/snAIK1wGB9Xu5hmc99U3PVOsyEOLNfKdQmdcMG8uPUwBLaiBIYnP39dBaLG6RrKIApE53SxQ
t0TSL2SITJ4ecYCmVBYkLBDzPO25Up2kK2EY9Lheo7uXoi4YX3SlU5e80GsWUfYKll+aMidTVZGZ
y2ueZH51AekKGtgSDgajXIxkxpVw9muzYz6yfZbvv3jyFcL9D5DUPKFl+/V0HjH5R7PqKN25ywtK
v9YZm7hX+cZZBfsuqH8Iw4LkjVrubAfidZARGhVx4RiKielcZSLDUnNWlar6kVTTa+d00gtHcmSj
TOVR3hglcRVabIm1QYSvND0P4+iMhfsFWDBrZm/ti8aliFjYjIhw13FU8rkvpfKv+LM4MEX0wfbQ
x+dQXKHR9CrIWqfSIyWjEoKdcecwskdY0ve5G1WdWY3p1NcyrwNINXxz+8UFVetNYO+W30gKFZI+
k15rmaG5yMGnbF+OofHv8GFXLUIde67a3VvG+/jVKbDut2teG7nZUtEJF8yk0s6NR7OlDN2VUuMK
eLcObFkIpJYNo37H98NWlUsdnbDetgsUq1gBVF1/pXMkSR5xbpXHnNwgIAdjOayMuLO+71sP2vdn
VwW6K1KS4XTikPPM3EMAAWIG7AJemQ5yieRBuQZ3K7aTt0i9KqsnupfAxQ+Hy+V9PZ5kLVDxmbH2
3nE79LeeaDQMQotOKd1JZ7FlPi9LgIPdj2BR0Ke5WyemMDK1Jg4NfQcmJrUpA5toHLOqseKUcFtJ
QnZcUSvfH9sdFfTMwz1BjeZaHOV5uzkYmegFMnlv1y8S+ok770I/jCPaLyEa8FLCoQ1Wso9wPflf
tGkk11eO4aWhdaHO1voCd/zU3I2FeSxrEHgcslsemSY24kRo7XZ/4PqVmND5n8nyCQUp2TazO7D0
fNPQ7gTbbYJLhZWaPnCvuWp5fNTBR5dvXw/m33J1TdIhnfrFfaIrKVKxlUfLAvLTvB49rq1W+OZY
MlyH+atfGsQ5f/+BR0M7cQGP0KhkvowFvZKX/zlkEg0Se6EySFKTKXGfMm+AuqWgLULdQ5Ouh0aZ
xXbhpWlmhpvWzUtcOizwvPqq9tn7Gg8lEUeFtUsdmyTr69cBuEkoWFjNClOYaTP6Aso6MGGVrkE4
gApE+VVlPBnrSCuM8pRQz+zv8pOr6opgD7+DDcR9wknkzdbG1qqmQAUEUQ6j1GQ0nVOD2S20Oo+i
EUDPK5uteko5H5uPeyoqMXetH+oosDZa+zLQY2/dVziMNhWrXgKJN4+goJSkL0iGTzwDtU5V5nHj
PyQRRy0w8O+kRF+/flmWykIlEiXFUOmPbJ/8XLYAYh85dV+ZA8hHpyJxF5CmNPOGxg+MJ17TkfAU
/R/+rV2idoccQtdMxLbuNyp1lqOjEqVlR79h3QqdxtFQ52utp1izRMnFPJpKcAiaC/Rj59ESrZSm
fwhPkRFm8+YNDlBTPYtKO3485kz0RvOv0NK2HZMGVAIEVOWcYy+m1KWKdVlh+lpkzrjC7PM0lxIC
FxL0Msw+IUrt7cMvE6fOIzfdaGaMRl3kdl94Hd8yF2jin0LInHmCDfAw/GA9p3/aMs3Q4bl7oBUu
x03O8flmojYP71e4HYHn91JJDCwwJOPBbeAagwgJVuwSagWAeYU0U3SQQT5PLJ4cY1OZvVcCB5uo
eAOcpuJlDrTuj5DxfENZoGYOFoaR1cqDJ1hJDuGhfKsUZfMQeyN+ok177dSw8DClPRhdBGVpiYcl
6diGyaBA/MABEzt+qWYWVbC/Jt9qYcEJYfDuawb46pGYkSAynoPtqnp04dnO4B4eZXxDmA7wA4Qu
PoQLpPEtc31nUwLRgPm0nzwO21QCiN4pprmFUVYPjTlDOH8zqBHMkeshCFWfOIpefYBT17bE0TRk
ZJ4abPwfP7ZxvPT4imOMSB4AHkCkYO4g+OIEvw+o0vgmmW96JfgUKiSTPDQgf32wwJ42CwLBmk2T
FHnn6/+4sfpny9TrIcYG5SYvxS24yFuD+AKnRDyU1yGTfIqEvjUqnato3JalkOVreBaA2h4ALqqf
g+ill8u3hBDt7SjxK3xKvzIkPAk20B3vu8fJAI6OQEb8Xy0ju+GQvqLll+RngTjjy1h6Qh00+iQX
W4kepRQBmEHCqQAtXD2Zwy84bTQrQJV1pWx7b2dTqDFL/auoxC4Q85uy1GFQC3zkqbeLxOaYJoFH
EnQkPzoVWIyIGmAFAjjdp0rAYe2F19eh/YVkkX8IRDgoKORfkV1Sz7f2ArKcW2s0YEZmFSHJpE+Z
Nmc3Gfh8TqHqflQRAck/4TN4mfXbrY4nDE3O02/z+txOjHHL1Xj2WNtVN/ybILKin1s5yAHgyLD/
mHJdgKliBprRQSa7jX4xS3d+6c5vldckPR2UgZYxAzBYJ71P8A39/a0PflVgxjPVmJjV3RbeIYcp
+qrcSKVPHbRgyoRQsdSf5GCY/HS6Dmg6gvzgPZsBlo2qcDxi5N+M/yyXi7aA9q59HaGl6anAijc3
8H3lwHyVKuulXUcnwMkPaB0d5yWZdJh4LUots8vsRIhOE2IYfJ1WWwTgXMuHTChoTBsCe0jBFx3j
4ASQCX7xrWtNj5DNi+NeDq2hw/lVZwJiQLFrQeQ6EmOaEiiH1vQIIQJbJFQearyefdQPDvYsS/2c
jj9c2YVeZRS2gMRR3lfTn7UhquE1fMONEElZEjlG+Mnr9PgEqpB2MLfx9ohqr0/ZVqbgSvijL1EM
+ngJghxJqB2XQCwvQNwGjG41ow+RTzLgjNCrl3etzImogVGufsLtvmYxOr1o55flsqAzuKQ9T9Yz
3QhpQWHZ/yBCTdtUF8lMOJnfbBSMHmdET0e2xu2YnunWubi8N+dH/FleZwmqjZCbFuAM2kGaFb5A
k+Q0xeuSabDDu4qv+3Vw/FuSVImwDnjp3m/KBbET9vLZdIC0RwY/BlaYWSIq2/hPbMjDgxufpR16
VWvHMJ900zlj+GOeOkbQ5ukyK1suMh4uqlZ6P2c102WO5wazcfPeIAIjfT5kvvMMXlgW65QtQWM2
K7E1vrAmdi6B5PF08Az0tMhvxvNU+WQK+KNRE1RKAb5dHQLh/RrCwznbtNMMgyUgOgtYkyu2DtY/
iDE24RXcSUUQINb5DmdmFXNYSFQM+dhC0ZtsRcM5dz9ToY+KEvErsUZO3OtM/JfIJYLJxhhOgwHw
zjS/itVXyulJET1I664Ci0VBnPLP0UC6aWvvsm7c1XH+ouxdUwpSrFsVFtCQqeIxtUeFyYUHAgw2
q7xezKIUq1nXJCv760rloFg3fR+sU5e/u1RcEsjEXMeUNhcCEto7G13/PIx80hIPrGdknqJFqPbk
74FHSmP7Bm5EihOcYsXgsKiviI5fGNIx1/FnRW2NA5SSJ8sqUeZFiWEkF184/AIfEsIUcconVHLZ
rRv+wAy4WJbS/q/v0svz83rDatKLfSs1pFKgCPnQRWxYhLFlp55HgVW3VcshYkAd3tUUQxun3Y3/
vQpnWDH/sKLMYmuPPuyoiiCtRsqh0H0TFy7sgNw/fw8MDqWQ18nc+t1vUz5oAAPHByVvHmWSB+PU
WKBdlAEWWV20hjo+VhhQvP7YyysLOBFYZvinSAQKfnym0ITPqmT/99hfSz580dnJaUfcKallY7n4
oRnet/CjaUnkPCVa12Ev3DTnhJ71rwW1cg7PNFAeiKtGP0T/JcyKhtrEGzmS/hcNsh4R9zotd1Ln
GHZ/RafYdV/ifA+7L2v6lD0rsRLqkv9EbgHMb2Rr5TVn0hRigkeXAmcUvMcJi+JLaLuf9xUlOJrc
Dcsjs6ejY0po1EtIfclFAfOrZzVZuLbUGQ8UQ2JBRTEf5WKWaddpyAOnNc6HUmz7C8KG9WYUS3Ef
7NvakxYUkrUM40w2TktCcRBjE6c+ZZ/llPlN7XWfNIDJZ0KVe8he0S4zP2JU4kLMBPsjjvStD2XB
xJ0c5bBzzPApVH+ITXPqt6T75tDxZCRNdG6uFNIY5GQbMpIg//ELlzoYmagPwsSQqH+WG5G+3Mw/
Zo2mahku+ZKJhe0SRzw7o+Fp4VnUVyFA5lmyCc81IurtHJ8sJhSRVOE+Bhi91nL6itbaPWIXP14D
ApwGTprBd/hf6lcSeHkFhEv0MWSqVuL4LDGIBY6CT5LtJOtmeEjRPovPGaFNKdcpSSE41v5CLHKG
ay2saA9oJwtxOh0gmENo5PFSuY041vE+a4tsQ7CtwgELz/Pb2jH3nevCVG9YN7eZh7+3aVYmjIK/
nN7nemAb3XT16+gJ9E7bN7yrplvK6Je01p4dkey4U5Xs9f8SnSNnsDYkdqrjGV7nyhEtR4h1ZyC7
rbtoaVYE+V1aRExtNB0oGkAs9BaLFCW2exSTl8vkn2EN7JyZn8j6cADdyCGDp2Qr012HYTSFDnvy
oQ/eubk8TzmpB4ExR+9fmn7Gm/AQxRfsGY0L/NG/Pj32ZoACeIgoGGJXXYW+pdc9RuIkWcaIA0Mj
cnEVllEQdS26zuZ98Ge793H6V2IoL624FHxmdl9iSU2ZXan7pF+8yAS/Wj1JE1bGOdVd9/SAVHX8
3ncUs27hdtwexbxq0pniHLR0hX3QBdn7uWpaqV7fDSN0cKlzJrTw4C7EYKnFY7vC7RCAgks78bmZ
LqCjr1SsHb9riy3/zCUI1D8S1eC5SVqTiNtjCl+JBzYFSvEfghpXFNncCScfnuTvpTP5jRGnIRuR
weoQNOQNS4bWmQ+KQv+HmncSCoOl8Q3TH3TsFiFi8BCS1e8ZWgO4Q7JQQZ7v1II7ikMkRHUmRk4Y
nEYMyTK1TwREMmUoC0JfJv27SZYunZvXMcp4+JktbwDy9b7jCIcTu0cEP9FHZhxMA2RcTtxzhFoA
sm3M49qe6YYxgCYmlWIfVtuy62AMzCJNdxmyaYV3ljqZ9pf8P8c4kaH4WjvxppvWsSSfhtzdy/9m
dqedvz3J4cN7Eq03epwfY7XxiAak5TX8GG+FZtppWDrKcPoQ4vIG/BVAM80KYtu1H6GXlOwoDasP
kNRmpGMIiS1U/6A4yfnhOGsUfboKgTHH/YB2e+XpHzMkF8djW6vcbE2wJb/Ooz3QefpPICKis1Fj
4eWFl/WDh+6YdcuBkLBK1dEudCe6WaYrFJbEBVARmVsIB/E+B41kR31hE1Lj+u01LGQOdoK7xkXJ
FSKkLeN+fF+ughX4C5tSIcI5GfaXODcYWLXOyQEl3W57uPq6bZpL1C/nQ9G2SZ49a5WOCFv11XPF
xbGpc1U4+Y5T4ZjZpwIrC1N2zO0eG2wSERCqiYo3NYZb5G71W9MvAuC/IOwG/cpfPS6hbykZ7IRB
ocMLB16oIGE1E43bZquBY2rDm+6WZVIrVJv+HIXLc5QniQ1T7YzziYgcFBgG+ggw79aOFjVQonR8
iTsN65pEn6QkBGPIamuYsFReJcromf1Y9jlzIJjJQC5nZwBMmgV8gqLxWbMKTiyLKiQKwj6FLAfb
OZsc6aEjGOLNSlA7s6qC4p2NVS+usvJ/sf8HO+z0+7tdwb5n6Os8+kU8ehAEZCi9XDmydzSBllKB
LjCitnfciXMXjOMQq7I3Pz/mG4EdQU4agsCGy+U3ifoJgq1CZBwjQO7zsCUNhneCu8cpEk8FHy7G
t+gS1N13Xjpnu/R3yIkFNHcklFWdgEg/zo+1EX5xBJihDhs+bLW7+4BtSFO5SkUusnIFwJR7swMy
0GbnJemSSxjaLy/b7t3OVr51kZFgTo07Yntdfkpx/vdoCwg7hqMnMoH0kR94fYvctDekO1IpxqUW
kOs4UpTJD7sg9gabqjqXLD5N/dzkSffUOWEstkoS9DN3mVAFGsiJKL+U/blAg0yHu7lzRIaVlhF2
adDW4mv2plQK2HY0CSfMuBZ9TZcxxRlDi0fa7MFMX2HlhLmWchPgIX3naoxvGgVOwg87+esk0yvD
EkINZs9aztdhqjPqDDDnFxvSr/OXDO8WvMsRnILKq9sjuJtjO3EMcMcfnyoPnFkGenmej80yBEA8
Wfx3UpCiPQ1m/2+QfveSjucr+ClBsUbWw9od34PwUu4jFL8qJMIPEpy+8xqyvMqyNJoc+/pPSX8J
XWCIkfhiauhQDciXjfPmZXVgdeiOI99E8FBZ9pb2ZV1va7vAggH1fbYnl8DJIf/7nJ47NCjLxsZU
Sn/XIgVQPu6iBKZH5lh7Hfuw+KeFDoRYXKI6r3/I2J7DYD7cIKkTtYjAW92MqYg1sNkeT3+KBnv+
YivijeaPla7HGl2kcFprN5uHtruoAUaMyVXCN3pmJ5NE0TNO+VStx+nJzRZikvucB+4Uf5K3bTxP
wY4TjhhNDqskb0IkJdVv89G31zRG/8GCYeqoZZRLWR6fJQTlZervSHc6y3I6W84Xgyy75jjfzTox
erjzgBNgXBh1tbMPzMF+EL97Gi4nuvlZp5EHIc0KRfam3pOYJeDqRV9b9sdo0p+3sXyXnqinUKzg
LOXKDWkMdyshZhAM5jI6syLBfhe+Pb0O9gwuyhV51jblQP/krwNvO5jFgX1S75l4AuM3DUHDeOLq
TDlKUeZQOUA4vF9ak4M9Ab+IH86Am09snYf5Zw4yMQGPIL208F8ioid602PiYm7fcGg5M0vUSlff
WRJlRcW85ux+Kz9U8CfrpSHIGVagPi/A++9T0LNiNqwi07ntgzXb1V0e0cfEa5XB5zR+M9EpcYyY
zi8X7h3vIy1aDFe2ehfAOHjvCUAiud3ZhuMRoFm6dgqyWFPaJRr+gSol7u0pVoXCzuTVZPKSO1cO
vnL9q5ODZ/XL2ZUqfvJfcq0CZaD4f8AZmXfJEJf5VF8JRb6IXJPOgT6EilI/kPLKcmkWXp489aNj
bcn7asWcO9IbNpaUOCLIWmtlw+G0+cJst427pz50oUr4Sn6YtWLSF4aWA6S4By/NeWmNvEBHtDgX
ORCFHEyIc10dCxz3rsrJ8kfEMwuYUr8TbbMlPTfWqR1XtvQO5VgDnDAMjOhMNQifzWE8Mb7vHMsv
uTniYX7dnpvpeZtg5B8iZwdbxPFXjpxMmxpvirvj1rGlGXO9p5HphwB5C+l/AhljXCCaZiWxAiev
aDaotvMWxWLzoG2ajKbiF6ZYJ9n40gkUc7hk/9G/KmDiAS+IWN2VZcLgHbvn5AANGuUAVqKFLp3t
g1UVaDhomGvG2+roxtpHGyIt5dGBbxjWwMiwH4596d4vNAqg3MJNKKwz5QGn7oAaHu011CBCtFcF
5ZIAL9YF/+M94eTb5G2hXdTrG9LWcuQjw/2nnEZguR6RQMuqatNyqxkCsirgqhfREKjdlfpFP0d9
K+2SSym3gxomZGFBTZAjUgB+WAtqP+GJWEXfMlzUmwIXxBCn+B1Z6PkgX73iPax3lhL7Jk5JMiV6
dxekKxb1BWgVLcmiBOeHEs2jLSN8S4B5SpOxxtunUYyk8ITyM/Nuvxu3kisNSqYwQfIubR0JmDHG
z9OGXxA2XkRpvhvTfA4b6Jag9FKuBXiT1hEUsCOJ9V+Qq1sP4kSsn/bZSXIA4oreBHn+AnagZ4dt
DutOCIsNReIjiMXP8dnel+0GWuOe6OjXbPOLbPABKtbdximXU98401SL0vO8sGK2i0mIH4DVrpO9
gSb4Jk7WnYzddtFON4uuOisd9Cv8QbuAmAMagDujqPgZ+7PmboZTXQDiQMVYfxTTKxuqYaUABoZn
erOGZSJyWFCgQwBpRCVmqkmFSSck+H64dXDvT0xbBe+W3AFeUnDu8zv2a2H3kApVPDZxrXLdCDC6
pwxtcvU3P7antEZHxfxpeTRseOAx24LPqjZ0MYmpYRxA+3FYj6fTfWT8+aRQcRyx6EuHHqK8a+d9
LtiC+De1g1PD7LyhbUsg5y2azjVwLXAZ++HtAGALM3yNjbiBK47Xomv137csiM6LnOHMYhXwQ+hO
mUVCe3CAjRuxoL+N3IPwxCTGHiXxDh+Xe3bAdgYp6qN96XDsuF1YJlIqH8kgFr8a0qsyaEKOVYoX
KBUbNM6rTkYKBSI4pstosEoohVucY7ZxAtJf9r5FyU5cg03tLBKcPo5YIzHG3la7Mp/avDJsgn40
vKPQWR0Qg/Iqy6OnX7ArVeXQv7wpZthQV0/SM93Mf4Y2DWJa86VgibV8BLkVoGZCUB4GfMi72pCL
aIN7LbxF57sTP9Prm9USMIjgudUzsp0NbmztHfoAJrt+1RloCcozJD1pzcSgVVLECp5Evrp4iWDJ
PW9AN+cy5wX/lZZsHiOLwfcyKfYGAAgwsUoO+T4VPiLmblniSrR1AfAc2bfIJhPkuWAMjR6ecWFi
zf9IKqnT1XVoOGmPaIM50OJJajomhhh+WLT3rxwH5Ouzrovpw3dIiXSarFLMA2ZmsNoZ0w0TsDMN
602puEqDzTnK+IutX7bTd7aLJLqiYSccU3M+G6nAStgH9geS6I+kgIwFQimP8kbe3ygcEH2vVgbv
jJsJY5R80gwBSewiV+RUoctA7U1RLrWRWp/EL/y2kcFj9+qk8DGPbpEBpBIs97tVygQbSIyAQxHV
0KFP6vCT0+ZxaW/dNi0yBndNDJRWUvmDbQKooJU2JNsxFmBdAOkrjvTzuT85g5L6+FEBbc72jDKH
0smYM6+JZBGrx7WjV5tnyzK/TXHuDi2hvJNrjK5pOIIwLh9IM3YyJcoS6iQFO4y/CrXOHPpOvkjf
CaVKQ9DnrPMqKSd21BEa9pHegECGmyPGkQ57uIg8V1tjdlm95WGsKP+tCKw8Z0zddaHND6sO6IMn
lTRJdsuEAer1ht11i81+4mJrgHqkWExlTE9/mXc1BntmMZI5wuGW4CbJJ9jc2ejtGdDkABKOAbfg
FPNOkVasP9cm14YPUxS0ALz68hFfTXNrewDcBa2eIb/LLUcchzHxI4jDPFVkQ1J4k7VVgstTJ1Zj
LANbRGEUiy1jaOnkkQhCFQOxxQi649pgeHCdlTqyavvwId4KgNk6uHSq1cKNnkz8iN9bwu8D3M3+
Y0SIYH6ahbH2PCiLvptzxgqYjTIsmXVbryWYBBsLAA0DbNoXnGUhExwVb+tEFf5uNOlY8b5XT0BS
lvIRnl4AA+Wk/n1geXKmdzkOYhQUJ+hZ9xWazGT84jsIqSD2exwfKVJuWo4dyMHtw8Z2R7S1CSIR
Vwy1op637aetS1bf0dHFxSw/C4XpsqC0hIQxSUltJXPf3JIOf2YbLz0I/UvDrDSDw2LX4AAWPJZ6
h7s65coS9ybSBocP7BRg6oP5T0yzFcNO0IqDKrQYEjVvXCsoxxDR/dMNOBVOR2GsIjWHcnvKaWsW
dcFHwoTDDn2r/JuYaxD1tCLvANHv2T7jR70VJKcZtMoOupAJQ2UjHvN7bj6r8XUEha0/oDd/HvrO
VeInLFCYazUupp/4yiVQ3JsOH7EKZh5BPa11xC6u7s3zRw5hMJE7HilRINrVzVFbBimWXazMxl0i
g7vs9VCjdEtsQyJd5dUyESc4K0AF7wo3VZ5sP29RPmtv948GK+5QT8t/6eLaCXNFDK8xye9Kr/lN
We/QclQWDIFhFxiV4zl2RBYhjLAytZDLOFbNb+q8fodPZ2wpwf0AI5OWqJvC60K0CDkNSEkb5S7o
E631nR2c+F+K7uEj3gaqQgh+PuHPRYJ5sRUBSX43WDkmWDLN0hlWKG9a5wQ39m9jJkCxGILe5w/B
eZob/7Yd7qCd5yZk2paZ7YdJOz2zk72JnaX9bobrswG5mmRu604jYjjEiMMkBfq/jcmfqim20SvI
J3dMwoyrnjTtwojSYfAs6p/p93s60NXoI4WUoDVRMucYUVivtLxfkONdDhvTtsCNpDpSW/ZauG2Z
FNtqFTg8LVTbe+kU9E711uch9hUdcA6zNF/HkL5uko3P2Dl7c7hYr03+/E74RHSzFE+WiYPbX7AG
XdziWkE9ibSo7kxNsqcEsIwI/uw8Cou67q6fzxJ73Y9DcLNHR+SHAyAGhaJvL7Bj3c0EvJmrB9nB
12CxzX4rnpJx7KbXFvVSglj1oWCqJKm+o5jEQIGmwcoo4466B4KQ+pzosq688M835PB3yAEgwUz6
4fq3J87MJcCwFWhvYZoLhkBtjKHpkqmG5EGworaf33TYPiDKmMJzGlYPIWboMfYGaHvshLBWDw8v
AeN3HdbbEzciHLMJzv50LR0UNF2C+Qn+7cOLeRc9CJ4JjzNpNBmVap5ynUX/TGriBialTJ6jYQYl
WkQOQ9wGyVdiIndeuEOh4gra6RRc6dedm0lOeSrjiloEbual5zpqCKmtgXEp8XtlOVv/v1VeepaV
XpedQPmk3vTuO87+4kjyWaa2H2a4D7c8K2jMGL/bN1K73+E5UUNO89XzEQt+B1GaNQnlfqM2ZHN/
JAezCs2HOjgV8IDXkwUFECsLhYqjKqpI7S3VygXztTstm0LQzfg//k5wfFP7OsPSaQ1rY0xcLN0g
7halJKGVfQhowf21uWba9o9mkjs9U+SbqeTVP0nj8T9yS2eRiyYsiJZ9Ez/hyUtwg6l8+LSq4mrR
XLIZWS/ZTuofF2EptVAQ8ffK68Hs056/RqxGQzAqQ2PPWFImrt8mio2ghqq21n4MupEgC4BOrCTE
59HNbRUB1wstjW3wvk70VTCOlzNUUNTFS3dSyGEBk4En3hwRHbDj/6VvQ08H1xyuRMQvSns9DYy9
4izVLMfOmkP0/n1wBzmMaExK8nyhF/L2ao+YfWnLIuSwNTkarpcCwJzYGTKkswGC6pUZYIfqsKwC
XRbthjudEe4S6AhNOlgNa5MBmKek4ZvAkt+kz1eD35iAzvzC0B1CbElZYTzuU8DWkzbTtiMqRcuy
dgqAXRXhZWhK8+wAMOz37EPTZj+gOYui6PF0zIsPXDl6jNZt3iqV4SB0PG7Yy/4Gzk5spuTR0y89
7Sc22KbBdwMWQdPadQVo9UZ5WDC5g87OFLsGyOLKZU1Sgh65PmnMS8XS/qAeQ90W22SGy+xqKP9L
VwKNT0w3NfKtQeJj8MPVFVfZkPNEqbTCLyWUSEGuUinrVmXwct8M4fC5KiQfK73voeeG9TRaPaKK
TDSoRMgc+3v5it8yXHOInC6wizR76Mt2h4Az2RXd4ag70K7tE2zt89TtN9kTOyoOq+6FNnVTaHW4
CU9U5AqJOaRBsjT1tevMDK2dkMGlicLVL+mpBUeOmyJTD7IbFP7cinzh+c0gFCdZ5WPou9cBg5YB
0nA+jO/oZHQ2saJB4TEAsj517Kjlpi2UTorEmm1Z/wjTIjtwi3z9zv54Uf4cVEXg7LZPoUJHf9bT
dljIKsdcHO62TY9NBhmfu+Q2ouD+oAyXtJQeOTAiXtNGlmK58bftF0S2P8OKvKMPi9w4p/MZ96Ce
MQmWbParCKqxzgDo9MIBZTudN/o+UXiFpXYxmrJBxaORaV7tiO7HQSxbe5D0K8Dv0GISE7a/2sT2
kuCXVsajR6/tHLq2pGiOTxHaTfJKW8Q/ZVxMSWla+Mz41vVt59cAkUfbyjAnSJy5FV/nF9100COe
dGEp0Ho/NQ/pRHxHZfGdcVNfYmabOqwqrn9JFHGdGkm2ibx1zSzJLjwmu4qgMZoTxVNh2Lox+OIi
ZLppK59m+B3pgQggiIfmQZE8UOB7itxCdgeC3nCH70fOGUVPSpmPZBv4KW/VGaRuiZs706uYDzcE
UIERHwgVl4vX0K+yle+x4mVb/RB/e+F7Ve9AwvdY7W1ibolozqLBi6vHgWY73vqbSBZbqpxQeMyv
SSxCa/W6YKtYmri0+p4BYi64WL+uXcyWWEj+Ob+E5AWNqIoNlY+JWK5pUChYwLWIVPlZDGJSzZ/K
ccY0JlXdfLZuEG4kdKWZeSUiwmNXPGIjyWPpMVi93+5VACDn22SznfQSZxP5noxgyKJEpsNiNxCs
5dZVX+FSBIM8IwQ9O3NCcXBdhj4HcLAH5XTl50AmRLKOlIUYygZJ4WPleel4gPVIktqYB0yw/H7r
IZcwtm5HO6Pi81u6xC8+sZYbKUNhyKfcFhicJEis+CoKUifAejLdqsLM50flagfYh/QU/exsiEKN
mzzWaro1eYFg1dk3uhuACTR1iSvx7oSjaS4TDr1xyN6vq4J+mx//43jNK3I2mBicGru9MC/nEpwz
PCa2i/6DzVWiMQZWGAe5rPPGAf0uMQUfDvGASpLT4YEtap6W7QqzbzL1OBicLUoBOQfRmASOrRuW
Q3fxzkMDatjGoPcMJafLdd6qvPh20zogehi2dqH8mRZxh6uRxMB2THqTuReZAKA49wK2ygkPQj4/
3RirSbqKKlqtdkS9rbN6FCPVMH++3zmNgJKZHR7ElTV9p1CMRfa89FalBJEZr4qtJoMye98gQkYe
Q9sd1OQAOD0bA/IX6UtBNa1czKFSrBPBCvTo8IM9an/Jcn1nrC/U/lL4+R58HAZLmLV+1jWMcOlE
SAZ4cTTN8eTJldkw+RMqoeWgeQuIfVRn1jya8Kf9lIn6/527I+1vt8uuYqO0mv5y2BBVELzMJlMa
KVjtpaZ5hzYUUGhq6YsrfNNAHMfUBh10MDLaaPdNeTuIpft56gpKl4x4h0DaMtIiNyXzEgFdQTk5
oX7qGURsR834XjEK+JFW8lsOHjII1CoX5RfxqG81R4c5rnT9FL0OFgxNJYFYOF1bOpGQK5bvkduG
hxN8nXJsEYmQhAtaFcu35+IpCjsHhtK6XSFFxcGiRh2/8VW+FaUXH0mwGB2+loLwH3n7qXijDlHe
iYmSjxJNFGmckWr3wXsGDmblWWM3Bvx/sEkGhhHGzLJceUDa0GMmOBIa1fIk7KnzOTlT1zpEVgDK
AdbTBeqXQBt0148cLc/pmS3GGLK+0u82foBvbMm22W3iCmfivy6/4vMWI3w25OPaEWSp3Lirv0oU
6zhsKJErl03kKiC3/mzVwjhOXGKfzSlrdIU1ArxgMUxaj86o8PCyzv64oBrH4AGF1QBbK30XCA1/
kOS+ikWSx/mQB+hHpFdUmVzalYqoDo1KMk+4ScRKqzAu6Q9U3VVrqUAnI65be9gEPkr5uOy1Oc+u
F4unr+52qBvYqiWkTfzgIfU0v4zvHW0zbo2QivQLy8X1Ke4VjG2CaCwvBbXAZID38kHAv96pYZnl
pPi5FywwkD/lU2rZGlZthBTh5dlzaMuRrFVuTzRUZUfbdhQTtRCPembHM+CRhVb4TVb6AKZ4NOX1
qbStw+rNE+4JHR6u63hI3FU+dHp5PtCfW2PzvpNFPiUuCqLrHxvHuMP99rEDOIu6X0WXFzAAMeXX
gejBMGJYbDg7owEJOWH86Xyu8itXiawyMbIEqt5I7NkrISXlUTYbexJo1joT5TlPVo1cnhVUi2sU
aqtsAzJ/1bme7kYmfGS43kUxeEgEg4kBS/pvkDUJj1jnH0IufALHuD+8rocDUZ9TdPX4EyR51grm
p12uqDlCEWDHYpvD/hmVD00DhMvWgmhqwExHDWvJOVR7XcZXv+zxa9kE/5OZI8flV/djYq9rhZ+q
VzLFZiEfSKrePkOkADvcoiqBNaMcYszPFoVRgUt5JB3fFKB7kLE66pPRHkV5qhp2cBZNRD1kXibe
kEdGs11ldJCYmCCx9ziZDHbAnAHWfBv5U0cP5ddZ/sK+dWVDx1ant94PC7pQNFXNX9s17uzOquXz
9QLbM93NvN0D/JwUeoQ87iXqXinnjLMK0AmGUG0JXhhKbMzOxtoYGvSPxypNkCzUe6pXzmw5LXfR
QSPmSgSxt+08fMQyn/5gE/ZwMW/n0mM7elPcmLYXkqDEccm9jzhgBNMC2E9Fo0/tn7hknIW0YRIX
SHaq+Y0Csbq6vV3Mm4H7Ng+fSLvV3z3n2TlFdyADIB4xl84XL2pN17eJ5Uo5xmqveuurKsqbYRwS
9QoajQjNmz0dbFBZk6JcJ+TTkRTBjoRFwMmeovxHjESi5VS/uCMhWY968WE0sHU7AOlQpowu6eSb
FYpDvzn7wdBmYifTUXBJfLchjQRgiGGc7mdQW8QyHTK323UtUAv5LkS4gwuplxKcirexgT68Nit/
VcyCO7zqVnUtsxY1WzF00vLCfiP3QBqaGGAdJhoS7g7izLJONWMLQhfqWkqe5eRIX3CzMcgenXPD
lABZbWsOe4uSKa4RhraII47eKAQVxOy8Ns/BHnmS8n4qga5GeKParmkj0px1lROd5gVMb/Kv9DCf
ZLvpYxxrtDl2iO6C5oQpOOsC9IFb2PkcVidll0xkQn4CCu91SiKn7AWN2PnHoYuiCj2Uw8dnyiew
psHIKLXu/blHPQYKgo1r82d/yhluEh2/cJU28y2ZSqjS1stSQ+o7FGLW4Ox2Zz/cCXdqCjXozHw8
PxfXbg+Ed8yePKVFXc5gmy1rz0/wBIT0BCNzEoR1coMR9JRbuoqMG5fI+VR2852IZDGS0vV7FJko
DHWiaMLXFlzAF5Esnj821xpbMTrP1vhfcjlUtG8HGcKA/Q4ZFJmv41EpaiDCh4MAPW0kyEdJwMWc
6M/82wcy4Bxw9PmxLDtkwwrXT2fmelTFLGLwGVITwRIi9ss6XhS4nqUngQvDA5xKalK2Oo/2jFcR
OMcg7p/Q9LJblGB0oEzagrmgMrIIqQT/OrqKzq1Lp0iXd/fM5WvNCLuc9JL+5TSl3dUr8LAWY3XP
tUzzrrRS2UzptAv3R2FLzlhLVaH7oEWriVntqOgSnS/4m7snWYeIpxI8OCOcuypWdMc50wT4ItU1
AdZMABpR2anneLAdhSitFx1QriMMgo8PfqikG0BGQfACXrORAMmkBxBz4xc00HBjeyWpvplBf5yv
042cf+Q1vZrYcLXyVVc++NgZP8OVLdBJhKwvn6gCcjBVCruXA3b//awjVp+MkmGal32RoSMVJ8kr
ZbDW4h5nem50cBkrT2541h5HK9gIPpq/zjTMTjoObEde70P+EB1tk67cd6iSPUtP6Qv7Yu0Bbxe0
FOrjkd7HyPUhBArFFNE6obBkiLMBFeT5wvk8NbHyU3MnsmpQZi0dWnNxhuQ5e0bGgLTDU2/IWQS5
LXhHRV7CCHk4kIJ06+dBfnvgcrThUoEsOThAK0sFdR+osazph1ba0RiYsiGcCrYFmjyYOz2RurDA
sdZ9io86Oa34/W5zjsc9TdmB1FjXt9wMgdksm4hyibthcWGySeto/guNdWjXu93WnoszbUwv3Wpf
pgYL9F6JvJ0U/5/h3pCqGny6wv2z+RqMXrO8NSqHvAjg/TMr7lyZ/NjJyy0Z4wrB7N5x0ikRYV39
pXZbk179vl0ZH+BJzHnw/g32+qamrZSz62m/SsQSWapscsTX+3WipGd9nfSFvqbPKkc2TEjG2iZo
yLS5E2BMZC11RnbKwKojZDRf/cP1HnZZ+kcAz82ojnjqDLol9XZNZXVCsvBea4711kxvX0HOHjHM
/iNl1Fq/hHur7ZkY8IwEJCY9ZYT+Q0Fdb1mANrPf/wAVeV3nlP82i35bBRMhx6czay2DP/zHE3yN
gVnJpsIZ42tzNvKdzEtldaTfmxXhy0HsfEGHP8AHSWWU99ZJzvvE7n/L36OylkFhZ5rD/BUZw+rC
346RIpq0voVLGQ1Pk22gey8WmIMKMdEozhrkYUiE/pIKtqLblPUk/1nAJUpzv1OCFJAB2r9S4Azc
XcczwyoGBnjC76mFu6eAeA83H8EJUDphs4ZLRyAhWxYfZSQSLe2DhrgCCk9JakJChDzsmiGLEDgJ
HklWXM5WUqPFqj7wciV2rajJCKMB+KLtX7Ypr6Ca/SHYS5ZaCqqEuYWz3ww/6p7o0987pGiD5wsY
oO8pzwxVm8q0nShs3MAAjzbyGSEuCGVWkUns/Q6Q0iQBs/DFJF754CCTqziz5xuJh4Pve+qT/5hG
KJGEFieZ51sar1H7z8xjqebc3kEqP0dGvt7E2tVxOZ6StXk7rNzjg4ERoaWgwZDLpF0AI4uoV8hS
4upT80MLNKpJx5E027j7pVzT8OKV3LTqEZ2WTKEoqVGeb9E6l6iKi8tfbA6cENVk7SqBi04Wfbst
IaOiCAhXmUyfTUvAZruOrEW5WgEdggeOJIf4CX/gH1x0B9+sDrJ4yFjSujAdnbU2DFtaM6+Z8I+e
QXeNjeSJ/3PioaOQR7E0GRGq0Nl8PaK5D7gKsNg4Xu8IVW0IOrUt/iDdLasV7Vj0JYNOCJyisl+s
4kRwwANV6QkNxSR3q1DXPTxRdhkgV42b7dJ1dhtzV11E9MnLBvuarx6UIrvMw4VKInSk6egzJuH+
BFZzh4rOHFkw/8t3umd7W8gCI3qB/r9YYcjDTeQYZ+YsGi8YrJ2p4T+eCio0chxTSNAor46uQ9W6
JqD2n21BI9gtgGd2qi02PbD/SfQFIaKTbXKXZcT4UuBR7KgGIMVuhdPmEw4T1XUm31QP4630/Xsa
pBHYz1BOhQJxpfIHgocRUDoayuob9JMkoVd4nNRVH39SJyyME68Vcs08IzZc3vsoCWUga2SK2jlG
ivMh0YJeicTbY3sGxO9uTnuaohV2dFts75Q3kmqk3FPVFkojzLvGVbC8P1NtVkOMp7a/9wRW1P1X
BZ7euzFNY5WSfLDEjAe5QKkc+fVjfI2zffHYZLPoIWHa7qZyA5dpCSZsEmGl8QN14ant+n1ivU8A
QnKCUfw/OF3JFss9MhWm7JfFpc3mWZNNmdBJP5FBjyypL2+glqInTOFebvZ3atJbGcARGTxYUlvM
8lNYgLqOQkHL17k99Y88bc+2mlwPfliLwU5f4mX/w+NXx7LyXZy3sxGWRhMjoYTn7tDbpKOx/yQa
txSPPdhWiIoqlnxFAOWzfNzGSGoB3pyOGovwYaaO1DwtfAkbYb6vGkuyxFowwpsLQ2zAdaRuZz7k
cisHiOXcjvIEu0wIOOP0mZQG+YnNZwhVMXrt3ac+vRmDMfSsyHFqf65r2zYq9GyVTzMAGcgyq8Hh
N9nvygGA51huUV/8lAZFfIPRr9vE5yW3XOdGPpJRhMATepLe7Lb8zQPPlplkWRe3LvdrPKr0lZks
zn4J/UzMfhL8Cm1wwyws3DLSfIPMyAwCrJkTkySwNRYLjGhxD+LDnCPjZavoc+WSrE/L9LzID6xs
M22FUq6OSpuSuCdAyk2oMA3BOlhCVKtzBbOa6nr7oJ9JJjKyN4XvD3g+xdyfXFlTIqgtZu5p5dXC
Aet6agMk0ouSUFPj041OBe/HyTLX6uuXWpcjktpT3puxrQMb0Xd//MZiTwOJvIpyxqvYEuRfK8W1
b6iA8cSob1xv/Y+f08B66SabYnjUPWrLpNbTbmce8uLE5VdHFPdOPWVVQnr5upZ1hPvXKFxzrGM9
PZ/OjYM9I5mUfQwaFJIXUbdswwdKD1nxh6u/KVxICVQpFHJ7BISePkkLueq0bJ3OU5yg/a/LyK0V
Svx2+mEDYm3FqTyGbEMzsy5okugw8yadPxUV+4ITyA2XZS5l8Uh9KQuZEZ4b27CgOZvUSLsHbx5w
OYPuwoW2kMz144c9M2ptNITg/K6lGW9kAlwOWuGia71KnbQt+V1P8q+g8aMc8SqcRXeHrjjdWLM9
LMieCTjODel+mDELldbA3Ev8vPZNoVg/+aV4unZZy2mF37Awvo5Vj11TIz20sKI3fNiWDs7tyTbm
SFGTCnKdGDdJvSDIKJnM0ZNMazejosqbjPSaAaSHvpjrDLiYhBohiBL7fgHLvETEXTtbSQrLk3He
PYxx3YoIRIei7QSvn3S8hMXbjU1fuMRfWY5OOdT+K0wEo6xRENLRyh97Bx07hnoQjq61VsFGao3i
1afTlpK1zesRWYigb/UUF2Oy3wDyf+fAYpUXx4NdLYYYPo7oxuFpKh0nqacTF2UP+VRI3PXwsP3N
qcdBp4gCKdLjmr8GB0cw2TOulRnkN3/taDJeU8tImR8qmRFoKEhJS2kiSqjq6E2vH/bWC72sGspQ
bvl6F5z4ZWuLPgARUzyr8tM67hzApEXiSdJSmc7f0Zh264/RkaEZ1VQ4494OyHMM5RvuKMVj19Uf
7Wpe6nsCzCA04ET5AKj/jxkkXi7WtaC4fJVwBE856KWNQjZUIvQ6+oanup8HCLyXcmwl/Qj4wEdt
v/iIDvLghQ3A4GKMWTiIj+/PVd93spbZBIcbHZiyV3W2RzbmzjXguP+/NIoP8xkoZzdXY7K0JOuT
SIpYCqdbr5tw/MrZBL3kLXPLPpZyVI233/ZlkX/Qtpv3Iqf9hCxZAaBwLjVJFqUQU9hLm25cI7mU
ax0PbvO62UHwHB/wOtxJS5PLBggNdlQtTsgmSKbmSGeZeHJt+gerP4+/PE5QbQVAzoy8c0Zpx7xt
YcY1Mc7HKn6tXup7buEgUgJxig/kLus3i4w5uSnfy6Tx6fIXpN8Uq8YBBNzOzSQzPr2xcLvLHKpv
9XYhLyw5UUidaAkipq/5Tzh7ZY/05jH5NReNc21r6b/t4nKYxL5q4F0TmUMWvdVq0MdYiDau7Tgj
2fGUHNYAqH3LEoOjD7LKJiK49fyFKPO3wcig9cq/HVlMJtctVTYu/OnQR8hm62H1L/YUhP2fOshc
+eyPf3ptrGRW3E9Ez9QL0UwMWvy/EaVSOHJyIS3auapNyB1QNcsmI2r75Z/3O0UITk5X33yeZ2MC
pGL2fIr8zZAYC5vWxvoBH4MdTYXhyKrBWdtrJSCokRUx9V1uSZaWKtlRr75hM2FbhBG7PgYhtuE8
apj7jmqUecuSp6lsLsJj6GdarbS5IRl/91BqprDJ2C6UtIU5plfvKguQWn6uLE5bIOqvTDEzVpw3
49OwVAiYsQ9/ld9HjkxrGBa6xMNca9Dvd0MFPeqPnZ7lTuVPPIqfgfcZF1VhBnDI8dQVVpep19Od
rACzrE9PtrGq6FDKNSlZkL4ZkWi1QdD6tSty7TqRmNcWbIad2RnGu/ZKQI1AjXTT3QU1UoHSZVjq
AtaYfwWBxw92ilkesarzDjbOq6YUWEsIR8RsLfPMQVMLKNk1thZn5AjK68G19oSom3mXehM1pQjR
S7AXpwd5KXVm2Rbx+hKEhy7Ck/R1jKpjhkTtUZy+mC4P9XC9fU47AmKCbAEYIi8cNe+OI4tygLNI
UUFThqZHM6/yeSWrV7EJD8sTbuL4uMJwsJmJDPWWtNxs2GRE1IuQf5/ehv70TfG6Fi9WuIyDfUEj
zBkFV5PZI8DMvUcvtoNz+eYCPyakZ/KpYq0T4wDb5Z7hMhjbjlnczhfiyps/iQGlt4r61I8zcRar
n3q51DxSWRDhis219xFo1/FN7YihdTSFprKvAoxTQcEliY8MPZugUslxWXKReaEusZI5ckA3TLdj
fs6+uNZF9e+0GEGpXkcgWo6YVYuFobXn2e1NLvlAPTCkHtfcgsYA7f51UrGSb0IioiSk7dyJ57T2
GUndKd87jNcd5vXhMhP/LeHKico4hVdyf4HyZ4hncrWutVB1zp8lPtFbved+zXKqE0Rh+uEIytdX
/9g/dtE/Z183Mn8pOYwSxUWISflOceoEsCc9PDqML9Ed7UNhFafQSeZx2McclartqwQJQinbdb50
R59e5pM0u+VdzPk1g0w1njQlIhqIqQAPd9e28JuTkOBUH19/2nlavr199FPP0Ixh0v5jwOWg9Fvs
DNGm7VYDvaFbOLguedUpDobcMsALWRZ6iyD+rpGmxaTulzXfxA4QMAHFWct5d+vraZ2LMrE5PS26
NYWjYaGnESCNXCPdyzrOHpeAcwIw2j/gg0dubEhtU7nZCBUhb9ZNokIjGMejJWGFmogAmMBCjoAh
r+MvjEdADLIl69zVMNNW1TiZYuND31xZX/KB/thkJIFSt1PllOIBfHjukXAVV4PznZgB5OpAymJ/
s7J3PPCY24GUJQcLhXnlCV0ziln0ds2hJF+iglrLW4T10pzLi0Cx9nYKnmobIujlRGmCJYuST1aW
WCtVn1uBS/JErn2MbRovnFjvAt8Fgl/5PymsmzqALKNDdED0oQ68KDgpdTW9N9UT4t4djs0Ou9mJ
9gMCrig93IK3daZ5fekVkokne179VNawJROGqkb7TN8zCKueCEthuDMsaz5n3szuNICCZcsBxJOJ
tBMehz20UMy+2JIzmW//Lm+Jdl960mCDd7QWz3JjAKDeSvbKCzMf9oeT5/a7TUEEW8/bJ009K22A
NE1s1DgdGTLuXrcw3Sb0MPuS56DWNsHJT25mziGBTh97TbxRgkaPsz5mz8ZdzJE6aB5FjDrMADeg
gXSmAz7QMtVMOmwFpBKuSCQXXUZDtH2RVn1hI1+pTmQvk+NWPMZWzDdf2BlultT5BuKGr50KIYDq
Sf+cGZpzaoCN7N1rs3K329PowaE7bdC+tLXn99AWDu2KZpk5Nyb248SpDY5SHxCGKYD3nX4nEOJ9
7XapYoJN6KnPX7Xc/nkXidSNqJAWOttwdAtyNO++a0P9ncp8Gv1GejN71TUzjsjawhH0xcF6B4Yd
NfJpesrxhJTMlulgNNjQiqHEPk1yczM+gRC9QVo/VAvnceNoWdR2CBJTVf3WzaLsTZ+1Ye0Gwh/t
zSN0DbU2HMe5KFl9dhz1BtG0hTfNzcWrMOimzcgfL8uzvWkK1dPj/8W1784xWWasQDzjMzhwpDl1
qowwthuS47IwBSST5paHOQDvkj4y/zLksdIdBvvfeZg3RYB7uMChLwV7fIyhDnr69iHzh4xKDq0V
ntZ48p5GnbpIZ+ca+R1MNpK4ZbjdO5i2otTNEOG+atDLDvy43rG+lcAPLPxtSKYKEouMyyItfKnb
hsuzky+lM5Efnm9Okd/1tp+nR+fMQt/iV1Uzb4CQVEKB/oVUMWk9PIGRuZgDfxoSrl4Rl+r/LAmF
gzxbBdU6MmTwAusYNVo5CXQnnT1xoHiKiFMrjO2MP5kAWD6MO5BFAUDkkoN32kegv8fdpQX/U+el
BgDvCbrzEsETQvMezjyjnBO2dvnsai2VlxTY+Lgk4/XMvENRkKmE55nCoQ6B3wMlKrUTJBLStgmW
x5Zl6r4B92CY6OozIydnun6nIZzjPDXZRC17QoMxUCjICO8yPem+SZGBBteu6QJeVLB39sP3YdB4
QqHlXDhba1856QPFWqlYwEh2BSVGFPNfBb6wQOw8cmoxDYPrtBEUClzWT6tCVNR7+wu32/RMbemK
gX/fNvZGc78mn2gMtfD7dlRupDx27OqEqD9mBt9B454wKuf9MGoj9YfBy/iz9pXjcTwLe39zsLYC
dB6Hyd7Tl+6lbvgMOr4UVcKNdC7P/bhCiDUQmrUsvr+d0bzotFELlw/2xBuwqBr/j4kgvqkuoSX2
QjxV1PhQPvxM4gQ6EABu9ikjgu97M3WUBUnpHu6BsRVdW0xZlBuU8dONmabGXxJc/zszarKKVDFi
EB9NL558csqt+EOLj0TveXoNgQUfM55Vqd68hOb44dsk1vKyJ1vnBsaOlI2tnH2LQZo3Lwvmmhe0
zr+Y/Me5qW1KKXkaZbRZoD0JqPCok1gVV/uNGgSn7JtDORssj7PbJAkWJYkH7c6TLZZS3xrP7Uep
hhqFmtM+Wb3D/QH3x5ww3nb27umdj/I30igQ4nryT91HQXJHEOtiwc0DYRnXb7K0buQotWv1bbh+
lkR4/27J3NoGpDM77l1+tuynKhVjgwNHtpnkLBa3WiLwY/dtd/gvqu8kAHaUgK9mio8tD1lhrb/r
T3Ej+2yLmiuhPbagNoVUqNjZSw6CEYYH9ZbCfly/RjAYNdjTmoEkxn9enUu/HtxCdZs96j/s3wsk
gta0Ji76Vz+bJKFyyDM0Br4Mj37xEiZYtgyDrFYx/BW82DLRecn1CYxqwdCKyQR0XXPxQ3KKcXKF
DcumuYstqaEjVRygslEB2FNQ9+ltmti9Dk1bQ81FggVOHwqM9H8fEbXxV1LqNSDT6twZGKvh6s+4
CD3Tf/cq397JNZ9P+hOVTRNP9DGVx/UI6REJMRhfMhTiQlp/9KIX9M+wpSJw0+ZJ0piYF7AaEEjf
VMUWGUwuezUhXYTUKVj/in+z25ZFrK8NcJsYyKwYhLBV78RLPdYtZZ71ZyRs0jyVnh/CLVlMb1wy
TtClMS4MDXbb+7zPm4bN57sddWt6wg53nonmxMK52rQ2ViK0Fiz0DerpDb7abbfi8MbsOnrukRcx
X+J7+P2pe/QWYSilQgiiCnx4ZXpaOyokOXxZEbUnTdTXIbs9GTfH1LY64WTh1Qctzhsl7LbQ/Cv8
qtFalpp4yjFIqjU0mgRasYGED7b+yH4MCBQo35eSY5KgRE2a0fr1BQVphdZgFnjGSGWgw35ZXi2+
0QD/rztfsobzcQ0yDJFX3Ql6d+4oBiSPTvhqCCUOnP5sA7iuJkWU4vOAhmnhj9GP66Wrxy8rinvp
qepRMnnPBGzWGxc32kXowjyIPRZ7ap9FsyyyxkZlCGnCiNbKOLN0NGq4Cqgx+xgenlwetnBvtwQd
kQkoPgiVDrNK0+71TcfXcQFQjzxc3QwGRREJZmKleqGqe4K5r/Wi76SGFMH801RIeX6hf/y/poDs
8I6Ah4rmsJhiu1qTA0T56J7IHUhFe9QRW9vMlA/2POGTmD7wDK9W5p2bVF/cTEYK9eqWYcgVa5eD
P4G1n+P/4hplioxYdsh/eca9wcrcc2NUPZJV786Q1qzdOb5A3HUMTw70s1vU+zygFmUPOwcjoBdV
nKbU6jPTHit+ud1fBspGg2QCCkQdIbune5CiGHBOlVhpSreNAehVlk6TvJCxmzdcFMNzNn3ERoq1
FtI7Dl6hLgBmscQ/8YY1i5DH98DYoXo+Ufh7KrkawZ/mzGuNM2HaHy5Av7r2uOKKKCtc4j/pzOLh
xD9x1Oa3uMGRuOrPRas4phPIwzH0CknvG0RDVIFCYN1vjPQGGAh26Tdt/o8Tz9ogQ+0p87g1siJa
yXJJEXC2xG+8CgUfJn3Jb1cH4Q96t7asxodsDhAAQlARN3xfuL8xNad/e8xsnRXyuBKsbl55i8qM
MM1RyQHFOlMf95JfcFTqFsYaUdunVewBalw9z6oVfJllwN2WagQiAPb683Vl2NfMMrhiPwsIyW1P
WVWecq7AKpD5CfEKaHgYp4OHe7nxQxJImyZC6Ikof4Zs7A4HzQ8eqwVaKuLTHPm6oCOHJepSy/C3
+4tNG9Z2+PB1jJ4B9Nm2gYByq0xr/AExV8WExdiGe1Lo5/WmSWKCwx1zpB0Z1t+uYtk27kcrXO7/
k5247A8+ZrDPsQVLk0LpNl7kMsvNHo+N/4Bqzgjp9SqwkRZsjT4iCGG+BkBN6arXGeo4R7wzRjmA
H0aa1k8n+lflxM1zSRAjIFV5y41VBqK2q5Qsui1z19QOSLahcZL9YE0HTbrOBG/JsYYfxBjuGsW0
FpISgBOyIQ+n0B74TcVsbW7bJ0ZVGGfZbC6kjrscSIe0hoEeMt1/5hCyAf/hxUBSYAey8BHRdIwp
WOqdjUHwaa8ZKQ22ZqxmkqfgX9K3ux3hvBzyY+8bCekNptccG3aSkDrTYvFqZrxQv6JgjHlSZc18
BUnkOSjmQ2JnDnwMJp6c5ELeVe+7gmjxVe9iRYpf0Mv0TJvSv+9und46jBwHVc2BnMoZq9MpphH1
lfPt7KRhbu6wbS6kNxu0Jhnpf0MFFoc0VisZGl4yjthB8Ahso/4nsXqwKdlzZgEb7f5pncqIe8g5
5qnD2+X0VW5s4GmY9m3ivCu0/rqOoWNq4dIsoPsOn1IEiDX90QE5XqYeAUSJNsaoJWnS2UsXTNbW
hc9LEZGiUQP1CD4k+7LIp3qk9F8NoTAXswFXP8dIzGoDpGcNSaWtrzSqOn7IsQus7tfbd/hnkIKg
9j91Uvtp9HDuzyN+SomCHG8wMR00IqvonU5LNo4yJpuHszCBJxuvGiZaRZe172+ItjqROONogTdW
KAVQV3UUNldTWlXS9mOUWW/cQFgJGc1G3bU8HbdGYcl4mfSEKwAZlysLLbNWDADWGG4iY3n8QYHy
KHpjbw6MkFn8loRq1ATKdctNoFzTRfStmWNNUFo/gvshSZC5jRsxe7DPF6T9kLcGbzOS0fFF84kH
effdQ1Deru9VMB69AaG/lMHCdedPCWYwasi4sAqbORm6UVTuR5EsuW7uOpck9WNMJjMtgqsC/jPc
ajFIkVOxJeG9xXdG1XsSZ107j/9rA0wbhnZMgMyM0kWv1pXYan9NFb2SNiPlNoIE1rZn2VEFPy5C
q4O0MiASKvRWMYDr0MndZbE0IJnDP/Z3VrFZHDsKIZ9rwHWgiDzcJSX5KtBhTCizOTeVdAqFE2C0
UzCkOjLyqrLi6cTssUOE793FcQSZwj+/yS+0bQi7i4T3iAr6x0du+xrXzhm5QQQabZAWgAdUiTNc
iU95VcJZ/BXi+qmTb8MF1UhulnfyR796bWZyHHT/AQVttMCcTJXoNNhYYl5a/CHxm4XZ9a6Pz4/X
Kc9Ic90Be7yettd61JgRsxv/3tgLVfkXG4KyUX4evEo2fAiDSGdNyh3/er+oyOUG2/QByuYV/ige
dM/aFMJpbU9byDTaL21Xtov7u7cJCAD1HmsINCWpTbzB+pzVSn0WI28IeVJTE4V8aiLjAuPRcgUm
tR8oSQAO6qeUa/u/rfdF62qdgn440F4PBD/SJsNZhuc0/6p+klIqJ4f8Q0T/EaHBXiZKvsuU+Swe
1eulP/l2wyP9aeGnzEewAzEKKYWkpH5oH2uYzy6hc+8zodYgGLSQr4blKX/u21B/8ImXvvHF4k3q
C+2gAyw+Bl69GtQoMDrhWKcxvsyZNVcADKdRkD5664bhhbH06VkUF7z146X7f5mSKVWOyBBcN07O
y9o7r/dpJ18N0mAj47lA048mtKdDiwKGcFDO7aLv4IXLL/bl0XOhDAWhUsad13QGOJ8JH8gEhtLs
ArPGjJwrhTHaTblg98vUYt8AJhrv1U77t5AhuB9ohU7lPV2XgiJQp8j0YQgtXr3rAzOyVqb8bqHn
sl+OvHZaacl8mQhu3pDyUdDfRLAVRjsHCcr22KAonXq85OW3Sdtdmqj+ZlfTEhmwanRedyoH5dT8
4RbCG7E1Ra3g3hXsvD/9LmB8keKEgG/PqIC65I2MbhcMdgP3WnMHGkzWLaA21IpG7ZYg6NPUAAoN
Ltzf9CyW9+mlfI9ufGBL+GQVGc5ATEcKbHQ1QOEhQbKI4YTpKdsccg3IJaK/BY6uoAnSEsOhVSUI
czJoO+KgEa2vsA+Rk20bvjqXHaqKYE0eQJrYenROfaIjp1qFjd1pIwtvj8bsL43OBiIsuCzCwXIS
KST3cTNITsezMB3gLozbW5QL023K+Ps69eLkdXYywD7iTb1c/LMlUjy5nIA7HFmBTO0D87pzLuge
+amVr5HUtmM1USWtOdLOEUqyPwt1YYl+DDs8XekoBabjNNZgYQ1D6m3SvIfwLANJlhMlTwvL6lJ2
9Pu/CnoYpd4p+8eRB4iEHFe/juao9IXLEUAoLxrinvW9YT5QsOEtY8U8m5n68TK6UQG4pXKp4L4/
rVER3pD5FPPiUGqMuL5SKp2HVYWEJaBmrmLHFzPLiLa4WSXiFyR4xyLQ/EZaV1QpTaB7phfKSTEd
8JXDSA+2WH5o9dphC5qP7d5YohnQ/XxNTnOjJEdPSq95UtilU3spgOdh0YhdVgE14E9OoPrymznm
MxDG4SFF1OxSDav3L3gDtag3Ql/JQxvQM4PNiKp0YkIhlULKlG0AiFmt8FBwtQmAjdWTMuoirY6+
LNqMbiY5TVsCBLrAAfB9a4gPjyfA+W2XARunZ34ZWpG3rWpOZ1bOjTu5LiFSVwlGZpE4v8+wqcji
9HAAG3AXttBB+Aw4JiuQ3+n0ie4t7KrKuaQSdSZHqko7MIbvzZa9Kj7khfjpGjKved8P2QnVIMaL
28LlMH42cj17ktlvVp9Z9vOYkhawJHSPZddIrZESBCe+ofVqswGkj6IuXfmxZ11ufXKFP/WBChb6
YQbA1UZt1RUD9IjtVXekZpdJyRa3RxI0kDjyxBXPGHHtbnnhCSNBN4cGJjMIhmQzncbFi8Zt8baC
0ZsjsBmNnsHA/S0NxsL41HacVV8r0ho4eEHnhiyytVqaGZmc2aUZeLGF1IUOpx41Iys1XVlRZi6f
dTyTceRcfIMQ41oNVZFg7+HG+bQ4vQo6xQj5vuoQ2BuUowoukKl+gE5FPdX/C4hpAD9tZr2d0hok
sHFPbj+xQ2aG3iFNZsF+Hra6sA3R9ctyBjXoPWLeNisQDHzgrraITYuE/0n672al3d6mTXzRs7nF
5WaSHnQfv1KeQx2go8BTQpQ/z3Q1JBicWOGn+iAJi/uPEpzjd1oo+0pkJDeGA+lRE4bLITBpfLst
qdFGQN0ghTm6DNnMEKrsaNOkSoTOxoiHaue6y8l8rwNxJlEzWn9ic+r3SCIc5P7d8CaXM0dmsa0U
PjYyVcH6XzNanr4ENFeJ1A8/hemkgY8MQGJ5T7735ot2GWAxc81yfRIj724rS+hcjA2+hd2vDo5U
bWtIk0ex+kXXJT956mwK7f+OcxzfnHINkviOtwO3kTUUwEujv3UKzCHTYXcn6oKKGRrZ+bsY8G7Z
3HI7Y+/v6Cqgm0RBjwsoBEQZ30FmYeo9tnAD4BLpmRmIqV65GzNYLqk+SIhNAcT80znB+YzNrnY3
FhyqCiu/3Tj9EqI/OsMGjSW8cWcsCCXm2o7HZlZVMpn3tLMBkUe3Koi6qDxXJlSHkyQW8Hk2ztGq
3KsFaUT9C2aFAU9aBVjIajP7EPvI3qTvFzjdtA/Jdw/BAbUWva1U/Ocp/wLn+GzCvB4p7FxkdOOq
9EHLkRqtitKXN+5lD7Lpr21hZAgY/IvTkbLHWgmnu2x13BGbvl1wekG0XOEAWHZT0IPVjK02K6as
tOB1RnHmy3+C4UkxMEcmMjbbcqsWdUp2pl+1xeFHB/LXfkYm0wBEhBdbO/RZ4iY5In+yKz6pT+Tj
uOFVTSTKTEaFdBj8QAUmha+Wjw+18v5uzfU7Ru7t3byUd46Iz6+fQR42GobGguQc2YdU1zi4Cadb
k7/3hvER/lLQhc5jKkoBMZ1knxNjNkFv5D/bwU8+YU7XLmrNXho8zEbAvY/OjzupkaCMx8OtXT1R
g2iSYV8eKq2mgzQ4GAfDZK0nWsBTTdmxKN2BPQ2qa42rpD/5C4g078y0H+CqKmC6SpOTDqiqeS9O
V/FqLHUUrX85gcc095VU5UJmte5VKiZSNBMmdHB3mnoorW0+F7MF7wULHrIuX7WSXcYoZ3TQ4z/p
s5rSqQAHdufgwAxWAImG51ZRLtxHuBy3uynzEoxogq5ewQM2jz+SPrk5vgAVpWMpCM0FwFqdKYLH
zuPSmiovUe/ljmOz8pEMZnpRXgj22uzK9iGxF0Or2qwbnqAifIPEPGVMOmEyUrnApB5utwu3WidE
kdvgC6OBIw54aGzReWP7T1SQHZO/TwlzOpp3cb8pkJJ9XBoCkGs9KCwNC3BDlyG+RxDqYUM8eZKP
d9GSr/8ryRjmUHaLqxVvS9qyaalFrsPQbOKJAAKgaNuzxAw5hCoZlqDqVAamP8kC0YayDHnWITPH
YWBolqa/vuc5+ycCLG5ejs5DzI0LQLqWpa+PjHShN8PKMuyGg2kGrSMrgPG+xjKOEJVfXJGcjI/g
ibOqGuYLGG+A76qGHiwcIo79J8vySKIW1XTTJZ/0Ff3yZY6CVeFs9+QS+wfibTsAbSMr0Q3hgFVa
gIgVmWVf0dJ1SftNphI1vWFMzeHTLcjr+y70dmS6+8EK+a40ueGZvx+B1vbYk7mpmNAGk3DbYy0s
gFwT5k7yUtwQFAVbQAckEc/kUQ+04ivwvjHy1UXkq6Z8AKb0bS/60A7xIC5SFSzwYMfoURLlHvWU
VW1iMY5swc37wg+AiT63o3zCBMJ/pKJN+H48OPFFFIlwrPA7hSGVjsRPISs3WZkKjpjbzBGmAPcA
WXUuw+njyICsFkKCvbFHjb7hbaW3sxT9cd/0zxhANxeRkS8H7GM7r8WC0VLCUHnO0kN59Z9xYpx3
DRQEKJ7gYsR5QNIOZP81b/PiZndi0+D0wks0hczoAdxxfsL9TE9e9AZFhS54Us4ZDj5qD8r4N66U
I0JPRJtjBGaTFrVLzoJStviHDEwSufSXdcuXoWJtoXt7UGsLi/vJBIlqgHvf+CYT1NPF2VQAHF+P
RwE+XBlddXBDu/M1M5g+wrW/uWyg1UHS2JExgi38HxJqujDPwN+qwu8IVqfdu27Wt7CrP049tt2u
8txX7+6uBJeCzdty4kipKVy5IZxXJaCa8lzjOuH2zUv4AcnlfkXjt0/ogCzZS/+lRedmtDfZA/bA
15h34DK6U3R1o9+p+YVZmTC7RBitd37AYGLcXsvboahqkret6onF1/ws1kN3lxPBDBGLD5iAq0Zp
Shd6O8WV2vf5m/ehT5abtQ6QtddvRZ2VYZhyLDVi47LzNGKRtpdNDNHIW2d52NJHA756WcJROeRd
iKNlylzmekunWkW0BsmRlNidMXSOnViKOnc4pFlz002O7Wl7FVJwor/yV5OrZD+GjZHEXJebUpR9
OsAZhzC4+khrs/DUN0W0FfJapL6hQNEP1ISEOEF7ZtWLJXddsIZY/WaCSxt9LKAHFdDoZUH4xvd6
OVRWiDSXvLKtQnCtPcxBGGRbz62GYlGVWQ/019uTEAx3y4ZqljbQWYDKeYM88jonmNa7YTkUHfs5
YwFpa3NgV6boZeOe+rhsvSvxPaXgHEpf9CJImB5cA/Bepa2SX4Ji5cnnOznmtAN9wjYeD2k/B2H9
ayd0WhKZctW07gW9Vn6M54FiUkrjRY6aOYW7q5W8R2bs2BqJOyrUSU5BZbA2oM7D29LyLhg7IxFt
pvpKjjRI4L0UbIOXApKgy7hB70E8yjnrpP8Hi2G8xIgoIq6I3TsPWZBdJfQHxj3Rzen5b0cArYAa
zFFDlzFCnK5G27cei4Mv5VETHK2W40c0qtP/sva3858kZ7thJz4XQGAmfP4ar3kI6Yg5qYK/oYQ2
XGkt5NQx2VEaX9D4CN59rbxSFi+uunm05vBKQHfWSgz58WRGJm7J8XOPWVlBd98m1BYvVEg3YjqZ
X5azFxDbvZ7zTUD157b/eFpJBS34jap7rHI76JP3S9KmUzVDOHzjyBJc1nBv0wOTOjBLDW9Kf5Ou
oIH67aqQ6XUyPArdwCXJS68nGnq8Xx4WTb6zqn6X9cgFLeb9xwqT19Lr705oBL05z611CKwClNhc
TVs0NrCNNPOvfR3QGdWY3Wsi9gnUHyo+D9DzjLjo04AxL32gOHPIQtHHCx+QG7UdPrvE+Sxzb9E+
nW0azU/q/UgUflqWGqUEqVRhRd9PzmxrCAzj3ZVYt7Qv1wv/Uy0j5MmD/M38H8XGL6Szo3EtL9ZZ
gzu+l7pDxsANTX5bHkhYNiNGOjkUzFXnmpiDiLBu9/vKb3x1PG3gFgRGubM8/pZineKw+ahv7ddD
ESEXUbC8SZfNRFNJUL2KSHRp30Y507cFIlTF3NhOCRHkWji3Q2HZEiMuGSpl3HuWVuvAIVWS06MH
/VG41xPAdCnSzhoUAGpsS9di/gQpBXH/e5ILxj2o25zm1D2mCcGoLlHioWEzkXK4YeYvOcXFBkbC
YGjE6ogEPc9MCs5HC1umnD5k+/1FuotfIrjJzI5hbwxWOiAwuWow9nmIPtfyXfEuJMnAD3DBEKk7
4YPWEYBxHtLtfUU2t8sxanxyeTgi1HXo2GnoytaUbRvVHDNjVEDscM/59+zgHcoh72BWoes9Pm77
pwJZQfO+PtACD2G1XWAS/7lbFUXnmrbJrnJNRM5E+cwNeSqSKoKvOL4JLaoy+LR+7AFvBWfhcGmP
1irrbDt8D7wVYG86ElZbi1kzQ2mLKUxPfFtekOuC/LfkoTDmxLwF4JQ3VIn1BNBq2JoG9CW2O9DV
8zNDVa7HU/QYRrtbvI3FcloAn+KM4xw/akQ8ugBZbqCyAsTnSW8UKo42EVqsNwcaCJ2bR4bxosOc
B9LGXXB3OoyWb/UHe1tYTSlaBvYvLZ2wlGSzebBTo02EAxLxoIpbSTGC2r3aZBVgzHsB4Swkd5RE
bbP/L7K0VO5wsXE86vTEk3j0qN2Ye+tPLXuTDRI/uXFmleIEoSBWxflXpPNWvOVeE7ZbKUv0HdkO
0uDTGeUI+jTf/6RJTZWwqUnKZrC9SuGPuabn20gzKzvsnoPqx/dI8QDQBHv9y4LaAHYDthq/Q8tS
YlMSlInI+bM/vBNC88aZUBv9P6RZ74osUWrEJOmy8Y4Vy/pbgsifXzTS0qOzJz+6zY2r9dNFf6Yn
bwTfBeF6RBmghiP8WFmPLu3Aa6FukyYj0r3dlXgiv8bdMCpq7YMyTsWsHYbBwWJVIrP+a8UZ/YXa
/2Xek3zOYo8q2TGpQf10h41oGij/ib7LZg7M1RKBb6FVa3W33wvG63HSTtQKZhAm4JnnTmxUNHzY
MLTIYn8m6IHR4GU32SPU4emF+e2Dwk5rPgmKiOmWlZFW666BGEOiF4RiPOFHHr7qhfNqB3In4xuT
DIy33520fshQ7eqRoGqS9/5yHkBUtHYdD9deotZd6PAcL57MKrpcGg81GUcAT4cdOaVX9XJEHFnv
p4HWOqMzMtRRpVr1p1Mca5BXIZBdstfh/wkOZ7EYCoNkEaYYzzmjCfamvyr21p1AKkG9Bxo+2gor
gLnMkwL4Lv4HKQXiqJtoAhSkTHJCVPcBXY6pZxpRjwQI+vFLaHDP56i3/n0KxzDzfeH0n07x0PvP
MYnyaq2YDIaWOgQ3wHlBwIS/EH7oWnLnxNlSD0hXuIAQJNfUMlGTjGN7m5+karEhV4XQwgbz0Fh+
JVfjKBngGtJCtf6NyJq8T4h6nAOfGWsRLSrggy+oYKzdEuT4fepTwkY0CwrQxYHEgnflv/rt6x2o
1JAzDObzlZx5/TKEfDJTQP3sa0Wi5YoSGhGMneR5hrenz3EOdpMPKvw3a8j3bfmmZy0anjzam2cg
VPAMpVsBtP/Hgob8vCFRfdORMaOSHXN4zXiaQM9k4FdxkqqtHjXiGxdua/EtcusY572YT/lIXPQQ
LCeugNFsQaR8Nq0wdTk74vzN+CiEt72OfYpzxmDEwUisT92oromUIO9PlLYyfZ7RNtTQthWiLrtS
glINn4t2KO5B7JU8Qdrs6H68+N1hwYGn1jFeua58DOn/ThXqQdHgdzzAm6r5WWp9bKy0D3bJ1gc9
22tVcdcP5aCY2OgcUvLPpF0msFR4oUHH8JdRRAcel5y9aldbNktBm2exfAMxOk1NbhJPnqMIfp9O
yJHeEFe+uZm6EmEy/v3jyNzsnCFv5sL/vC8a2zB0s9e86T0jPJA75XRD13oIdK45ijNklCeNRiH5
ZfVhkmS5DbpjDOMBHMoS0tP+R/ItbXVB2XfM8KeO3lF+30QCyosvVoFCVE1Px8lxheSFpKLyU4HY
8hj7grA/eVWCo3xbEdYDT91V1CF1YNCS1/2RMeIRCRn+pEjknCw+wzi3Ig33zOhUhIJgFOV4kJrY
nb0QH9tsljmlV0cKvffWxhl58KQuah6attcH2qlP98Y2IUOjSzlht3C1oTt1u9QVE3ZRiX7PkzjG
4OAg0Z/5KYS0z2A1KVIMqCQA+1IzzO+xzpIDkCzsQubIbcw7/SCYtpdjoe3TTsvt4/0svOxXcMM2
iTNbCjYGPH3lDcEX4HaRpYzVUYI5+yfKbf65cxrSAhgPZTLmdnCGsNF+drq+iAG20drxSCCVh+X0
MNkgmXrBysyWLQNsgDp/PkMcJdy7MWYqQjlJq9/Q9dMjmZv0QiY9RXaaaxi7vnoqqSnQSRjFVmB6
Im7geY/k6uRThXXjnj89terbpwrgcgBeuxCkcbQ65wQu25IrclEmJknzd5BHNn6bRTNwgob81VBN
AUEXfco1btABe8feNvJhYjheFeEEO3y3Jmbr+f2P6/C08QNoaKC2chJThqcH4mKcyxodm+av/TdJ
ilTa857rpA1w8At95hJBNCjcXf5eyhKT1pCyPSNRnzcC3lZqXzIvYWTvVSYIBfjTRlUYy5vEkyIn
MUoTtvj9z46CTCZ/IIyw07o7TgOyvtH0QEDrnuB1ShDoXjeBkXri0XEiCNZcJuD7nXtThKPrvZs3
YJtoZSK2oAnhB9anV/SF5B13L5Ao8HBNbZOqTFz1U1xhHqdbSi582CMigizqsRiHjLWzLjrVPncI
zBTxJi2UjqXa57EXGvmu6ZcBA8DXppeJaGjhg0WmSha2/joazie5xoEZ1mGsBnv66wnGct+bCzf5
SfFwiDQV8s2XyMHBF5YfFAuJ4IjbQzBkpGv4rM7MiyKSFM5Fc9WCSbMlzNfO7cSgAH+BJr5XvK4Y
96ggmRn2oqB27fhO980fi2H3aVjrCOPhPVywhyRRlrul0as8AUbkUBI9ESq0f4WJtmBjkJXLPY0w
Wffc319UzisX6kv0u938J0lQkdz3X7OWFUcFZY+oehDDb8La5joDyzl7hHY1tXhJKRFf8ugplzcz
sOa00uVVWdrs7FBwY4/wS18G4VAbCmAGAmWASvZiP+bKXwBTCKYjSm/7DHEZ000bJTQ7Lts76UkW
YV8szChdHY60lW/s7hQttgYErCUVeDk+CXmR7J3q0lvVlVJLk+evqMsuGNGdNtFEzsUIROo+E3II
kox/kfYIsfohWuNbO2zuxrUO6jiGJMP7UHhD2eoDrbKCwEANKY9Wx//IOcGq7976PgVZLt3Tmogd
3wQO6MfF1rDFyLl12UpWyT52xzjHa8Fx5NasIX37Dk7lM6yePFzOkMq1PKUFBL2a28R+41vnlYjZ
v5dp6I0oeszgOwZ1RK8T3LTjvITtOU5+RuUrNyTSWCosftanqjZVIND/ZxQvtpfKZakOr/KcvIz3
jSBY9x8uZVkdgs+0PBSj66a0O2SOsavLWrKD8FkeI5/MFoXzowG8NV0G230CCoyN328PhwogERvg
/6f7JL9v1pmow6tw74cd+cNYkvwid6Y/dkh7e9FfSoQ2uyCLwBfZJYZaLgA5bYaCCng57+hO0nmq
ntIOlMqF6AdlSBoo22xWaBPDHaYnJ1EFkS3A8sMeSTfCag4fIdrNmJSVhAGGdJ6IaACZvxF1yKe1
+ppZ0mqdbkm3cV9KcbgNJ1gcaE92No1wTk5fOe9yBWEBZQIuUDt9CEQtNp0KSanohx6wnzx/jZsr
Ukw+tcOkrbNroiVyNHQmIZdK2hvbuOHVZUqgt6XflBpaO9wg39zrzdi5LeEYUDWExLBxFDC1rzzl
uHY1mmhcDEZK0ud/rMUUsSUIyBubi4ksZFfNv417jBvWpoaYJEZB9ekwAETIB8FNZXVs+U885jnv
Kowa1CYvrWS5BQwPlm1SBe4SoqBtFE3vOfBrKtDNIkwfLg4p1XhlqVagghAhHi+keD4W/jVjKxY5
GGYMR3R9vSWdSI7H1ROGSVhTozEz8NSmNYkLsXeqOx6gohirVm9MM97DwmLPaz7qQBuqrdj8gG5M
1R4fyLUYvSanoCPUIud4ksY1LBQd5YiMlu0bGzWBCxBiWcVqhBBqAy437bF//oeNZyJMB25kSog3
I7YGq3s9BBEEyiZhBvO7ERMaZAN2nVj8rydo4iGDqbT1MVH9NxB8zLCZXQIEcM0oCXs65FV0FVzy
NIIHLzMDMhkW8GIxi3ZSwai/h5Q0VCrxwf1asGCI+hVP1AEvJAxpidP5TwTIKuTFQC9fheD4VTkY
432barnzdkS93X5cnObTObq9HSr0frkT7bjpGh0G97/CwN01KBgyFc3uZE6VgP/gn6gEO31KGapS
zsy/WivNZD9dOiTTsx6W6OTdaoDr9tY7aCOsIi9WQqGVl1MROKxf30J39p5u33T31JmHzf3WL/1E
bkpNoAQEoO1q+Mloi/HediL2GO/cTqh49+ZjXQAt7/bkm5nGFyGwKPK0qPofnjMjYQe0WV546zRI
3Ysjyjb1gNpg6gW/XH2EiwRjWxeAIq2TPGX8zOKX2Kwb0VPGTaqTyj5gR3HGGMPkKWZJIlKWiWXi
AbqJJV6jsONUIAvhi7xNWrAqroktYDRsCwd5zhuRLifiHBgIzKvXNT3bdTuslKeyFuOe1NADQm6r
RJh3Ct+bBaHuMTeZedo5alRnR5IkUbV3RZbPOlZGc61fTtjSZZX5bgv/63wAKy5L6TZEjLygxdiT
dfGzX2mm1XhwXGs9aoh6hIOH8IWMFgnNkrzZ8NgCnAWZXe92u0KL9OICd9v81zusjj3yxSN/h7nN
jHB0s1AnfLpM/uqTbV77Zzfs+Ky3qNbHcUk+xejYoFoGBavub6lLjQT/ORYtIyMbO6rnBqjNrxbE
jZJ4udFhxcMP7DTW1Yk1FbeAeggHXvv9ui3px7CMJMkPyibgSkL6K077QPzlxh+tevGE42tyq0GZ
HY2WUq2tEPcNfdzTTK0Hi+FTvbq+1P3gF6R/dISL3dTZOZp+s3jn+dpeRcPPYkfB8qz1f4hLYxPV
MnTfR150myw01YjLOM/xlzTEEj9CtthWXNa2JmoK93F2sKGi2gR+Q5z6i34mbcHab/GEQnkhpHnh
6kdGqCYH6RQM/PE1eTqSdTnEiFLmIaLJYiR2GEXJNTa1ROHuLhEcgcMlAYS7bDaR59gdJA/G0NpS
6vcAalXb946kxHUUPyQ6ebzYBnOlXu+wCMweTFzqvwCjd0DZMgx4gtMMssCduu38ZApRTaLcrGiS
y2TmQp/hhAhFeaaA8ueCrT7hia2Mf2IKyt9SnjYicMDH94ewhCMAxyNBNqOsrAeC2aMBTc9r/Nxa
jaBlmhv97iI/7OMxcxkxV0Qv+2gyelFFMYZtwNdlcHijQI22z7BUj3hHZbspSv8PYkyCZVEtfv+p
tmDFOrOMt/m7G++yb2OtpbYNB7JxUcX9pZ7zpjaYLxxKMyLh+TotdM/puCb4MHzfCJAQ8I0Jsxc7
8nPRsJB45niRkGv6kFm+wzgdCOGboPsupFqECXRMordERjZZ3FF1acgXv1mMLAa6Ed6rnWI0CXLE
ULhiq3P6GL19nFP3cMyLnIgW1Oq6I+ileTMVSD3VzliM7b81aZhz/MIZmZblqJOEm2EbyljCwMA6
fcWFj0LVJPO0xMTJ7Yw/HcXmFCIKRfnW24kgtPsCXOeVkcVHFac3CpN9LtY9NpQ2iImih0MnGxcg
QfxNZ/cc436l5o/DQ019udfChpHIrbR5tQ+xZmUhnS2qHFs1GeeAfE1ZX/cOsX+hSwEXTWHIqTLx
LeDluuvcGLjXVwL0K/O7Qx7UIcP6eiJzMJXKrg9D2ISwU9B4Ji6eYzCIkcreqmqMjplLHkxpkAOl
8vLUMi6T5ZUY0L3e3C4T92ZvVtXQOxcWu17XwZY7E8Bf6J/oVMDTg2FJCybrMXh0rXdr60SaZ4lf
leFUlCmuZPRFbPDMIt/ciTeNuKaUbBqpRfxyDt7FvD9faTnRJqb70Cl+1kkNKoJxpSHAM1Oz7ej6
oXrazvV5JZtE0P3BzqtJwfiMchQk213op8GLAxSl/W5IXmgBlCvbi+qjzejYoyFtPbHD1+RJkMgS
AmgGPTxB7Q7fIfzjmViukUTrkGQFh1Vtf/Smc0kAGx627fWYmTI4K9tuacadLqN8Nhkbr67F35F+
0U4vnYRrOCYUi5fkVAqCF7eMH5SPw9dfGxJosLSk3q1ThUvt486/Vj8dRTIaVX6TczBXOItkR2Ka
yLBFb0yPy+fbUSBnnQKYXpf+egQaHvmwPDs9AHe/qvz4OVsS7oCcuC2OGt9mKXasbC4dNr2ojI22
GnMWS2Ho4YrrmkEeorp622ZVPDM8BkkY+YDIKCet2QQbQZhVsDR9lSI8Lm8ZwKSIYMVvKq2SZZc7
aJ1VHbl2PI2Uaa97pK/okziAbAX+BlUw1EG9wx9U67o13WTGZnQnSSKwEaqBm8TzZ0JET3r9C6uQ
jZYsvNeYAvaTjXZOyTKq/saitwGTw3fklwGdipuV1tBoPX0SAdVqCzPeWV+Rg0MKBylTScven/Gr
2+CsFaEbYwyINkqqU+c6Z5iyVdc0Qv64RLx+1SPnbhx6LxLsYv3WaEZMKBNLd3WUFHVjZTn8GRKk
77O7Q/13DTgtdbN7CF1mfszb1etDU8HYOAmuoPdF7PCYZzKI1Whdw91EqoEqIyn25HH9ObnpW7fS
kxM5NSKt2IjOkhIouwVJ+mHp7ogswJIxWQiNycefBRVyescAslRIhRiMsAQeMEPt6lusEk0kgnPl
WK4JqUfjCnVJEE8dpJZDKfiYxmYaHlAjAxnDogHIqpgm+Q18jL8cYgsdKWLrB9TrhRieAhy3hwbZ
nrlVLppcoK9KXGGX+8HvAhOe86+0iz/is0bmKMnCpVZKdx8M/v6znUBEpmasMKoRlDw5QQTgoWVE
a0AeRAyppFZgSq06d0aSZNBdKP4oA5HwxCaqfGtt6PLtKgWxOjVpJZePxxoDV//PNY7MaCV0kN39
QBRfIrzrZlAKSRluCQL1cLg4EewdrYoPIO7wTwyt99VGZ/v4EqIA0J/zOOWchctLdJFPCyfWMtnG
NdcB7pofbISiqQcd/6XYGp4/Gs9Pu+bXIL+GYb6Ro6Lw+UuXaSHBXqUjyDx44hrT9C6nuoNDHRwx
Q4nrFOO33hP0vFhgAplXKbZEFCwVIdoWzXOLfYl0ysEXW3nxp79MXSc1kyVFZAXMw6xC99SjnNCM
GDe5s/z6c3+sOhxLzXAkL8idvvXHTzQo7WpePcmP0SYcIM2EByxnG29TnZS9R3E5p+6pD+31mr2t
hYi+3pJ7nHUWYiuV2Qo9sDYu22y5iijaKe3qd3hclio3RBs6S30NANU+P8DaZhZ2GThIXXviqcIk
rgc0a2LKtARIsGqnGJWln7G7IVkNZzJKy1Wp5GSeEOr2b6KiCF/OQkdIgeIO1y0wEn+EK4VonSNU
PNxeFcC/vtr/P3IMlEfmMQ5gMv7OrTHcC3rul0csWAmSPtV1EQdo3YqJDagea7M3gzpGT47Rg2+T
74vws3wM00euVQQjj2LHuTMrcozEpYim2NUJHuq9/FMduhBuurGBnOGLoQHocQyLkmslrGOJnQOt
0uibHzWQMUSwMkHyl1xzjNj8dLFyGum2Kfu6QTvkhS11AvgevsteD9Q7SpF8aPowMIFe9HzYu2o2
ueQeqBRlnnwdpA+73AKdCk4oUBfDa4D0HQJePEitd+H+50WZAcTyOIiWHslIvbRXl6iUHGsWPC+x
Af+LDxRuHskcnX+gKorIeW0Czqe2aEFprQsH91jxrNQfrpaXH5GqIYZJpACrfFtzTz8mo9xNcswQ
4jQQNjku8YI8Z2w83qG5aSw+k9VW6PEbTV3jvGlgUdZ1Gwq3ppETH6ntkHaUNBzaGDRAInoyNPYS
2xaJ91Trx1CD6BbnYk5ErJzF4Ct7GspV5G2dz/VGif01IT+Lc5ktujAda6OlhiliNHha5oPUKvvK
BLFVh9MUgUCy9oCZKCal+5ozVq+Y2NHZrSN1mpziJcPf16G9rZhpdCINW99pE3uWfhR+JGTzJvRL
Yz9uDUKkJFzYs0x5UVBMrdu05j1Cfa5KwDVzK3XMuCVXPDfW9XG4H6t0GNvACGKaQVA6Kww9f0TO
0eyUaJtnfgtX1wXfGH9dFeElVWIoH7zYBOYlJsRnrlcMBBu7FlUgIPreCUpfUy7f+WHceHjvfj+w
iZNhAqJOrbvNXorbAvWRlwwzr8NqdnpO4OJXSYyJmZWRbh/JkgyrVId1/PJkX43JBt1iYwdDlM5k
fc6eHU3i4he1Jyxan+F0srVF5Vc62SgHqv0r3ok8rmPguGZKskugOzAVIkevjeKpinuUgxJRqNkK
41kubPKPEilX1HBgK357voS6dj4X3PM2tqyIg7ylf4Yq2NbGXlqd4Zr2K0W3Y1Ug7r729rYnTQEm
Dulo90Q/GiHcn9OPwrlGp0nGpMFYBYA5hB7Da+Ibmj6EnhZ/wPmQ/irCS5gT4pqSlh9wC9Ikcj1r
jOmkEb4YjvxGPlIS99eJTXRA1ZApa159Ck33pO7XaT8IE3iRUIqqfVN2VxXEg9GeM4CSHK00/5zZ
7kn1OuSCOPz3eJOMhIfiF3HiP4FCCaNX7GluJgIY5fwf7eIBuGxJdJechDZ/RsI6t9Wvh31brOHK
fRnNFZb04JCqqo1tvt3chkcY7zgpy7AWfOHimF1F4Req3GM8wHiAmEFzEOSJRWly11Mlxiw5PeWP
cIvQQda9fPHnpV5ilm247zZvsOm4rSlZnhqi/QECovVd22l9IuxVOJouLuUvTN5xKwf4PwonaKPB
+ZhqQx6AnBW6Qlxz3WhIT+YLImE6SUZcLh8mpDyaCBZg1S/xhNvSEVpzjqBl1nmxH55wiHhbdn1e
HKFtf0DHVWv1ChtZCTy7RNyzetyPDD6gHmA2HFX/uxCXbMGHek8TE8zuiT6kunrNjBdOntUfq8M1
ymeYRWRue0y6M0QszOS7OIlV0ROYsabsfI45Faj7sVF1vferjVBiOHrq56wBurGw/QtbqMlaiU8w
2Z1MvnufM5pdse6BMA5ZYyJ5ES8yQPdjQhq28Rw60YRpSkq4YHiDiIrN9bc2j88OGPGBEvUJVOfL
sB8dTvBVWjH5ovavZYSxuaETxr7CIfB0oMU4/KRHA0oYCNW3gW7kSN2P89L5zK0MRhqeYUgDT2XK
1YXxdn39Wct68FbfwbMngh7Jyznbitk3xZ790TqizFOtTHb7WDNIAGNSX7g/FqPpOL/6LUC4Fahg
db6CqEos12ZNic723FGU9HQHz5ZesXWDMR8NGHHYjnCFzMkg7gScfaeN+p8fMcNBrYU2or+18fxH
eg6oP37jiAICyEkCLWVT/UyX8GsHOTUoSV+ZlXjtBCIDqCpgBR/I5bGc7DkXQj+BjZjnO8AZW1dY
A7SkTVtULs6aZh/L5vdn5+Ox7Hr6vGwoqXqVrSooL09fF0NWq7I+wCIP+YM4eF6XV+rz5sOnXati
aIMzPFDPmHNiRmrdkV8A/rzangvmbd7T0s1qj73cKKBG55XoBV1hRHgshg4ZzaCCpKsoorHWq5Ci
2JmIQLqRedYAhxNi0AA5JDJaTKNlmkTo3P2443U7HV0Ona0Aggdl0RHzU2+S8qRX5b5I02kIq/ph
GOtPJZ6tlMS4LSx9Zn4CJFzWdSARcSo8blK24Ji8QCxhG9BSMTUS2MuMxcUdn08b6vN81Xn6Inxp
vxpCtPdXHcPHH0p4jqnAZwDDpJ9t3mscKKiTYS0S4yA8jxOGBrtp57zFGSc/sfAAj/LRPdxtvK4s
IVJqR9ndGh6ui8Frc19pBXQiXXu8RAvSY97KrLXKFAIyULxOLmZleUvytzLKiLO57prX+fsJvVZK
cKWZyHP5frWforMWsnss4Q7DUtup97uduQz+jSP9jgjbwFREjrLxh5Qjuyjg/bPzNfXa1sBLXiH9
9BMwIpFXS2PAbPz/NPyaIbeA4J2hfCrJlwwSUAYSo6//jv2bzhiuR60CZzpil9M00s+wcI/CxRB8
hZcV3fvZgA25UyLvG8l5wt3IUkiC3yeql8wDDi3umT66zFeT2ub3oq9if3tkhizfekD2PnImssYa
jSlBQ+QUEybB+PLFqBSr40Bd7h75ChnE9ZIypEzxg08uOrO/6r/kGXFYW/WNUY1YN8qWLLS9r8KI
uSlVkogRXXzFChPCziz7CetIq2sancibIy3KRZMjm0dAJpM6r7elEsR5ve4tW8lDkRruilYO8QjB
YTn6wGkNyVLs8NnQJPvX948c4enuUk1PQXbqNQBjnH83LD9PQ1xnidGWYbkIfSk54s+QkZBGAOYa
ikO/KT/DtSMBLna0anDbCYQVs1MtZIDhxUSgrj6QnBDbk7R2TPZqRqu8QpI6M8CkZ1L+UmOiYdX/
1tWDWPjmDcbbGBMlMMyKbORBOZinEgKJKDbg15SGlx/fIHtkktfLMAIUPoCl497qQNzTrOuN1U70
keIOs5cCpGlMAfJgS2sswUmGjllN2oUkp45OzoV1YTInCibeST4JuGwnjc4uMO2TwtI5GJTwd6C/
5RuW59Z+nrgwePNWDCvf+y0jEEuoBMEmEO+eza8itVNqcZmuGRgMX0EeYDJvc8P+IPol3Mga+xZa
JuYXNkeXV2xRD4TCUn/9gjBiCr5b+GeRjnAcxFLzFCHeY6ms8Cd58jnmNz40yOQ1Ii7dykCDJVhl
a1Cvzk00+8p2am/dvbJU6VnxRKr0wF3lt4khnrP3MRCA4Soqh6x8FNkjJhPFzi5XAwqdvav1Mejz
3cGnpNS1m4BRn0X7Iamc1sQhppKllHWLczySoEN3/xxXOS9aBDUmh2/CrDV4EO/CKwmMTciwGYiZ
xbNJxMWsHik2hjiYGXX7u8zS/F8/Ihs3bAmiLk3C7ZOMAg3bnDBRaEHTXrq6FqXDaz4HGP658/B8
sCW55AGfDBUChXR3hlYTMe8U/xpcwUm1aa9w3ui34SE078UYn5bn/5kZpqMaKrtoDl5E4ch6KzxA
jf6/24DFVkMSZuM2iOlxQ/4lHetGqqPloXbMH5eWWX+Io8SNQeTqY4UwamYGFvCvy2fuNo+7mPn6
t5vUmw2nUkmSik5FPJ050eQMGN5iy6v7zDjD15EeP/cNYXDaTmK09vtbwdVYopLsSdHWbs1pua/C
1Dw+TXYWn9XFCxnbtx7zXxg2rAy6/7xvR8awr0kpGDyfCvRPO+xLyDILs5S6YVk9haYL64q5OYf+
DLPx9qJfbJcH/pSchiz1788cWlDlBw7ljUBJBtYiM6IsSEV290kuWv3JYLazO6wGb6BueMRU8uL3
foDUv30aoo+QugG7omQH3VKJsLwLT/yA/X77xBGaZ5/5QB7tET2m6FJesTntc3vWDkQuYHa4T99Q
uLp2E9NAJHB+uXnFLQLAcaiR3zMwTK2om9BVSvqKKyBNyKHFikonUSmju4J5cGWw5HfqxBj2k9F7
+eQ7/mK8iaSm3IsnwrfrviB+ZVU9lbjgoO3o3LRfCoOM4SK9aNr1U8h3qU3XeBNCls/aJagvvIq+
V6qSjWAEDKcrHbdAVvVSnr0fE6eRL37Ueqs6+KZv9RGMFLlRC74KxO0npaOkFpxSlUGPwyxjRVJd
qa/MW7jfquFpjlfTE8w+36+C2kbTx1Fxa3lPVHzIygA3T0BQhdpwLz4TcUhscTRiEQMqO1W7EiVD
9Oc6JapD8vD5Qg9J1xR1s8PYVP90tVvluiO2nSxSNZQadmzV7ezxlAzptsyUH0El/qcJI/cURYQl
zNfhATvU11VgfvMq+6kactn2DoUxnHk7gWgEzc46YIAHENQiXJSkQ0eOjbOPu2cCcevSjNZeVFAj
L0qnkugM7RP8fqvPsgsqDmKAr/jFy8Dv8U3eLztYVZlL+D3j74YwvMbs95TcmPs5T2bNY9yM45so
Mb7VCGBwFRBBZ8DMDlo/1FqdB8UiioH0ZZ+zw0c+QnF2BODnT67JlPkXmzGLZ+jjwTZkHaUoBXZC
u2NqFfjoOM2FpjP5j5VhByEx9ahCLsbmDK1u89c+Zb1nL/RezNdBn7N12n5cTYS15uSSvTosbtjh
o7SexCfjWIIsSsTGcydwcXT3L61ge+Zqk7P+mwBHxxG0c2yn1Tx0YD8RXfIzyrMsZO+0sJOuqvjs
6vkXzLgDon/moen94nbGdU5PpsBdCArhXbexQjQa8r4gw6PIMAyvKYek/RODYtms165kWgOdCuRZ
MsY9hhGxiBj/NtpeqOIQRh8mMtiSI3jQqupIbbKUnUdJoiDSq4R3I1evZREXzKET9bWNnInamTk9
JAcj4S9gig0g3BnHLsPCJ0RB0IcMzaNnLm93Im2FnV6k1cSLDEGGfPauhRYN+JQfPNv8sZwGYmMz
w/iTtot5pstsrQkVg+P9FZiDqYbX8YkfA9viSE/nARqhzIHkTKKBaclKwVyYquItfwCRDARht0xu
bzHOGXl6yOAumeAnizT6+7I13WHPrmKUJ3kTSay6TOAA0YlTYw4qvHzIdst1c1qiyd6kiWVYCWG1
aHUG2PohhD0Lqkj5mJdG3MK6i4MOM66n5l84A1feaKcS8mym0dqnWx44xVNzKfv84YYzZy/QX2Rd
Jl0QxK0cETegPWV6UQSB6y9x0Gvrn7IdOG2AiKzwHk7EbDKxw0QCnls/3Vl+ENPsiyk06pTog3ff
XOughNqTmDfv7ryvh5WfePHoo36w3025cgvs1Yp47yPqPS68FJv62/2agd27VBA29YuE++nEfurm
Wnl1VuB2FPUaJBwgYvUfkSKgQn72n+SVkw7FRHRULYh1eswkofBJIHXxfR2MRlT+1w/vaUxTL8Rm
Mn9gCOsHRmNZ3jQ61LV7TJg0tgoqczC/LYlguGXOdACnkIQxp/WQtrAJdPZK2jfF5KiyydM8n77O
HG3ELvNMNI0wpHVl6kM4A3teU8y+GpoSF1/QAafTkafflhyOl2uOB7c48oSk05bRTnlDWasl5cWo
PlvHsw4jq69tzArlhuGAY/KMQ/Ju/kLytXZRsccHd9TkSwxqY+qnCcxdjHuDT8zWua6TJqdMHdHt
WtQnUJUL14yyqB5MIyn4dyjrr6n/6y28EOx/j67bJNdzTCshmHIURl2vJJv3auZOuuWAZp+Yie+D
xFxGBs84R/7qro8A3EhNwP+BgR8ZgiBgvitmUk3t/NeOmCq+ZmnRfBKFyOnYB+qsSbTehx7lA1HV
+aVBTfShCWGhiveb0CX4ZsA3fAP4CRwiH9LE9pMGdmj6j2+oYg5YAaSLHrbBgItj50NpqcPrYjTW
kQ5zfgXhOmDXbzo7am+1tknr39Usqr4tEtOzg9SyZQa/ijDj+SXO66lXt6KPRJmCocLIP2UUvIM7
Izf+iS2XPSuzBHYuPvxUEb5b2Fr3/iqm+0wlz1CLqpJZ+052HtnSBW8IAdPwwAe38nfH75plzEYS
nEStCCwalw0VNGeNtN4PvNkCgL4/38Yq5OKBCH7mwMs2ccqUt7RPNkjaU5UKmb2S6QvdmPTw3b0l
YPQuUYA1dJjKvC7u6mGYEWmfT7AIJhHco2/UxHW/8J+zVTN4PCg2BLOwjR2dAiRtWvmFIjB0xrRn
xeGHHhNpilOePQQK8wD7FtqbGVe3SwoM8Yda7GLHNMRJuyThKDKzA2j8WmaCXbhZtC0aCiPk4PyP
y2hXas34MT6DMPia2YIsub/fp3cxC25Pivvc7ql5ZQZvICl5a4Je3EQjPIgZ+FtSDpbCiAXplNjg
w7zS7opxbREIukzpkkNhE2qUs1M2u+nn2QQtepz1i8m1i1BhVJTdzOXXtgwBy+RqDGY58Ltl3vHA
H52Km9FcoMWQiNkYvazcAHyJ0u1GZbt5BRwBnOKIDflNnV77qHv/zD4H+k3ztz15OK+/Iv3Qd1nb
GoR3bf1HjeBNygnfz8KR21ObUsUGwEqd4lfj8P8cNYsqMXfTRBxsIH0IzdS9MsUT+flevairuY23
CYnRQZwJ3Q9QX5RfnHl7BZ6n0x4jEGBIP2gHQnTnnGNUV2H4v/2GTfEV04j+HW386DC/rwQOVowK
EkbJJ0WYrAR0MRrndDpuCEtCWV59/YlQfx+QXsz2S7uBk4Vi3MLoZT7bMavYxSXQCa60QB4UuF0z
+QTD9/vYZutEfdIkLRFOrUeCuHowtUvMeqkHFTnsMl4LC5BRZ+metWEOYkQnCGJfBFmRcHFCDYUo
1/H6662iKosyNfxraVX5z8z3PHLaD4euOGOwdkBueJ4ac+W+ARR80iQKE+edI80v77csE42foaYB
qlE5TatvuOS6bH0q4RE5h5/GcaNHwHF46txQu0wf8YvNZqYKgfne7LGvu3MApFvNONyIGEI8euHS
8hPWBFPenplu2hXqO8zj274OC/PBr79FkIENSSROnBSkmxD/c8kufPUN85VFg36i12LycLRMrXJN
pYB4WYi/GpQtnRTz17M8+6OCrbFJkvvF5sVHe13n/Mk5zGHGTeQerLJxWxneYRTMpdY21J4QJlTD
PBGHHnengQic1d9NPGxOdo5rd1UF/uI/YSbWIXcxdxSovrxxB86j/PE9zk2BHQCj29KDRZ7/rP99
sL0NFWliy8nW3HFah1zqs1je8sqjAO8PBolFxhGQJgUlGnk3xqWeWx7ce9/tCTflb37GS3/11f9d
4oJqlaJAfKYa/RUUGROrgS9HFDmxxa0JRjF3z2de8lkhNEjoG9mhNNOpvOXEBgB6tmQtscCdtmru
OJa5x5K+Sztr865AMRmlIeCoNa0aUgRlYQxGRe6piipoun6Zq7n1zG0a5//BSkVr2cvpaUWLKIMB
swGzhOKpbULi74bzso3vv1NLNaRpUbapa1mhkDLKd6i+pXVe8a8YTkMj7eI01AN9nDf0duEN7Y4m
/9e56dts+8C1b9qckfsfjPEkkC8d1Y0kNXbczvIViEWoJH3R84DvEXDgwe8CpmohKxW4WI6Ju1zK
kKZhpQWmwhOhEpx1lBU33q4Cl09OpZhDpgPcavvLvYQ6t+Ag4zfQwpf2JWGkE17CZvHF6euUnfvF
jHDNuuld9hwANloniQP6PQoe4KNjXGNKY8OrfvsgklbdZ68bZ7lWc4I0xjVzs7Kggk3Dwicgc9Pk
NqKOHTwSYF5ai9MjwxV7BVNCE/Sk5VtJKzuZ0MuFKB0KzX3k7Uw6fVq6q5gD1sUBTicT4XdysFuG
HHmL3Khp63BTdZ9KbV5PR+fxqK+mX807G76GvsDwjM1HTwD+8uHbbmcbPxjRHVU6BgkLfYdXjGR4
CMcWEe3L+ztpm+6DK5w/vW9lP1WH3rnDe4PKbIauBAezWPijXZh3qRARTpP8SurdbLwe7MLe01jI
zOu5YYnb/15vgw/12jBPXw4XRGrVMeD+t1ieFj6nkAls4hDRdK0MELjtDYfFTNtgLv6xHHaIvjlX
++pvyX7/cvW1cW3bUjmHRuo7Up5mJuTdatJ5aIbXUpnKnlJCshRRUZNLSW4OYFSPqQOka1FvNlgB
9LMky2b5X5kGubWsqG94Gr3zEW9TBlrQGZCtbMdIC9y2b47/PVt2xv1CMaEz8Ounw390+sf8/npL
Ajv/xEfgcaJXDopPTOscy3lF/2lkGSRrGCifMSGPFb7nLN7Tsnr+fW1GvCG/6If0jYSmMnVBZK1P
bwby1dNWrJoSokq73gkvAhpu1N2oZID1MZqqFoy+/uLwu28Or8ubbuaMiYxvOlRiY823wbi48rFw
iLms/2Y14CHf9USobra1OQ30JCcJ1GS6uC9mbcbnmYsjZFx5kscVh3Kk+IM+z6fRMcaa5JZptMlv
ca5+mcDvUi28Kbrv7MOSYhWPH4JjYOoG/PUr7YhHeW2W251mrTMhxwoc7MURjCmrbFT8ZQ3x0qXa
ECZV9aS90irV9l+VQIRYveh22A6xbbiazJXgluNID8VRd3O3U2luYt1qmnV3Ak5yG886WrJsSu5c
Uaw8VKvwN7ap5yUzAlSO4jepe9qGXRcaUaruvYuayOeZ/yY3xQGdgJT4UwuC+N7MoONKBp6flxgd
/HomEtEGzlpIuP0FDQ0UYyqV0Puw1LHb72tB22YfbyADwfrcqJ8uBH5Jl7BZHS0XT/L0xElWFVzZ
eOG3YY4F87rxGlRbOv9cwoeCz6opDx0Jekfk6Fatd/3KZPBUekJHPPdRScBwvqG/DGl4C2pL0T7/
o5FpxF+lpxZ2mzRZIO3ivMb+ezqc148xmPwrB9+PuNdqCYoNfzIHUA7bH1GSpR5HbCqZOBYK1jL3
9hwfoTQdsaEDHGhkTVjcX7QtuceD458UyGIiOol9CCcZbZNl48tVCRQdvAODnEj52ZM94NF0cBIW
774UBufeila7lf4A1Qu8lrHB8IFnt4YCG+ml0rbeR8UuK7YQxrFwMCgKi53Jvn13XKAnQeQVz9Ib
aGhJi5CLuoIftroKuO+bxnavWINvo5uxk4kqiYvPB7O+W632NSq+7eJzRl6Ri0X1+4Qo15uBVbrY
mPk/OJp74gedOC3tFcmWzusomnIT7500q2cqT0A5N49gVttSuwwVV/KoU8oPRJgaWzN+pWqk4ljq
6UjeYHXIrEIQXXRwOJkI+FVao28X1ASsOi7cRLmEWdADIbpuh0QBK8P0okLs0CN06jaH+5ljGkVq
MhMUf4QuMY5BMKPnLrSSWYFLEz+4armrehIUfbnyp5EPdEwXE99p06EnzQ/GRNq80feI0CF3b/Os
6rGPbOadyQ35wBaYMURHr/k2jnusEZ4tuHbRyhfSa4r5lAPwPmTvum/9M4+KkbO7hAvYp77gvZdH
XwAXr4mLd8NtodB1Wj2Dc8OL7vkFLJ/OBnMSqb+fOG1SMqH/8LZI8076yUgWKRFBxoSZvQ8RFzy+
z5hAfSJhUh1Dcg62o6FW3Qo4LM4bfqHqbpanhQIPR9XptZ4ggZdExKvnSi3G0ABw+b7ZcLN4UVAA
94JpaBo3O2W1hj4x+r24UKTWRdQq+wiUFe2tqzUUVhQYY5KDURWiVXCeE+qC/OVWo7o5IsRqWvz5
F5nvFGJskeXXDb47A0UFaxKeE8pMN5HNc4EpZQPKBXRP1d3hV3VLKnEIO4oqpy5kyqyrvBbb9O2E
8Fu3WwIljIRhZ1UzCKRg6VCE6MATdyr5PgJxxv3eAC5CmZe2y8EmgjtUX7Kf5bx/7c4CSfS4xGim
XTWqEMIzn/IWq3kHBEjSGyMCuZRIRbbzYN1vBhsYnz9yucUQ/1p83KN2ztkil2ITUozLbfZ4Ot8w
jPJNTF5cwtPehnWKV2WufSnY03t0+EKNieBzG0I3ncXLGdSTla27gh4UJnyYKvgdD0/6t+aApuW7
OcYdJhJv945GxW0C9rZN1GIcIlTx1TvChamkI0BJBU4vYqsQOc61Ie9RwUj7FWvwTldwisB+NwXR
XKjWUJnCclnHaWiwhfFm4pECaiKW3RS2LCBzgR+oJKB+zWm24MTkMznfBYZd0gCPDctf3OlAdZf5
eoSYZNaaLQQkj83RB5Y6UhuhAM05r7Hdwrr/RfRxeusNLMbJTIwxyFOlgisPMkT2L7VahNpplAn6
7JAwDqmh2tOqsR4KkL8z06OshycLMwjxJBhjgN1Vdh2Oy7QXeGSmv4WhFt3BqqKrfuXz1MQ8oXXw
k0u2zEzcDISKgNF1R9gsep0BuIxxQy0WCZLd2zS8DJonzgXCd4Lh9KXEtD/SwdzawP2qKgNKy2ax
mz/DlYRR28GijTA9AwyNlGuftwGRkpeGaXHNJl7bPC20A/O97VZe1c8wPd03ZtDv37nwkshDVTu0
d7iP0oP3lAKDKbbs1R78yD0EVHKNpdxVI/wodgiRMiIBLg3qdSK0S0glhGIo6qh3pZZ3Dbg5Fluu
Bh3foyRd4NURGu488+AaqEiyXfJ6wtdIQZs3tmk9UHuh/dcOPEX4pud4qEYDgyGNjJUBjcIzxKcw
EklxFWEJ9qbaPsJv1Iya3IBM5RNsu69cWOQ+fQeJ4GmLetp/BJqqzRn9aa8BvP2xNOYj6FX4Gy+V
RPj4wfdYOlxkfJ74Qo5LnbdVFLU7+LpXtaHbisc9IqjPMVcHeNM6f69vHPDmEhopSNWDnF5OBbay
PNWyUXke0ObRbdZ46faQQpyISO1zrIPV0G5XVlFLs+lSBbklURNqEhiVd2x84zGOg94BfrN+gAN+
A07MPjl9z1jcdpTcKwkpKDj/WgmCRviYhOa2N+1mixh/mpBLrf5JLa+fN/JnzoK6OnEF7W6avpPr
AdDzeUIpp3vfNKwoTEzN0fDaLNMhJru5rpisA1QgF1keBr86QpKVOBrVEvvmLaxtrh0iQEn26LWx
ie7EWq03BfJRF5bvkl2l2oSeY6DmUjSR53QUHC2u0Veg8mYCyGWGh3bLKS0dml9uyLriDYk9vCBo
fFJbON3uSqDzDByNapOj/vS6H49TKkb81oR2cCqTyvmUgA2FA+1DyT0r5VOFJ7UXlkgr999aa2ty
Q9g5Eqk/Jig/6LkRSjEvwdQeeIJthPWfcyCENfxqODDE/0k1HmRDw8w4e7ykGMt5pExYNqOLJ6va
ol0cRDIt186H3X5baqdQuxh7kZGFlTtM2NNFWk0VdsfczGYT+4T21L5zwyXsO5hAcXMtESI4p/ZF
Ha5mfqGtVFNpYwEbtR0e+wWs13LEK/EBdVYUQ1QtZjZBaWXRWn+aEidzaxDBQOC2xUIOlB+4vGDG
QdpFmOo+GfkP+rMnT1/7aqd6NkygsGKklAfbAPfuvA3JaFcaHDCyu9hzpNzKx2yCq7VUQ35isoYa
UwxdDFDdoedscFH1PXoA/MATDy9grqcKcX2cQILZU6FcPYaxJYxIQ0bWcI25OEmFY3o3synOCPd3
79HS1+IG737fYtGFrKbwqMHcQppf8H9By+FVBFEMsJOGjeByfvMX8o3akAhbaDjCLlueZmTc03FK
BVYYqAKKtK+z+umUiHtMjLX3ypHBt/lNw8nxwVKt8LR4uJQpE07fHL0Fe68OOpBeX1rf7y8qOnGK
I9t5XQDzfi9UMRcteYX0HGMQ7b+EnjuuoB6Mnxg3N3rrQJ/LJEg0ZXqvEeIYLEcdUVGefXWYBhIX
EIzyMDpDIUzMJxe2ircLO0xTkStNfPDfimc8rHlB9B18WalgOMJjXjfIUiP4tO6yt+Jt2CP5lj8G
5HFi/5hMQEGb1DS88/9XwX7aWuYVZwZN82z/NgEMsY9PQKs/0VRiAlXMlDFMjzuCNujRvZSUvIeW
ytiTCyZyw4evwmLEhGUi1/51OBxcoyjEdE3vho+F7+l8nSTRQ0h1INMlp2Plja5uwJyyUzyDGsgA
258rOzMMyzx09j8iHaqJ0+Fdb5wsvVctn3tsdlfrv6H4a7V3nNFl195zQU+op3UA5BFzoN6ODn1d
GtOpZYCiOYmhU0PPwLeG9kFy1R3kNGiK5qYC4PBbJLVIbL3K+iMCKPYpHVkN8uXR3CutsEb8YtO6
OIzx6vghQefdOWs2jQNUqDZF5i5JWAQ+mvpldY8HHff71nL9qOP8CU/BlJmcbAo3qDZ541N7n7YU
Fzpp0/SQAZMt15Ui6oxszTu4LrCYX1/4sOo5N6wGlDl6ENvN9u/Bc0Z+PAWoWbTV7FiDUbLjnuYS
G4PD4VZIaTdUVncMaHYYWF6vi9pztxNDcQk7/3+otHkO+znMMnhw/iDrCCniF18yuuwFHH19tFSU
7quu/0fUQLFtKG4cUSE8HBND/IlqXs0g9CmFtFqUgAHNIq5V5qQPOXtI95/jU3Scj8vtwDdcFsSy
2vFwlEM72xxJscnyDVm+/prHHbDPW9KpMLTywP6QnajVG0+FjrjBr5QfVfI5p4l+IRau4Rf0JWQb
yS12nBJERJouiLE7uYQ4NHx4w+GQug+Mvpsk4U9g8AAaBcUqOwJpwwstvezKWlEJHmeetfksn2B0
6/6wd42alqgnwc9IJvf0a1ZqLwTLDXMyD+wS5php4TxHmzXafBhNZBk3tkwFSpPNiyT3gkMMGSWP
fRIE4x+/ln9cW3oXNustrOtLkFsGmEe+QK5uHhY58zWftO0cZHDEqW9mkzfoqOfTE0bzDeB58Dgu
AYMkVHiLLoWKdh7AQhPALuMWZtdV3a4uSPJi1qMWcZ464bWO62ilKQA2B5VdTiHrFff2busBNQws
8Z3uwnNxASKyG6aiWAS3/Yx/Z7P4Ea0Xs1RvjU3JLDzrMlGY8j3ehotQHmSrkTTK/jMmXyjH2XAf
/Io8wagap99XiuVKwp3olWg0YRqz80aHZt+Mju7+kFJJPc+YuK3Y3twUrirlBSQefE2gMyRIvefs
S2ilGtCQpO159b4FolC8YGPVD1sv+jhjeLAYgrJAPdY+OsZG1J9FZ9pUS2gJEGIMac949HHpLNPG
g+jHtQjCJtIcXJpligzYMXtE3/NldVJl4r5ZpTu1zvQifgH8Nc3ROheO/jH7YUqhxvWPDW1FkVua
tMOYgf9Cdkv/uc5YuUCgnS/tlK1ZtVrX+chrtN3SCJI1Z3Bk61k/fP8ZWJhQ5BeQnkGxzrmyQODs
X9Yg15YDqyd2f9YyBkC4mXQmDDA/1PREAUlJhDvz+xIdqDcZLcwNLVQFY0INKeJ+psTefBRNRR7E
eI+mmUZ1+q7dhzuoKUvWyuIza8kDo/oq2QICUNyQigQydF2RMIfuY1Hg4ScvD+wvcoWQHdijz94o
LXn3c8+lsdy9hb7zocC+JZN3AgzjJUnDE9VUYS5CABBW6Z041pFURATt05+Rx0x10o0LZuRaqt40
+wIrbYJeyMhM2VVpbfixJSH5PTCHM80pqdEr195W07rS2VIDxCh2avbaNREYwmy12nsgIzCii9c+
ZpyfVyMuo8edkze/EpjiQLOyCQ45qRfiiu/mogojsT5zRRoVNonibt0Jt7ppR7ZHjzNtaen3KqN+
a8GCDedN9xMqKyCikwKm1WwAX/OGdDzSTQ81YLvZ+3FWXQzgD/mTp1T602dpVx62V8uwM5dCkN5H
hIBqSeTjoZ8zh+5cDP+AMhhZIqh1ZHbLBiMv2SnVkIiEA8oZtzLojvve6Vu/4frKF80VfaTS5pGU
vVhGiXrPly0kLGTgL1MJs7XLWbPD4Th57j3VLo2RlF189S6c60og/EofOByDWDwNERGuWSB5a189
4XftNf+oHYJU1EtQFIToXm4p5BKBWZTsAzCV2wzGsXiFfhg2bdTA/NUKmauDgwNxMIKWGuyr2/d9
iD2k+vN76rTUx0xE6uItMpCF/G6mT3VSLUm7V6Wzrd3AFi2uyWkI1KEE/f9F4YZFsndk/KEEyzgx
rMlf2AGsDkUj0Ya6ILohwpECYRaptI01q/mjsZMVsv9eQCncZxUCJX52fuDzDSyyKY1bs1Qhfj1P
/Z+yy8o/5L9203w8bTJoAamX07feqAemfO6Y8oRH0vYbK0lKTA4+P9PVbKaQ3rpqhkJsa3Ty15ei
RkTBnG9oo5fpMoGgIIZYN55U95q2JTWIcaGGoCjEIa6pV85S5C3XW91ixR+vWLHUOsT8i0jgJyVU
tSj8WALAOfRTjDT1fdt36FyzpcZ08coregQytrpaOfoXSptuyjhpW5Z/RHsHkBGokI+riDcRRdoV
9FCLN7zuh+nyhAwMtrvGT+or79gN4gHcMXQPjxIHOjERijGzpFmcJlX1xJ6KJKLNmLjlHdh8w3pb
MFcEqSWJUDrLr+3DOgABKkRlcaui0UvTOZvmvpOY5jNXFn8HWjvg7AoiRFcSjBKrCHRGMAZUCSqr
xLroQsdgrVuQKtd1KGdnehvFvHQpqWRQgHrjfaSdtx2iI/BN5bhxOMvjdSWWt2awxrOVgx+XdU8a
jaeyDtCq5QkPzYpoOzvoe8jcQJJ6SY9+8JzSXpOIdKsycT/DG9SEcNP1E9t2TIpntgvSjEgERk0j
mRD8ii1PTJ99N1lWzNTKg/suLQfoiRrvSnBCaANyxLPkKj6gRloleF/B9pjH03CKyT4ozbkiSNfG
PjFCBlwkZFbDFKINEBb4ZojJOfMn0Altl2xqEFYizafwGs5RULZX63Y4rdA3IINC9U1qFoXlOO2q
r7Pwvi4PkK5YqmlbeJpe8H3Pz1fYvtoPVsWS+BJJAynieom/HpYAD1vKyWr6c5EDk/NrgB1CfotJ
W9IOtCXzVwTX4JrWq8493fyXUnmaOntlFvPWFsjuRk1pieFJC3yO0y/sFHBRKwkrvHp3O/iMBqbW
O1Z3/H5F2Ovx2COIu18gqNxSzAFAauLG4Y6kVNNfumBMux76OMUFygvMSqLXOb/BQX0s/mxtlVUM
Iie6LJVF+fdZCME7J1zTyKoTg71G4eCaGO94o5LOgTS4oiyoxDTpx1xSGha3izKNA+eKN8LmevwG
nVeldCwoxrkxakotlbAQNAaEaw3BfIwm5sLWav2mvppfDRQ/+7weGBN+GLijZw3p0fTB5t3cyUiq
hALAjuwFFGYKdWIIAKciU0Qu5NiiW9PkjvzVjQE7DitG3VFZmdu3XbgF0OM8WxjFY28o4S4btJJG
B486CGlloin9pTjLlk9I/MaKL3YhIF8LOWpwzfDQjZilpan6eqE/fJlwRQiHOZbEPMVOGem4zeM4
2GXAUq4OiNQYM9oFwS4bsE5juSunUPagrGOsiD8toUNjsMSkZM5YcDTwh65auPP91N++HvY9kGZw
5WuWbP3TTtWWFuXUO1O6ccbvnFBV9L9/+raVuXBf/0g/BLBvsx869ER+5Csxjz/bRrb95NxACTTZ
/BrRH/Rk6M0SctYJYlWjPGKzXtf8CmVqb8T680Pm3yMlKZgMm0h5Sz8/uz/KEadiWoWApmd0Vjy2
eydMoXLbOoOAQNVEDXeqbKlisFz+dDMAAxlNwuChlgTe/Ahcd8vRiGjQi8iGZ01jXdzNgUvDAah5
lo6oYpKy5DSpaBXlHaeSj6EPdhdJjypuFETIyZ5k/1s7R4j2OCNnfQ06s57xIhx9ZkFofdcuLiPG
3EG5Yo/s+deaQqsEV75BEHE7mYlNMqScqu5iHantkj4e0J2YiXDGmsn6JvvOTfra1PU4g9bbVINL
WEoUjeXRF1WSuw3Is1WXIJajuao6Doabs3hBOviXZeYvLEgBN3n9YlO5Uo25kynAHymWqRzC2S/S
sw7F3Otep2VvTCD700wWBuq6voeBEuGxRjlrewOES0m588BdJAwiobnWPyzudl9STYyQMtOkLH8/
ZEyPnzOzgeS2eOCi2+d41h3sBvP+MO5KWk5wcEAtrnKMEI9leKSpXAoIGuqP6y9GbR4va+cA3Bwy
PjbU85zs5CcxkDDRa05pIP3F62sYoYw9UF0g5nNefkq461vmAB8NVxW8411UkhdX8fP+xpAnDOFz
ldaBjf0MkMVbSkjm2lQVtazUfeLlq0DBbH4+83OGX8o4iVP1zdGY7r+6XBRVpHnF7BwrHs+gx8Qv
J+TxMsUS2u3NRJPVVCuQYhkDhHhsxA2imaNHsfQYiCkwJ8poxzhzO7qOPSJhZXIOcnm/MIZuzIxp
g/AlgVGli40zN2B/ZS3ApZGJh+RiLTbXiRCBx43R0C+Rk0FXiRxppSeDQJhbkYBYCtDT7+frrMex
yteEEel7jjmDM8KaOBmGv3s4K6aMZtKmouC7msL/x9ciic+El0zRsltr54YQiEyu4ZvUEsDhgCnk
TVVpFtVvu8esKFGlQHgzjy4jbd/FbZb3ckp9Rd2grGDhy6tInS6/Syb1v+ABEGCvs3tJczeUatTN
Fg066iwn42Vy6nKwBowKDeTt3Dtl952WL2f2XNEAby0CXevEpXM0SBy5fwfhx7RBCTRfMoXSjvyR
Re5xzCNCRtq1qzUkld4M3lfL9sCTY7Q+9kYcE/f+9jj5fj/d7NmyXLLNj78oc2ucTW6rUjnuLPIF
siB5ej40koBofmbVDszzvvdRz7JYOlcYHhptZTuxfbmXbxGMMLEYWzFfoaBab61i4VfA1Y/c67Zq
6PmjpXTBPZ77ljNoFu1BjZ1yrvn5ztxsxUND+ovYuSezTr09QNUsWOFgedet3TfG77K7EMYg5ySK
vmqHeukoFcaK30N9/T/9aYBSyFEroi4oWwEZlFB0xSSbdM/uD8Nj96Bi8OrDpVuDEMA8rPFKG+bw
x6Un8gGyI4We9886CYOMxa6m9g/uZ5J5hIlS1jwlyRqqaqsrInSfb+an13+eXU1m6lhTm3IA5aVM
BSU3NrzOx8hX/UEZziYomp2Zejkc9FIi99SBCYIXMaw3uVj9HmgcrfX2SO+he1eXHinMkbLrmmKm
EoUFnfzsqrD9LWorGrr6rDnY3yfQDYy/YUqzqUaFRX8o/nYZzOsDqJG+KbH5usHLFmawkHeK3CZD
FgB1bJxUrgKRmM7fdieRJ86b2h46O9ZlZu4P5KdbRuCH2qjscC3CMofxJp7P+ieab55P2ZbeaPoz
+QnpVRxfpHLa6h5Qryw9ZYOOXW6vmrh65IpEAL7JAZlX71irEIx2UdKIQR5+gQy5DA8YQYb2Zm9a
vn8DD+/QTkjDMTKQnzLh5fKnzaXFxjQLJOhmICj7iyK2t2OQycR5tgC32A8XhPEfI5Ph4ai9jl07
XyJ/ogW8xlwCGar1KlSgxCGyytwhW7mfGcXWimk6l7ktyJ7TmvgGMQ4r11DfmFD4gnNJjkUMksYx
9Kd+4hTQo1rpWD2TVouPae/jzyJjupJUEi7PRFxCiY1G3ptnyKKgUL8oAXhZ4DQ6t/A6aGOWQwB2
f+k0jj3C02gMQpKyRwvlyyBSTSvzZOKEUFMgOzEpQ7E33GQBUzuVtXpnYlLJOlEfnXv5B16pX76C
REaqs5dqwqzW83MeTS5Fz1DJj8Ytr81PkDZ6c2dEm8aN7XeUMGE4s04Cn3ncROCLrbvgq14cWPST
D4/BvLR+geUy32NWJfWl3bvh3YCvT69qhiFz+FeWW2id4kP/bGG9docT/b/Hc9VLhMUMuSLgWZAf
5Ymans4blTd7Vkx9dMfynjaklke2eEd/YTcJy+WbuS7e4SsohTk/GsE9i39ZIq3H3qu2LM9J/+qs
MN94kkee5i27MK79iTh3o3uj5uJRzziawk58+I9aXR/Vstc7sSmd2GXnhcBlN939LxbBd4IJw2ET
odKzjt+efSdMPvbUO2os/skRE7zQGM1QeLJdH1dyHYsTvz31x3kZWWR2D2SD32s5vf+P5aHMQd4e
Cnr+BAi3VWBMkmpZjyYLNiFVy8nctRzbRKAG81LRxyhTQTbLqW/beB08Uf09c9ZmkOqwQ58JpUEm
RYfjMcNbeQZnikVay4pO5yKriCFmXZWiti6b8Gfb5xJSzkX1/FDpbMHxeUNptl24YMeqMR9xgeNJ
T7TjvQh1Jz24wys67msGanRCS/tZqdlqEAoXAEwNCeqGf8mGnZaO1Cm250gIAKKdHmL6vw2+1UAR
Oz4bf/vaI/Ol/lo/VqXP2oJFUOe90YhyNmvB5/MwmXHziRij3e907oydkxcVzOXvo10Gbkeu1GuX
n2xhvPTPvuqW5EhgMremeHzkbTmk6Rnc8SqgNecP5C4bX1wMKWSKbXXFPS99FS1Hn0M8lxBlZoAd
FsA7kzjGA1Q8PzJWk0601ZR+MtqOGB4OgIYpwTlGv/vtfSXruP8qNOXe43MsY3n9FeZ6TL900Vz2
jP6lPZWAFPrvDHKVcJK8IISZmgCqeoRr75WAoYJI5z8EnTQKxWozwysthriqVBNA/gdO/aPh2bdl
qwOUeWiDuf2BGu8ZZqPwhT10zg/GcopFhzSPMDc8WtSbOqVmz1lBSNh2MKB51xM6PDChEMz/WKfL
lB12nBZJEDDTrzRRqbJTXgIcVwsiu4JISnhSO7JdrWeKYQWvDgwSmaIFycqLC9qmCYo1NcoQOYOl
qtZmEXeuUNit+JGQfur+UEIUBB73Wi1x9ew/u9dgWud00C55iWzteaPmLDjiS0jWb1INy5QKYbyE
XbcoUs95lw3NXs1aeGegV34+2iLfC8YHDOgqQ12Jz0Nr+tyPdp9OC17hBZCA5FIrZanOXnUiYraU
k2Wx6nnD95JTWAiWPP6Az+lVy8qnRhgW34knaTeaAVDeBsMFA09+9zUCo94MxUqk61AUmgl+Hb2e
l8R+os/wbIm+aJXYuOkdQSQ0MAiZ+vFOBKUQFu+TiJddku16QSFaEICLvObWrqng17jJk0SsTgka
UUc2+j+huVoKMcC5ErfUhuWYHt+1t2cb590Yf+Wjh8REUQa5N4Eg+I9GYPiIjA7LKUM5g8zbtQoj
2gQPbcVnPPe2Qnu7jIcYRCmdFyI5t5hBvbZ7QLklK1RECIM9b4UcMd/9P+tDLBp6TduUrsNo0K9U
Msq2zA7qP9DV9YEmWHK++kwrM6/sWBCI61V+3QwVIVU5xXdRv7B10Uj3mF4enWXGU6HtJT/hoMFi
j/oAkl3+jGgPNc5QKAJAYVI7185/N55Tp0iE3ZJFEMNvkVw+KC0aobAc6f8AighjoJ52HaQ0Cssk
0xaenZjh+/VntD6dEiTg/J+VuCInE1BK3G1sy/I7C0i01DwMCnXnlTRqwkiHtzFQKe30vn1lan1n
hgSTIRG3PU7Yn9ASJCIVj4KF3a9vlnDbzAfn9DVj1Tq6zB6XcFez2FmtxVy7MZSWGAg3dkG/ODNF
f5Uxf0319L81B4o2C3K6RJd+n36uLMoq5XKDZbZIxh4zmG3qmT+TX80GzKhWXQ58J+5xCpzU+S2M
WMu4kuQvp9JBKqRzvY7gv0AB+U3q+MsFhwCAWfMqBRNaKs1Pk7kagzndVrQ086XEIFnd8KZ/UZmV
LEUUu1ZniM68+lQSF3KJ/n4iCzuzl4yiOpeXNElV+Hk/cxtuzRNbtsEGFkF16LEDsmFCjA6YnP5X
4SwIbNNeTMc1qHg04OP9vTUwkPnpf/RPMYUqQ2FV9hzxOMEJl8QGt0L+p8z8lg5kK9eFEcKiyrCl
KVTGQgSfO3aPAAUjuai3VtaWaAOjR0tFj0sT6yPzkFz2l6JTqnpN/HjopQq18GGG+wOCd77JB/52
tzw1YkG0D/E3mlLPnhkIurYpXDlvMT33ywOR2CUwV4DsAETVAzI8rYmiM0NHgzTb0hFaHJxFBYtR
tfdp/IZ2mXaN561bq/u7GS7GRyu14w9UZzbe07vhEOjrKaDCbDBTdm0Ko8j3mFWL4aI8PU3bZYo7
Hg7OlzSWWvnYjX7Vk0rjl/9b9Cibm+C4pwLVhp8ssEgWbsHKPm7qSA2XrNtZdaqfrBHj1f2rtAoW
3GuwUcJHQWlxCI4Xc3e8UpbxU5vDPQmMMv8XP2sYC5BDQhHkJuneC3EmczegZ/2ugA7lhluPXexa
oy32cooKs32jmgwShxG3VENYgU73vyb6KOPDkS3B7xPyLClNquxzNEWVJ7uuSjvr/DlAJ30JXdUM
10RUfTOvqDK5gWRPBXZInr13dms66tF8bfd4A4A8zOjjaJhLq4w85ePz5gYXwWM8i3hY6Bsb60mt
yK1MckYvQNiFjz5WDvZu8TCZOgYvT/Tf8kgji4jIH5YsnZWU8WrYGryvjsNoF9bUgCDoklwHDC8R
ZA3wx6p5pHbzPnuoz/uRjfpm3Rr0kuhNGkqZ25lrx00rYoI5aQoefEIr7Rh2fPu1q2RVNGOwk3yJ
DzuIaLf4mIhO/bfh64uibb74a+WP+AzknVy0fUeaG+0hN5Ke+qBGqJJuAHe4ajhsYp4f9yZFluvg
Fe/g+45yaif9wx/HAmnF/oNu073gQ8j7htvuStXMCp7i4ggu89J+lV/Fd9MX0xSarawvjHyntMni
BsAlRjcGK3lOgzHSc1WT7BSzgPg38lqfB2ujCzZ6q6moTKmbQ3bykxO19V0wJIN3sopfUWwo+uLi
8IE3/0d5uuRXI09dzUMxsMhdJX0aTKDcbTuxet2ehPEtNDLP89alWKtUbQbeo5TBc0xRh+iH7Gb5
nLkbbNLmAqWrdd+TwR3hvT3I7YMKLjuxwWpXyKGqLHdbfJOqC1YIsLedPXuoWgy5z8lZa1FcHwjT
lel0alAE697+tw4F5rO79AWtJyg/XnDF4BGhe3AqwZ3/s83H2TEv496aCNq35jJGZ0fYp3mZBQeD
GyU/1bUkgO5TN4ejGCd5HvJ05KqTD1hN3eTyY1cyqW/Uq2vzAq1HX8YjoDh1jHqRSRCMPtWB6XjW
3TUvPFHV64ZNjB3+dkpgYLnOQi44eqFH14BNf97KHHG7Kv8aDqgpYifx6lFxxjhosjDmEYU9AYPg
pTq0QVqOXxHO1kvqfpKdg9IfifF6XW+hGaZlcTLGoIhurU8mPaP+pywK9FYUyF9I3RNgqvHqB2EZ
DVKuCGR7xiP309Jfz2LyZh7T6vvE2lJmCdlP27PDHl1IH9Ni/8btJkYWe+q1+4cKe/gpR+D/kojq
HI6l1Ec4m2FH1bwDYK1GfnWMz0kNnYmZqOd0TKbWETsjJDs7Y0/as+cHeyzcNJCZ0HlmyNBrCenJ
pfimtvlxQX4rZ9g3BXqqVEhF6GvUeFSs9b5xkh88R5JGX/qyaHwZSoLmfHI713k+FlELzLElRs5M
g7UfhTPVEhjrlQVS1+7hs3A5XmZ/KEQjqc710rcXaxYNKRpUaeFEphQnTDVSvqKQ1SEjXM59vzSl
rv/DNam2s+UnutVfmpIhHX6sQ5IpWAld/RTKhTSfKtdxY9eATV9GwOs2uIwEPKcOVHeiJc98b38U
tZkIZAdSP3SGqhlb/8WEpKNxFFmhLO3TBLR/K0HerBkR8aeSi+4kf/T3LAnrKKfhizBvJ7SJFNZX
7zbGmOnw/YQpd/r0lIY7l0Fd7jlIG4cmJkpIipiZ5p95za1LcC0XGqpNwUj7mmQzbVw0a9zbdjpr
sCu7O8csdYK2GR0aPcdMdjlYf1YFBZpoNtcrhRfa88aX0DEhOyVkXkltOJt/31LcWEwNrHyEvBi8
Fj266/SWRtGX8T8V2McAP319B42eT9zAgXz9Rdh6GA2JUKKOnHCkqUxZ8De3ZvDHWVTOPFE+Vi9w
pr0Q4vbOazv/eITo7IQrhRlM0dpz+Rvwah5/1SOr3peZR9+XiMpbVfa6cX1oIw++oWmq79b25WL5
ZYOVuz6BlvGO/oBsKmJbJy6Rg8GONKyiN0QEhXzh/Ym9YVveufCTLSRm3iUve7hlfjSM28bbLqfg
UgOoTL2bMv+AuxsGg65Pl0UUm7JxcUGDatdVjUBFhNVayvN1e88ElI6Kc2O3EjnaGNncR6imqtnZ
qSKtbp5I3C39RiofmH01a1Hw54plCNHsmNgi8RAKk9E8FMWmNxmVKq4M1WRG3ANOgJijL1qNMYqf
rR6kSY5QGpjzGVNoiPwl6s+3kq6JGQ0advni4fJBgVLCohh5LPc4zeWgXoLgbrApp6v+JzxV2rZJ
lERkAR0QOYxNz7gJgg4gU7bTu5ljz4UTsBZuxOA7+h/DC7z190f7cEkpFafnqPLTO25umWGZXAyV
f+JWIcuczPfL20gyBXpJeHbvkDSAzYRVkUAIHjchpvYqCYLKyz7JXB/UjZySlOMJlDmfszr9yyuA
u9W0PgVrnBZhIi1GKGzpcFx+NrhHYH7JdxJao9ABnuFKBhPqWrMANHSn6mRAV8HXLOXvNpfcs68I
0VzabrW1kj9yoQwyXXDuUrWJPNp55TNaVG7oRIYPM6tripSfty6vCbpx7qZTzyohF1ROYMBftwBd
mt69ucpb5mfVg95NqbtiRnetHYOrBUlLLMnR6anTiFZwDOQl3osIhneb/U0BAyl/xR1UR1tn3I0U
6Js0VTkKwwYcDLrR4Su/2n2UlyDjVpMZiY9tMOMvxPv/2XueFQPlr6V4wOvKeOUix4kDQ3fx+VeS
xOOAkugAHtg0Qnh2zdvYv6V+OsX5YLHnapUS/d1D51tUNtad6zwxg+VGVsEPA0YhXugD3fvaVGN8
Zij220H9jgWkY8aOeE574QsMqunfsKPu5f8Cq/F1noJKTBsWjiTqRiQ3LSwt/Z5xT9oDfJ6x82Bs
A8Qt15HGAc8ID1lBD8j6j/6bzLVkNMFBPmiIlHQCLZ0jEMgQEVSxhW1I22rXCiBlfZ9yGHmqwE4C
00Al38ivyhtIXb1Pb2duXV61ZfvNzvptJYs/gW43qCioNcsLqsE0lZjzvi11AcLK2j4cC/gHbgo8
koeATse9E5GTF9MqvQXdHu3LN7AeJW+yEUzs8L5yi2eb1XvJ2VboBAj404TolDyok9bQhpSczoLO
JnlbJIaMnUBxDXbAaTppOq7dnc4QqtSCZFOeO7xe0Xr7bTPiQkQVf7Xez8JPxQQ0p5Tc+E0piJCT
rJX9DuYIP4IjQCu9JK+8/1aD3HbJvYCxMG8veRjpbwpqWMJeCN8weBUetIb7qpjxVYVs514/2Rkr
5ug5rJX38GbqRY+M6y6Vy/0FT0yw8rYUMrL1c2uAJors2JlLGWV1G6RB1Zb3hV62ui3W2XamlFqw
ecEX55TD9P19LQeZNsttayu6cj4SX0w2lb+1avK3yv+vR7gbF4lTQ0UIgM/PZf13ClUtaGKyluqo
37k+mirBPGX+c7ZnYE0ksQVrUah4qzt+UEht3FL9cxwto74fRjjpQvWEOe+ITUPnsmS40Kk0iSvx
xOjzL39zDA9oV5WMF13eb0pxU74NBLtZzz/K/fvLpv+O53mQvB/kACtFHuGycE/chbIs2YwQnc3r
9VPv2E8L7lBdo5fHesbSUUd2AmK6KoOnPyS/9kAfdOjIcErIm8YWe6myLOtai4sdDgGsRTALbIjM
NzQAqaZtJd9P1t9/63zl+75byXb4Nc0UfTqGMuJW9UaqBClZ2nJt+ZCYDxMIXzmaWExHySF95BPq
whiv80tre+08n6ILEINH+MkrXIGNU35o4TaC3rRHnIoOf8tnMabFrDGL9P2YHp8ERubV0D+oteqD
PToMaxT07Ah/I8ceNozcMU2FbWKfIVSyFavvCNePLCp86pawLEeEu+UfvpxPZfFDveZMa5KPWY5Y
gACo9C4NdenfN3qJiB2AZM2qA1Kdh+oa1GRJ2fmgp772fM/NVrUc1UTJWOudjhYiOUYQF2dXa05Y
gYROQfGhTlS05p9+kx5emPJk3nmSsx+bJ+mo/9ESQNQjAUzedL2nFVHCN10TFXOAmXpplqbIDf1K
shsnkiAyFiHG5+KcpmErspLNtpHD+xaasWCULUPrjlXZwlDXseLIjFhsfm0rwd7VySHsF1cUAYot
ADkt0pja+HErcZAFyWNsE4WwHtj7DLNicxBM7Qw812mM8HBhenoxhoOWNBOnAGCCkz8mZSo6Wk0L
vFoJW4CyrT9zfARvmZvlaHMoOmFVA508xgakHrBRuC4MnAm3z4T0SAYSgPuSPU15zTL/CUkGZPJm
Xi5vNar6O+B9CtI5WESVPxm4PHQP5B5SMUBpMKcra98/ecToh/+tDWCsv/xYvwQ3L2/vXH6fI4yF
3nuKtmQNfOTqpKKuPvvCyau5H74L1kpLL3wdI4H5LFYRTBlZJ5EWeXXkEXCzIiOfUdAlmYXdbyre
wjINvALHFCC/XJ6vpKl2FAP2LUZ/iZVxr9t8OOZjeCduunHYZBNZSLFaTqoFZv8t3yu99bNknAbY
jvT3/auIrCegsPkFMYAlVH4mXyaKt4l8Cjhf9rKU0QkYNlblsT4hkEN2cT2D5RaXR0FUuhYeAQ5v
9Hhp9C/zGrNCNbfgMEzMYPvuZf9X9H/m6GzTR9mC3L948mdIwY2Eb7hMzv3L/SiWk1rLn8AsWnDw
S7cvrSUBJc+bGaCn58rwnqhiGz+V/yz42E/5FErAU8fzfEOpKAlPeuFyL3bOQYDDg3b10ln/Dbd5
w9irynnhwnlXBlrOQX8Dp7eM11LAUsTgDTW/XrWZXG107NU6bVDk1M2Yypdf+PRBdpFDUHhoZtgx
4eozsv76kAWd5xaPdfiSLWT6pv8ZW29mVVSRSK9Jebhqjg4XkYjnaXSpug1PUm5pP5Z3CEt26rdQ
JHlSNZUstanaWSi0Sapq5uLXTMt34Fwth4JbAAMOQWEVduO7ZHDy+FNA2/MqU9am5mFMA3hwvmDM
qVYDBjcL/0nMgPnuXd2STk9udXwN5DiXkV3hWwitZrAXR3s9MtwlKtQ2ZtzUEQ+SbjuVENe9HlNJ
p4ClOIzeTLN0+ebh7WhsiGdKzxhv8FUNX9RglkUACf00uSsn0lvgB4ZBvrG4LtOGdhcy3K+K4NPV
dSM+EC/bbX9ezVC3ifvATmTUVjy5bO6oyNbIrtBDWE2FA5i7VLuoaRC8EJGtgkjfaB9T9IDAHnoY
RFS/ZYVGD0jE5fZaXPadSCbM7FNKGCuiZhCIaMEeLN70W89dhJmNYIdheU13vcvkujEcL6a3Dqcz
VE2WWmh5qE+SCvGjsd9+82vwnsaPTSwwXHxkFCdE7ED9shqB3+d6wlDEqTd3/dwMQHf45zW313o4
1AL1dC6lDdbxpxbGNMaNU0NXO3WWVB7fqnPBfNteWrboagkix+gqZMAl6rjDOZjMUzv1ed83mX5/
Mbs5RIG2zr/jLuQ8PPEezzMEeLsqH3xoeZdEJezTZO2Z/2m1ZkB/15qouXMGUGxWwaJX4CRhM0Y/
/0jDmSxAi3mx9sIU2w5FQh6bNuX9uHPlnOtgYgv4HChA2vQG2Bnwphao/HlROwpys532+OeqQp+G
pENNMrCXZrNMHxNqxKzAzcLoHYVqTIZgqsNZaWWmOHu6i0xsuDbQt/RxYQkLXI8zDyDDkRl9c8Kh
m22QctP1hzZXYYbx5sAafUkMt1iFM8UKrVWzgj97XidxBxbQPEZyhHXPMgDOXyb675VtPC41mjGb
ruMEHwSGhBxZeSkE5lrmaiUhAd8qSa9qm6tVtDo/ndWM0b9Cw6CCwDUYvX6x61z2e6n5DOX4ZBi/
GKMJ3fIoxH6F0WiEuTg2F3o7/tym8nEoZw6ljjuz0jH1xcY85vV5uiJ849ikSu1AZdc56xzJLFdz
+Ex9iTOE5sS2inrzmVZJZTaJ3QUtsTayxLNj1D0j6fchMzyKG7AE2IL5Yey0JF9JC6MVk30q+juy
jM077b1hBl10fQI7nbUwAhkx0nZq91GNmx/D46GVnTPw5qS5+zLOolTtriNEkOYaDLszACkdtQav
nPi6/BSwQ9zL0Iw747TS3+5GyF0Dxoc2dHwBvl9xdEO3eLa1LeFZ6LjIcbD2whG+Y1/gieLGXkR6
NyM03LVTPoaC60wYIIDb+Bzu7cHghPGpPfrwxhB8d4XRHMqTjbMJEPPRrDDL9w/D8thpu9RZVbU1
bJcCjnuSRZMt8ub2DV27RC3VnVqyJ+4w/kuU/gcH+h33yzpKaXuHkDZdIMGVp8Cyi03R2y1XZnJ0
CDfrFj4Eq8zkxk64eupb5uBuoBBWqwPRT3BwKeyeusSAjvxg/O4XnRHZtKfVjLBg7qHEOqcrynkG
x2VLg7c+TP9K3zl4hLgqxPkAF1a/DFxIDeg5kg0rpqI+lPpLVquxZYD4MHkxYmS3pUAKzJBmnKn6
dFu5JtoDUkUWz7sXEGdcWZ68jAcLaHifSULFWLPeclsJMAvZXFJIWwE7bcIHeJ7Y00k5qH6TbaeR
Pf/gsy5qrXpIk0MHZxy/xAccaK8mFbdOAiB48TSHWqY0CRZf0+RWaCSHywmLyDwl5ixB25oTiPZL
cNdY/X2wdSNS6EUkXXdQahLN16x0JAM3qgAEr7l3pltCk3+LGuGz4Bs3BFRRWJqRW3Yd4kKNtAGn
+6hSTfDwb3JN6eGrVgeonDqhza/+c23Y7p5R/KAbU6zrK108yJVgKYNbotr9CUIBRmNlOc5NFsr8
q7cOxF2weIWxXqIPJvw9Mfg/RDMQLz0+p6EmETlcHyGknuX+JSYuENN8tLEoM6gOjwXG+iRgZspT
zZIWXuR2ST6hgRMXjlan3RCxDBHcQqmdk7ytRuUz+JeNyNyrB5LGpqCJk/VnZAeWDcEbOZFSNpQC
vzsvJVzwi5gTBWlP2lsrbyxGj2/AoiAiOepb4+KGIBDA+8jzwPZmYILKIRJfy+S1wQhszQgfFzk2
AMEH+fpGL8hNwSQ9ELRPV0busvEutxScOuaxDqx916pKXXNc/Q0dLNqh9+XBFVBHCkC+LML702Oj
bGzQou5MJyFWaVgGhNpLO82/nvIAVuLiMWB8eFaIdQehpW7TtZjLKmTvUbWCEqMQxVKCQ+zyJoaX
APGQ3BsgQZiYcAuoiCnlqBz2y5IBDkJUCGF607XFRsyk42Bh/4glb3MdVXjJmfASxqYysU0oZGdI
O4a6kyIEDGrsqd4vN6D8XOGLDldZAgO6CxaHlAS/UFSE+Eq7qjxcqg471bkQ2BhzPGEXrdJgp6Cj
M60Eiimr5HObGbTNzQS2PQr2pBI2DaOmCBBgj1Xl6vDaKIN4fyfvH7omiOK16Gy7cOEd4reZxhuz
qcF06PiHpoOW7ftCamew6lBsvc9aFrnjESWTnFkcIQHqy4rz3FpGv0mqhiUSWxeOdkfMr4/5PNlA
iVVOt3fG65O6QdKKZaILNeqSX8JowpWnaIuKlxMxOIcWEN1pQw6/wkmUoLX4QfEYuv3B03U7MQ3l
BoxnnoPelh51ueU0AfpaLY0dVNUC2EYe9O88j40UaQEv8DAIg07T80DGNzKbG2MqLoNLViLoIb5n
t6FpSO3MibQj1HSSA63vEeCoGzPz00/FOgvJgExPRUZSe+Bf3Eey2/Bisc8y21gGbJq+GnJcqILL
UkXYUv6TFnvee75MlH9EKdtbot5MTEWh+oxl+P42+h083bsCiNja6sGY21g8AwV7+VazJPquaMg4
28LvzNgAN84AKvzqo9U5VJ8N+/vfJTWoOdsA1nkmi80ZKR0AKHQbn6RMlSWGy43ItQ2K585BAKMu
XXbQeDDPAlw8bjIHpFGYnlnFW9SZn21Jkt2icJpRHFIGxziXuMNuQtTIIwVDjp5IXRvWu6aSYqg0
MT+qH7N1Yg5bjL5v5F/YxA+fkBwIKtTbILjAW+2zDi5PuW9W1nhR5kbEANHAhtBouJpAwjhIr0LE
/mbZbtpuXE0SyTuSvjdVfvSMq4duTPAu7k3H7zBFHOxsVvkkwQ0eYw4ZNhbfqarrwF9ucPnKaj0L
41uILzRamVuLw37MoZmhXjE+b6NXeAf9b1IAjth4R2XWr45Yrrjqw2Yaj1aFAJP6PzceT3h3kF0c
/r6K8iRBQzPEdxkGsVU/2z/akUoMH3yKHyfUDgh6PBGOX/7hTuBiq7VUmnqQoXbmbKF2TB2qgb79
cZ7kUH50JejXkgRYY7cUX6qGPSnj1QqBl+gc3cEDeUXkI2+/h1XfY3GflivggLHPSx5wD2468szr
39DfQDYhw0HxMXXFt5qMCSk87HUPx3TX1MgMdM9STSXaIB4BjqEDoFrVsYZQTSluua5dpFU+fief
wa5ouYY85OEWulbtgbigklVYitpx6ZI7DhzJI9mbl8cKfThOiPtpQWeouAgLo7xyrxU24e2dQPv4
TimhZ96w9nYnl7R4q5Lsd8xr8buZ9Mpp/jKNOzGUQe3Ab3gXUBYTeI340smiopCOmeKXxadS+11W
jF3YUuZ+FSfJW/3xRYeNozicRfYrwDY4SYeUxG7VwqrA0i4B8xPvMdJEgbEiFA5WcypG9MIFeLoj
oJmbz5RthPNhPtTBpFfs0ibEJW+mXEg+N0pkOAAjp+aB1anehfAtQXMf2znxQJLfPRERLC540EdH
j+BzFKyoYkuK3XLE9vnmKfdFtYKeh72mrniwuLTczotIYkdwPwiWAaz/WOHL0kkg6C8XRdXZeqJ0
K0bRy97D+sdIzgERAR4RAHMbVhDP0orxtiOmtTJwCnP1aPy4yJFFascBfdzdT2IoKoYO38k0SGLW
b3eJmqmoqxVRYC9zE6Kyk6AOzvPbqOPw9SKdHcJJfX52g8aJkqTNtKMzwU/tK4sM4anYgnma4nQ8
QrXx0zSt5D22S73zK8FxvH3lcqYXCGvR7OEsGqVYPrfNJn1WwgvWq0D5w7b+Ge7uXMBaZ/8V9nPV
3byqoGr6Ehpp28k0l1rYapqStRxiNyhzSx3PnIggCouKYidPuGws7CiarsnNer+htXbVAo5Nm0wn
XBJxDlfAs/+DpqxlojoXMOOw6kkQhl/Xefh3I4S6v4FjP2pexpaX8SmcLtb59/ST8NPqvV8hbbL9
OD7oYBB0oo3y1lG0Ag1ttkblJzRmlxRANtpJYniAfkzssIGGvso+8dtCtrgbNxOIsvUAlC4oiBBt
/AiDsI2EAE86Z/QtXDug3EBbFVOO/KBsXFXRTh+qHoyGoShPr5VE3pjNVJDzUpQb0VqBAOpuVDBg
vVeB61HgtdqbUCn3V8omkf/ggRfPqhNmy00pgOIrteWPJ2AWV9mCferYRUoNRy1oQXeQwK/pulbZ
XLRmLc6aybS0W5hJ/zmYKpVrBV8IgXy917wOXo1eH6rIyNz0xeFW6AH6VMrtCeqUmGab5WE++OwM
9nX89G3Fj8Yx21LatfOdDThieOjcRF4lbxmUQQfqixXWX5xdK6lT0qDAfoV+SACFOsZf01UwQ0YY
bEHpyO5sGiOrbT3xL5hP0IVGPA7NOLRP5Pn+ejfUaq1A6ZTlMBCGRspLg8vqYkzZtO0KFTu7jr+8
0CRoLwUBim50MBcYC8ubISIJQIRzwb9QQ3Zn4r/VdqPxmLX6DAI+CUOj7b8pZcI7SlC/DOVV3A8R
9p+3TE+g2mX6YpQ9/Si3HjSQRz9hILCafM+4U6hYG0Zlf5jrCgdzSF05lFJlf3HrmNpV6psOATiU
fuQpVnLHsCATJy4E8V68KrYQ3TBP9/uuR71anFR6ZBTPHvGMNkBxrnA300eMBguy5iAd9jcS8SKi
kfdebwbeg6fACJNzhF1VdJEI1C4MLcCWtqQkVKjEcP+sXkOss492qqBqnpg3Kns3UGW9gaqI/jVv
23EEaAWhbao1YlD687RxtrEeCosZNqleze0gbChI7zVNh92q7LNxUX+dbjGjp2u5N5EH7gASt/3q
X10hds0ieLNyawJ8Mxkymfjcy4UjQH2w27glR4yf196h9iEMsteqE5nMr0jWSVj2CyPYS33gW6QQ
ZdZy972k5Hois28oG+ZQPCHc8ptFA44uHAlnHv3z3VMaqxgjVKUItX5ajbPpEHr2djZhnF0xfZ5e
6KNqZVWx9kpj/F6JGDFfqw8w2b4j4uk/wbgRhwbuxpyreq62ipDPcKAQ9vKe91YXAgxhG+cyPum1
wG30sFSWmf9tKAtZU7yaZ0E2XMdx96kxH/M896+X7KhEcG6Kv8QH5YNiUlMcDgyunjqAUX928xCg
GBZLRzQFuRL/+w8rk9SZ+K41Pt+lJOyaNIn/BNNFUE9+h4sdG8PMNXo1AzyREFb+LxUAquY//uzz
QY5DualB7d4NXJdmPNodT1yvx7ObtytIQZz5S8sXweGMkorozUPuQqsYI1Y401hI+NzwQATQD/dm
dvKGsURGyaGIJ9ZYcL1m1i67v5sFs+n9VLIVUU3NqXHA9yyyZ7ptOXCE8ffv+7/R3HdQWvfOKWnz
dnM04um08QqnQf3Q88vCofw6JdUsnYHo6LqBfUgg2qvFfJlx4xwxFtZ13061ojFpKKy9yQcJ56Qq
DEay3Sl6EYAB5cI9DfhGr1GAFEZdQoD+M23pbh2xsQclmXeKCLUew0lIvGf95UtNsSOukUVJQDzl
bZcjnL+b6BbJHLWjr4Md1SRzwdVOZ/UVbpR2dnPl5kHzkC+GShZraJW6n8Lmkd6aBz5puawtIHLP
bcxn5VFRKh6piXY1yq2hC7fAyXTnupUJrLMDdXlT+q8qjEj5sW9J7jetVutqbqBmiYWewEM35lat
zRlFmMxj6E9RYPC20z8S9EEs7bqZRG9vLBtaVfmmSrees1ZHZhL472sIY8j0bTieB1Itn3BMMaNN
8TMz23wlia4/GUvSuAaRJkD2rJbdTmaptJGmuE9WIGcHkfAcsBdkrpZ/Tt9YzZfxAw+qxWlJkXcF
gYPu+x4aGO4kh0epn7VSm0Z2dZqSrsCScFSDAVWhikoSfuc/JLlpdAgGb2ibgL2TM3KznuuMRDCv
V6uFaf8Pir89Bm7Tv1vrxr7IABGz3QW/AXRG3LuDb+EqHui3awwVgQb6f6jt67l9DxxpT3rAF1wT
UXTmYg/gKYA5fHKTRJ/bYg3dyP9qMppAU71ZvWz1edWdLHEKdmGKpzyh2qbfd7jqyfiqJXxdBfam
onGl001IBpRMz1KDr1iwkIxcSa8qx83wcg9FeF/LNI3FXdAOoqFrv1UlL5aTVA5T8SbszKk8mA8Y
De/wx+UmjW/nIda1S1C4LzH3rbLN3K7EdaI1AiZdA3vl+9CXXXAr4Dk9+jE8cA0Br0j18V/XfY/v
6bsMTGTEwe3c+sdu8fHXVMJuShzcJjxVaXurG/coRWtHexAtmheUn/a1U7qsv13pJw1NA97tScA3
Rv9wW5j0tyHNTzIUxEPJ6slcqRJTmVwkBV1WcmUeCTUadAB6XkBtZCqHfSxcdEVXVp8PjbzOd9ec
jVmt6d6i4ay6P7z3m41EQALmE7NA3pRbTc9rvt8tQzuTjnVDgZPULkLMOZNgukv2CempTZvjGjVZ
Tr+Eq2K/Vspwww6sz4OGEb4A3egXjfx0/FJgLDs+xli2IBiZj/4lRilQ1z++KkrHNE4vPi0TYJ88
/X6LheRC/fbrxn35IJecpV5eACKUzbbtTSLKXDbW5GKtMx6r19JvtwSS05m9Y4F4PCSQiocvh5Ks
rizbIpodwg7xrnDtoYa0MBwz5u02Y6+ohk291sXTtDi6oI8cDD4S5dXAxcK6glpLdpyFBH8kzbrE
910xs/Pp/2tsV8LURWyOOXICjrYQXBYOTCbGxeulqCcvNB1e0J6o4ZM37qim/GMhrE8FANHQ9eUT
jDxSzZMAF/DLdcK1nS5cZNBaNHGY/nl7vYFw0K2eZ3Cwq1AHw6WzsV/mfS7VAG0YYGDjroUqUr00
WNg1WyJFQAxSrY6Rs2pdIMMyC+88JsOt5qH6TnMc4NdUL5bx325mmBt3UA6+epFyoD4yJSnR8TTW
z9Lxz1BsilvBFnvSPbqULP3YP6R5cj2g0uYd83+8Gw0M03iMMQgV87peGPckFyAa/zTOfTx50Ka3
gvNLNg4ebmVQUdcmkarG0oz2nXPoavEFVoOjBC0R2eG9qPPc3uKkZC4CGkg+qFwHpXl6xAQceZOR
p821WwSoi90uymk0WyzdBLVh2ZzahLbymKFcjsIEbzJKUO4oBCBjHe/v9OFkJbDIwXwn+zw/I/dv
nXseq6GJ2fnDVWgBXAp4gOjeeMy+tr+48XWXLm4sump9c7r4o3FVLhEUH8sopwg8ozTWIpG2aOdt
9rekdk7idUR1FNAWqrhP+uhqONlGNjQ10eczvTjf6nOYMKdvcelC6GMBUFpMesvho3SQBI9D58e5
0W71Aajag4v2eIofnwRZ+0/qwd/ayvf4iZlMhsILD2ecCFeHN2iEdsh9i7F0onQKWpcNB+g1dwMi
6ckVXzksFxJtOInaKQELOcaVeqm5xjmMIsIY22WRiuqVgmZ3uUC/3XlmXwB9/FRdR891GfNC2jqo
OS2rMgvT/MzPIN02OwJr9fPtUKaHiAf2GO7BqGXzABB+F4mWrdh/IqE62uNsVsKGrqOBhl2+vwPC
1+1Ms8feCT/SBGU5TrGs/n1eGdv4KA7eZsJLbGUq3CswjbUVtpHzVDPAlN7V1uYWQL9AwyarElW6
NIYOpsxf3n3h0AlrhoesJkqbtPO7HomZ9T0UHTh42WJ/ibQ7YCSu1rHLvKoFlUnTf6S6jN6OKuWd
Mh7vKllpbPKywVngjA3ZKy5sXJDZ40BHTP8oz9283shMvCkmyvkUWttDoYAOAhjX1eRAcgL8Gnxr
WbFxa4rchvjxS/67mJJYo3kI3UMirajXLIlPyy+alZaTXeZFW7O/Ka6HVBU9j9EDJ1dBoFI2Zg7X
8yDcGWxa2GLNbow2bEQq1GdXkqie4C839fe888EMtaR4p62E2TPaSHxrKj1sAyCeUwJNHUN44Irn
/vICKjhShssIUXOks47pbzHioydCdNCv3VhGKdef3gxWHbIcysHZAs6toNClcU2TUSt+w32RQ7IB
paU6XiLk2GMpFGLS4AOKhjHhboUgI+BjlqpHQAhZ86Qe9hpM4xEdvNdjywOJ016iRZee3lyLw2nl
PWx6vU5JviXP+948SyJnAnMXTWDSXQTDB1zhEkJIWfyQLzx2Wcy4z8Yr6zs4CM5HOwuK1ARw4eji
QnepGz4aesSc6J1Lw2a5A1O++guvK4i1RbafSqbeFLiJHMgPL/IH+KzulX9G8IV5mi9UhybhJQh0
xzutp20uVRc2U+2ifYlhYyaiToCOeDLKAcWUAFKbEr8GKb3n29akV9HS6/XheX/ZLFjgNZ6Q1KHj
ippva/tmmq3kmEL/lGuSKuEzRBPcv9mLJeOEL3MAYQPy0RoaNcGz55/AtPOzkFNMWq7DYI1DQ+pm
6zJxzekPXSp7esHy7c0R/DWx0iRebl47xg+ItLSdm8MaIguJ5I84RsqMmQnmd/7DKjyI1cQM2CFW
5bg+J7oihfR8ev6j9d8nt+SrbL/RLxGvvm5oG5HHYuaUrYU4RnDlKoPZhhT/mRdU2LOfgRk+EChf
xo9bARicK94W0L/rC7P8E1lFdlNTN/jTNo81dDih36oK4LbNyZnvzVveSjrPzTnc6kF7dW9S7aHI
Qs7Shcc3UaSnkdRML94yZqgMr4eHJCLLN7UprwjGWqydpFIweJMKVNtwV5cTot7QFZ/Sdu2dlcOL
0+YjB1m+zURDAMRwuQmv+AFmHrVkwbjgWHwySWz+0+v0BMPIwj/FwtxyKslVW81Pdavrx10wPnND
Cqqxdi+9qFMTV08te5tgDZl3SnzLm2Z4QsMJwy3vf1Os57RFGyI2W9K57RzbSPbabbQcVWp3+8tK
NSMJscIgOaUR+xMODEAkuTQtQ6wRgPtKIoBLJLDvGwgzpVxWZ82toEypB6cjOEJWgSk3shNzwyM+
oO6PjrB46EjSObkcwJSqCuLlFzD9SKeH01mSUvinuS0qvlSMdYtfVygRgbxXcqTIKRimy7niYewW
KDnnUlKhJqvrBuo6BKQuWtkKN6DJ5TrKcXU30V+uBNXbdJsG9atk+34rJ2VPFXHkxsTC51p3ETPp
NX4DNYU3nx06Weqjqt7vmqDtV2EvK4cGwugSlhv5BaFjmDx0ThdT0EZ9oe1cAvR0Bk50VFIpG3uE
lRYsIecWtn0Pf66fOzmFe73WYQ8hiDCpt5sx1Zf21S33rkUEs82FdDeSZuqhDtrSMTMX0Esp98OO
tQ5FaGcdxCkTXbo7wVLfCfYWv3VEVWCmYeZiLBufc1GF39gB1bq4x2eQF15qRo1N9QOQF3Z0YO8D
oQmPra5mf/piBwewS9jaxfhHx5O/+uLPRCaHOUR/wznTiAYYZ6PyuigsX+ZyTsSORfN2479uXXvm
TQip+1JFi1yCgXUDRYfMVlTVlDB+Is4UZDWXWQg+ytLpBHIr2WhIJAi/UG6KzUpBITOF048bt10s
YAQpS9n29AHbVfkKqYkS3HDi/Mo4dHLfwip7sRCXDuslf8N11wsxCacPPQdcS6fKBM0zIqCFDTx0
0ntUq2rKPQjwMq+ddwe3YzarMWm/yygTFpLgWzAZMjqXttd+VnaeGvrAe77n1AuqwkO+MhNEcQGd
u7435QB4Sahph/CSg1qAZDWfFrX/v3pgaBlmqOaOUS/P04WoJw1jaZcxp44qJJ88J1bd92uIAm8L
tw6smhNgGqwiKuQCFxKt0hcFzPG5uW3bN9byUsXF99Gg6D11IHEHTi5FNOcMzEgaaZfC4H09FZwm
RdIZw6BtOc3S4+uaVTOhXN7vYdWpQy22NI5LiD5w96HpzbO9BOuyeJlq1AnyiVfgvFBHSoMrQTFt
uGEhHRM0B/52gfjJQRA9lPFb6C9vSCAzAldUmoJiOcSgCZB7l17K0JTjvLjVhtCkikkP0fTBRBHx
nlPQsIfYhr0MnMU6pOVIMyBH+TwRnffCMy2ueknqW0dHNfJmtflvXR8bVovZWe73Hq4aCgvqVlaf
ytOdIj06twmgzDc3u0ocqKhCfuKSM3yblj9HhwNeIRk7G9q2OhyuDlFS5ugfz28dn4zTbgYuE/ff
XHMlKX8MjzBpz488/O1WdMRL2+KD3TmmjyadnNlI8S35AC3q0wXeCWFnD4dvjfjEYKuClewmY+hs
HkevLvKv+c++TCazA8YxxDMctHxWTe+t+d7qSE72uR9hYaOXFDw13HcNYrNhPGGtHB/Orov55q5U
8+hKjdv8pUNeu+WIPAjTY4e2A49L333SJVbfN/yYJu7sdwvIT8WLbsc2PWN1JowiFpQJXk8RmTeI
RAeI6B1qLBND5y2ofzYuEG1oXXS/Q6TUDUs36ji1Xc7TusCftQsMsTf2jXOGHYjwT5rlmaY30b9+
noKeZRPMmSkbORDcL69idracpWsZDQnTZ6VX6VQUYTC/fX0ffiv56azhBhus0cDVNJ9+FBOFR/2E
f2C5V5ZzwbrhYhK5lJYkFO6azWk1IkKptMrMYOtZnknC0MyjcJaq4THrLriCJ5zFwt4AYuyzWLHX
GccKZSPfkRytFoxysdt7u6E9Mj7WQaNbEjKWCjZWZcoxq+f+No85NVrzfaqSXoZNvLJR0Y8VReBJ
J9fsonAVqBEVrPh/NrNf1tS3AEvOJGWwSCRqvyK6JurqWUJUPfi1LJuFxrkrUTRdzpVzGjTkxU5W
qjEQ+KJkn8pQGeOWPqM1VgK0kSdrbVawUOmSo1+hfvTVpRDwbbs/FqhTK4+pEIugCn4WfQ8FAk/r
miMyx9+UWXFGogL6I5a9sveNsnj/lZ/OI3xIgOgD7QaxhAWJ+VbH2rR22Bg5Zs4AtWPVTqJMxAwy
DIFiZ+bC6QCwuilCgDQOtF1tsi2xpqXwID9paBlQoapBddACrVUckiErdCSiPPb2StxifbBwHsrF
6w9hel6mKBtc/ee6Vh6J1VcjaHEGcR5QyQSPW5Wl+aC4f0mUF2NUcuN/ydmf9MRWmDvISd/OT0B2
tnUcrOsLgudUEluTXQ2nG5CjQ84WFqmNvid8sKs9wb/tE8Qn0GCHiiMZr9e5PXx0j7SopgR3xZLC
EAtyEH8UIzTs4d8DUoNT8vEyj4Bgc8POahK3UL0Qzws51n6ClqvVsCRSf6j2k5D4sYnd4v5+Pp+q
WNQPkfXyU0H5ZjaDD+FdHXtsV6RktFom1DlQKO/NxOJfeOEaj8p9B0R+wUMMssnyEXSFxjgBG8HI
cetVsFeHz1snWi81PYHiM7fm7Pit1Sy/svhGy0S9oEWuNmEGRxdMIqHwsYGtX+N3eOvsOOVhujyt
z3c+eifwkSqw7iJVkOmbRBLEGILBGCd1ImD6AQpstDeUb+4K2VyFDLl6EkbxVi55+7HVMWITXcV9
XSC31yeFMZ/cHI9FoFol1tJ/DFh7Wh2VqpNaiZCmCn0MYOpwEL4Mf1JYE59xfz4MsfLCPyo1cZNe
fi63gp5qGDaX3LshthYnS6aZxpU90rzTTqwtBbGPq4J0tcGhK5iKdj1xu4qHkObMAnmowdixIrJH
IeNJLCknGV49yMP25PG3txOdiLz+FQbN2Ks1AOXlt5/4NvxTRVr8zRkGKCpNHVdQuZXavUz2AiZm
bJrEfgl/b97kpyQbbFCy4i/xJltowlcgzDJtUFWQC3eX6gfqdIq7YiPUOx9EVo6WoOvvH+18X6aZ
eYkImdtxV09TqM0iFAusV3K2XNlio7qnHq7NMpGpsfdTDMv3xfkPmgTrXdTwOappOE5Ps+PBL9ic
fk7pswmAAZt3NT0+M3LsrC20hcWi+cQWmVVgMCCwfexVQuDIcAN0m/0SsNAR1vFp0Y0/eUA8U/rY
Z3F2Vvr57ylxExRF4h2U7iYW7R+O3Cb2qIkulbsRufXpqqTFTBav5D3vmxcSzjqUryayjhFl/wbA
yGunGrJzTBGmzsb4pJPQpY6Ss9d8+eDq/XgvZJhq+bjq7tS6q1p06xHTG6iB3DHt8KqELZq76eR2
2KsXCwdL7aVHDY7yrqmmyBqHkHzN6nj5FX9V4YyZDVwPY+Wou4tXUeJsaR4x0CQZSDrOGSTo03qk
GucKcxE0/IMzj7ZyHJt0U815VZtyPjYGS3AJtD2cOBtVpsCrmyxzlECLdBiJ6Y6PB5r0yvv9rN3p
M0n6a/Niz2WqrHO6JGn0rn91R8HFZDvHktKqQzJg4+Aq6PUKQx1vt/z8P3BGMBNGb08cZoHew2YS
phHdjnCnGEySl4YLAhrnaHmujkkGaT2S+ew9sO0NoMMB3+rJWnxRhmKs7KW4Fn8bAUXXhTVJpj8H
MtyZoA5DwEE7pHtZFffQAcjV4+v6KQv0vMfmR0dy1gy6/rKoxEeMkb3M9oqv1oVLbsHHrerwsDe9
8U2r26eJoZX1X+/v+05UK28O9ROXjCmgre0GgrBWHBxf0B2bvlvHWi8I/6RO/8Z+kop19J9YBZ+n
1b1NB7iZZp4TioEVDbtfV9HzeZndu/fyeViOJdYIJS6QCwGXTgVQEJ5eitM4h7gtp94ZHi9W4qqm
CcbnhILGX8EP7p9r7ov3+BbRoEAGf6z6+vGvRVdTiWnEw3U0snyJWpSv6DyrtQ2CyVmAKy87K0C1
D+DeyNp9KUoBVevTTf5onvKODMiuVK80dZVLGrimB5MVMlmW+ROYnk3XYClwaP/ySnMlPpmCwqBM
Z8dCDNpRxIAKeB/edAoU4HtPCCQRVbW949tMEdNvT/eHJllkC7XxrHBv68V9KXpE44bWC5XH3iuW
C8QvuZMPgqSVEKE0Wv03coF/lggFCZMsH+a94N8XNuxQ0d9cUvYFu3LhhaHsp0mZ5qjZXip2VSIg
l8JUANngu0RvqhXqM1Kb2y5TGhD5vWEumvPSHRFvMD32h1uY0bQBbw35eD+rp5pQCwdCVa6e2zxd
LsU7tYvoZg+g4kyJkfxHWNMW+0mh1aBZQumD3t6vpUUDAX3/ETeXBthuJuYymsfdwpGUy8XJNUoo
+b161yMMaGHIIVX4iOx4eaeaew+qMns7U5us7m5ZsudCqbx3VIZIB043tyzkU3S73BgoCQLW912k
sqIlPtgpYNEJP02zuw6ZhMxyWd68KnVUxBwabuygZMS/wG9wAncyD/PbXKQjl1OmsXA3KjsesGnM
7IkhSEYbrOWgEkbvVSyOqJZ+bleCq84AxfXdNDaKpaLitI31XjS984xSGfKcseNBuqsGnCl1qxll
dqLkomlE66WaWnxLD0pIzdlSJ8mKBLS2RPQU0vdM/TPkLhAM0XVRfXZrGFSzcu23rn6wARbKMtXi
xF2Dw5dlOhAebTJrWsEi1Ih6f7TgpUCciRMgje2pt/ct5pDogRPUmWxsNEIrGKrTaAraGfW5MJ9l
e5ALWSNe2bRxB13etzrdb5JYHcp027/40CGdNgWUQjz4d+kvfwZxvQEh2Px41/5UmhkGNjkvvSKS
Ab1hOLSfef7lU+9O2LYKmmTlsCMI8MGdnIP8Fj+j13dgtqbxvoehLfpwiL6V/jCiLz33NVz9kJFW
wiFwKjhA8hpLzPIoDnh3+/9XSEQGtFUa054cYV2dqPTUkdC0Qr2Hw0OtVvCYyIJBMazGXt+ZA3Ti
3tMVeoHWMNDRlXQj2C8FHEWfjN1GzZB4xn66HllTnVgGbGTmYGSFhCL0vi7EDZ9M+pbsexA8S6UF
7Rduhr0G56HCrJJtZdTaOxLGOhfAfD6q30V3+w5GOyfwjaJiBn+FQHWx+C2w1S4CTvrOMrcOGt2w
EdfWb3iXQlQkh2BQNxZYzfg3QWqSc2SC0bcBWqQDFxW3fwI5rNiGp2PiYqT6wg4AKaXrEKwA1hRp
xOIqB0SKWFJ7LwBfBj5LeVI/IFU7UZQExBHu7YltvGogSTCXd4TjugzcDCOinw6v694VVfT2WzZi
6RqvIgEbb/ehlVkD7yol/r7nQglcmQIAN9D3hqXiWWuiHiaPtspLBbYbn4HvaWmE6aSr20SiQfag
xlEBpewh/blm+eI4UGI9iEzmIK7oNlndtITN7g5uUVXM091hOVEyODSaR75ZASITHTPxAGoKZfrT
k19kHj80fSJ+cccF5Cbta3DCGAOi45ZtsK2ft8rjQX8NZnjzqfFCnydxNzhZfIOv47+G54zy/zQu
dW/XImayokFpgNnUvufB59D+nPuhzYQWdwHKupXx0bDd4n2jXSRWM0UcoHt5YnIIs3OsVOpmNsfm
td1wnWdVroOYDQ1H/txqSSmrb8oISj9lbuY8NPJoYClnqoS3VRWpZI3WBMsqhg/NP5L313A+NwKK
Y4p0rnP7q9fsdFV193K7ONs0A+P7d3rfuvBdw5dCOoMbpoHR61khRoF1v5NJzKp2zfGLPU63c0lq
xQuy/Y9cyeyTmvevt7NlwdrrkvVx2/Alr4Lxm0MmS5zQZ+TxSIkbcc+bGC4wp5yiVos2iBkJhdLX
7KlYhi4eNjPFleg2w+NfWKzjiN+S97iPqSsZIQsA7m/djSTwaWDYPLV9bq/83XKfWpet8h4pMyFG
q5KG8JJmLIQfsYKIvN4UBWVAS1XI7ffNzFxpTiF5bJzOoubrmPy9xEAD8zJLsqfN0i6wXTqtIbPu
F2xWovfQ3y9jegJbMStH49OB9mGL45l5bgyGx4QWNfPCCyrPFnyVmEaQdENLs8x+/K8g0g5Nt3Lk
1bXf/XpXbFsixtpS2FdnmWiSRQKFRwDaq/lFuKorNSbmy/uuJ/RZXaSDQx3PR0H+XcPQw2vIR2Sc
UwrekXnu1x2julLSpLjOp2s2AkdLjBNOmWygBKlkYTo0Oi2/HsRbmNjU7eskMWQ5mCVL1sYEWoHi
j+i+/7hpGhvTUFpYqY52BVsTFXaWJy06whLGbO/lXMn3f8FmKNYtFjOBHdvmWi+M3kBVtQ2oxGXq
ytTkFug5l5fy+Xrn8Mrrdl4tGeaFMVwbPSm/5CLrY4IX9AwEFS6+frGAMD/BlxwFgYJHB/4BxiFA
dWc30e4vRvIvX0zvY7Hh+qQbvCPlqP0N3MQmHMemyChFqCyFj9zsS4I5xLU5YUA+fkk2gZdSciQX
NYK90F9wkMvlUbrTeap7aJjkplUvoEkql26Vw+6D0c0dxH84GZwtPA3TMD91YerxtU+eDL1SR98X
xlhbI81c8u/x92ilqKUvnvkqomStv3agrXF2Y/GnjvrxFwHN8uvAXGktuGO1f82u7UVfW/mhuLkC
V/AS39p65vtJRvzfPLTi+j9iOQBxlXYiRXNUztQ2A1IDCxqq2D+l41DoeUf5HRguLf2Ips6R/aCi
IKAyKx5ZqMfkAwQdwpsPPq8boD6T9NcIyYE0JFXWPxRIFcCA8YkSFEocZ4zxRU/1xQvhT68IKWYG
BT9M2IJoM04gRO3blbsBmid+oMja40n1kc35woqd1DoIN56pQrUWeoAybp9XnL83XZk6sGeomjII
+Qusjw4vO/cZWuPG+VaFmovUPSnJv7vdOVOedcPouSlsZ+DFx+m/k84SlryJssoXiLMO9epeyQip
XSEz7THsZkzcuPSOY6eRBo6UGHqtSBqhp9wH5RoRjLHHpAZeMHqFb7r5PN2Zc99ga1yqe6MV6nJ3
DYUXF8EbOjkIAI4/45z8Gs/6S+S5xhnXkFPtwWkvdx8PYK+13q6Ra0wpYpOBIXG/th+CWJ3Bol5J
UqnJuZ7Hie/4Qw1tzfVAuRCr1Nt3GM8tLsb8mExDwLIIbBbxqkEwCHSSx1x9nQCU+zpEJnrsZnAW
f/9ScHk+iC/onOr1suwVKgGOZ2NRaoJnKiRT9vw041EAKXxnaedD9O0h6FJ5eiLSpXaNKy/WJHWH
odTyd3Q9Arr59T5HiVEG/6xFA0SkmyrqV6f3DUi5GOhOlHRjp/+wW3ujM+DZhGP7kM8D6MJwtFkX
t/fibYM1lDCXsRdkRnwn2AJSC4t+Hrusum3XX7Kx/4swGICcDajLfd7pCMmQkwVAd3Y+UxFNs2yt
XAts57UKyC8FPWAqyK5oks9i9bLq9XjEnAku0PvsXNoymCl/nLeAHSFb9zl3NggZFAu2z8/+G5lO
VsXvsL3Ce62N4aOtWmvXG4Vdmn8c+ufhusXmbzpGP+Tkgiy5OMV86ExNBsvFT9Z5GOm1gJ1FOYHS
wIFVnJnqxZaz6jLyOSMbD0NA9zkSxIyzh6G7StE03A1ISeXiZwHqh5P31FVNTUjDSirwiSiuNIZ2
c9NWFORW3+lIhwkforpcJxcxXjQZL3HZMBsraau0VWJVpTIYAXcDal90eWVBUK5/kQvZ9Qlqz2ar
wK0sMO1u89zSq2mR8/9nlf2vLh10/g5mcS5uhIlR2xmNuqD6sduO8A8SPuTVAVnzpoWyLX3qLsXh
GttRydmHTKboF2bp5M8zk/hsqGYOMa9RdSp4hdK1Z60uXBy8W7rMOaHZnhTdcXDAS0IxKpP7rHz+
DusUPeZAtKHzUYAkrPYPQKqP8gWO5mhbq+oU0sSAP5au+hB3z1Z+xQTQayHCirGdK33N73+HlTHc
dHBpUuB1wLHkIacdH79pQcc4itM0plbUUPbpBJo1uqAXonza4fEFC6FM3PNhk7vPENlbdYxN1TrO
1eHDR3y83j2vll/UrySM4/VNnAfjPwLAvLa1ei8J+/c0aHzqXr68qTRXjh85rxzVHIUgFw65OFCs
PyxTbjFbg1NRu0IsGKQ8BgFddXUuRTJQI67sdUZitBlJNFMg0l52Y94KtBzFLAwsQuHHMdfihGv5
V7kmmM/kRX+Bwv9YrgTwTa11DyCXeTywTgZwtJubpYasgSsyIqfXfjYbE/y2fYtEjBOA7NHbZrVa
IWRVU1SG8vw220K+HF+ruRsb9lXM9b6XrcvDaNtkGfkI7Fzr1Ts5ZMRAY5XtarZB9WBOX76OJbz1
Mo1DeJA0DcZpXQ9TOo5i+jCsZk3Fmhi87vOlJJUjl+ydIxQ3cgVJJUiEAX0r0r8a4cG7G6cY7mJr
mYRVtzj2as3yWz6TOZm2XQ6tx5luX2tA+t63c/kWneSxpaNqg3SkC/liWEtwwckMownzEOFTBKol
6Tf1pJuoTEF+njeQ7yFbnqeZZIX3M5jaNNkGji/bDL7rJXHPKO4RtjjeOJTbWbqajqNcdsx9KV97
a4m6Bkg281GskEp92/EO1e4rFWRt8BwPrton2MjaP2AOynwzTj1xA7toBMwxDMBoNuQtvr5s3ehX
nVwPEv3DTaE+EcROhZfMQw0iaJd/2sZZ8ogvnjIAaN+OwqHlc9ZIVBmRiH3Te+/mZcdhpr/PQEfx
JY8MfQBExtisytIKgLuvfCTw8w5lcH/5eoI5E4GRTxiz0vt5/5eItA1lbMWInfEP2xxfDa/jqMJs
vEw6O3pS8anF4na8hRB4kPNo/cAx9pf10u3YKqfS73Wphxf8SJJfCGpf7BhwVrgJPqHys93xhE1i
ysT5rNXGcaHVcPRgR7rBkXitFMmMXKT0tvToBp7p6POqWy9zhvd46h4YTaaHyNDGjeW58sVTLzjp
ffkZ0lnxD6vbQq6bXIW/IawTcu1I5dA1wnpk87ggc+4X1jZ6iPLap3ikf1/Bu5+G2y4zDHtStIhL
1kCVq0JPTEYpY28Th8YbJvhfGT0RtdF6r6Vqb8LPXjUk/equPGORuW17z0wU09XGDb7+TngFQ15/
pqvAI8bdNJji5VSpicCdbzTtZksrkSk+O7TCuq2QQfIDCo8gTV0mkYRiN80qd9aSnVkZl+AUMD6L
z9AGdng86iQXleN3AzGIpLy1wTDEDpT8w19hGf95dk7w623/3f6G1XtqNpAm8nuaV47FDkqWemIJ
jMumvPhBtN3OgHHy1gUKybmgfKverjAmBm+Kmw2puL/R34svrKT45lcRqoZC3h+esGTspVE9+wHO
8p1StKFhrhYVCg5/3u8Y4+K44y5ai2+vM2Vmmv/qC34ke0jUEAutUVq5AwAz1ABYbyOzW3HX0L1G
X7uvnzIfKwo5jAJBAzRJZftc0C+4ugKzagH2NjZ64CAuI3ApNMoBIKw6oypzjSAXAdOg0ehEvho2
4YN1UvR/ZwJbOMXu/jxqOxn+NW54i8xj50sSEXCQkLJqBdZa+5Kwi3BA4HrcMCQu0hR1khHwth6o
eAs/JNxvwUGXOECrO/1gce0AYN0OUeTspqQq7VHt6i0DHM4nrrrp2ix7AnHie8Ky7//AK9mwSPWn
cja9S8Y+GXV05d8rpEayrj1MUeLAeoAfdHvUuQMtu1/DEo0hITGRjI1vN6JxwuCeghp1ErxG+cbD
3P85PV/BhqiYYpyfAtPuZkgPIv9CAt1lh6myRGDCi1ZZzrHrATl2v5DeUoalHf+wfB8ZNzlZqu6R
N8GRn4Tw4WpT5Dd7+DqrJ0iZjkt6C4/foPCx5+AaidC/4MymBv6cf45xhJO+B5ApzNkX7OrFggo/
7RuMwWBt72simpHXFzeDT/fvBXedgE1aTXjKBZhSsi4VPsz1P+/rtmf2zeQXrjAb17zt3ehnL89u
A27migT0MMlYLqz3met1y3hM1JLzdtU2T2zSoLbCu9YQSqTAFI3RVf10As3xHW1cIKh31R6w97yf
nJUZZs0PQQTIZjlDRDegLAq5XSUEpih1EvrjMa9wjetEb6t+w3SpUbyHp2IjynveC/BRmx76lDlM
HOTfOqsxxhIDFw2IKFuKSwtx6SVTSJU4oLL9RuWz0U2JacDnFp/i3Y5GT44EGxH5yzIEVDVRksfl
PHz6dq/W7fqUmdZ/xv5/i4Xzn3kueGzhicBhcT4sOrvcmt3RUnxZ7wqVmU5/G5V5lO11Ldozm5Wl
5LKJiDQ5d8RRuI8yuj6+bPKgYIP9sKlwjS7TsSpvtFzdxfG8Bea5QZATvExah5AEPuI41A3zKlSi
CqdUE+DTkAT4rdLVBVVpSlBXSgUEaW541zZtfhTift61TUirdmA1XdUTh9lvIfrItnIQ2cYkOX0u
hpxs2lktITrf7g4g1b8GcTZepCHX85+1JyzxUX/0otFGv8wpMhbclhELOSx2tjYvSp31Acq98JPy
lQSgFFLCxfWWoqs62UecOPpt7Op/zdFd7TXQszo8xrXfiR3ATDbuKUxaVgQQQK97BTOxGpjZqlvi
V4gT8Xok7IJaaUsa5y89LzyZVXnEdht6yXCWk6xUEZFl6gAHjphlDr3gU95pZ2ckEulWZ4wFYuiJ
bB0To+Q1L8kSUisTTq6ZQa6SY/0X+jL4V7Ml7CoNucYU5xl65/g/VQ7TUICpWIMYj0ZZfdzafhv6
MuxFqEKe6BClWmdW6Uk4oOflcdArTcaIS+FdIM+37+okCaRt2oNtLFoq+UCC/JRZBkUngtIgj6+T
ShzAzWTZEXXgh0T2YJGbHkA5gD6WfzaWvQ3wcsR336UxwsTJIvK9occS8LnuTYq2iE95WruDF9vg
CTr1GD/NBEXU+fJeZzKHZ7SEQv+ahACU1+st6nSFvpD477QAgr/IV9Wraw/InDlYgCSVKDRvCRSO
2Q0rvkXZZOF8OLM9D6QqQ0vhIO6q7AgxgAgRarJBQbsYY8VAVziZ+3JJM7sJmUQ2u603AvNegT6x
87u+hD4A24f/wV6gpUp5/i/aME7yF4XkjoG1tASyjJY8Xgx2BV1rw9ceXMbOE3tzfzP2OcYd01Nv
yKIhNtsAgy8q0L/Dc2PApM9o9Wq4aeWbPj6ovNsyEG+5dFUXCr94Jt/u67sT4mtf9uS9ZAshA3AD
yQlHqEPGEFSJhOFZBSjVIuAa0O2/wwLvTesIA8v+oom90GMqVSA/pURLDmjfPY2xsJP1wknSb93B
rVEKurgNidIhO7PsOvVpMKiQ5d5yDHxxnzK0GJ53JD0XAfL957xC4Js3UgU0c5G6XKX6TXaKyzGD
1JlWPdlJa8hLxxnZ6IHykVlh0JH5j1i6OWzKBfKlV3MqDgYmtfiAYSN6uAqpcEBm4J7TNoA9YPGc
F7UqSDsB0IMD0JaTSlAw/qkQloBaZl5NAQvlAv7q8Ld2TijHlXxPK95kjdd3maiNxtu9YzJKf99f
mlECvo01rgB+xYmDwM1JqLuLjAmJnjCQ8c1C/eKtnxqxBc22yUIaUBeZrs5CzOMLvbC2t+kI+FPe
Ez1jOzKrhFokFaNcYZcQpCzNA3opGWdkWo5/YlOOZCPoGM9T3cjq0JfTxcsh35EboFminzcjvnC6
CYKUG0/5ynn7lKzF/vjsXKDS6wO1mZtjLAIvAXvtybxg3M13YOJY4L1aXrw1GAfGAOxzh7GDy+j0
D9UaHsuCMfX3pJSZ7/x2hEAucPgODqhyiNEwootCv78jzf9HQbiguYR0AC1r0gGbMLkLyXL+RZT/
QoPAml3ovbWNHhU0+5LGYh8oHXgpx8dnjUxplXxln1q5lXpY/wh56W+NDNUCY5EXVYwcr5iKSdVL
idimloANTfqDCbsGHBT6/rQplQKwZoHfgz8dftK3HVkQdNu+EXqLVw86qvsUHQqPKfIqcaYugvoq
2JjPPKk4vJZfiScvNvI61gUdsUZUtoZDK+dpNdQwaXvJ3rrOfunwgxMZt6l1HV5LOO2rJDeEfJtA
js6wUuGK+BXitAmJuGmaQiolC9l0yAnUq5+GNDT1Iz7x/9LgW1pEpSx5fUpsfBrkmyzyo/SAw/yF
0f8baP78gu+M0Fa96gD463rUUEjFVEvsKuBTuxSilZjwfFC4dz6AVfJbjcaeskrvzHwf8UpUbnuv
GbclRO/m/gSP4FWFhWYVBzxUOhnimMQV5j8DQ0nTfBuTN02EbBV7GvJ85UAldbEzGkmuViMISqVQ
H5U2V47UfzBw4/P9TOhbZfZ4E+7g+wgeJq/lS5J5ZvlNGWCW+/Arwhu/AUsEYzAkSgeV52PY4hIw
MkeR05vrI5oG7ZyskoHZRGI4dre9sxKddlSEzD1JRpbo7TZrvgBVG9sBd3DonH2QLcyqZk76xbGT
AbXzjkUrgxc/vkOrU7F2UCrYQw+gFSWXDP4OEkHQ5//Med1iFg+w09Cg07hM1Bg6obO9R6y/LK5E
wYkCMxPpHB1kqjoHljv5HbxsmgHgNTmu9Sw8QyEuUQGmrGXS6EuNjjiZfYb4X22OdwnMcViNhDhJ
quK2gQKzdS8eielh1GIUk+VZLUfi90DOvBE1AeWhrK5eVht+ETrj+77wJgUTSeMtajd+wCfmNh21
s7I/sUcoH5v+3NU9JoETVTcZoHKVt/GHxUsdh2bdqGLtcWywnBIG9DSKLrw749smj+hcDbgACm5p
j4BMHbWZt/Arv6YS4furHa8nMb8ocNB7+SzUUt5J068Q8XxEN0IFCRkVJq81ZaYN9/5+JNkvrheC
f/sOt4aN0IMNqRKQT9vMQg1DifNrRQUeqIs5rvd+oOcn5xT10nxlAEUlyMAbC9VaDszXxB8x+jhI
QtnddWOfsynEEu9QoODh5CGFsqA4PdYLrJPQZ5hNkSzuaA1XplPT84hO/uQFCF91gJl/pxaU5jrF
K8cyOYySu2yygx1RtkqFQOUrmxjEMLHOGl/g41YUXUO4h/QUZ9kAWqojrdOeDRr7JjwzyRTowg9m
rayIi1b1Wwk91Gpo59LRWnWTtgIFiKYfEvRgswRG2HP05seGZKpJ3W8/AlYXohHh2PmeFsVCm0AV
OEmEejN7oENQGpZ1DV+Rry9m2s2Uc8rnfud0+rNyAzDHM+VVtqngIqoYWo685a3SP4ewVK/luizC
zMz1rTgd6Q/j4MCd9CPYjyamX+0pmWhOIa+U3JtGTZhsRcgWdPneuLUNcZtI2O/LFN/fA9Xdvqs0
q3yGwj1MWV3avBb2QDyeqXW2K+WZsW7WPPt8mU61EJNvrtsitNluoEJL9xj+6FAL9IJdUKjnx2P7
RaCstFAgRQyleHJCKXRALUYG1mzAMpRwSeNB1vKsc7XA/1ci41fjYFdLFqKMJkA0thKctrbGuIfJ
HJdky7fDuF5D37fgoLV8RgcAw7mKAtOs2DR60tTyfzheOgq/oWpawzYSs2XrwCUjP/21hfXKs6Tc
7O/MsRGZwyISE1Pzw6ARfy+rPX4Jsx3cOwZDWkq3Z6LyzZ4abqb5/MC1d7+gxkFdBugp2CrnromS
Dp+8pX4pYwTy41YAo1B0ojYcaE8SorGoNElHpqhO5GW0RWwH6Yh5z8DM5ptdOlov57uhAW0VWjsp
IU79nAk1IjyeorJpwapT9ZXaed/6AbL75ZjH9W0wXBSUG8dn81sPVSNHvecs6dP/NOjefErYrZV2
0pc9URrM18JI9h0098EF3Bj69FlO0nAOHsdiydpdmFBLPWvcm1vxP5kr/7o1Iqsi/UwuTPE0Z44i
pZvg09bA68/vu424SByxoZLgxMW9s3+5c7RzwblUhv+ygcYZDeo2G9qGJSIjAHFNHeAkfb22CavQ
uYTroAGopifUpIjoNN03kJ9bELRAmRgeS3+wBAKLa2YJoD815NxLo5cd24qb0KPt1u5D1qRLWZWJ
i8c38lbqblih15DmJG4fb6Kh73QP8vHHq4DdXVlQkyYINlZAuLOH5a34Yu/zDusoh9XDdsGz0tZp
EqU9SBKdG8tk4coX/YUtbuKkJ8Q+Olb9rmLUiA8w0Bq8nxM9rIbMlCEJ3Ri6aoEg3ki2kQcYtxhD
36T4cTLYrEjZjdLcycwOlYWkQ2qJiW0bPfTWqUsFW7Z1HdMfFCWPg6RcX3hImVc9k3uzYalqrSdN
hTSowKZqUeeIJGDY+J/iq0fTAvDqf2wltucPZAoJ5yFLVCA3qZnEDUSPHgu0xDHlb3CZFgLTYbEb
yJh6mElXOtSVhIM7AYll676yr/rhKWlXxN379RwOpPxuBR2IPO9VH5GbXoOMhayZSl1CJz1bLKp+
5DW4O1Y6tYwkyFZuiTA+bs5Z4IBKLRRZfTpWRP51IcKcKQYz10X1HmW4pjdi9NRjVcXs75MmF1lO
oOH9Nj+qTT2vCad1/oPOETVUAVdne01NOQaEGRzhg3hERWIxeI5FmgwDh6sTMloWQtK+xAR5jATW
wlslkDaEsKK+WkQHMHOuPQ348DD3zSwZ/28m0iHLr2BOIJEmPXm04ueRttCicbW2wpQzWR+C2DdB
BQa6n2CPaD3POSTAH6BePm8L6bHKKdTPtjLxNSonnuTy6IESfwZB3Phkj+0+LLzWhIOu+wImFmov
r433iJjgT3Dc2lJ97LHoVMv84BLld22rvHDuQLTORch5O4OSqm4ORPLV+aRQ44kArt4E+iP8O1CR
+SmwBYp67leYa7sUZrbVROTXi8eBCrTcsyUP9QAa+zsckCTpvdGYYfnSy1HYqKsvummYzW3p8Sjq
wyURJ9VaA8Xz3r2hany7s/mZYQCUMCwHDMMUZcSgGzN4tV1SJYf18/muK9g1HqxX0sNMCxWa1cHV
MihyLuEIYTEqhGCnoKA6I9tZ2rLdI9/hzSih/IX7779GHPEqx9laAoSkEEJc7uDGurnsVrtLybST
CvSmHbLaI+tDb6o0vJY5FhRHBSn/MP2T67Fjf1QOKeHvGn8XHXcLVNMxPd1YZOScnsWsWiS3G1Lz
Fp2n/cDBc776QeFpzJLKHnFAbzbEo63TzsDU0c+SSfXYrP77fQMCLPE6FcqW9rg7/JgSu03oxfxo
bRwJIo6t6nEwizIUtiqWjwUiYKz6D5RJScqZ7ss8YLKiv06YGbzIuo0ygCCjBxNSe2/OdP17uHmi
P2RPorzGMMFkMkSzel1lnUTm7/Vw0oIFQg/fJE1GpPNqTz4skI2RkY9fALtVVwuD6mRGP7VaxMTJ
VAFm37cfsw8d61pYoUoaZgqmw+c3MO+maHpzrWTiVFR7RXECA3vZhe7DGOsScZRsiYy2EjddDAQW
PbJxJ73bZtkFz8fryG+EW+J3oN0VTbcoYQn01dGdNjhTG1tjnVDkz0kFj28cv8w5sUxQlMt/hPkP
aJ7Q+iMCIFGOZ/1gT9dh3BpH8A4wv9eRoAb9JOqgCY1r6D/PxrJKENO6nIoeLjTQQk2oFeDD4AB/
yFLZ7lNwhprSEcyl+9nlHQOC8vP+G5nonT3IzEVEJU4bTIu5LLN8hVzdRFCdJYnrQvN1ZLRswTpe
dm6/PDpJXmgewiX7GpFUqSGivw27DhvrN2RiNydePzhBNaL4MR5HIkQlieWqRzwXcj3HoOxRN1Ce
BS2vivEvSi/vryzOCU8jtP1KesjF/zBzu5GB2ssexF4SqYN3kmxvgwTrpvvm1EQ9AMGv6swWg1PX
Cx1tMNJF11rhcuxbCZEPTWHLNgPj09mTmnw8SK7SrNng3hgJBdqbI3KZPe81S3Xv3lQm/jxyvCh+
4zovzUC8rYQqCz5/JkvUoF8O25zW+s1AMMNOK7Vb3pITriZx5JE5Z+DkJaCYLhfATz5YG/6Mk8qB
Lz7NmOa+eLb/1e5V4/YQ2ENYPnq160XNyiadZmlbrQVqoLBoLV/4sJRGwONYPUD1+pEI+/Rc+Fki
jEi/j5AOtN1WaTHrHZhvae91j5WVIl+Q+eYtoZNDN9xcUqv2eGw5048O/2UuTpp1JLZY7fHFHIc2
X+UtwSO/ofRFuC5J3VmC6vv32CLNgt5FZIlv941JqXnK+ikIjExciiZGf5ntUniCxXU6va9jN0BI
hr92xOj5JwlqY5zNzjKS3Fp/m8SHN0eF0It0PJmppQY4rdoajkmvp4LQNj3CPeHM4y1SDuJBGYdQ
/8rtWhgl52UupvKJ7Nn5Y5/HoUTTOBQw7XRtRfCqSl9atiJCtjvYqgCkog5vDxMJBJTCfrfx1hmK
O/EBL0U6SxwBwSbkYW/7N5ZS93GUBwLvp0I44KofTjqfHbqs7Hv9YTYfU7UUNpAtt5VXsyBZZMsn
y0KLaeYQXt2Hqt8bMrf6B9tapzhEOezu+AYEuFgLZM7nBtrOV/EtZ8qLGTVn7K7DMs4Tzta8zUL0
PODJzcXPggITRG2SrSokN9erAOL9iLjD1LF7IaN6+a2tWNWQJyA90l5fSKJcgmimCQdiXHA0pyo9
9hpmgc7iWBSYSTNlcFFTCE/E7I+ZmuhC24XwC2u56xaY1jwTZqcvaGCzz9Y10V/IjfXyqzaZOC5f
JAIjmCA1mmwX1KlB/iOswJz0mrKAV0SzdZrG9JgDI266dDtPZDhWGddzpKg/I5qZyKoko7VhY1sD
1LYaWSwnkSdBOzlbk9WsaXfA1q/i0HgwKy2VE9JZ1aV5PKSw8Iys/z9xu46I4mKkcl8LGtPsmLkQ
ULimExPxZO9fSGGvq75i1spyrF6sDMgQZiNlKgVLhj52ErEB9edHvPgHGDK2FqDwWAVKquhOmQRz
/YUaU6+fKqhk2Joj7isYG2QJDci51FxLw+sT8KhTLtnFwUE7yXxk8sWr8KenZzNDIAlcYlemM4ZM
+apCAbXQmfZ9+7VYudjdWbNZDaquvi3mSX+PH40TS5/DfMOMC9dC5ulvT1qdLOBptcvnTOJ6Zaas
7cNvfqKyCGYARm9Y8rAcJZTxhCLDaMUlztD0TEiCSBYP1jzu0zQHorFFqJijNNsPYW0ImbJGBnrB
/cG0dG5l5XuAuvwf1zEVep9cgoqiqyWqvRSQ/EK5hQXwSOrO0L75bXMLbArV23PbRrmbDI/vuqFZ
TFSZJ4Tb/LWZ/xZcut2qQqDoGKZhrF809se+oTYVASQQThY7uOXenGIEDG6+Z5+iAzq4m973A8gx
rLAotrsLIWUOV/TH7sGRzauZNHXRbG+4R6JIeY6Ft2BQcaIbkiU22NT0FH3UmJeu5FGjtoJBobFQ
RB7jHJ4gnmG+j7TWgdriRtKT8/xMb7XQ1MK1pVI7XN67YtWT9l3QE+3tgNvwww+KxHsOESMCcGRG
6Pkn0FPEkbgLKonztllRLUFzvP7o+VpBbQZ7QVAyMSrN1tZRck16xnsSybKloTOgcO01jrAjEsnb
wvA7A/G2+nhfaCy0h4wCcwB4zPDp53hUB/YYQ6MXSP6oW7BmZl6URlHhyLKLuGG5cYWRLzd5dn74
KPb1RwAfYFp44nVYS6WLwt0qL01vatYANDScmDVXuceZdTCsajuxtS6Zd7d2YiVh7NDeD0XG1j2P
U8EkXZTlo0gdC29xu6S5Yy7SHg9kRtS0kV+kExHT7208VcUNrXmc3gXs/LK1dDzq3VQ3NYBa3E3J
OQe0aa+Ujz4z+YRHuAK/SEg1BsWkyJkBj7nIG5Xm7XCUB299d61CASJprpSJ+QQNYZfDS1v4n49D
kmPtdKctgCSr3chkMbf/W1tfdwKtNXOXP6a6QkPHBTqDI9PnO65RkwONADjYuCLN/9HaJmpXE+Pq
Z+Ekv9D1PJIMQeb8+kMLKtu+1k0qtdwyemhWNs1/g2QgqY2XOfV9Lth4SgJYW6/uZ6gKg5AtmZ9Z
IttneW4SB3oGhn8kGW3LA5pLuYVITKd7arlsvM02wXkDU/3hh+//0UYzyn/+stPFI9rk7Qu5TDdw
4dU8RJ6l5RR9tmGYH+9PxcHbfCK1hW17mqhtV4LP5vFY7/54Sgf6dycTGKMsLrYBD0TRgTRNJvj6
o2Hnk8jDbbg6LcO6wfg5Uo+XCkDMi/R4yJvjxhMHufli3ouqCAPabNhoqGBbn5ovKqcZ1bFw75aN
28in/v6cTAj/FJyrj8p8pjK+E0l9gRdqqQ8juLgo/4HlMEDMZ6Ml+fYsM4Powycq7IBbbXmWenCb
yjSDqrlZzx4w1vgASASRTvuHcd6eF98rCxq2e/C9CVD4Mm4m91+ixPaQK8R6WqFbLYMJVdIduSyW
5CAA6BAdQsOedptbZySyppb0+yDqoI8KeaOaGVNEK3Ilz6y4BfV4W2QVl8qyIB3EOKDL7WOhmPnm
Ppe6sW6L9Xb3hroMMtvvebjh/IjC/65w3zRYMjXHnnP/2f5p3pIp1HJvlq2n1mr49gVJ33HRgDYD
J5zNUUNkZAXjUWP222McA6rzgPALZs6NZPqgoX12s5LWXXSRe08mEVDnczG6vCP3OrlcS7B1bBSa
4cjMXR5ENLeaIHdI6qtgn46YSeaQ6c1dsW7yNyCEjl3HlzWxgT82EJB91mpQif9uNnm5P7892dbJ
gxkrMVHq5btxG1mxZlKze4rwyD4JBZm3OigV6ORXK+sOz9sEz0Z8oDjl5nl1FCFLYSC3vU+NDPoi
sCsYklt6TKcxOjzAwdewAtaH9RlLF946+oilpjl2e6SlqDlCTRhT7byoah6yHpNkUuFxjpD4zcTh
6pckDGdWEFMVmQb3FkCk90iJvPiJ4aWihgMq+1RAOoNBwJEYlA7hWzHVJTXOStKxkECJNj56UuNL
3aCdgKFyVhA9m7T44K2TUFTs3lnHd4JVMKl8+kvBFd2s8Ty4fQqo96/n5wLB90fPlJZJu61gZcWm
6vRKfY35SiIwdJDNqUiM4KNT0OsPIq4fL7uZFOrV4H6+NxXjOTl4+Nosr++n+LFY60FwpwqVZ93A
ZUnQJBMSHR0jbhxi/9aNFZHLniBf4Bcgd37F9yvrSmABitKh+XaNk4trXngh8fRxhuxrn00MMKv/
+bmeOC5+tfu2XWckOrnGc2HUQa6c2TBK1DJZb3PCMokdsk/r4IU7REVRRGFOg3hwCdJLbc96Awa7
sx8VUt6We7XD13RGNT17GYXt7EjDrxKCL/BguODPYb5dWjhv0uOwkqRfhIratPNODWp9oeZbXLnD
2vNsgDyW3pJQ3XLCkUpsZVl+wAQdztA82r5EDeJq4fsEBL/AwSawZ+THRhlHHF2iKiP8AjdE8uxs
BT9D3+k6dQ1DYD4kWK3KzT/CpV/1UvHkAgOi7UNBV5x8QVkDXsoe8lJI49S6tvBfYRZRtSH+rjPT
I6yYH6zjN8i2SbA6WwudE8XOmDeVF5ZQ29SpXJSupEtDCzhJiHsP0+4tYhAgyCdcDuTUCcByaV4k
vtrrpAx4NdZuc5RCDrwT2L9IQQXfeQYPkANxJ8l868ypD8aVs6h3GBBqycKzxO0+tEXqmh93v0X0
QFLMBs+j1IQnxY3ue0nPsZwhXfv8szp20fhOrloGoVq55nNI8+O5Ik1g/Om0D8qN6GHBjgoAHfch
l5cTzWRK1Xn1ZQoKLI5q16u8qEgeieUDzmzzx9g73rEAB514es3DDbcSH4L6K22yhH8tIkUhAWFS
4W9VKcHU7ktL0x8CI7rlnn8nFXQgByi+Asw2O+niwQjSR2Y3Qk5oZ6hASs6B6je2RW3o1najy8OH
CsdYKMW3tlUprr5LcxKRD6Co8J7DiezaCb3wZa9iXdout4UaWsM6+8teezxbWMWUBEVNFta1RnyY
UT94rVqn9cSYCZBpnHP57EaR6GV0W5sFilnEq4Kp7bIyDjG43KhZi7Qw35NIFnEMrmwI/BOQNr+T
sCOgp+wr07psYHznsnTze5W5PN+mawEKzr4seZlCUKcVc/D/0OCM/9gFyuxm72lkhNUXdN/wCKpe
qxJPfVj2OI4fIEgACCxl4aOgvp4l1PqXXljktHQxWhoMielzFrpOUC2T0Mm6KIMsSN/W9n8uzlZd
L7YwxGjo6yQO6b0ELULNtvZl4QZvlgdBlMhqumo149/HSXeSgOVIs9cmZKbZOagrT6HcGXPBCA7R
+x3JrvmUPfZDsBJDpiBqcTdNnk78yKrahhSVi8VY7ygEKB+NKJrFqUN5ItPnDDPULl2lzdEoc4mE
JUoxarh1F+QFVbZeMiYIPrAwwfed+RlZV9Bna0mcItJfUBmm0vhCuE4XieAPHgd/kFEmm3jgk5Ba
wICa1jBKIUBWP7jY75K8F2UtD1M/lx7JsQWfur5Zwjh441dV9xY9dWpY5tu0htSpCrAem31+Vlj3
4I/QEJz9FcpgETTfCq/1ox63aNwrAtVBhWs22hu0IXuXL3EZ6fNMSRZBkkReDzc64vm6lx2l8BSg
2rR0MAItK4mSSRSz6I2GojRhzIqolND4aFk0x4YZNvDZPSbRgyS0J1rrpFq1IYjLLRnSzm7PA0zD
nAX8YPIxMEno5SO2qRncg3M/ZtK8ui9CSVA2opf9hP8GYuvFxuQfC339vImrDTQ1/FmXijR9oFgn
2Q+zvmqxq+L2rmfHtK1WYU56sfDqYihgNRuO2O0AdRfaZdy/xTvDZwHSPthP8ohNNiCu/Uiv1WWB
oQTlDtKh9Z7xpd3GNa9IOTYbbIkIG9TtgltcqPqP70sfD6S349mz+4vO43sgdapFsr7+Vo/FKdpb
nA9yv+jklb3FA4w6W+qCnhJsLSARot9+kkVIJzgO5zGjHrMAEXC0Q9+uPj+rOfirBVfAG0agUQoI
qe/L2VX8nQvfWpe0A6x4k9FT6xrdYBZsP+vSkAcg5W5p8FQySZQ5F8W6nzLbdHIhYrPgDEZPNnB4
BKdyD/k5bTx+/UNF63J5O5gs9ihp9uV7ueNJdrpetEKIUSB6WRZo8IsIwuSpBngKYlOsF+1N8YmR
iP7FxL6NHz658VJRy/WurV5ar5q8UVQtN+NaP0DrHIrCnkORDC6++/bvRxgPOo09vNGDmwd+D8rk
MkQptHFdHRPc/ZQHX8nkN23vOuujEMTBHoUX5qw9Q+I8c57HxLfvAWUWJv+y1qPV20GN2lyM7aTT
u1/xFSvyolz7Aw+LHcvxys+9TLY0nU1fS9tf/vDc6rq56drRSFVlCjlZiDUpcfO1Gd2khs2MVguE
ud8vlHT8ggHWjae3zzkd9+3m3i2rMoc0p4+vY0AXwXoiizKHb6VEMjGmhEwY0INM5+d2XLwm7Ri1
uqrIS7C/NOSxXXMbNXkiWRUIspDYFAwj5NNEHM6e1NveQUNY7/HH2PY4m+d0QjSYTayqdrXqVRFg
dWgVcHmL1UenR7pTJr5dGXn2ccJWbQK34OlA3Q4c/Spou8b6RR2skISjVSI5dMNQcp5mKpfW25HH
gVecIhcDCAUtv531ma8MYQX8ucWzo0Ne08DtvuPphoCt3ZBi1MCpIwdmpbnWxnyYHVlJIDGUEtFS
GCyoePZ8+htZ2AvvNfbWVn8Wm+ylRC7Z+1tU3DzhLfmVf0sGmHR9l0QTuAUe89t2q8Obyr2+eOa9
a0nEmy5Ri1yJwQXvL56VsVUYKsYMzJHwLwyad0e/lOHuGx+QkyBTDQZ4uqyh84WpU4nQrME6Kmuf
+4PIId2LLnLMqJkuC25zM6xdM3O1RWAt3VKFhBIDAonhamO1Jx+d0Ykq7OqnlDy8acrY2F7eHaDz
4wBjhRySdJavbeVXBoLZ8eV5lcUTDVtEY0aFzy4HT5Lg6tg4JGJF+74LEAmpILTnSc/vf4/mW4sW
mmydaVLw419OtlOuHs/JneU9X2/p+7MdrTEZp0kWGd4ECHdQOEl8chEpX8wMV2aFVPubPhjOF1tI
7P8SdVtyJTdnivooreWkQ9gRhxUzhX6wy3v7WL6woADUT/gAF03n8SO8OjUgm65nxt+OmJWhDqF/
QSnJ0fD760qMmass6PcGNKhCnh3zfhAIwvISbzG176v52+GuOy8WNwnhIeKiTSIZ8iUUsy623231
BgTFsHvvNm8XtHWvlUp9udEQmnQWT6mDj+IScbOmw6xHjeoeRC0yRRDmAgPNWgJw3qhRmPgq4awc
cWdq9/g0+58V2J+B1/dKU7y3j3iK12IROU5MhtZHWM2MIggggb7WfGnXy4pHmIUiA/fDsSytXM34
X4h9ZE/kfsVnt9xfOmB5adLo9fX108xxk3XjmDwTiJbi1Sd3pZqNPSyOk+o/cflZP75ajTgQQ6n0
21OY63rBUtjFc1OvHL/ims6/6Hwt4/xhJ5IXCPLeODuNh75Z+L/5Q/qmBN3uJ3m2spOd/82j/qT/
aPb6Hi0uIDEnG99Me1GfVQ61yjQWQkvpdKfNtDguN0Ip2avsIDj/2iLpPZqI+kMS+Nv4TeMZptbO
7s2xuPgg5zZycFOL2Fm727iqZ6CZz29GtewbDFcG0RP2u2+hQ4juZl9ZtHcfB4jBpGq5WwslmXi5
y934d4uDZcdEoFmLursMoCow2eZ1doXyhEnWp/ey/DK27Ta4/fM+9Jm7wWvOfl84M8jw/KYza91L
hBp1MHgZTQ8H/DiTrjGQqRZcbtJTP5Km5NLbzYVKemskqkGLY/SBN4tYOS7M3lmV030xD5SGZpVq
yRxc/3WNUqFkGAFTTvDLTemlkz+vKEH/EYc/eWD3vP16nwaREYimUTb6W5nW7b0aBl/4FiaK+JX5
m/+Z4NJglcEjjceGJGeu+ZYpiCtjfQJkPe6Uez6fFxTVkK79N0EDTS0mBmXOghDI28PKrZW/OSzh
jiGFJqpYa25zetZ3yVokT7eKRGhOvVdQroi+0Gk8mk608uPAMhxXaVTDg6wy9/hNTXdGwB424SxC
ktcql5gIUJFdKCPTbBt1f7uW2w7Y4Dsk+LQr3PO5SSZ5VbmR8xIlf4d0bfOf5R/uHUjGDfm9x+J0
BZoSu9rxELplO5WZaSGq4wv88wx0zelLbkbsxebu78hsLBafysxO0vlVF04JyjotipwisjkfSuJK
AYZOPbPWhBz2Vcr5mZYWibd/2MC6QVNyfm/ZugGdcH2n/CLnr/+f1H7jy/sWZz8743hwPG7Xa2PS
MtUkjmJ/VtYPV5MH2PejBnFchfS+GLMLjGutJ1yi4KEAdizirHqKoTBgz1jOeOCvMR1fYLHSkjov
NYKL3nFc7b0hy0B9spzHLhz+UnKGNBIZ9ZPC4WXvUd5ikyys7ve4Te8F4OuD69JJfYzGkNVYT7Kt
Xj2q17NCHYsDlCyNTXjhgL3wslY+oCvy8o75+92D5DWzmu9x4vSAt6GKCeF0wbyNGIZQt9/sULie
3e+6aoG56n3vDXKl9QzXp3sGdCoy0v6au7iAJnsvvsbL+odX7LKPz/4gTQAUG/OQYi5dffjkvEuR
M9jBvymPZIvfTOqhPfpkQXhjvWoB8HthKU5UDT64HjDpPjYbIMB1lYnCJfzPPCmRzKOyKKei0Ioz
PYzClx75+Uwh1q9XX3NGBKeETaC3wbvm6V9eO709aX+c4zjboqCfvren30kD1JzUWNgXRkw4SU40
S5SJi/yUeYuN7GfSCVpjCvcUOhpFxMX66SwdW29/dbkwXeoYo7VZq/sX6W7ed6hh2lXXAAZ68M64
sDp+f0NlPgTUh7BSmli8lNfYPGeGhV5YCXOSSp6LU4LZTnTt7OxYfOCccVRXOvl5QdbsZqvyIu73
b/UBsrWRdzDrwxzJ2LISmMSfhBDMvo9afWAmKiTM4GV2+f8TTPUm9wcx75YaQOEzUl5p3sS/a/tw
yvuQRZm3MpSjL2VMWaThl6sobv8aYq4cWIwnrVYxE/QX4xXa1ZenQPu68kBnbKCeQUXSQaNfG/3a
+BUSWyb6pfjxG+LKxFcG32DdK3Kg2fUexEcMpXh5wsZD639PsZgjl/awwHEwoqBodRgl2Me1EK0Z
xS5dGWhgWQesmhMKf7VuQiz8n+UWcyAbdxoVc+iYIAek62OwvTVyMSc2akypK1a1HgStO4l+q0cW
s4TSGvnKZPHgmmKn3V5kgENO9vEzod2+Y54QRsIYGp8EBQfD1651yzWFN288Xe/aoAAWAMoR6bFV
34RYM1ZPJxf3cTBdl1ru5+NwPo+sBo1WBwMSlup8Bto7Zt1mmNmObWqn1MMd0Ab57JIHvXv5mgjT
CreFjICu/Dx9zV4AHUNLWcjnTc5ZAOeGox6YCh6yzg6dN1N2d/bk+xbhrEsDGPH3FZv4kLqZPfgl
gB8LPZ5/Kxu5dZWyJZ3WXSopbVx1AFT5IRI7HJNAq5m/jq2p62IcLEzi7bz6t8XFXFqnASVzJEqS
RdkTw9ml7XTqrWyXx+rxby8mB57j5tgbUHLVmEDQQ+iFPpN4TdHwb7I7NSca45/809Nqk9NwQ512
GhDb3GCIM0etbxLzvnhHokJ/ef7oVywPQuUvL++pfHu4ao9TBTtJ/CNRUecTJE+0Cu0LxNn/aSUy
OT7dP4Ws0tv2PdVrPCH9aE7QNrM+PcQxzK0TULbwq9u32V4QOnTaBuSK9ZiLpP8am46j83iN4fLi
wMYQcQA0CBjg7WqyU43hs/QznclWxjFy1JHDgPMLxzOM/GGU/HJYs7SKyUZ3bFkQDzUu9Ovc1a+a
5JkadgBBIJnJWN3gkMI7CSwSV7D7DS0H0Khif/U1n669Gcf38chULLfeoClwkzsptTuU/z59PBC4
82oVmDlAHFPG5lk+9seFUzc8hPVGG/Vl0fLGdC25CHssor+8APPCk7xq0gWohcXYRGYlGhSCnXTY
oD4v/CZjP2n9xRDd2BRCbgG3azwm/YP1MZaAUo3Ddeb506Zw4Pf0oejFGQYiTiwk/uAXnjH3CxD1
KjvkvgA5V5Lg87fyGDQicP++2WduBzWNhMn/79zVRdYoP3wOpasao4P3cSto2NWDewrTnrSA4hWi
JrXWgJ/2Rm5IOpG+yIhJi3YWzEymYIud8uUC4s8ol5JYlzq5+jm4CmeAbu0zVE25HDtg7Z5UzCOB
GSLX7XaBvDzOlt1JuSxsz/13KLh/g5gz7Ol42viCB1TnY5wuDcAUgA2lze1VOkcb+9NhTrxupNS4
kSW4t23Zk2nNdFDVPHtuzpGW+XAGwKtgtgmfyYf6lNhKVaQxs9oxJbdu3Jn/+Tr3v017v6JubEpw
CGz+xYgqHjH8XsyJJ5zcUc/JDP/4AQKCZ4YwUbgm+H4FTfU/jsDxrFygnBjQSBQkTrwJCJIOl8O+
UUWiA5ndoyhxbzrMb0f7dsyhORk/JgY42IeKOJVUVImt7w3VJWItzCQntbKnGw3kwyRLO2hnEdnE
IEkXPnZTM04/PMQV1IbkuGWRsHtWbMPfKR2yHed++RRzoNGawTvURdtm9SLnbXSF7EGHphL1nwvS
7Xg6eS3p28HZOwLJOcZm7EX+9sAXQuN+4/NNUDLBlxKplj0jZN5N1Kr8bQKbtPShbv5e8F+SJSJB
Yz0j2V+HTuDjvWIhEHUg/m30+eV5/wBWUzWOfG876e/Bas2QRZ1aRT+fbhASaq2/LM7G1033Omw0
YxRQ0ofLr85N0hJB2/4SaHSdMdeRIg4QaViw/eN2xWG7BTgFxSmOzwladZjLAzbcOrtjRCJZHEXO
5Od/GU+tgXG8bg3xQ9gUFu9vxzhEn74o2ud731I7P8BgRsTK4FJi0K8VjoKcKi3ufHKQ+Fbjr5go
5uXhW1q7jFaWQyq0ypMgbiW/TUoCqtbkUadfxxZMWvOgySbHCXJE8tv+yJs+OvQGrmPwJ/atwco8
Wal5DE5/UlYhkynlTt1lsQun9K2gvW2fOfT//JuXG719qUIHg6zflnI70RVBjouj5pwymtXA3Yep
0Bi/FY6rxZ/Gq7EyJRYy3rPk84uhRBS9ZBqZjPdBmAmC+8Q7xmyHi2YPS2a4oS0IjRl7bVSWvR4K
eAkUYNBMo1H2gUR45C9zvMrpg7hIWClta3fWUuDmS0Z2rDtbbq97iP/PPW+Ab79deZkbRKSLqJs8
8vy7ouwhwzUIBSNVbRmXFjFVatPxMXfXBPBaTRWotxPcBYRlWLYbZuJ0eZLcGQUmN4lDxBARw3Iy
AbxGwcTjKgyP9EITU4lebD7RMNdsre7l+oBYsUShVePP+nPNnt2BUc/HaUpBZ+Fs3HmkpDf5oZ2A
47uutopC8H+Y7ZA32TIQH+QBK+sii2pVBQiBv7M8ya/f+sVdX8wsnNHNm/l29mGmy2Jf4h1cdnCn
eB2ptX0Uy0CrH5VTf40yw0bawczseGQbnxhB+CT4coKhMkMLLJ/iFulSRjq6ugZTb2VJt4BCmCda
5Q7LEk30WZtIe6mP3dfHROAiUu1zfVXckM1o60nlyyHLvlUeaRalkqn+qYLW3ZyYNO1fmtOjszJG
eU+dlRUQvXSqSen3w6QXzqotr5rpFk7utVjwy8aB5YdulvsDr+JomoNk17Mbh3idMdCD3idnjXXD
nc7pZc3nHfreQhCu72NJBWwRTOrM76zv204Te8ijmwlgoDLdarkp/++sK/T8LpC5sSZbRbEY/92k
szrrSLoH3z/7zU5HweQv0nR/vXAZiVYu1/YNYqIC8QQmNyL8hReBL8zwwtixx9lzW/x89WtIwkUJ
xJBO9pGzPXtqlOxeQq3FkVWbvVR79Ll5D7m6b711IX2SeGC3ciKDeSqSItvpirJaSwd/kvr3ISTS
KO9vn84V7DPoJrRy/3836yCGy3qGwjW1OkhdlWj7sDoikFWc/7yIH/GpcARr08O6AsWij5UcP6VW
u/jDoh/XBw1t2QFZ2Qd4/NGzjroT0i2UaX9fmCcvm9koTpE58Tl9DlN0BEQ9/WR8/GCjdYnDmrh/
iRfbwLM/x4Y3AUXDptx4QEAn0VwGu5vBN8Wpz5vDDPZd3JvC4oFAi+Oo2bMZxaTrsCvrfgRK478R
TkdAMeu3c0dIUi5HftjEAEjgkN7zUOINp6nwhQETnsLOQSPy3Vn+Omi4C4CLElNWV1foMGzcZnR6
YN7fA5Se7uMwsTBSO066mtZW1LEWiJVvQLzkeRf7g6aEY78ljV8vl/ZmOZpg8t9SR8H9pFDYsD47
leWnslmnYVBVjsCaaRBmDI9XvynczrrcUjmKTDG+eHNk6Cz7eMZzh5NUPTowrAg3D3xvHpoNqnwg
bI4Y2MkgMxRAOw735AAEEFS8IQfLdg2aRgb2qPi0AV6H2FW/eh+uq9v+kegt7lwSCDZuchO1cB1F
ZKyM57uu3GSnxud1PM5vdbPyjpOzaWHayEXkqvrODxTUtyVWRLyFg3+4i1RmRCHU7GmJZMhe0QHu
Koh9i4oxke8UVVK3MzjBIkYYVR23zsGnmseTu1UwwvvKgOKPTmIl8Q2+CF7wj2IjSX1oOfQtP/j8
i1gNyBleKSFGO+HqKwBUXjTyAk4sKh74NNXfemC/e6jFNo+kMVdmhI1+mVDWuHgIdMOsjZcMi+61
MeDsNOv9CejW6bCScKMHaexYqTAhDFjWP01Yk2m9VSc+mbovf9sdcnTolKWzgtLlygbixgBfweYL
gyWOzHT75Ee6nqa9TSD7wwqwGA0xIzatcnjYFMTspduqQj8PwdAS9bh/wmELX6BdhYiVKFIYT2qL
6xBlg0a20521II/3AUs2qrwAp2kwXYRfST+zxztwJiibMTCJKQ1UbiKpRZybVzDzW1AAi0jQl/sy
824akDpKtVS5tewiwvDmO3FL/phdMAyiFOcgWoCiLeVL9oiVyZw04hDuU623uM1OB3IIVfhgH2M4
+YKNRWXLIs3GGx3rLEfp0JgEcB9mwPW8RvXsOD2u6pvivRvG07/RXaDChAyHEsKGl4FcGDsK3lmx
vFR+ni8ApAJsNzf0Dfd9xsuY9O2e6gTC6mUHyv5Bs/73f8Hjg8s5cvo5ScpYqVI9RY3mG7n6Qp+W
5aNYJWUtN/LIedAz27PpcvmGLUM2+po4oUKVKXuv98UAw0y8U+8ZDAFg1kxr6v3UuFAb1kV+tQiA
xb1XxJ4z8gLE1fgstIZ3Xn09r5/jIcuvq+rlU7bjiNallVP4fmVdV+HIwVIyjhjaWY5HtY44vwpC
wjxSHHiMFuW1xernruGwf/QPEVmoYXGRWba4AREZcedFov00chR88nHIOm39KRj/Sl1Ign4GWfwR
9aAVasl6kd+ZDlGwW9FZ4aShIhSBzhYnfHX1GVrMkVFo8ynmymPg7mbwRDjLKHRT7iZY4uWyZb+z
6Knwn/c2bPU1JxGVVaWWxGJ5DKPQkez8W23/IhO/ugA+tMj+Ltiq3A9mDSingJSSxD1w33+0PgRD
ah/EMZHQnM7jevR+taEAyMkHTy8Ysl63ptKkHvsSlPzrhtLrnnfOgYt59rbqi9g24qb0ixB5o6c4
7wzYcN3cIQ/tnT6pKbiDH4EMVJG1Zn7XcZoFGDyD9kGs1nD+TBCVyyrYwxnQ43ydNEGTPznE4DRE
YtDjM3C151kTvAPPgHGyfpqWjVV263SiINvdX2J49lsfoCKQ/VslMvwcgHC5lKGl2yyzOH5ktM33
RnjOnUMRzt47R6UgjdJs8x6EnBBXQmMNMm4Zp8reB1Q1daX0pbUn2/kO0qBJdeMR97xtVG9w62Ib
ZNA5JfIt0rfWTga79YwvCOJwemStTptEtOnzStWYrsCf8iJGx3w0QNLn6qdObyy2IsxS0TU0CWD9
DulwTlh5pNEAtRbhLvjzVh4vpNwR4qeomEdyhSSfgoPkGVrAKvfec2L82bZy1N7vk7VP6+ErQ7lL
AUTJuRC2t+DPwqoALSM3EjOX/E2KWdF197BaQ94V4gGDvhlN8eM5waDWMcPBfFPs7V3B1aYAGm73
ptmF/w8uxawwi1JE0aD5ZpdGn+aVvcSYWSkt51nEkzyephDFxjiEPuzi6T394MlWesZi2h974t7j
S1qpAQgxBMqd0TV+PrFtEU2Y/eZ2vfOJFKK8qadJ1dxvxuo9I1Wq/Wl4pWQ49bbv89RBaWhgdTfk
Uq2p1IHh4VdFUL/7jnOVjGXERE2yXuNGyBo9E0RE5JolQLwzu9Rb5S8yIG10ZVxM+P65A1LFb09p
kWynTO9uL4Jb94xKjE3gimuT2M2FhuwOhFSdSYytLKYjmLamzfxr6NS0X13toJrh5SQxrnUjVKtT
oxd+GAIyzDM9KJb9GHJkfYLHHe1OdITLamtdsJ1k5dCTlUYUIpa7XWWfhmmpryIwXlQLJAGbz43g
CknvE/b/pnZIsFU4/khUTxB+ZztfuDjEv9rZ4+JA9qe22L0cb+zJv2lgywumkprd2nqPojBHGBk/
6g9wG4DneNSnVhlTRr0V5Ien/rI+5f+DqA0idlgJVszGBP+16m/tR9P7T54OB6BFvh3BsPEYT5vO
EfxMBpeklX1cPl+NqfBCcTqIhzWIuuX58PKBh/LIviDBTTP2107PQUjS03KRIp96oIErBx9Ro+KL
gm9V4YMkQ+DHHK/MU/aHWSLQ0V5ybtSXsxgD1hnAdHlg65+SY5NVLV58rDUeyFBTp/aJS/YK0EYs
+i+y6X2ZW1sptB/erHL1+wI/BPixVbvHZK2Uze5zIY0Hu/U0w9Uv+YruLmuxNUaK6krj0QOihmmn
q8Fjph7+KJjLXS84np1SbIgtxVN/WJNDekHx4SXTbAPdsJdQWzJfrtXmMt5LuKMlNTo1t1410JNc
bWJ+3g7PD8ElLlpNXzyYbNS/W1K5gAM/68zUMWJhz+UIYW1osD17n7qtVMrb5LzGW1DWiKnqgebW
uDWXOr4JTD0ri6CnejxJ/lEPx4xTrhFk61oGHvVrXI7Jrkjc/FL7J8mjVvgSTHpgJoQnESivMjD9
QolLYi0vycPTciNeCrTJJhZWYhv3toZ7Ek/vYurhtLg4748ZO3lxXBmo+ItfrLOpoviw7IxYxycB
tOpCcuoBUwwPNaFQkHwkWWGm8x4BC0qHxs1q11v/vbulOkGUDgiXmLCX3GnvWsSU7bI2cjNpSkJG
eFibU88jUU19DnfLi5vRwgDcRg056JbJDDzXBiK8CmO8np3ZRn33AY4wabdUWcEYDLm3KbyIE0O+
RbbUk6cMe7bKSqwwT7DzCPezhAnKlPPQ2bxuJLRH0Bj9nV3ZeGuzWckPvG8ZA8djO7j3FqQTeIA6
0GWIUB0SzZeX5jMVJn7BYETdm8kPkYgW/9lkVpMydSbMPUIiZFpJKQirAplzukn0/0Ilz30Ee2sL
fZ57LC4vX/xMwpPElYHhLIalB6LiXINj5M0G/iFzZWSGQJ1vhL2snMoIOEFC6AWATOj/JroQxFg5
ooSGmo1wCguWJKc1TIVt4xIQhg04JEOjK+W/9jyWEjcEy53jWTvVFQ4gvmBq4PRVd4PU2sAgVqFW
FnJiVqk07iV2IfZ0f6PGt9o5PRlpQCIRFzrxCQk2I0fceofKrGM7XMjLuKBFHh6aEZ3MG7fYnjId
qLRmljQUG/jrhqUXTjP9yWW9/vmcIu8jCUGQs4PT0TddZf/sRCITHg8Kyk3t5J0wk6knjysyKc7V
b48FhsWwltXIYeh/noaPtuazmBMryPlu4I3XnSbQp4LQi8NWD65ymv8EJIs9o4HadW22dZ2fqcWz
O/BZNLXIp2XPaWkZfFKLv4Nnp5AQk1CEZa2zxEqfTjPrJwjfzgW2bqn4/RpjaGB5diAOYaAwezkr
/ZSibq6mizePDkkhldFMX/NLw6V+Wd1xi/OiodZLL1Rw/YSDhqIAdoiVnVdqdghHMbtO65GU45Mw
zWptGkIvkHEJjNlBQsRrMIh2S6lwY1iSEZQH8w7lwzl1G9nYqSTS60MOGLWZlXicvdH6biLmKABz
b3vn+ebWUlcEM+PSMNudvMwSmZoxGmOgaj3cr2qlDQHRZEO87fpAjwWqGaMJGv/Rux7VNwa8X+u5
aDJWTdCJkSs0TaLQwK8kZaTl6gaAFQGVGPDfufn1hwl5BBqSGLoQLhLyPyIISp3D3Wdn/dd0TxqJ
UhyjTUjirWCr5keL/BLRne/UE6VWEongXjaYYcPBLRrem+8bbzLQ3iBVeLph47ZnVa4n4cLV49+h
ImGQjdBC16NY2ivKp43cutId7AVhdm9YeyuUZKO59VECmGZ5NlvtBCe8uvEaFiI3VA+HkM0ZYMfv
0+Cc6NQWNmHcwzcot4U47v2fQ2ICI4imqoUbiMilwFhDARDH42SiXoCJi8H5Y+FButiVagqZqBXP
zLxcvw7MlTDPUKosa6+edWHQHKHTK9+EqZ1PB8q/GMpZ/Hj89kFfjRga6lmOMCERQ4rHEimuJZ4v
y73GUARD+JrjXGhxRyGNhNf78HzC/+OdpJRuafbojEBAMZbjqPC668AcuaQL8jSUhapusPVO0w/M
V/pRjf0EOZLsxBptXA3q6LsOWwpa4gdpvXfwR5ild94EiYNdb5/R4AGkJHRVYAa52CZq6KCF2JJZ
+dxX6uGf9Z8GYEFMyrpmuPwIqYxeb6aDpA+EiBrHciFyJaOA3yCNGfnjREiGUWl951tuh/p1tQzg
sB7x0xbWRRwmf1Bh5hTJWxIpHSx24DgZeodyEgjLbcGizCZ9mR95WZFnhHNYCcX26R8isx1F7sz5
BSQ2im60yvHaYdC4jqsMyPlwzF4Xd6jhVfLQEFoQIko2V8Jr6usGfTQTjapTEogwXqjw0KsQmjNw
XLUZv0+Ntsl/N80oQv4uqBBbU3XsEbjFem72p2gcJaYjMUj4Xnut2qnhqWQa21lh4enzYopeiA02
454DxsD9uyh3OzyROviTmvUEt1Z3X/5k+uv/DQLU8xwg9eajZxUQ9fY70Ar7AqRIjnuC2PX8adm7
s7QLu/MEwFMb6S7gDLt3mbZ737bHRfkMZYSuEnPHI3HKK6MB6l+9IY6t4gLc0opadVdloolp/tK+
R+rHNGXxkHG1ZAkSxQWT1QRAE1zr8L0flxhThwjfT6aOrquabajUsY+6913021FBT5uOfFoFHpBf
8/nRLg78hiidhe91XknGOl0m38nNos4JUtcBioxB0P7BDEQzhSKJ5IIF9I4xuinpg5KQBrqIerOW
t7ScRjjPUpyj/PVgxdTb8QO4qcRjGPwqwgQt44ayKuAp8ffu4yyQwNVVebUfjTjAVobXgNBXKDrN
2VhKhU07expmgKy9ksXZ1635i1eh/oOqv1EszOZjCriPNegsctcczzk6M0uuvE5pAv7pi9DJ5Ydn
V6AAMtJWcG/kFKSjn2Vfq/bL5+V6E+Xn/RhLU06Wale6hh01Zo2yXNwEjb24XO5M6ltAhb6svig9
MkjsVWRttLuIoVxotAWahaYPQcWxST/DgZiBL5xDLdEcRSUc0Bh/cSiN3uibeK36PJmqcheFIF5d
/yYZnfShokGfYV+JzZEVU4xAd5zG+YUptnqMVJXUjmKx13wQmYTVaJCOZ50pJfQl75Hjc8ipr/rh
b2j5sHHISLWugjt9nGs4edWaCFYGOhwmn3WweEBo8QWcGjZydQSUn7mPYSRas2kHCbNcdUwzJ6uq
WkXS1SqF7ZhnJBvyVJ83zgnwc5Er43+qQUD45Q4DX3DdrG7IMGfOsG/gedm0CvQw1RaNFDR2K9SU
1wQ+LdcDXZmgllpNZdBJVJ3EViIgDZL4QXGt2MPwC8r2GyJRVTuBubWNAlwLjL+gngwlikMK2bIA
NK8kKXWMDYnr8xUtYp53E4j4A32qgtnip3rYWCEuWvnanwjSR4VXWdfiFy0Ui+nKt/058Gjem9+2
jzA6mSwUC+yzXeD3cQochkTDUNkqxu0tvrUt81yK1TecjK6C5N/SAHLbYRdIGOcmarECZ45dfSVr
qmGQFEWpft1ERUTj4Szf+ytNLKOFqHkEVq5bqilAV99eQvELPeAIu+q+x09ziVB3UsI5fHlcS1sO
cja5KOi0BJZT3gw4mkZUxxrHJ7QDshwK9xU6qlpw7NZb9FOdM7Z0Dugau3/yFL5eZ1z8P/iPvNwY
QL970yijQummUJOdZl4zAMWIZjEE9RtQeXlTZhqtHu8YjwZjIYu4vxQjQu/Aj7I+VwkQMm6S9tA3
RQTs8QJ/TT5lMNQ5TQEE5phySnbWTl0awta60ITGhANt4996fXAP1dlQyZY9ZobTLgDhoLJCgza2
QQjjXhf2ZaxMI7w/3DCbHO3VUYDcvFbjvrq2RAOwCOG/tLeUdTXEPn4AA/W/0ub3w/ATAyuGJNDW
N2S/iiVrV0P9Ptllgi73tj01dK/lad+NMGePB+yUvXOwD08lDVVmXVAq7TXMgJoyzQ9juqt7dC7d
r0E5qOt7bAh3vvI9kIH4Itf3iTNCdChh58HKihkRsX6P03be7+yNR2kbUdgXdIDoiuO4VmfVXRJP
aO8Y/rpvJnR6z4z84wZQckgzNOLuVUREVhXffc6rnyy+HAWpWenJPmxvIOnGWIRLh9+zKQAgVCkc
XEdtvBihxODHX4EERs6WGBaccOL1+co5LH+YI0s2q1qoJbdrPU/+zOvxc4lmaCLqDW71yMK72Ox3
d1xz1XwUd8Eh9cHaAMt+qt8Y8ajaT0ux2s5dZfh6q+hBkei2eis90Ab8Z62JpdK1jveYwOllItyI
EISfrRCfE2qFsbpiDHlGW4VykuzQtAnEXNMlrZ/yXiBcMp6lYew/h7Hi5sLjEBG3pWE/hGZan/6p
HjeyemrVAklAOKM4bQNYNWVhV1buzf7jdyukMOSoQQALv1KfRwKbak89VfWgqzx5p9uaSP/ulqhq
l6p9kyNqtqbT6go2I+yLiiR5dDUjHKwewnRJtJ1yri4R+mgkmmWa7jtp+CMEB1aH4CKQPrD8VuGQ
awZC4n/IIC9YF0w8GNLJv7aoS/U68tzjwIvFq/5yx0T+VyFFHkZPDUuDmn4J7pUJbT4Fc8iHVXGQ
BDlPvAzpTfCWTp17brF6zfowICga+9SxaWkZ+PIuOgEulIbA6zLEhI+EhlSpaltXFeNfMci+jUw8
qaSBUYfUsRop67liTa8kUPSneRsimVb4QoAdr3+2l8c7KJmzvvk7J7/5k92V/PbTh/XpnWjbml4Z
TqNUUHmz0U4pQA38Xqn/fXyJBjEFoDBGyXfpgY4ZEUoIclC2eFssIihfpYUhLWX547OTWc+bTHRS
F+T7iCad9ZRsjClZF9yRMIt4DO5XGa+0Fzxnjn/LLoaRfdfYb8VnbwkxC8XRqIyQqtvj3QlPIx5P
4gsydcjY506ghM+jJfOVt8DdV/omTMtqBM8NkZ5esC7EQsXHrvjnQWGJxFqrW8SiRS6vBJ/FedMz
J7baaTm2a2uGLQf0PVidMYSuqPIDcLrRyXAVDhh+IJPe2Jez+Uj7+ghgpXSVuZdf/hjTqLRVrcmp
+M1040ZzvDuSeBYoSxm0KuG/U/v2iYtE7/ek+9fZhwmE7Wt23GsdspJ6shxLMcZrOHqjBq4CZEgj
biRHiDy6jUAc+FFJTspZEHxSwJ6nJ/+73TR54qgqG+d4An+tWa0y2Mib4PIHnLZoVOetUS4qaFoA
NkNIMkFCV6IuehumSGg/Y3OjInQbgjXQJkOfy7Ea9HIBZcjJm5//KTCdBR38Medb2JuooepKmU7O
wm2GotseBEOsoLHC0eG0VaiHiKNIFpxHupyO+z5LyRR+mMguS9Y8ticrzoSgmRQylP3gPr++uogw
VLUqJpQWH3OfozUp/7LtErY2YE+zQZzkKwki1BZxoUUbWes7/g4HtPZt5XAF//ZCtkcCE0CQJuwK
sked6ypnJ4/hNYjSJ4FMp7iskp4LTIetidHD64sGwXIvBhcPBUi/DatLcpfrRsRsggvLNbnFmgTL
4vDby/xngx5EGAcbH5Yr9vK0gxjJ6cLBFkcdghO82+Hw8ZCQBKhcKPlPPHKZw2ea6Y+6uIq54/x0
Pi/4niWvRkr4NpWJWNTvktIMvzCic+X9by5mHsLFynTu0G2WQ4JU+IrCd5thMUK3AIo9bH0UZl5I
KG/MvQXuk4+O/MxBclgWN6wT8zFQaMh/RBRn2nGpmBsN5aRvIj2YWm+Wbo8TjGOJjDF1+5ntGnw5
ClsSKWglQyoNv1D+hFMWSvXP9qkNmtvHfRQ8+5DQjnLNsO/BFS75GclnXDS6SBPa3b+JpimACr4J
axv9ukNzopvS0P+vu3KsbNprhcf3kIArgiCpGvdR6EomybuvFyV4+Za0o+YjVg6xxvWApjXi5+N/
KogrTolL3NTSGer3nJO2z2P2hHXIOS8jPtz9pRnhBnIovs8kP5YHlaFz5oj5CIAOZ0dw0Y3pbGaY
Z7b2jwGSo9F1cNNUk3j0a1zlFNOPAb7nefxckA4Xo9+cXVjlgji7iuHMtgGB1HTO6rtDrHUXNMMJ
1EbNo0s3tFgf0b4RQBb4RigDG0glu6dkkslqBT+NlYzzklK41k8eMYKqmvhLkkcSjDnTQuPd/7FT
0COAmd92GYrADLd/GHQqoG70ZPWEMcGrgujkMiEAPgOHASr0xij1wNef78R+IgTTgwhHdeR/VCz9
jQwYl0Z2Gi/2ecjcMvp9zsS/R94VXuBC/bdgP53UmqrOANYWye6Mv04TVSxcPy1UYz9foATbqZnO
lrC+gHjkOCe6+E2ER1B7g3f3RlZpkZUR2sfIYAYZZ0vIgdtnNKY5juTS5zArSLpd2OYUN+9Kwe/x
AnVAbuvqUSWtD1flTqTObnwhgOOmM2qY1N2V+eOD5Au3G6xWnV7xQ2X79uELo/49waGSVVFQ71iN
mo1hNZTUisyKJcDFVLezWTG+Kwpuw7BOUIxko1SmdYtjapZxobFP7MG6rlQ+a20LWWadwwxWklTl
qd7Xa2210bMuL9x+4hA5q44jSMVZULlkTby69gk+YHrBQeRMLD0jB7QA0/UmJfRJBDmq6Y8MVLcV
OBQSZ2kz/Ke+PAWePaHzb8wk92YvSYsPdfHaA97fgor0K9JwDa8W5XgVV1O6AJ9WcRg4+o9FY+1k
gfJ76n+1B4OoQqiQ81Y1MEupL9VVyZAefsP2hJ3V/+7JHEb/s8CtKzZouOFQxXKvaqyI3QxYRbH7
5riVa0dRbNdJQhKxnq03Y/nC9Hzzo2qSVmVLmjIgqQIG5FdUezFETNiVukI6ZIVm5Xg7yp2SPqNh
iq4OiMs/ytNkc5C8VTJ3eMFOpv7AoakQyWhvOhFmXADKzKDK4IfNfNi66FeQ6YyLgzEd2ibGk4Nx
0PT98E3DkxxmQIHllA1DjSwRJ5Gqg2qstMZ+5Gx14PqwFmA5XtXgpjqTolbQ2hQQz6SRy+QvdqGT
ZtygZ+fmCMjr5OVoWcLeXBmqpJD1OQWrLYt1bs12ABkxfBDwg0NmrGMkxoBW5CDHOokiWf9gjNf2
6LBn9smFQyMVCIi7dsUwvtX6flBY5QxXR4kyJlvXRRrZ/AL86wz1Ntq6V0xIYmWInUnSgk0nMHNR
FhU2+8AfDFebPvDMUlxUYPogP5lbjNH1UED+AF6N2RsCVYUf3p8LT3Z5wDeU0542lmkHt4UpZdIN
LT0lusnnl6n4Gd3oyIhsSxFozJde/9ZWrwihUd4N3VrhKLDQ8a6eqKTxeAbnJ4J+mXmufEbXyeod
2v8JUPbc65uUJQHJfGjCyAeLjwYPco6WR2ZyQBwiTyBFvcXSaFVwZdXGEkcSQ3SxbCgJCFGxvgno
G5J22d/VbX34wR7W6iaSn+JT98yd1lm8MOyfA3zyN5luUJ0dQjNnLQOY6vn6WLC/B2mCaWEuR/QI
deuAVQl+4nm/9QuMor4RcqgYdVj6zWZvcJegRk2UlWLYZX4hM1ojhE/8qRn+lVP/yx98p1+GudcL
ak18g4ha1wcXfrb2sGdY+ln9emFRZoiCL0aIomAjfBZd2ZI5CWGxEs1CPI6ZBlBuBOHjZsGJBycx
olF6EqZO9ed5iVj6ptd7QbK9SUD9ekDTBLtsMHTuejXca6ENwDdtDfIC+0cP8ksFmqxVEFe/zMz+
Yo/P/AQEYdnCteXsiUd3A/hjKOtdSsMeChDvpJLTQpvlDVvD8SlJ/XqdLdV/J8Ex/IQ5qWSqjakW
W47sL+t0/LDjj/l+YvHyYwixD2ZyJOzFHxxq2mqB4fthQURmpqIu3ArguOAvu/2DnRFSjFa3tfYx
9K8rp7AXJjz4yCblN//AhXtnx6ukHUwaxUR29GWPwsfeM9EQQAK/QtLZU2LZzDBTpbXnKIKFR7eh
sqgm8cFoBdmLDCSX85xysfeDxCMvsYm5CTbu7OTBPIiauDkd/3QvnC4fD5hnVrSQ1KGlL+cly62u
AhK7Vsd9T7PjvQ2tCohctiiEBDxFoZlzrJEp4ro8oIRutTpl1EduR5wtOfV7AWWx3Qmey58OuDno
15N3zYLwzCkq2UGGNK5T5OlXdPvWG+U2Ultwp2nnJxqyn0kqD1F5qtn7+CbA65QLSVLv8pwsHcB5
53TFt7s/eSS3ftcQC5PymMCA6oFQFxWC3/f3NXZ3yqy2MlGyp1XKLAKoZ8QSo7OJ75gaU2Wvuoz9
EkWZsnfxsMLL9PfqJShQRDuzyFL5Vu7Ii91RY1qR9M44VUvFrDilkAaNTmNs0FS8me94eBkc7Xup
m5zqqvG25qRUS0yeFyvKVezC0sNJqkMDI3W7cm/ZIOfWUMKY4RHIVXJ+AMe6YgSFIQ6IkFBG6C8C
Nl2sCSn0VOOqWHuaXPntigB7dRzP46IT4FQJvBKuCJPCFY18huJqPaMfL1/MyoMt/Yc5O5butMWc
uBKMW2bjZs4ZVS+xPNhfMKGjJN5RVAB8ZbHsvGjLD++XKM7utAuf2oL7ks7WSZRCXbhwQ9FeZGgO
/IvKL4cDAgomliuM6PTVtIYUfJDNpo/jl2dJ0ElWuooMbe8vI5veTLlOZk1o4V5+1pzqu3P6hXnI
La0Jc2SWVhk8b5V315j7AfLpLNnBG6G62dk7njoFX5egLJhSDap8/5qGDUE4zPdfxHfrLIeJJ3/D
qsEovzHaa1uPqgZCXiFmVSKnA6tfx6TETczi2HxK4chZnDlBPsmXf37WkqFImEaEpFwWizLNrIrf
gYigx2D1mGBXrr+n5V6klg5toPU31qZFzIA7j7+yvsM3SKYUJncACwoQB2e3tOgewSAa8oFSm/wk
+P8E92A1yIPS8cz37V/UyZbLfeRfOgdqZsAoNLpsN2HUJ+3Cly6Oh/34FZaJf65OC7nGXQ9onGyj
sv5u8hRCaVMj1+2qR7jlDyJ1RlZLrEgz78pIzWuIABKnbnwG5jp8KrrOG1Ib0Ox/wrCOkH1OYT1b
lZRzA9hSV1UCldnUpRVslSQvDR95ZAQlTWpwNe49SOQywn/whmjnEMhrgfl2Xc/LQlLq7aTtPj7+
2aJT3SZz7sgVi/YLCnlbZVdKatn871joQ20YGhFKRrU6iPQi6vbtXFITccqnJhpff2y2/Sh83pee
J7ZtiIv50d2sKb+a9YU/K7CYAUEXMMd8t5q1S23mR7ay8pcyxpTF4/2qa7SzHcMwJRqZzWUKnLA+
HCHSVZpAwWwYH/tlStyiuznH5jZftyjrw3HoADyPHI26LY3/XtyFNFdF6Kau+XZliD6kXnxrCRsv
FDBRQt0raWQ5JQmzitjGswUPM5pfl4fr7Sp2Ox6l4bvCNKf7vevKLG/SYVJCX6pN9aqn+kj1krD1
m+XyS+KJ9eE1eBOF0yxRKcmtUHTLQrcoV/r5mlfYffSNvMpKPSllil3GIKZOJCIkMpaZejesj+3s
508+vdNFi+r2C63BiTAO+7zOFd7+yFcNajjgzJOFyc9PhmfZJFHVoVNzWwAsHxbAySoF60hNEjiX
rhedzTlOQGgx76osRouFXN5CpZ1th5776nUT/w+/8UjjEWwJIHuF/nxyESxCL6Nj0MqIIok6LgQr
KqwVQ9jn3T+qlhDAaY7IkqkKnJqidlcS4PajseOuUo1ZcQRQj6ZUlwEOL0x5eGobnwa2mcMaJyNM
M722a3n8Il1VDAyMOT8BoaXTYxNmsn3c21EmfqMy0s/iZE2zAr6HKjTD0L0kzfDVzZpQ/F9QhiXo
rKp/DGImfE+a5XsxdgqK1elX/fYSJ6vYcH3qAuWIdeuz0/yTDZP+00lKqhk+DMHAplHPdXdnKmFe
g8baKZRZL/y1gfuhPyZ8spfoZ2uq/qyccA4lmaVoPoWAxkzhGDeBOv7eTc+Lci2thSxenWDnPpYa
DEPxyWhl+6tc4np/lYucUkrjZTlmHYUjcomKlCzLyDzJ++lua/G2/1V1PeTkKcpFakGIzLyunQTP
isnNplxt7kwGnCM9n42nKRZA4RA+ao5aCUcp1XboZGe4y/7g0kbZAw3wtkeBkHZpxfXL2f3yGjhM
2r3cj9IsdB44X9CMIcRy7V8JPMJiKk4rnIQgbC4g4E+rRQiTMhB9tt+nqcDAiSDRfvF2+LkNrIa4
hELcFF9+PCBmzes2l1dh0bIYp6EP98fq724+1/jBePeboA5FpOLBdMfIOBQh2WZRCwJvXchDz2+d
vWm0intYtBhe196Yb9CDI0KV3Br5sH2T7ep8dIjAhOStACn1DC83+w6i1PYVgdPmBjvdDkjxU2ij
2/uh44ACm53DsDCJ7TRt+yzn93LrxnyStncNXEYug2Dr/hfbXQ8BxRrVZETmHS0org/sFcfYGk3p
4ss3O41aJ4H/8va7OEu4yTyf4In/LVhtn7oAZdCsFOGnHqkZHWvc5D4pIy4hDeRiMxB914GUA92i
HAYtw4+pNmaxor5/3lU0MWWGZoL3hD6bfBgVlDglDHof/o6xuclHXehNIuI3IIkb90VTe2y9IUbC
0p6WQtHsz4O0I0gkRDG3GnL90cIJsq5BazfM7yLwWGnQJm2DQgIa3Wvqnjy7mSN5MUbWZpRWuJkj
ZwPFX3Yrt928LY9Xtk0FuRTBgmiI8aPe87XhbMQc1FcjiaM/u9PVdBcvwNrKqAdeM6xFKox4d1UB
7xSaFRQkRRivnlyoDb9sz7nDSqHQ86SqlY2GZosc695D7k9Fze7IUuxoq36jGGFxz8+ek1ymaMVO
ZKyW9/r/7QHI2FKH2/lFfcUJI6UilScEIv72ynSjKUzrUuSWNa09DyAjO4EQubwTVH3Df+nFIpes
yoDpgsxzMUwNAn3X/8KvERptLPVdHtjOSTPNysHm2Sd4s7TdYmEnkxZJ+mcI7YiecWCPERcLhM4l
pWRmp37Lkv4OMgB/vrm430OV8Iz4wtzT2H2+0v65mzCnCIVTrwwRctSPBHehSvG68Bybk9OaY21F
l8WDeSynng2ubS1y7H8OWK9MbqquZYq3nBc0M1jnPevod4AcZcNqxOt95pKKBEi2bx8T3t7SyUfT
JuiGF7WAFjuj0Sj6ICapo1KniFcP2BlsFKfUiahec9y6Wu/NJFUJTJgrJpd3fXxU9ZQiPPHpzTBm
8oVKJaNgJtZzj81AQTaqOrPNaBwTOtoN9edIhw8wOT3nNGxEs4eoe+kIxtUfk9OfNDyWnFoFbUlg
BDu0PnqqSbYpQ5cn7R0zeRhu0GNHAOAS2UVUvlf9bD+IHWibqAt3Wu806kLoW6X+hfxLx7fx/8OA
ZK8OgksWpqr3Uty5YSARAhP6jr1gBg3EKmj3G6K/QKk8smb3DT0G9Nw5PBeV+T6gXjOL4SgHaslY
UyajGkEIfGNj2eY4vVDlfsp4BwU6lhmdKNKMdXsIZ7a1S8D9qM52vOB40RgQCdYjObvij5Zb1iR4
v8M1oR8NJWiIzb0+90ZWMjGAZQp/M3+EOoH+KLAiPdWFWCDvHGy7d83xziR4Rum6Jez87bB8ZMRE
mLq+HRlZ1fL/MrzgFeujOeDwLF0eF3t0/rSxluaHmReM1enWlkUda9W2zYLqmsjYjh/713wS69E8
Jwf8LMkzeZ0IgmFulLJSdoIpEFM7D3PoEoea56MBiVaKnsmf91bT+prPsoNwWD6EEOzg+Cas8+Il
eQDC9Rq34fwC96IFIAqpwkcBOoNE46o2oh7wQ63CUnqzqkLP851pARJtykLOtGUx3v9fYLR/48yy
zT16pf9ToGtcfEO0+7/+8D5TJ8DnNq0u0ygQcqKLbF++ZySOzrSQEXj9SA0Bni3bggMZZbmCLMrc
EY6KzHlIxeB0w6lwGNQ447nkd+8xytB2p8qn7otAP/Bbf2bUc+0QbX4/pZYbnoFb4tJ2M/zt0Ta5
+unM+vqR0RXPnPQbDHeZrejKHkvKjvLGvAbZiI5lSZCfkHvfeI1v1R9SnIj3kvzd9i4e54o1zcIM
+7Q58BMIaIebv+supVuLDG2Q1MNGOZuJm/QxEut+7IeS06EjBb8mkCoqeW0QHyKiyMzaYwo21ETj
q8BgD+co+gFNzO/WngW+wd+ZZzPam5Mrmt9XmoecM0P8zAD1dsyW/+Gi7WxNgkPMzgXhXYM4Pvxu
fPTirnBVw7hPMocfod9uZCPkjdns+FGHw04Z8LQtL614zxfcZXstboYauED2xhbPJzvk6MNUfZ8P
wSQmg//oniGFaVOVORq1d6nTPrFDNiPdsIKYMD5kK/JW/5FyRDZzsb4/FGjKLlOz7DhUarSBFSBm
St1OvsQwgMSUCi4FRAmnvSn8FNiWNzVYaKWSKp/tBpr1sYFVvlYJbyxxyTsxodxjcZvHjcM9fodu
VTTxdlDGU6Xe9qM+poWMY7UM0klyESl0zW1xJ7t5GQE7T9ea0DWeAt6uluoJJybTRL/uTRFm/Wir
Ekpb4q0ujlF1ba+7T5qSOznQI54FefN+t9tZ4Eq4gOBmijIhou2bl/i+Tf+BJ6sypZF71U87tYjh
E4kdrAz5rxTUMslqz55tgXJ/fMUXHeoNPHZ/BLdfvHKl/p5413SDzRbcAkPHakfEUvEOF5CGnGyj
Pc0bpQxVQc2uA16G6IGFsGIfpJxbAL84kquvwzyuJ9/rZVCRgF1HV0+bf4DarHdfTyxXh1nu+qwj
VLVKP6UO59Q+6bpF61kcZvjp/54x67pf5Gdm40s+Y2ZRoAhpMItvLMyDcUWRU4mMHzgyKhcqMTpL
b1pARW0966NR0x/o/E18oVTjq/6rTb6WjsIj19pc0Dkc/Vf561o0Kj7ulg61OnA3yBdZcy6WepLo
CNQGqlohG7bChG8sPMBjwcA4+EAZb+kZZ1BuP/+KsK3BDGgi4WGOXAgx7DqBsBrPwtLhUThYK28l
pNSPmQhtgISUEOWlQ7V6OJgXzvEAg6vz0s+a9VT4kOHVyPHBvjSUFtHkT7Yk/sLC1U3sBchl91Wh
9uC13G599KwJMyyMkaGhiG0c9oORzY4N2H5KfqjOGIrlB6DRyZECtNJqghVNPK6UdtCwhyGYFLRA
GzFDxkFEq8YGBEuNkYRVVZacinTltOUT/WnMujNHNaB79fM6CP0CK8wjI+7LC2yI/3nOL0jMK7zG
HU4W4ms5F7I9EWQVSqwfrBrLEznkxp2h6rjRKYA1Omrrw7VAY2nex3ezfpWDujo4nNiFwRiIC4eW
p20mbR5FQLtRcknbafDlZH3AsPKcNd6CA6C2bveggyX/2ogT2gAgqmIj3aMJxGL17HIgf3ALDeXL
YlbB8f7JmaeUCO6bBc/8w09yxXrdgexULROiF6Nw+wfvDO2W3CBNfXxYKHyqL/8l8FbHxTW8orZV
qxcvmm5B3B5woLAnKr/WXCVNOMoHd2vAEqk51YC7Ugy5RP9u2QoNsO6seJpJ4KObO9h2W9SJGX/b
/Yy+CJwqF7Soce6Ek2UhdCXESNRUVYDI5WGmDRmBM+YFJzBjZUkVrdmljtN7srlwiRHQoT0H8ZY2
G6nBX8+q1vMRHt3oK3GqRknRLH75RuEKqAzFA+S/DVU+DJ7vaXr00W7PDrFlW0EZfrXHDkasiQms
Jel1XFaOSrWAAFxi5TQd93O8wgbYE2GKj22zceH8uqAMJ6wu5d/At7jbjyXbuNgjjtuIniTnFmVV
8pWRZ7xF0bvKNysHh9uw4cnnuMNIVECi1VmbXdljrSk2sCKwQUfu5QYEEfx1hLdeoiLW9PCCHpRX
8Soi0OBgV/hBlO5tefhQhfyjG14a/3LFqx+IkdILTsGHe5rUmxpXlJP2vTPU+JaigpB8ft8+j9zt
6Pv8hPQC0nfA38f1fbHbKE7+bb8GKEqAhk9aV+B0Ow4AJsjjr5FlryXjp2iOfU1AGC07VTBYSJ7g
DOMgA7Gn0MAmORW0ZF7mBg42qkNYGoNLi9cZnRehsp/quwVY++zh2cv1AtcRH67KKg38KFXUN5xs
3qcGefppWQAobw012HRYUZDNK/bINFmdWRrQzAosNa/TnvF4ZKrWU2wqaM7NMaMFIryf+SNmc57z
TRcakORCmV+hnWLIo5IQLGUy1aVx9fI0V1vCzXl3Lb2R/6KRTq6zpQq4HT4h8zVUc5VT4YTl6aQV
kCzJYIDD+Pt4pdj03wgIyqTTLY+ZWuTWm+na7bpccpbcdnvs0/y6s00kfK4MpvCu2qJiHDoUtv9c
tdznKMMyawvsA/MsyT2/5PbQSs9lLkCbYa05W/hIa+sN5b8ZRvonhZ5bCgKQw4GZM9hMpfKZB+Mf
/njvbi0cNKd4FP25Pc6QRsph8ABbnWbcvtcp6T9F6vDY3fPiXOviAr6t6cwsxciHpCxjJ99G2jg8
YT1eRt1bGG169KEox91go2b2PR6eDnmxLcOdAd2f5C2YUYmp6eJRqV3pZrA4WT9URsnLgEDWjtPn
X1YkQbJI8ul9ku/Oc0g9Gv2WRDfuU8ni/Wuuo85XnwmiTiBomaovVFFx3Gs6TDHDJALJs57tlizH
oak5d4V9nvqmHBgpFB/oSZfYrTiqknsRWnv6J+Jn+dKY0VFTGkYqLrksBEl2drTeWmuZ/7n06Abw
pBXyHF2Mg4CiLAIqOvCs0VlRVfHZPCgyQU3EHCC1b0FuIYrtK/ZGvYrI8FMSlttsnQ5T0Qgj1F6a
CwOEkwJQ55jYml3ddhwkjVtYsM7mSd7jI9fR2zaKZcG8ESr5sml5D9DIujVq4sRq8boSFaXIlfJ3
0PtDT86YAC8tu8/rHBNJSP8a1T+SuzC3TnNnaajeIxtDZgRVFzawcu03jVjss3/D3T9/H9ARDdGb
PM28DWjQL0D03TA1ieUrl9rVclqtOkifS6u8wX06UswbHjYisS1xbLnOZPSy0kY5MNka1JovI5rb
C16e9NwfnRxexKq/wM4bPhgTcF6fjJx9TeDQ153PnUK76HqhKwRlv7Xf8hRRe/O0n5Ug0XxQ6beQ
zbm3FKszSvzklB5itMoisdYWXbeBTaA8f/wdoPgivRLZTRQkc8OoOULD2IWKLzVUl7W2AaYmoVZb
JLfDA3iHynohkGtB6yqA8lRQX8A29vSx86xJDruDFtzoT8hn8gA5tIP22B9ldF2Bzfbz8AUupJgd
7ApVUEbuDsxHzfdgxTOo6y3IxHhvaBeSukbCBXl5/Eua5DhOgfBOS+kI+R5XfWenaVrV/fpuowif
t1S5J16XAJhWxHDtAfkTwCEdj7pjlgJRhOzEyja00QdHY7vA+68aB8my5H4pDFfMr9v5ZAYqO5nC
6lnarIIz3SMvrw3I72kygP2f3WMTqowQJbWacEq05bu8VB9y8kzCaHENHBTS+hrA+vq0G32mZkND
fMHgkXA7gVLxt4M4Q8boTMTGjUpjnpmv9UVCT2fDvkAhBywcqz7Y8YqamBGMY78GtuFlqH98dq0N
ZChKSbxYIDIRIVRoPTGVGZKdTmoHnKcjXpb/6kEHaHjg+0atDz5/MfY0FRRd+zt7ke+T8VmXvZff
FPi2dcZt7gmug4+tp/A5++XQkEYwkRRA22ssFa8gndFjdV99IWWKp3eg3yl2GPY+c1MGH0YFifVz
FOn+7tWhH+wijoXxzZFg4RYstxcs2KmRL4qYAkyYS6D9QvNvi/HBZxPAjNbSLhWw27dKY0kFIMb0
r757g3sgpT7V4ZbRdgMy8IPXfXtIBhb1vO6I5PNucNeZrZjrcQ6y3oWJoCJuHgzW8zvGt3qi60oQ
NPsxfwWMtFs2Mii7G7t/kyTXUmWJk/YHxut6e7t0vv8fVXpff77NEHCbB3W29Lz2JHPtVwXeN2Ef
9RGlIgr6ctCuZSWCrUtU3C9P0KGW0lLCqJgBSx1CKk+rlCFS8DryzaZcJawOhY60BAWx1dR/vRHp
a057Ny02+NrN7vyaBWJCeD0C81JXj3ANVQp7IjvycJKi2rmA6giD8QtFIBUHxiDOpRVkm+cQYHZt
UXyxkRI187prEeu7FotgKY7Zu8FIiPtGcck6XLQPYp8X26Bx9QBzd7ftS0GoPUzI9ZeMzdTPIKYS
Z4Rm2NZTM893YnqKy7C3Vx32l3UtTWfsfA7NASZnPwiMrqAY9s2Ap4G5fvZHZ9sxrDzxlK9j5cMt
N0VI4K5qj3T14Jf303BphoffrZB2trbHNSx9vdY9UnVtp48SuQmUYdl1qqYEwsOxrlG8m6Po3aCh
4/103f/JmTrhYsT0CAxdZnTLseW+TY9e5y19CPeN0NEaa/yI7XOZeL+PUxPSYasyZsyOIEijsvYT
mtqUk+pYnDnEw303vBg1qCMVZKfmLXWdLl/eyOR8t6pou6/5G3bBbi17tsH3LtSqbdpgyV9u3afj
jQ67dk9xC2XIl4f49kcggTM9mdCvd4IrGoVWr9Q5R017YHyMdZn6jUNMm32hqWH9PDK3UaMjwwCr
oUrC2820Ph1c5nmKBoq4fgRn67qKoNDeA3j9kh8jtIaA/C2io8aUvvtPYnUFaz0k27qohm+M9ecq
2eipSUxXi3I+vTM8nUb7MrW2L9qJZzfUtdiIeuoeMddGMRcD7LxfxiXvbwU5Gb0iYcbVQQfVBewM
XIp/QgX0Hx4w8Q8CVesbh9jF/FJun8UC+foQ6JbfmVelMtqLYC3u4eEnmFTqe+6dnhpEEBqVJCSG
yV/XhPbVw1na/adq74m8H+QeOk2usLzj9osMR2GiL/Vmwpr9tH3TkiU6YYZkFmZuf3PTlGjNBLbE
jePDgB1v4RmIDjBunFy/JW2eXYuD+pCS4WSYUoUUcErc3IBJtIyw3mTRg7xI0lRq3Z0pyv0hZGnk
amsj7HjUqkP5Ka9t7MoDLqkZquTWyX9Eweg9vkzFRKeb+5vuTeEj69XD3mwZwcxzfVLhadf9hmaj
lmvWAfwuwCBj/B06SfzrbbTPAMVkTzDN2O/O72X+QIawJqdQ4qSx8dU5bsmkEgEpco6dnuihADNF
YnpGC9qUruoXEIl3JNhdXEP1t+Th9Nk71x2o9UdxGszWvEMee/1wUlb7MRxOsY7GlooHJr/esNsE
kFyxiiQfHHNIbjQEIxvabDIAv1vvE24ITQA2KyQ8q7F4+kGQDFOrq+vF6nJhws3MtzFKDUdnJclB
ToaZD4xxTsOavKvrzcw6TfoQYJIG0QsBHGFvl5TCxtfGqkkQ7p5SgQedYh6vCoQhEVGD/fcWUh+W
y1nlDGDNiUw7JWPuooD1HHwWBltVcwfcDJnDd7W9L31aIeKxtzBqS8nm/d8WFcobW38UplWkT2nY
C7sfdU+hFZ0QavhWRGjXwskaVL7T/ynR+3dL6KwQiDhSz1Z/PBfHW/XJHRob/7D2Q5Vkhn8eJSfq
iRF2Trar26DOzUKLL7W43LHuy5m2nB3OhmTSrseulry69sbQuJA/FQ5KFGujZQ1/pU6OT6uUFNz/
Z+uYZvJ2Yi/N35VF8oZH2N0txiiocJ4uwJO53BTBan0QNec/GNHeCVX7IbbX7PsCrqFF7uw+EOC2
AJ8Tra9jBMv7lMfJhRQbOwjms5KF0lp1Zhi4j2AdlsKWjfXVQZUHR1RytfQ4/oxXY4AzKMBmI7vE
s0z9z4g4NOxBUfNK5dfoWNA+stonj62U/4/RSiRvQq8iFp4XraqJS7ccs4TLvA2WBLa9opU+m12X
FWF/CYpWjGzqBP6+qNPPlZD6EDVLoiFXwWdjLg6flh0CV32A1nXuuSEPbnDPm0lBRWKcCD4kvmXO
idSV56laOLMuOGD9JGMH0pQYfpP6f/v6M/d521UAUcz2FAFCNkngd4LM5QsTe+0kvdGwSfDcrjTe
nDU2iUBeX/TmdHyOdbeHioFLwhoqCIOGv4pIZBYET2rJbbfvWn2LOVefpkm7+w6ZRMwzsw5wkydB
c2mgW3J9e0j1/YgFKOHf7bakekZCQgLwPMdJVnhGvmJoA2QG8PynRObSK3Kh9M5HsJlP1N0x8NvT
UsZ4TL3fNQDTf7OQBd12B3Kid5v2bZKf6TMKEx/WhBIpy4G/hNlcX1/7NDld8VrI9jXcZrzaZnrm
qPfqxQPRyFZFk1yeRxCkYpxSrWAE9Npxmg2vflS+7rSQVfNngBqJ6FVBEd2ibhdQWmM78DeSmoFo
JI2/Zy1YukJLdXkOVvjehR3wjMAu2j13WAzZi9ZZa2gPazNGWR3VaudGw6gPvnSvULipWVv63mYP
TeXTEXf7v/ruKVujtK+rfYTTVPoPbK75kf+2vwyrJ48g4lmbrgnTndIzxzpp17PIprWdHleT8blI
+jWtxqiKlVpveFlJktmxFf4Na0bBtlc455nzihIpY9TgtKO+SbGA4KhNJbTLG4Ajxb00QUGqoM+G
3+xjd6XJNO5V/1I7RUYqGDJ/5stREdn33H0Jrd8tgHwpCyb6uepmh7J4CqIre0BMkEnxLF62o3P7
RXGNEt9GX0GYqc3dcVO71z6rI3EjEtXT3ajscvUK/GPiBK4Cu+KkXQ8Zrdq0stQl2q7y/9VSJwOt
KLU+1DvcygibLnVhCc2PfUc65sourlEEqSZ33xVnH7gBOmEv7MWr9vsKe0S2bVLV4XwKM7TeHG56
3sg2eTlF/zcLuyrE34jTVYrT11qnlMEQGjO+DuwyI7f13pZbCFeYMwPc8XFXD1xSsPqF/OiQ0j1/
EgalAA/axgeWp5jCS+kSfKS/gCtwxAA6iSZpuy0hy/4YMKvEEauZrVBugbcUU7S1SZeRN2CU+Ngm
F3FalIoPdgWcTyUcHvzSCt6xvMZlMQnY7cnFRiSbUxL3N7YgqmWwh+uBSlaO8zK84Kv3qyO9mBXH
kh2Uq2OTkv309Ft7ygTBPlvdJ8y7SV0agMyPJLj+Hmc/0IP0677F7lN5mbQ5/vCj3Wt5a1DQMZ0C
/Tw8d2SP5cai3sc62/kCuIWPU6VYEyk0tBQBE4pXUOefMABd+eR2zt/k387cvBcIWR9NaYZfeNNv
fwU/ry3Eq8BnHMmMeLg/b7Ttms3NharreFhGdpJdujj2XqEBKnYOLEZGgbUGGfIeXdeg5Eo89ZHH
c5XLjSAtXRnV08V+JReel07z9J/JP1PNdvJ8lbSm4IpOVGI90PNiVZOQTa4/t8d3z9cUzn0m7NLf
V+gd1/fFeAZgiz2ObnJmWaLXj9iiUB2PvGfxceNeYrqrsevMNmxGDZAHy8MKsGWn2xtSZUt78pY7
PCQvWGnf8k/6t72veR9eKHnRUEWayDnUL4RRbY0pBoYYNK2Ug0uLsUhWCDBKAS/gW3iCm4ZDJbEy
5TWYM7hdSq2SiiShqs2epG6w7/IDpoXgXLlK5jsjb/OieESMf0MsUB1UG519ELx+HMwmM3ChcsXd
wZ+yPW+hkN2LYxl+vJQ4FeSxdvmdy6QP6BxWpLRlyudKqpMtWF5+DZC43yJ3S/s4RhBhhnKmo2Eo
bez3yge/95ZxrnX3HxBsAMyexEbFEx+vzZ7WyhSgPqcDq2o803k+a7c3l1CpBoEpwn3Ml+dgr1+X
84o4HKYajCbXXDt3P+C4pzE4RIiW4heqYzNNAXWnMeUJs6+hHIoE4um37R9woePAAQZDOiwhkq/G
Ztt9B3tSZBHea3Fl+xI7C0zk8nSF3fTCzv2LO5noxI0K7OSgcMXyNiz6vLy+tLpLCSYdHHqKyJ8x
cKkTLsUJufmCq5KknXOQP5c/Dfgiw/fdtsvGRoQwL09RIK+DneMb1ffVnI7X93HPAMKTtsdSpUkp
RDqHX3TT/ldhnwFHJi6to1CDV9xSrOEjTnb8mStnAZqBLkpDhUe7i9lVQhP3d7nYWcD7jjZHfL2M
wHQ5cG64b9oxBUZZas2SSHL6uA9yUXxjb5qzSw/jFrs5nf0RrHLSqDLHrVaCkeJDmZO1law3Sl9r
SF34v/mHOyTcq217xZwlgouinHi3VbK14u8qPwJS67b/9eGj7Ru4lbHLzgJd1BlnPZRrtfnPuJgV
gpESVjrQ8r/11osXSBxNDzooKhgk6Y7jIMVIYIzkQKQLSvMilRXPASBtraHt0tIkCj9MgCp1Smjv
yaq5VEU2452ckVue0QE6ex/IwsSIEbkAuATP+/yD51yqKZqfzf32x+fHMvl/www3HiOVxHgswGde
oTrkHaT1qutAncSvG+FfqDY44sjtevFuvG2ovNdOKNEruSNr+/eky/UBwwMyVeML+JlAUmSy14xV
BoQP4Z812seh3bpLn9vJ+PPvYUTOISimJjZpimSKTzBilBiLz90ppkA4km52emX5NipX3f2+v7cS
SCYbD5e0/JiCpDZKFYI7a8rAHJz6EeSgsN1TLJ2a5EIVx/9Z3tbzNkFsln782K1Eyv1I47li7GJQ
SMtBtZiOcXwUjIW14MsGn08SFVmgNPJqZbtq35OWLFywyp4cUbRBfqY6NF0bPqG04m8XA545aORW
6/a3tI/7GkeLbU5SOqhmjpCdYoHFeYPjshOV9bKorjROO5MYTCFGVmmO8rROSLwdQ9hH0XISMW4+
b7v1equ5QLssBYMC8r2mjBnS/U48qNOs84QDj7ql69BLngIKIlCgj38ETSePDWSOB27k1w16LsnD
PCCrn9NYwcC4N/iFywdkp8BswMPcVDOWryehaPJ9XxBD7Aj+mfrLXtwrtNfas+nLJeXJnpPnkoK3
bZlc+2Aot3jhNGnqUAemHiAk6vMOkAhLijYHGkwVEsFbKdNMMiWKOvECaPOb894P0RcR9jdE+ODO
3WEEbj5JMEcJONsumFRNOde83NBMNJ9DWwlJBsX46lwKdwjbS7hzhEKrj31bjNv/+LKNeP4y9ETB
iQH/cS3WllVdyX/fAfuzuThawBoowZp93Kj0//jPyxBYCKpmcoMli/zhV4iCKgz3f98L8x3hLhaB
9HQUq355/Ou1pLNbS7uJ+dmFbqW1v5okv3ussk3byHgoUq2iVFU+PfOFyp0m2d2KfSenQRfpwqUM
1JmCbrfanr/oz2c3TL6UHLGu4Zzox31AdF6Rqa/LNd3Q98/40wt4TGlyKRwK+ZmgRJA1PVWwlqnu
S8/6K4uwIszPVjy2vqIiiSxNjsM2baQMl8ztj/NER/aUtqA4KvRe/DVBXHWA5i2BzbZ9FO12snvs
6GI4Lt/SmDZc7bPO+i+h2U5mjv3/XWw4sgJ/5XKvWHO0/rBPCmq0OzXORZj+NjnTwgg/H61cEoNL
+QD190D/ILYerAGgXTDMcrFiWWqViKNZ5AQBcpklb2oBiwFRtKAAOwJHk9YAPpbavHC4IhF9ADqG
EUa/9QkYK07VlKU5gMHJKh92clienlCISRa18fQxgVfJS/ZJ1TqWx4h2KtD4M5BIX5y0Ubm2Vk9Q
BjvPUn6HdShoxkqEvi+fN21Y/r6BQDGL3Ji5BfWZyu6UiwLyjE6VorNfoRQKqNKtM4+bnonsAumJ
tvTdzkARBTDZOR0Bm0JFjzzInM+SgKGKsYQ5dgRGxgA2dX7dfXBJ4xa9L6Jz5zNjqkvkFBUgsuld
tv054MKNbuWoHMu4UOhGUhtfZTLKLcjsEm5iDfhidswBI+gfwduXXF6y4mU/TRGtGMFUwI6qeys5
wmiOybRK7TV8K5gEsAkEdcbrfSISkKnF0BDFtUWpOljOlP7oANi9oXL8QGbq49j4v+jlcTOZgYCV
/hp7abYS2FmIAy09mPreCdLo19HA6T4vXXiK/gd0DIyzDJkMHKzHsneCbzis0JIxSKesNEITHWov
h93TovK94t8U8EzLunUkkBS4kDQhYvx4E5E5/1srBtfUtheoNQoyeDNfczdozQJnfI6RAA1vCT9K
KQjtiNZv05J8LjMF6JOCeCCMjDBLaJbt/2tYmRHOjyhnZGiPY5K5TwrsfDW5Yym959zwxg5VBvzz
CRMODyEGAlFNmsabUlYnnoQtG911P1zHdVEeN0e1NunrOGMmM8bso8BxrcWh1LAtWyoeAWY/FeiG
jObdvI8jrQUPEhnZB/WYkplXb3OEEy7c9nAtEzazgueAPJys1J2XObppUUHmmZHr6gkLyLZLfOL1
8PcsR4if9eeXhA2ONRWEzSjSHoM7unBEVT2LYfheJbJehPjoeGGj560XCZHFZEe5IDfWH23knFVK
2MgrF5bXEzUNGZ/EKg1UmdKAHvpd+yk7YHkE6hXPkJNYP1b1+YeUtTS/zdxDyyh9V2dTemWtGa3T
4JZJWCCuKwvq07oXX2qp8uqk+XoqHh7y5IfnryfKYOzv0v9nbIkZUNhnzeymBCETQf2UjHnD2F59
bBE7KsXsrDwtFxUadRadArYa+j2qjl40nX0sXghuE6r+xxDiWJ3wnVajjmfKaMcBXCboMn+haQH4
9trBCFWnED4RTe/+/MsE/+FZYv/eiVc/s+OuNaqUms/JF7J8Bj8/GlNbWw9K15gri+YaduFvdPKg
EoUenLgHV4T8rMIJLkO9Lxcba5FvLwYtQgH9QrT3rCiRLjeofYdekaUYqbTtSOQlBUMQ+cb0Ma+Z
uKcoy2UQN4ghvoyqRO61APVpJZkkc+nonoiYoO0KnQFl6O8GJyBcyN2N7NnCWcA/W2wRdA93E9SN
Qtl+9ARA/SBkwOcovtgpTaAKFhD/KW4gN525ofqTCukaJHPZBnyeGW4gSb5YS2DKyfN1m45dv5wY
wUIdKo73VxmLzM+le4V1B1CC0KaK96BlwlGZOqA8ncyFBFpGeh78/PaBwNinkjh3W5HxXFbOjxC+
GFxk26uZ/94UIbtB30wLOr/GNUxWkFzX/gaHghPg5/iV4gSzOLEUX3EPCEmvDt+JOycD6STyxIXX
eAUKSocUxEH5PEu+Va+1obCEepo+KMm7qct3PkD0bnDmXYKMy8YwhD7S/MbiNuN31hN2rzR0PKMb
4SbtshcP9MvBhU8XfdjdO8t0nZFVg4Lv+QrsnboSVKn16KO9KLBiCiK3F+7McajA2OWJVK+2FO71
d6pSAMGpJDad4iNM7wKHr1m9BHHuu2QmwnOXlp+WqKRbOFyOnDiC/JhkN/38SQF95+gCTB0ViEVP
pFbU02HZv0JdQiQ1uMNslvOrr712Xij7GbCJZYDNX1W3xuCwSjc+v/pqfKGxAtKpqcCo522Uqw7K
IiJuFBs6TEblrhKVlwlcrVP1q6eAolbnk7w4B/lFuyFyaYCj8eht6k8ju5hJ01rXNFM5vWvepPeh
n63l8jfzdmSTPs/dVPdfbbWztm02O/VmBcEA7wCDkqHZs8eJqubH8cwTGljHdlQV3sXOG7vHtEIi
Q6LvTMM3rPpmYfs4kdKgQa96YNd/tXeaHAvTix0ud469KL3aiVTJYIBP3wEwsg24XHGRK37yrdwx
jwV4vjfrNpBTp58Iu0aKrKCRbTPZHK/tT8SERvsbEG8PU1qWW7L1rhiqif+eF1uoX889uI4BlYQS
fu/3ATmLYO+pk5pvit8djapsVMKV/h9AE9hkuikdT3wjNYKnbusyA3X9iFcIP+Pf7NJ0INyW+rks
RW41Hj7PbxmrufatnexL2iDfLVr+gMPhOmh8S9d9c2bEF6NDlsZZ+SLxTct7zfpqLRPsFfrYRsAl
waWFPiwMjBuEfp0rmBL6IsqAXdreV5wTreZwJ/OSk+c39v09OyhRvAkExtHWLv4FNa1ylpqynthO
bh1+rL6llAR9sY815cjwn8HAzhzVBHhjA0QNnYfs7I5ssDiPbmWlUsjh6rTkP9Ld+uZSjn+A2fxH
fY8N/en9mmACEHO774p1wr+ypF6u2vQr5ITcIrtnEVZ3CVE0WjTx8QMGZcjKRp5YZ+dceL8fNXNN
tgbWhMSYSABAAKLMv5S11zlgmZ9QXmpgloT0CvO4jkA0hcNK0iK2L1dQ7TJi/gYtA5ojRCGnfjhz
3pOAEodtRsQ+xQqU4apYYUaXjqao30IpZ4HEo4+PqIAxbMokKJQ0mqUeyOeCQDgAG0q3RD+rVIEt
BgWL4lBGKQdkxeUHd8SQA1vdiwjErtrh6xoLY7L6vF67JGQrb4Yys84YplEXi7JaC4W8vOGnULfU
RXmbDxKLzM+eK9jBXKlUTb0qrZAYfJK+JJKN7SJfbEl6UuD5rm3uVgZiJpQ77nrlL+LVTk4ShfHs
Dwlo7RZ6PfEj2UghV34vK8KwlJm0kUpBj5G+66gasXVGXL9FiBrozGhBVFDJDjo2TaM1S1aCDp9g
tnilr9b6fJJHCwP8tpAwMYxnfQk0DJEOprBrYIe+wuDUzLBm3IkB0SgfvOKdeXcJ7e3FU/Jhe1s6
j6ZPgNa21D/Zx7vL8DH5Ni/1kIySCs9l6GSNIsKLz3M4riCm0okkOvTMN/BQMHDMj389MUQrjnG2
7VjJ2FpqoirKok56IK6dqfoOuqiWFwbRxAxiIlX6SMncwZQ2PNuHclIE7sP4snUqmD4vKwkIplld
w2eI4pX+DsWmsvDveCHlgZJLQ+fiCl1TnNFaVUbtK+zQug/RTRSlc4K6YjKZSdmpey+KFA6lZV4z
RiZL9THAhwK5srtyQ5gtdgw7ZvL8JkWSdN+XcDrlJ2CApOGkp2V2Ms7D+qDL19m1sBj9lYfqbf9g
GzNCC639hYf/W5YLr20m67UFQ00BOdilultYah/3tQPgyG09yphX/xYD7CS+XN27zh4fq24H/Fnz
AnqxaLN5TBIiwXlypllf9jefSBfNtzVyWNvSlQM/9DGJLQeWsFd7T6BIQETavBAMfRr+m5AjGpRt
0mtlepskGC3ZCzz7YPy536Kelxjd+okd/xh7eYeEr4P7i/9wTxlAJBz6omgWquq5B9pk2lU+0iXZ
ATqQvjhIFhD0ZouRe4TTRxvZOidCM1DgA3J4tZ33+8E0awJvKYe1cTzxi6jvUUy0/hN0HD9y3NFR
SeE4Ltb4kc3+oEYxUPGLAIB5nKjUJ+yrrBW8SFtv5ITRE1kYDRyMQya7bgI0uuXHIE6/EHnlUDGj
QJaUf7If8VNtpAO4cNB+bbu6RG6grqJ4pdcJBi3Tz21jWw1vLqlWwaWvUVD6eFQ1ff/4byMJ4j4c
WSPSL503gXeZsveAOAiZIXG5zlCa1LJtKOcYDKHKtbffChVQFqqDVbhHeewHeBYs0zH54lmLOoEy
MZZb2++e1mHpTb74+Iz0PM6sfbG51DnY+/X1Z0AqWj1rY6NJHogcO3i35z8jdS9kj1PXEr/qaraI
eGuxYp5LYOdUXuFQn5AjIJclcF90KkpfoPlJX4sAOWEyvgvG9P7JbGYfnEjDSwAQbWrjJBcUDti+
Evthmqa1cyMf6JW5rV6xzo7+mRohEemU2+tcrh1VWSj5NnHNXteT5jgM1mF6VMpoGYjvsEKssKV/
kmQgP8/LvTti5S2onY++b75we3m1qYeNeDj3HUhcbTeR8YO5t+lvXbOYSQ0O+SzB6yelku6zZEnh
qHJrCQJqzUVpFNyrG3fqwFmeU/Ne7uu8vmPIseqbIb8LnG1ctRIPwRshG0HMallGT+9SXw60OzNI
Zfl1T3DCJJSi0IyBTkUavNSiaqaLF4/Cq+31zVWRD9yN/fngwtbAEJArvWlttXz8hW/fnT04YByh
jsu+aqL7lK8a/j10X1gSZMj48oEq6VnMNrBNAvlTjDTW+gsH/TaI0aFE7wiNNAVZw+TU6VyOQ+0e
f6OKuqhnssg0ySlscNRoVQrhMcA/y8/wxfTOIY3G/N14PhOVzZc+Rgae1wrXwAcORhgLD2CHZZDB
OaG24hmDEFsinFFsYhxPTKB2QW8P6hnGKfKlctemhOa+N4GDLTFKqKDc/i9FGhX0FA5cfgj42j4v
qGObYr02iYlYfFZs/JcRsIEzUQZVQjNyBPzHzcd01hIIRQADHUwAtcNwwvngor57FNI5PBVWCW7Z
SzHkTuUZvUlXDshuI6Eyj/E2aMjF6VDRmadAh51nuYTJ9qQskcGoRRTkEH575KP+RIb73lZWYns7
qxD2fltglWl0FPI4D8qs0Z+cFTvYo3B4A++lcpUBTjJve2bUZjupiY4HHwU8iMSkG86pQ976tkDz
jau3mKU5/pYbhTAoTmtC7xud74k+3APfdkBgHRHvp6zXGvIuQ3fxU052i4nuOHEmQIIk8Z5XBo9F
SedXehOVoFEN2/w9X6I29lOLIScVyN/64wzPtutluqFdDvf2v1xgRjbAQdJfn6iSZXNOL0XvcoUi
x9IB7IJ2StCKUB60x3FfxIwtMBhWo9KUEe6ZgpooqVYVuxJ0b9CWq5WHvEZtB62qAZz5hbdbpxhm
zdX+yRNygmpfokQ5Su2MSSlc5jRHLJWl+pCduQgErdOq62OxLy7sxPsdkdNzzJjSusFmBNPv/T9x
noXuEUhU5cSt4qFo9oD6QBjtLW3UHTGIllFFcwVGOyJIbfMTkboBdO8LaU/s4Svsre26IpGBqn75
tY1jAAcf38M7wNbg/YFfClZpQoi8p0RQB2ZlYDpj7Ydbpd2xW9gHJZRI9svjy4LhGnweBL/0lgED
6XJYnHTmNVLsGT418UQPPZNMrTrrH8X+t1kRQn1tfw3tips4wp3a+ZjOzx0osR1Qpgy7ZpkUMw5y
DKxd2WKuxtPxW0G+HZlJX/8k+fKl26AQNqak3XHAbP+ET4HQ7KgV5vuEe3mTjbUXzdh7E/tf2496
WXVcEGP6ixloNrDd1pk78cgUfO41Mu4PLYAnUKX5+w1NvBNOOppI62okmRTkZhTTzwmnxfwraXJw
tF+b78krmjePVYexwunqTvE9FsXQuCCIGXkUtwG3UfXgbCy1aubXJ9rNlhj/XTj8vk+MABli3xw/
fKAJVxLEh2g5aePYBREegt9RtwZF548h7Uc7pF2VwbveS3DjcrV5LT2G1Qywnp7FcJGR7/wqrVcm
IsNxw8k42Q03H+OobwVxOZ0XGjqMa1Cfk9edBUh4tg6ie6NcR/lK0v7DB9mNbcxMxYb9LHzoyG6e
jp1trhOfadlsfMLdi9hnovfisi4DabWOza5Qh2yb+ywWf61kIyehKX/V6EHr8kyES/mvG/kUIbj2
HEzIPwrQ0D51EIUIx1B83XizjSx2yG5zTUMT3WZkEYGShmwQeJ/PqgSsW+lEP3xrru+meauY+SXJ
KWgNdnVQS0JLkDxIeAIBzgogAd/ajBDU4+119XBob20CDgVyqaVoNuY8UD/atp7BTT4nc28m3qcb
PK9TB/TAubJJ8vWFTH87HVnbHOJuJJ3xZvIyVAjLTFa9omnCvE4dcE0H9y3o2XwUl1FP1nNieVmv
iFau9m4tNcFm0HzChOvccIHC4ABH02AgBwHaFSaZ9p8ULKBFWMpMpNHLxjN7aSUh1RiiWh+6wb0E
Q5PQ9p+E5l/3nsCglt26S333okYmONZUFxjL+Xmy5Fke2M9WjYll1rS2Bl7ELt1Cmq2QjwlCshqW
uT8bLwwJfevoqrLFLwXE6FzO8nscFVAmjL37GSOUfwIGj1IcsHWI2CMNMhX86r2FEBw4p1TViiKp
Ntqs3dJxx/IpQrtq2AC8CQ0cp1IK21y+IvEBmZGerNBua68Sivf133l9+3KtKWrebFJIHRHySC8j
gQi4L0oIvZqmEibbbc4btsUtIWVU8yEmiGKf7oT23/JMjlna9d0J79W/j9eGkzEl28lW+D+HGADL
OaZsnK7PJnOe6E18qHuMp+uU65PZRfNMZtHiVMSNsWfLFSHYRo32ARFtFlTs2eb7DylOjo13Paj1
823Ss9ky5DHEk5NHZh4kBsxQSFigPNUpcp2vNCp6r03GoTzqPNZpSwWojrGsYZUZ+yPcaL46R36c
pbPdpA/wVbeYGP92qlxye/bjpZ1Y3OANfHQJ6rBdrL38O7HSO6qai8c6blXqRKQIFRpr8W7PVrfl
mtEb6RA27unMlobr2IsXnRA4gGQENC0RRG0rQDkE+gs3NTn3ELwlXmgSIFKTBe/hEqbTz4bjY8bx
GQam0vdzzQ+fjHhNnVD7o0VX36mRgGdYRXCtJJvBVpIwfy7BPQlt1Rnd8G1xHh8fuIhKtReAjX7T
Hv7hl/A2hc4pbpd4IUBvHWsLb5MFDswDdaCYIqj03WTiJ9AipD0ut//tkL0RX64VI6RRah7Pmplo
5f/qH4mT7vaPDdoQsVST8ejsVNi7slliclwRCBqKqHuVxPf2oKKLN4aZaPh7dUmqVo+5VXt9Hjsg
YCj4Z6VaGrzd6zHj/a9eND33SuIQHuFfKv2S0xzb/iiMXXC94Qc8JLJzV4FidIgls25TUJjFG2gt
syrakU9TPQFcP0gG9d7+TPo9j+gZqZI4r0p7/UyhBNkS8xphXOEA3wVsevFoBV/cfv01UtSb0mWJ
1otx2sER7WXMdSzce3e4hX6LDQOqL/QuUoqKOYQh4dcN1gRA5z6MxiHBtVlkEXEcjc2JcPa6/cro
RI4KGWxHS91bqJvHQsRM17LU5QNZWKtmz7i9evertn2cMeDMt03hwTJ6BzEwpHNTf6GM0B6RoOBn
5aaOHB4OPiBiArZPa+Oqmd7F1wFXRUAxjrK2EQyKg1fPk07diHL5fiLBYrDGcc+b0oLT59aqgbWo
EOKhjY/Vo51Ua1GXCR9YMbP6bJRD4EsSKD2pi4VeW9sSjC/PZVgqIYERUbzHZjDLVCUGhpAXKvb6
c5UeTG4LB1yHyiOnP1rcYrGaWC5ej9vXIzCDxz10iL5MIZLGNKypygssMvnkbvN+PEQGifZxP0/r
unyihxSIk2BGp/ncrWuB+MjqJUysfHyBfd3XCMJHMvhqrHQko1FlcM9W0lMgYSxcwHiijIVu6Zs6
P11oOmSNj5GQy01RJv0FoDtC8eIx0n/zHFRQBygFFJoF6c7wAsyIejvM12nBICn3k8cnp/RvtHYV
ih745SiMEFN67OVJBEan53yYkWaXZZNE/ogN0zlVwXGQxhePgLuRBgV68bsO3mF69OhRtXwrKMgC
WbvNezFXVZFNX5djwYAgj4TWEkSMDH7ne3pJNqC1ginS+CaCrr+cpD4Elx8AkDcfZ8FHmvubf6HN
gS+QlfWyY5L4L3BdxA6D83NbjAnCL2Hu0kYOKfy3zYoy2KMdRPmbEdxi/OOe2w6xeui823LeZ0z5
oahOgNQxYMzidcOk9NbN0Qs3Dgyayy32reH/R1MPVBsSs3gA37VfIYS+V7VLDN3DR3XR1xVP93hH
WQn5Awck4/qKhN3ULO333wI3ImEkdXv8jvIgdaea+W1NYG6BousCgVnTvZbdWEfRFjKF/2Ip7mUi
Rirm1L8rHvk/jvbCiBY665E03IhuPFXiKKp2sDj6L0vxT4FEwc6UmdrdN66eFtr3whjbAqj/IF6e
4XO+i8ar1fmnES3jV9KNLIh9NnXPmVVSrs30my1ikstJsTe0Gvl/+s2Gz6WDlyFjBNw1sLJSzvhJ
bdB2JhNU2SkXVs4nfRpj5AtL49kws+X2UOm2tPD4Qiv9jBl72hM2kYqdD6F/YWSyICuF2x0nZJQG
VSACYegpdoQdmtV8frE5FRkS+FX6zXxA3+tLwlEnueIjWtFGATVpF/JhtEaxZPMiEJdYHKY4Mwnn
sx39rGwm3Kt5bnnWScXzWJ61WYB2mtDTXeZ40VAceidfZIC9lM+FYEGKUrU2qWrNpYaQ8nQQbQ8K
a3RcjisDFix1wK+Qyc3Tj/BsbCQt6GLTtbFJTS7OLpF0Pq2izKC3sN///BSQSmmNz9iJxlFQ+nNE
+4uJ2oegmcveNzaXvGv6L4sn1Z9xcIWHzowJSDgGCQ+mg3o5ohIljvk3WuqAdU2MCDNIfSaLjBkn
AzXc95IkmTNzfwwZ5RqZx9JuSfIslm+O3WwXVKwRTDaDAMbvJB0zyeRynEDS+elyNPGTs+L5F4KD
7wlu21j6kQgHcarTrnYSwDIrhdZ4fNFHQWjo5JQJ7b/ZhQfUq+b+bMSTIsUhW9EqWIb5gUi5dSth
hYuwif3dcfVi80hhVCt7vhqBetmZFRiUWEMzb4LE3JrxCRZ54KOpdnsB8Xx03AWFL/yuQvRlcn/L
7fZDuvNUfqx7W0DYkDEIp1mICrAhCujIqHf4Buw98r+zkjSZZP0hIwZ3G83TZwcG5PeNFslTpOZF
jAFJdo6m1afkPuA6Hx9J5nlHHMMtpPEjpRsjKgK7UOly5UcabLDf3DZdrUFNij3gaqDQyPrM2mh/
flrSAddh0QKWmjSM6j4xDugewsRjB2ZLA3ilYYroeHzLjeAJFHVg7+ewCHbAPGhwEvGF9XzB5FHY
4lkRBFj4g56HO0L3GoAD55bPzljHNdqoKZQt98o1Fq/IEDMjXcFjG2Bajch+ziw2cyZH1HdlA2GV
h64PioFyT6FW3QiJ7kImg5fWWvQEEQCzQgNEN0DnkJAJ2lyyt19TTxQjP+1Dq4jX8TDrC8iy5BI7
uqndq9La9mrGCYbN2etWkgE3i9X+i+oJJNRtKcdNt5pU8cYBKyxYtjys4w9rulxDTvNGHFXw/+g6
c14iSTTMu3BBDZnx/nxZ+1FlN32+KQZhFydMxHP/nTsZJLWArjoAXNN9bBm0WSjsLUvoq0hf+Z+6
efkwmhH8zgU0EClCplShxnEEk6m1kXcMvwtfnNN8uey9MyPAGxX8h/GnnOrC3FD70Rsi9X6KSM43
6Ec7U0FbPyhMvym24t2P1LACqiyfAEXT5osNbG2ul2Pt3GrBsM+1OPRRE23TUWYdubpo0yqj2Pc9
SGGauNFeCny32VrG/irhjjMC5kCUtLCdgeBMiAuocckvWVYlsedN09hjw+woHKYT6FnhWbFSHrsp
t3KNia1gStRWpxfSgvLmD6xsxe3MrU3WlhY/+AWHqfb/sCjOwt/cUagc5vB9EaC2F8bauOWsOibm
a2rK4aR/x+CeOTGBl7PXqbuK2+r/mbfBCLaGPAR5vnsDZuoW1YQ5dehDvE4w99xU2CKsIk2KYXGy
MWvrDBAi0p4Vvnf5E4TyBggALFjiF5NCHmACF8wrxl/Pr06KqENw/uvRRyeP3dJ7Berp9q1ZK0RX
HgPa5BQ39IMVdNEw9yZaja2l675u5nXaEyiY26J0wg9cKMk52Qqm9RHodpHExTmoFso7ey42ndky
C37VKY37PoBjCJh4dgkMvHJeiA01HEFyVcHIIbcL51PU90z4b4Dl27YpH3BIQmTTIS0IojUl3qGy
/Lz/sk/DnSrsfTpr5BWqcRZcH+fTX+HcYXmAcfxceZVZrhdswJOJDaGSM1uaVdpvhGC8R5LIxgiG
FOsRY452sTzZRZl3QU7f1PAVxgdNu9qKwzaTI3YMDklv8hLPCJl9ni7ZtbN20X/XR+zA3/OgjuYE
mZdixof0SAbmW2Hc3hInyZd5QRDddeuWB1iLvZSTwIGUoZt8CjduNtmTSUegqfVOf0nR5cSK0VTy
7oqTXX68mrx32EcpSEHq2oI0zNWIGgRbukuOzWK01ZZ713xQEo+AT3x2Nu35kKGjRH9O9XFmLpsp
56t5NEPYSkQ5Epj6ME5jif4vDboF2BqvjBIifIQhSiWGlGqUG5BUQDRk8zXD7s7Nx+QdZyXhZnUg
80ePoQQsLDVUsBV7Eew12GrtApmVvir+MJBFMbD/GNWBkK/NE2DHYNLno1aizHEorcrt2g5IrC4x
KykKLoOC3GeRgV91TpCKRbxhCkmR4k6AvqOKEZMjI7yiw64cOKg+l60CSH7fVl1SGRK+aweBlOD7
XbeRyvbMtZKsRW18+GQAiPjHyJjFfOvnUTZ1B5orVRgO6PCi3MQ8vwDvjw8IgEXInw6FiCETIBGV
5duRMXGRCO9Uj5sS2Nt03tFyYBXUvE0fUgsCXR/yBK+WbKYj/2rX4Lb3dl+CPLMCLr8ZS4xbwDPF
ken3gNaegkXFFaB+q56kyMWXPx1ZP/RZ+JHzxEuILpzJKReRXZ3V/VfD6XWlP0YIEYvkY+m7ueN0
q2aS3+X1ve69TcsBT9nlnib4uNGKVAEJikkLrmrYyn7xVNrQG5m5ZFfAF30A6n4KOKUap/0QinDX
1pP9l9WWkVV2ebUWuWlt8+0uEfFm3SoP/CjbUe20DGVav0YgzJVHOYXMo3/KFayaFsQZmQwEK4XX
NBsD/4ukGuTakVI4npUExSadGVCpRAR9hZzsZ0eO0EyOGe+RzPIGOek+wqKp1NJaCjwUwF3D4LoM
1CZHCv9r7w2ko9K0kPQLgDKu81sdF+zrW9+XV54gHu6q2yeSaW/WncJVHrTXVjAmeqgAH+kaBUyd
Am/VeavNiWRkI73oyfL8UY6CrHow1ODcjFh6jzC+4MuaNPUlUqcm134MjVACcM8oU6nocSCkquMX
76koCwPmT66TH9g9xlSOfojWqNzIuT8Ak4wWm+crL3+4Hig85jDc6B+r3r54GPbthm4O2Nmkr1x1
9RpVGbLfD40ArW+r6KyKjPiZkEdt2b1bHEmYiftsGnKqNFGOPAybtY248v6m+y2UQTXQ+ObPa3kS
koeKr4WZO6tlmmYs94fqau3DGSczTaWJTXZTF17aXNI5RzprjhKagF/zRVxMUsIbysn/amHhIPe2
P7IUZVJzM8jcyyi6Vw6YybS7z5RQiNsJOE/z4U6qOSMgTnPcc4MF5doGh3EVrPFap5w3h/NU+Fze
SWrA80nYRfKQPSlop3wsQGVq5OeH0cAOxAH+tJgEyewBCTIFVUs5NGceR9lBXUCILsg/PKlgCMbY
hy3f1VMvRN2Qqj2ykERjQ7yxrWHZcs8rSK/nhdtGNJIRy9twUOMXOBsZvX+q7OC9YPnVQefsu01r
+SC1wcfHqbK4nOR4z12AutVelSYhDRBfCuVE7bPiJKoe1szXSnbHUJ1KgYcLquRfzzB+9ydFm9wO
TvtPU4jRJ6hi0SahhASbtJF0UlGfB49oaxtI397jb6bP9dUBgx2KhoqLAGEjtPMhGuf//hGxPebo
zn8pIbmqWHvU4Dj87wxi/kEYC/Ax2U3zu9DggW1o6Y2YXuSMKdDyfXDt5xfI6ca6/3gznvWAz4oi
lRsE6sb8vl8RiiMEy7innvSMiLFovKqqFVP8B5hmvXfGgbTwBwrReJWDJjZOB8TEgI8Eqac0Kop1
jvmbsUUQXSMGhVez3OK7q8GfJT9+1N3cpY+CNkwzmhAVgb4esngU0PsieXG1oS3wMraO8Qfkdy2J
GpjVq6LnLN5psdvOFThJLiaBsXV1jaod2mt57ayeoa34Rd2YofpfnKfbxwCxUt6VVuB4RGQ4rgNu
avmgGM1OIBNaKZpVfZzH6xkIvfYkZ8AiTNhbhwGCY+Qc5M9I4T+PQ4b91XB4uB4eXWqhawXMDWxZ
4+wsrQsgFn0G1md4g+Q9In7cTJdKDYtg62Uh9X3vtzg+z5GYGZMkjadEAoRhpZwM2GDmpOFayWcO
RGm242pm596lSBlWggnGG6HAyc0KyalhcMCB1LoerV3AWrAwVvN5qDkYh8UhS+nX6vnUg+KI2MbD
aJ2bI7K5RP1nHAldd/hZS01K29Ox8E/nLbN9QV4j4LN4D3dz/mUQINMZuFlnb7RsTnbgIw/8059D
L3XS7bwvTTdCbyN0+JS0BwM4s7IzPvaxg8i89Vj4xt70UJ/aMGsAJpvCMx2mC/OOum06idWDKNNk
Ikq6rT/cr5NvRqoUAdc4WMpSX1rzMr3rs7oBVBr1w1Tmm6spmZ/b1Rw3Nz3zytEkamJTZUbWZKp+
V1fN7OEY+P54irV2/x9a6fkKrLBOP4q4lUa2sQQdA/0J8MGW1Ord2C7vWPJpdEytP5+pyWCu2dur
Ew9OHahp6uCx8iGx6gm93OJm7j2MHVx6WEWUaiduSpvwOic5ZbcL+eInTN/4G/9DX1pRxhg3v8y8
UVct2PVgkiEVFWV3eC1Mmcegv1EZDcXO4a8xru7NvIAq69QA6E0ZfkAKwOpmUsrZswFfYQjnQRYE
ZdsYIxANJQ2PYc0uArSd5PP1M8BMrKFvqyzOQoAKEZZX7+9Kp9GoYY4z9WILxWt34CGlNJUGW3+j
g0yNhdqLdZTERqIIGR2DZ4wvpTvpybnKddsVO4684TeNGZrHsOSWwL6dCAnY1N2gBZLd0/aZ1LNs
Tvw5tABf89Jv10AlELDtagPC+kNtfLljplaf9pBXXJQsjsWTPlLsgQ83q6vLnbMxEgHDTfJkVBHJ
XZHflkDLVg8n/0dF5cPAy/Q1RgIl4CWniIt8YH6CC84A4m9qVp9knPamrznWsRwnjQWfs840YJmV
1vExi+Dw8gqM9XtcHdJK7WJWVB1oaYkEnUYRW2KHRoE2o2XHD85LSKu/bnC1j1XEZ67v7SVokRZ+
cUvMXUd4DPyywR0CEghM3QcdmS4K3XDNptP4Sgm6M3FG9652iOBT3Daj2DPOcqKSTYKJY972NJRi
jp1iVZwYS8VcrSkD847+Ne+MayCEo6k5xqxClgJnTuAuvml33ILps9iFGDupTwAKvFDsQOqaztxo
NGWLA3nur95aE/7X8Gc2u604OHbByW01i9IdpWSM/+2ztBOpMY8gDdvsdvPsr7PCSNeP2Rt8BuYJ
dTvnvz0uEdHdbqttr5icVpYx+mF5V/erI4hoGuXh1272puV12M3hHsoV/Qiw/aVBgafxrSVs8TIW
YZaWQH98k6qLDaPJQxONWz3uikFJG5i53FRxIwvpx/MKascVLGdxaDBsG6lSSMudUHcSfwf6Q8fz
s2e+KKJhRZXhJlO9O4AMqA7+qnjc5af8pglXdNzUEWJrjgyb9C7g9YpgkqX/BRcj68LJhR/Jbg9I
40oWdovcIWrGcNszFJmLx0Unzu5L6W1j2CigVctEA/DmX6Q3BESN98N5IEwaBFzJlD3mepnhGhUv
JUYS08Vnd99uRAJnK4XRJX/QuulGXMBTD7EHE8bkmDdzx0L0BpWIFWnATsgxLOStzDuVKfjhPy69
F1HW+xASJJl/J/aoe81HkyV/wUaPG/K6nWiLcr7+AqYiTq1V0GeWBUGxXNOf2EXeavzntXxC8+ad
02uS0DJEG0mN8Y2OKIlgO5cFqQZv3wNBBVmCvXmMXv0W54rXBuT6fxKP3CzBJsbOZ8Ffwcmf1rUG
IaohsKhfmp8WrrCINegQu0T3dbmmwXJbzvyXDs4TJluZdd4hH6AEO3opHlQA6vE11zfdFt9X8VWk
m90Wv75GJmRzIm6D4mmVpOE+n1PQAb1rICVWUoVTS3CU0fkT0yczg0a7/rVKqdj4ve5HQ8MJ+9IB
PCvacQZ6WxQE551Aiy7CGJdthJKv3wQb/3ZjHjFYFp7PxzCbzOHqohf4Ne7w6aFtUkO0f79Ji1Wh
SeyU8Rtt+gb39XGZnSntD7+LnYfPy0MYU/bqsO1azlbcFvqom0c1fgaDsoA1xF+HUrmfYV/6PfrD
FRp0grV/Uq3f9gnREDsd6KGK3oHxt4+IHgj1NOuAmP9xS9rvRZER3Tps5DfkYAKMgu+Nt8Q/XDXT
GsBclKGHUlNS/3hyWWtMdFAMk/xo+TtV8CYFZ12QJGMyjV8c9rLX1AzxFKTujCq2MUOeqyni/Skr
EvsGWoXcr7u74kycfGsugkZnEmiLo+RzCXBzcoDcNX/+qs4ehxx9l+2q0L6dc0irxfdoRlMFqf0g
NCWCzhGdLd3aLadL8k1qq2jcNJ6n/K9cq2SISw2Q+gd30toRjKRsR2ZFTUJgxBYY9JzpDPuSCThj
4KeNlfJuqyw3sYdZFyqHZJ5QlsNygnBl69smC+6JrJKEdTXCpLXFNr//StBgPrVG2p0zYZmL8I8t
rNaNf0opm7c6H8qE/d3GZo5EnOCQdoc8MaEJfH8oMCAI15GWDAJCSkKcgtPMopoki/rClWZiQuuU
0I3ceCc5V98MvZf+2jHFfOJ3HuiRhXufMBIVweasSxkI4OYTvTdaP2vOESZ/tlwYNN6IU/KpJdCr
QcWnDyf3aXFGX8DaK8wxubcpc7xIv0e8p9O/AiQcZFVRc0Z9kwkcyeHOQRQVzAdlPLEab/VaoshF
IVcPDOyoYmgtyXcYa5E61BFxMP9f4alIpnuosQDGstlniZWeawNKPj5/PqdPyAQbXUGXf80X77OF
Nj9RgULOaNyH1VwCLEjh1X4t6B9hvzQ8S3GoJfBSHYjIacHmb9hOJvuc9TNAE56DHVs6JUVbo1Tr
xe4utcyIXG2WBKeSN2kImg8OTiedJrKxFIkVccLKiPoiBAXPiodJe341GGOoUluUfAIbCINSuC55
rme7rNcNjcnna2vrBhXY5pls4e6trkzbnpD0P1NF39RGJGefZVqwXEqXx211L2/NUkYbs9M1tnyR
gyh6bR5Jf0tewtsKVP6pw3dgREBnFhi7YiIDNhW5sfL5GQGE0rUzp9S72W0BM5KY8jly4dP+jr82
0HcxUsZ8eCgUpOSlaOyUVsS0/cZ7MFxzQIIar39hlN8SyvZyJgg3WiExSsSUYcUZ3qr6BlBKaDFi
/irlPngZkatjjFQ+2kg1Z4XjstGx7K+R79mas419EYSapIckMtyLz4aIKAQ6kF91CWS3MLll9TnN
nmsKvgixyEyWxqXvSYFKB4mPpwS9oio4v6XwMW2PAVHpmqs2amZivcVF1iX7whl6tmS1jXSDf81D
E8CQUaNrANXI8I8XAfDEhjh6VAaRrVHxLcIAsgP3jxIEKa+ZCg32Uue8Y1lJW1VRclg0Y7xAsRiv
c2qDKFrwON2NtXZZLwwl6S/4e3XPBOxRj6ypNKY9F9S1EO7B1C1E1spguRxPsg6XNRB9F52+k4cu
eL8P6hCESV26RdQIhmCG6uYNHJYDY8DjJtI9scgUAN/7DcIGuukoGkwDRLe3FnW5xuxr5k9kxcnm
5IBIbzxUlxQ7QuscCot/eYmzMAfy8p+cOwSFSWt3ASVWUEeuHSnDA85iXoqk7ltSd0Eq6lsJdIZi
FVxYEMhTJt4EIHEQKcRmTToSG0H19kikCdMGL2DlVmBXaheYZLima1p5S5miN8F+NTm/bwiRWTa9
mdKNA7vBqj/y78VnZrvtkdKBXxeYEWQ9E7ObrqYMMKVuECWSLxbL1rljfBGcwWJd1WPtSJUsutGa
WwuTLkoXqfutZDqurS6y85fBUteittgWshodWmvxS749WjPdL98Fzwvhd4ISTfsQ60ftch8mWYeg
WZAYJWCY3BgbkhesCjXxvvXNXPIHJuw8ad8c5Fv91tPBD4qIa0/KY+4YYDamEwcZeMiGdrXjtabo
lQBr4AcKbuqXYzTYYQOcP3FwxDhrbEDe5H3UnxpnKhpIb+iMlyahcfB2EQ+yNZ0Qr026pHe2IjL1
H1LNR2NrBHFqATOaCOhB3ywWqZaxWCeMvjBdbaL/XXrrYJczY5Q/RRhUtesVAthZUDbtVQQ6o8OH
5/1WtGtd77PTtK77KAJDsgxLl122K062uXAEURtJqn+HQSxEtdkX3DYsU7w0cSxccc/MG/Ozq/YI
I5R3RFs3KnarHEYNbd1g6x1CwCCylAAHy5W+YP9i3EYwKNGg+QQ1uvbSz3v0vBlwa7UoN3el2cmz
Ejr2M7slzwckCKS/8gLmoSYphdsVs0WGhVq+STUJkWFvB3akQA5AZ9lmxFZ/yPd3A/NKP4mEZFMj
5YVeDL7peePVokroR0D778ujYKZX9cNpjy2nv29mDFbLEtfL8ldiE2mDb7J1npri+sMUZ2bsrYjN
WLk1JZk0x9NYm0m5Kl4kzUBKno7CcuaHAhzgw2UxWaOXo6805N+RLmYlEFoybLMnuVQiw/Tdms75
h7OJ80yYoX9aJKlCbeVZp0+ssjgNXerwRcMrHLn6K6vfg6sYEfFPD77t1xhScGVvDSYs2Y9ZtFpV
y3xPBD4VAgpMtun+BPWkHarPiL6m90bHufG25IYc/57Js44M1MteKaQ6dQWZ0Q5i9cDX0gXczrrs
5yYbdwAzaaK56hg+FMf4hP8pqS6423tQDjkhxi3wrktG+sT2HwOClozVNp3CVk1HIsBTJkAhJsYp
VoFsKNHhOkPUx+gxXkvFiAZbV6CaIlXKiI8x/JTVnEifDkNqFX5ubzaLznbzAmujNO6SvqL/9qFm
MDqSSVWrgwVDUFA7bqA8hKX7POFIX3VsAwj8eOzkoOPf5g/ibC1+7MANBl3An4wBKUVVPRQ9N2Y6
AWZj2jNN0W+nE5rhe/hjraUgVUo42gkyH6aqIkMeaKZ1IZQ0fXqJmev7T6zuVFjjBuGysXdSk/3l
AYo3/ykfbxZeWxCqtrIU7/Ks6isxPljeqg4FitaGYccAhLcvc28raakNseSbycN9fSHZmw5iuBh2
XVhes9OVhATwu//j+BYqy+oauvvLkRVkOklt27jnG4FWCKSKfRwmCgbcUd20xQyi9t0oKOuqYlvr
7/mDXTMWVrCmdPks8eLT8xU6YYuEmUyk2XpUOuPnmAEr7iO2SIuFiVSvOoOfnUEBnLnfCiWmxZ4a
ps/h0seA9ucEGv6lBdH6m5bn03ppB11CcTDrAnQ/CUurgd+2eG9o15yqzGF0p5jn0i0VxCow2e9b
rWeZiDGmXVyC/MmWGLkYya/HBLUxY0VStBL3RxCkiPauqe7C3nhMyAQ8/bhZ5aDT9eJII8ULvw+h
voKixy4iE+oOoAur5b1kn+QFAlI04+4Z6Jw5c627h8/9uMZKfGGM+74bwAYVCmpf3HHK0nUqI9RW
4diAxqH9KV02zGiTwuXN80HtG2OpUwXe5brvdcPUOEdETWv7fEsv96P3S0FqquNHjzuKDSJ49uDH
2gPjyD/81CgkgdKOuyIYr1WwoeUhn62f09h79Y+mMHwdWrQrH2vt99UbsmRyWToxwaXrKQ5Y5Fgh
qCydncslafABK8fMDKraQGuwbt/bbqUTdPvOpjtCAp6comluzzrYt9ulml+8W5CJNUajc/N2UneW
yxXbUAz4GAQRP4VO5e/tnMDalZj+XJXq1J7/9Qu6Z9dJHxaASheq4UkS5uFoxilqwtsgI0EVj7H+
bjWqFuEjs+QQrfgBUklBgSC/ni+mOFLWK1LLaaywNfnv3M7EVxmyO1hwiuDYQylibyM+gmu68Wh8
EjPJ5J0THuani4R0M2200fQXu+FNYsLlhogh+Gx7P5Rb+5KNPZSkTfeSsZ46B2Rmw05nWC/xaGRZ
fO/qoTvPstig/OUbjW8owmsBAIATnvTKDr2hpNGLx2pmFuWEgtJ90oxpdr0AfCK/sMmug2ycuOhh
Bz1eIFp3audZhWk+ufDp/lyWkdQuF03nLHBEKpEsdo8gAkX++F3Z61DOthO1XRfKFKa21M1CYznn
uVInoN/HzoyNTl2LtMr+94o5z2I3rp/WSzdpzKkha05l6J5IaGBFzHtlEGgOFdkythpBuBZRLeJ3
f8C6/5Ipljddpbf/Wf/DRyAt6U5NGVYi7137wso6KMm1t6QNvyVjAagSPj8o1wa4eHfnfNzAcD1m
aPKOAW3f5VGGI9LN/syUGPlbtg3ze3qnEtaC872uQtXa4RhVMsoPTa1ZJaZaAKXNKbgt99VdDhdR
y34Y8EoPEUJ32n/w/fGgcVx66dY+uDui+l1J/mZNHiC3P1fzqqDxxalFaJy83632HyOu8W5DTmSu
CpkxFQeVzNXbmNEicOYZtNoctcZSpFgRAsxzvMqv6C0NtQw5VJrxOhC9Nnz2eScyaA84SmXWDUPJ
dzt34C1S9LUQC2/2MCfqNkz2dottRpYer27Ia+lx6wJf7FXAjmYAsTd6QwVaaZP+OaYjlB2U0kPV
1dekGARYRcL0RTvOlFtM/4i1mBYnpnpYVRZi6nXv1+VQKA9Psndq5bPHQKGsfa8MIzz8QKuxaJXG
rzfhB0d+IyKxY5rYlwqYj1rCXxgQ3qvDLhs3h2hLexfnojJPw01g5ldrUMrRneXC3FW+w2cgKYkU
AzhxiVB0ecm8bGttKknb+6fYD4JbtRYED9nAoOhntF0wReyH8vkEKYWx/Rhfs0BzTK58yYzVDoCy
Xox4jz+PU+cCcjuj7DKpZa/va2k6uR3n0wXDSGEZ5CmN1qLaQmW2xleb4yZCt3oqzOdn5jftq0SW
15FHxKhZK0nQI1fCOZLwlHHdYytruxnM7LBmq4fsmMsa/Xmzsta8yayQFSYWEmWFjxXR4XV3G9LK
dcn2kHi9d0uJxDs/nT5mkqZC7TY1rg5ZTIaEEMuu62pSatJGj9zyp/mdRcLpAteMwiSVgG4+7ua6
nutIPoG4iilZJ2H5TRWrzqsVdvMzwEYsvydtvltqz8ylm3V9hyAsYs5igjOLtCVQ9fmsaq0Mydye
eBSakqCRH3GY3mwFtP/dv/1o3QwQUKt9wWBc2D5RsUbKV3xK8bBlXASlXn5QlRaHavrV0SOKZr8k
gyDiCySiCxbdRScyJQf6ExeYwEWJgJCrOpSLE+r0SSyGtY9AJTXpQz42EI5t1/5liGmNqlNiiAJD
kbHyBDjLUWiLd+O9oD3EjgVa9BarKGjHGFxAwuk0CsApMDvEo6524+noZLG+eZdwTTbWeS6G2G4Q
hXP0gSdBk0dxSC74MlvJFKXpoA2u5mDY9Qlchmhk4Ezotsbw0C9eK3dxF1vpv4cVfJCkHP51BlMV
ELiEADow+RiHptWcdnSU/1+0NjpJO2HxDOOWqFBGttVGbB72PzUVHWa9VliSe8jNcMPPJxLZUM3R
dxPyn5nT+hgOSpyVT3b+z7RpmveXjxCR/1NEUGndP+pSoBttFyeyRmB1O0VcYe1oX2ZvRJpVCsD3
nakldoxvogQob0rgggD8qlSLwggNmX8kfP+84EznSl5FBxVBOcU6ug4TpJu3lgef20OP0tHb6PvZ
ewEqdYwRmZ9oYw1iy2Sxo0jvJxkJJa0eU97saSbpF5WJXnwC2VBCGULuRkrkoMECMZn8GgY2xCOF
a5sFGf9SZIi7ia1jLjcmlC4Ni2xIxMd9u9xg5pwbFrlH7YqxrmevpxDsSsNxADbVCm/Bv4EL7BAP
BBt6ZJEG0BIU2wV/9EXfARFFnKA8o28EHaoGejATB1wzXw5A4i6dL4W3QEDQWaPJ6eTcETFkuqr3
JfyZDiDEzxpE008riMaGd2BDN+DvogFwMIztViFVxjlTSey3EInl90Zx26O2BnGveZb5k7YIbNb7
6xIBYVsCzUDYLgrVznR7Pfv0uM3N7A0Pjl44pZHM2cPOVMk9aQL2wtD9a0BeJpiNaX4IV5IJ1ige
04bdvTyj374bt9iHYNU0AJ81IBL9OOL+9UR+6nGCSDNX2B7gkQTeJO3kvmqUrenKNU4Ob1oY5PGb
BKPIiRbwPfRNmYn/BI5xrxTtdlHEdULr194X7JQsvlFzA/hW6vwRApvAZRO6WG4ZMJ0XrhfOuo6P
i7uzhaOgF8gCDUf1JUFlE/PO0+1lLgt7ECZ3xPMQdIn8Lh9+uyIaBh85qB44byYMD6ZMfWWs0uoK
1CEC1sUzmouW7CbEaoLnSHoj2YuyPQHPi417XMs3JHfHt2OkBM69tr5gx1dR2ltNSCDMGUb1HY8v
4KZfX1Jt0VcYY/VYo/p+gN3lZavxZycvi4nmqb870gb7fkTlEiug9NnLphq8LW4tunU1t+IVADGE
RMdfrwiI5vD9Zm6ZCUDtl9xvcH4jTXdROjAI1TMowah4F2V14qCjG1XhMvevjmhuTPu+r9B2kpZL
5lF7tZj4GitsSD2G0TZxG8UARzJAutgPr4o1eioixRsxbMTSiGGXaPrSfB1gBIu5YuadfN8zr5hr
pdExm4OW0tsgTYCEZZTpP6opi8ctrKBkRXCRvU3B5l/NvpfXgQGfr69/z2oqikCq/j9Wbh4Yn7/E
yGNtIET6for8lJk92DbowkNZOHO5D+XLQ015RM8ylldTviUiNB5Ur5b6WsRhZKwDL+zklUaw433t
U3AfznOaSnKOF2Q2NQFXunetQqoQopyeg5pwbVA/qNRq5gp/Zc+6wR23G9Wyb6woGrnYjb/ZxZcz
5kJ79TmzFLTWTqGshWIOz3GjYR9+V3LnCH3qt4WSVChqepXCIpJzmAraXfCELXOP2/VkWjxj61s8
6Dy8cIGp05seydhEQainUWV7urNERPk7NEk++1+q0CgyVEGHoI22SV5toASJ+jaPu9EwnXo0fiq1
lvwitBhcVspT+VjhqhZTJeTXhQ8xpvo0VBMJwkQpEgJkCvO1T6slQ46QCaqwAshHdAV7y5K+cNsB
+4tzAzOfVda8d6lZbRZR0UaL1GeGEN3tqkbzmZRNLir0XqdhJoU0qQDYpWNzfBmgRx5NZtnQx0hb
rqiXDadMHugXU4xzkZqgSTD30pCiGmaJJWgKrfK8mfguWMhwnN0EaIuAhcopFpMEZqVTDnDHrQu2
ffUdE8fGLrnIjwaPrWoi7+tY0P2rt3dzUQiIk6AtknUXZIuqedgJfjGP24oIXScX0UbOwOkBLPNo
f4EW159Y3I2ajAO2qhH+FuNqn/wEBqiEUp596DzpOReeEGMMWVMneuWARGNo7UsXNkV/WpWTL4gm
j4zmhEqwxpUjFJqEoFGDt8J9YKp5+IAdDQSklPbreVgpEZQ6ELlgF42zRS0fhF7U+PT457jsbl/H
cdlVlThQtwhXG2exLPAhbh/PRglTYZA7Bneu63rXKuhmcWJl0C9D617aIzpU8L1gyuHVj3WVzcJH
IEMYlUkjIrCosTVVajFOeSk4cYZy8Fdwy03SFrZmq9VNceCS+Ccn4xMYVgmrU70MH5ekz5X1gvjf
6FhD+78qBgZsh9TsVDl/rxapDBTo4yIInQ75q029Ng9snXGJMQnWQWpECASIBYwVqWXXybFih8aA
Fbcq4TGhWif3KXor/SDzYSV7VgA11DbthWlgBMkjq1bXldyF3gOvZn84dskx9rUmNVZAZV63VOif
eVvx1yFjeiw1oUjdwe46o9YJbDSIGE1BGQzUPtj3VfFVb37/ehSP6EnIfQ0gbkZE5SeAkXI3S9XR
vmfMJErhb57EQXGP+4pGWdaQgJX5EvLWUYHMYNzORUzsAMkUM5jvGIcDHzs7eBZARKNyWo88B18F
ZxPFzenmyQhKiq1jka+eNELN9Gzv6vJkrTvetg8hCFuN4zoEdANhKXgJnOhKRzvZVIp9Z8KUvevs
I/62u9HyYzIZgx1+axfGYusGQwkY0PrYy4vXG3zG8/CNhCR25L/Nw8z91TBjs7l6C+fYZUlC+arY
hyV2viMDIDHZrRZmZYk1/Z/IsacOB/+TnD+C/YQIH1noOzNsojl5CzGDT83YpOZBDgCxyubItONR
1Gssbm405g2y9h8VV/wKDp75DbZ6aL2iz1t0IHwJdkb1ethpDBOPNdT1NVAdpSHbr/UZh78XxKsF
g9ArhF/6C5I739EVA7Q/34hap1oOsCP7Hb1LvqsTpPTMwTl5XAFUpKAki5NsVLVro+ZmLK8J7vEq
VodipSQDqqfnpI99A129AN3EF08raeJ93SVxMU4S6n8A8qxp2cXPwzOoDfBeHM2qjlJasqL2Qyjl
dIVsTajCZjaPce0krtiraVj1MmVdgQoVoDzLcS9yz6C8Lsik+NaOhdaiTAe2JO4hvy/D3WFcVugC
9e565uV3CW0pDBBG753SCjjpUeLxeAaq1DTzbBir28Bo6LFMFYMgktzxjCWbybfpzxba6Puu4QBj
2STor4aOcEMjySpHcxhSV6fNPJuov0g9PMcQvlup8a937UATwGp90Z0k1+x2gV2Jje/FltIyHhlS
KFhM0H3In849z5/IknBDckQgRIJgq6NiroHOAo9YACRf85L1ul/8m6FNziR88jrQoEXQBnoWIukx
j0lz2qmqNNVcOT4JN4QmyTjor79ho2vK03SqtAtQsI3nIY+BW5laW79iA0a4rQPywb8i53lsZSuA
vQllyG61kMSnoBoM8eFqSVxB0jWMcfUyk8PNWkcJ2/YncHzv+1Sj3A+A+6Pru9dhEpmKQV+pmFwX
OV/rLCs6sQTsxTg/8QQZOpxJsaDOpCxsxWq1GSdbje+ATxwJCj1eAVsmkAi4+ZGHwVGrJJLB4VQS
AACawQmekWapjn5/aprlLjp5MgRhiXyyk0RvnkqsV3A2LyNmizrsZHbmcomv7WrTT0EUk0n0dbYl
hi7aa+RkLZ+94VFaNHx+mAObOgAemHHfgGX80TT5GazIXApfLyFoFxPVD14kfmIw9zi75bcjKE4b
6IuFHDo6P7j5BVfsYdxrOTEgmXS9oVBlSzWVdrCqIiRNjxWxZQqG2svEFbYgIP68Do/62DPWKsvW
6cCv8CGvutBKuniign0xYa5wCdIe9ZhXpml60z5b0x5oOBfA5C3kNMiI88hCCFTau9/lsOL+dQ5k
n3j7iS6WVsKCcUwBKo5U/YPT/sRCcq/TotB5IeXUrWLefS3aUu56etcr0lpA0tKnivYw49ALLYSO
QFfnLvDgAI1QheibkzslRkDhkeIAJBKwUEajFnn79IygGjPKc97+quw6wgcaAjNvo4g0b6kssnJ7
0v2/o30+qmI3IGG2aCxIOWb6pNX+rCpJl2yRnWHgPnV/B7re1XZTnJZeamBi7CkjB6U8xqJSY/0L
7r1bK9MkDE75aXtXPYwjgiXYYkWx8nxnA4TbufY8B0rjpxqgpm8huKFONh6Ov09XZ6gxU1cs8ytN
yEqQuYr5Hdi7Zc4Pjl/JxWeo6+wo7fJns51on4EbNwgBRfhcKpQyIrgTxy2CSzbotnW8bDicCoby
T87bEIG3LnyNghDGhHYSlM1/4EDyNnMZdUeT+K5kaX5bpdDhqCSI6a/HILJBPCw74+fUuRmSSowJ
D3fXiII/3mz5u3NMpUaFjhWvohuGwiGP1dDoS1HDNzKT7qsBQ8ethX/jThQv1ehWVwQ7H0MUwn8p
vtKzXzH9dFGaQOcI46WBHhulRjp+TyuF04rQUzKetuGnT1LOzkahdssk6lexQYKmQus6PihT/oMz
/moycF8TUxquv90qWFvTer+hNw9iyMRafd1n9iy79+3aPyCAi0elu1tCSdw53PR6csmya1LKFdHg
z80XbbolLkzRddHip3zHUY9j0exSzhncC53B2sxL3X1tVOSsIcZOux15FqoHx/nMyrH5oKPm+52O
Kyfrapt+lHtrQr844yEs1zGayMlT4VIG7yTezChFlQe2Mqn5SL4BJZKHvzm/C6HqnMd5VhXk4FoE
58wuVyBYije/Lq4TIC41KNWRBuGvNAQjBBjHH52d8l2HHPII0qQjaO+IcpAAKNQS7NFjlMLVPdX3
GZHUJn4c+ZjRxEzBT3J09w8Tp93SeOpbeT+C7iKG91R3/6Dpj7zVQkCwrDeBgpN4JdGmM9nxmhJd
8eSQ++3RDNE/pCsKyd0VzJvp8bSBfEwvq7FiNpIhuom0qLaoifxQoNMgyDjO6YWw2ZC/PjEp5xnr
5FJDhkFnG7zAjxR6nBKnQS9GyQCOyN9/g5UDFim2ik0b0vHcw9JbrRBOsyP9XWe3Jkiz19usXnEm
bR2AK+sO6NFQZFlRRQPxFsC9hcbOTt8qOWtqkpL2aqK3EWbDFg8hnEo+DaFNY614J9Kme7fQEFIi
ID1FCyvKpcvcjpV8bMCEB3MFDhl/bqJKfoM963atBxx4iJlm8HfkVIxt6dCnvB/p6rb5cfEhDbaM
oeeitr9bCdCL1pP5p01JBrtBa3bXr+cKGMSVL6U236wHS1x6KsTc2sMTvY0hMGKGWr4u5ZlH+R3u
NIo3w6l0PXeXN71IPudcDTLhgFKeiv4E4riuJaLCV0ZFp91E3iSXJKrYWNa16/+PIkhUrc2uMBEi
+z3iqnJqHHrZo2/JjzXCXs9Wle7uK2UHAmU9b6GQnWFgs1dAkgp0Q/dRFaj6BfEn4Q9zrCx2UEeG
nKpqhC0XzjGhA/cGcen3pvdTEo+B6A9OpnNpNuxx9TEFpRjgynrX/Ju3TjlVriQC9IRpV5UL/80+
4sjMJ61woL+QAueBDqHNs33eYbAi5xGqgsk83OE1H1v0Otzk55UbYvs8ZB/MgYHLfnAznqICQSqN
12Wyhqzu0tA89MGf+2PPqXlzewInKx2Vyn82dTHKehU3wrHgWYinl2HntAzYNzlJbWJT0YuJj0/j
orvCIfqYsWfgxxo5rfMOywUQAbxKtFf3WBztmMYhQUUxJZH5sUGFR6IeuDexZgf6dk4IIAEwoaYN
I+oZI8AnyOwFObW8tih6mBLbivwLeL+xrhlIvpuV9Nk4vy02EKQnHJT1jmAa5dBEUTVxKlqsC56t
Ql8SR5JZ30P33gi2AcEmXlXrD6mAMVhVPpP6dblqIf5uL5hqLP/jxyxyxqgNpe67g1FxV8RbT8Ba
4m/Xe7NsK+oFdd4ZnkoRRtjvsfzppKfJftO7s/K/yD8sCZ7cSy5hxdNEJoCbmVYQ437J0Gt9GuAG
V5lEudqnAmaw+ktG/WnLBd0bRJbcxMY/CYV6qecbOYAcBkuGaFqWYtFdOhXSsUr5bmh/Uc4bbNxk
1Tb4gnbJoRLWqpdiHJE3maE6YS38mN2cZhuvCPISWGelVayLnkCA+Fj8bD/R8KW1N4SAcZqglPpB
3wxwmCBYIWi3p0uICL6+Pr6VGMPHsRzWk4mhpArdPQAumTD3Zwo3AT/cl32THHtKEtsOQUf1aWFr
fVNNEob6U/fs+6AmwcK4CD64bH0W4puQQDm4UvcHLE4DwcxGXN1/sauF98u/lv6pNtc4lNSlt85w
ewYF+eovJa4H1DPVuQdrA51ETUcSrOXgJGelanm652bc9MhW4pzQUaLpd4r3QVGhSqjaPrGgrul2
KVdJEcgczdeIMAVeL/EwTxVKH+poDXT8iFy6JE2TtOo2f1UufSkB0PUOJOk+4Ju7haKHNCXlkyPF
geELKpBy3oFBQ1AzLKvuy1HDhfYeKgl9BF3jAvlXZ77xEft20ySS+c9IwYI5SImzhyO+reNuxFdZ
iVDViiG4xT98pJLKJK0gM3wC+qbFkGGQqLZf3Z77ExfKNKZYxQPAHCsZ1xJYKC13wqFpCwUscss0
KAV316Pql/tyf5CFw+jIgs+f0t761LxHd+aTReEZNpc/S+RlfRrxMQKNDNV85QHt3NZY/V5P+H/W
u+ycyYx2j441q5Px0eG/808KTasrjIvaDR3c9ZDn8cGLBR1gzKZFxZqOV9EuOJYglPbg9NyZYXdO
BcewWZbDdWTx6+lEKcx9ld8BJ4j+4V6zqa0A5O26nhf2xmnvTZKUiVRdG49nJfrDOL+DiwfjfAWa
C7dJdd4ba3fmrezg77mDO3Mri5tZoBi1H01OPHoWWtY45fJGtz626w5Ll1J+cYiukE95lZjCy7SJ
t3C36LW9PYN8t6xKOUi65FlxxR+kmLiI8R1zwS12h7odf44ozuOHpFpJDWz8Z5+Ge21xlzUHER1x
/1xJLizFc2NsEQ19W7lrN/BJeVNM53mrdAOys0rjXmryMmaiS/8lQiQGfYo+S8UGGGGSWAax2qM6
b+C2Dsncm3zAP9vudjqVNOukfbkppPs0QYYmYsU/Brras77S0PA4QHcmkqpNPkkstreVyhjBFChJ
ZgCZq7MpDAwxJIaXf+Zf+xA6lObufL9cvJ3K1DFjchaZeQcEoPqCHAgawC53VUBPAqUecikbjaG8
UWnKqdppRzE4j06xzs8IQ2gzvEtUAlmjBMHwCVxO0AKh/wNHaBMRBY6uRcMt4sjES7nioIU+gpBi
UEpk1riKIOyquvwtBPckyl47TaysI9lYUdk39C1x2iF8LL8azUQFVKIjOzMbksxc8jmDdPqqGrGT
lvvMByZQevNrfEFkJLEcTSjEkxYMMKkbTh4XPvToyINwVYN2C42mQZG3mGHJe1UbAyTV/lzW/Sie
LEB2M9H3plUUxBCRDSARwY3j+B0G2bwI8uJlwBOBC3aHsdSkOpHFjJD7/NN4F8lE7gy9WZIOjamT
j9vxshjMYmjtDv89LU9yDxQ4JHWWppVXd63/flco3zRq0jDV27QRj0kD1BFLU72SLeKcc4bEWmtq
hbIhYYCJN8gcNadkFIRMNw6MBppj1CeB2LCxCiG0d9wl77/RcazdHXcVhg4fQVCM1XqRNg5acfOP
SZtBKRr5sLZKeG2C2vfj6nNLmsmbpxppREyzndUmarue0ij42iU/GWhJJAOxaxx8lwGWbK+I/6PS
NWlAJs3iuKd81ei1zCq58c+X1ghCCFOYfirURirnk3JrsH5DU8vC6MKhubjedb9w6pm5Y1SmtKJS
F6m8NzYr2Qw40ynA9FjbBi13Fj3BD9wMAfQAb148g1nDnXZKIDoQvyHt3kgmWQhzcqPUgkXxsvUd
4v8D2ow/3DGhz0CsLpHdHkA5akUlyTfQYYKMp4G4P+FVFp4gNSEKeSo9NsvTvflN/uwKz4UxtMcN
YFlvy/aN2kEDU+fGjEsE5Z9DH+s6mAH0+WFkO9SMzuYc83o+jRQvPe9PpWioZa7p4+qI2jgcBFcs
5mlBPGNq9lqOSx/MQmgQhA2ayxOkswMmDuib/82WRWdgoST7TjVYx6hruuVXKJsel6jm7IIojZDa
uVwcDv81BIHd64lbPOepv5F4OtenvXPmRW5+Lt0PPto4J+xvn9Enuf+sa6IDlhi2K29fpZteOqT8
ihd/rxkhuGfkFb5sZD2S0A1OIT4VIzg4AqV1UM/gQEDPg1nTk8rttRpBgs/CXQ0uQ1BoTJQPwfA2
2PHIwBTafMdhCo59TwTf4dN7+dSgMcxhPTsTU2JyY/cp4YwNBzu8VfTeMI1j5NraGo/dotMuP8EL
5BPbj+vPRMG71jgtvXvdoFE1JWFucHjdK470IORZZ+BbkzGemXj0UbptIncoINJPOuRmsXqDBuZW
AZCfv3g8AeAfXD5Y46nLMUM2BZD/cMlGsbtR+ON1PTTEcz7iXa36aOeDALa6CQ2YS3O4iLIxwY09
q38XOp6+ufoL4S5GaXTfNdmK3rjxWAImY+WLEUhFk5bATz9qWsAO9qzqvQCerymSSpIYkeqywchg
9K91rKFHlVBK7gKv27C1wX4a02oNNewKMPw2/XTiLmTIOggYp9vdVEVQiqCiSi2+TvvJCy/GOvUi
NQojpUhRuF0uEwIj9wb7ibyAYca0z9qNBadVXQWsEna2UN45DqR8Q+qjNaWpMpGGpuPt4g5MFv7a
/yF1VEZ3lC2Oft++D+iIwmpv/eynNavzPTQyeohFcBzGa3Z1RjK+1OaghzYi6R1l0dgxduVqmnfV
7pN5wdOKUEzy/8St5ap5sSstAHXL3DKUyjjXxszjMZvVjEzzBO7xPwWF/2hf9s7kavZsW+Zsy664
FPU1gkIcMQtIfwW25OzqUVKw4KDv2zrRrs8gq2cOpIEpEDhRkbupKnk5hZXDlEOO2EObfqJejDJZ
e98EQlQWjGxLkKv9two9T8CLxp7GYA1GPj/VgsVULB01ulHNu8L1dCWXaR8BX8Xg42NSpYYCwPWj
SsVaIvJhxKz6lFSKR+XRd8+qbnGGgLQglNXx5jeJoN4Xf/1lJhCCXrXpidBzHVxqb9yHH9n2IQGW
GeRSK4HMWZxTTIQP5N5CGZTT7svnZwugrqYoKt/weNAW36+epDvU53egEyLGn7Slsq27NwDYiN19
zkfbnBmdAnnQnxWoDetEDVlkAK0DkK6JxbpN0azfbfh3NEjdaAUuFg0AuOAc/LpTDKGRB64q/tMe
hBQEV7k12elF3bEffz3Mcfx4JlsVFI3GJHXZRyYmq7B0aUIO6Jfa5tRSwtZYH3mzX+JPD+JUsDW+
w8lSeRAuYcP1qiSJlgwTtbNdVCRvXfAKvKclaR1y/PYCRdxSt9tQoVyq3tpvGDK6GHl9E4rxqWln
qNy9McZOmJ4Co181zBNdRZcd65AtgfyTEI7273+gV+/3gwNNsRJIKBWz3RRZNZA2/JaSJTCLoEqa
xwX1rypxPlW0oqc96RsS0+wuMT8Lb/EOAjIdRpAIEqHGI2wvqtzNgVjkUwHH8kvN1tAie1aiP5Li
8F8uEFycSAQQQGAo66NpZhVQHSy/upjSmIg0hPq73Fdr2A7KchUnVDfW6NkW2ouVOnIwpPle+KPG
wOU4YGHPomnHSTO7OcieOEAfQz7/wmbyh4zAyzmiE/Maj8XrrZU/R3lyq6oyHCj073iA3WDuxPSv
WYWViAp7JBSK8iBxPR/Bf1QvBFupWEHn5abCGwy8fNsNhr2TL/ZObeTC7te3fsfN7GM9gTOqvlDM
qHtg3n2nCm194lRBWghZJlbsbmAelk6Oq9WX1nTIbD6Nv80BdPpBAHQtngI0yiDCac4p+JrMlaIW
6z3qJ+LSGARF4y2vhtDy0HYN1y9p4VgcyF/53Ktf4sMyxw3d/0u/UsJ4ki/zlHigOv6gWUJZadz1
ZeyDuu/DjnOGSSJA2haWv219yXBUsvVPYPMV6bUYEN+txEvyM4khEUtCnQpmNxYiNeFbUePNIng8
ZUEJV08FZqLSDpj7XCSxs14IIWgcclhE3GXnwEIGXSGTdPsAY/bsVzWm2WXW/l+zjPFWBupUC4ZY
emNdCSWq4W76EVgKDdSh5OOVztV8TynEPwmTuTzol5Y/MO6quwzFBtM7c271gussDcKeXaDE1RKs
KuEQFa76+qAZBeTtnoHd2WMpXG+05MhmomrctyNzBSjS3UlVBDcEF8bWTCwQngY5bwXZWvJXI1Vb
taFV8Rl9kJLZyhxuEYXJpX1EgWFao69PZTvzjT5Y6OIhiki186fA75OCStwOn7i70xA+Ll185+WK
9SeKXbwVvFoDioo4On05+wfok6cFoEUXbrkMu5jpcri47j5Oq1pmoRS/+b4q+x21tJllFXbccxdK
WGDoe33PHPjth93lnkX8AT4AfQUkk1Yft261VSUGn86Is3UdE/eZIxWqkRsw73lUqTi/XCgzFJiI
sIp6jUnjM6ThPLJRH42CyETYTE+Kt84udnZ2oLow50qsI2v7o1l7EB12zQOhPC3tusX1NWkXwHfP
wRLlkuJsua0Z0PSejiKWKXIM6YfI989kuTifwjf9e2/PtOWPbmm9Ast3+YElfATLk8jxvFZGxyHa
3J/gUyUV/OlNkMsni8fzfIS65h3Ddpciipt+VOyuYRGQuyveN1F6jKkmk+tR6kKcvy6opClFzx2o
K4Oj+RL3f0hODt9q5zf/lAEZdR168zfDP7C0gqhtovQCL7J8doTgQZAjXYuy+oziQVKo+PLM7VXe
L9kUsm+fF8PqrUk4YYJUo9tDUiCeBKfuYUzVWo+jBcIghh/9eIiOvL45/H6rQ5EOxXcMbSxNuUTr
C06amUccBSlyzrSP2FM6QQAEbaXmPw77l+ps/MP+0X2/ZGQ/NSpIJDD3//HVI9TBOXltpH9JVDyX
uk/NtjYWH+1GYCPG1+BOtIY9UIp0AvnvNaTQ/Q7O8o/aEk3sSB+p7PoWBBZfw22gIK6pQLOO7Mfm
om1Jd8O3XqxTJENE0QvU0MYVPJl+CyGXaLiljE2sPXP8LVsgqfPxCP4g4cVIvdLmcOc4+oF+eihf
DWA4CLTBl4Gcv+4RHsca3qm2q+1gfl6OM/iKcLu/MA4RdzWp2wrlEtgMRy01Zra7OwgTimyCRgaC
86Mm3Km+DI5oyZDLrETGjbxo4gepJXpj1MASmM9aiMxiv6Y30tsQtL/xeMD1MuQDK6P+EyrBTLLQ
q/wJ+Z6HVrfMBs7PuXdJKM9LQpXiCW2g3OLqRHUuDTVUJtNgzUo4euOxpYxlNRSKUSOdXOSly+VD
Z5gOwQY0JirlzHudH9WN2qqP+UfH0TYclHhWYlJXalQlrUWhI6kJvpAkhJ6BDkRjqhFg72WHhmL4
pmhOp38GVBsrJsSLwuOQtUnsJZHZ98xXJZTwYY9yeGKc5PcvxXkZPaum+oqPlPVqZCMKpZKGt1De
5cyHFi+z9FgSfvuM7EEWr5vRMzCiNPUzOg27PmqyMJv33wV8S6mKxYP0e591wsl20xGuF6RROrLf
l3zxIQ6Rg2Uru2K31o1NRTlFCylbPDrBxq/kUpDRXFoF2GU+g9u9qrxf0HxEUMb1IMdLiMBhrMO3
AQfM9WU+S8gVynmFven4stdSBUgEwgTqW2im41wVCVDQZEM+D81g9BY++W4DoEV4Ygbq3AQYMPGE
2ZCNnijYMeQ/e56lpRX5kx8rmhn5hHiub/haPPqpfLIQqrb3Y3fC43+2tdYuQ/zw2mes/l5XqBx9
ACJlam1IVuouRpJNkXuoZEzP8r8Iibpta5Wh+Lxy29t24CHRrK+gYqP/rzWAYVkG3RsdZ+PvN+OE
8h/z7oLe65EkAriE5bbPTtdyZpzsqKK9vmHmC3z9L5rsj7oji+HQMycHwFdiMUnS4IOrPsEfHW0u
QchsSaczK0UslJzgFtF1UCyHrWWpcAnQpWwMrvWbpsxMf5t8mqhieL9gNnp0xS1vqc5nhacmhz/A
Um3sp9RTjqd6NHsRZTcLIwXGAT9hlG44qdJia78yKCstFeaok0PoYYP50+CuLHW4zEsS4GdUS8Rq
O7LVVJXa73WtSCbVAqfPVH7XePorYpwGPqqW2oEylPPGWXspZfgMPGUy/mR0EODKwUKbbUft55XX
AkH5jpUQcVTt9fQO+muEUXk6c7lfzdmoo0VQToTo7X2m2x1OCynSWecLkAcb0qr4uhp1mlkRoh+N
Mar33FgZClyzHQmScdcYxd8qhZ340Zw6luR6wLmOYqdJTk5qXq4PC1oC7tkmpFNJNRW4kY9J1+pA
qz+wldy+jsqAX4ey73IjHmmIpJxAcX5w9heh+Uy3jgy+7zrdEZFmj01xS/3buasbxDwR1EUMOzT9
HKCMsiv2xnQXVpGCip4jBWJHZVAbNaac80ho0gQXiXY6mSXLOe0sqMBGQJ5mmoyV9iY1zrDspiSl
/p8XnSplmw4bGIgUusylQ/3F506a2vvqqSljUhp+dda0JeurecXsEdoP5ldcc4hMJwsGkaj2loxF
FUoWhILAkMqtlGIaBrf2iEm6Eyz9KqYTg+IgO0jdYVz/5uAWy7BFtOWlSYTUIz8XxRtg3OXvf6yi
pSx6s3X8oFlASlTHjiQzwrk9cOPG9J3igDegpyr8Jsn8pEq4e9LmstWCsl+dUh1/dqOOtlbdRtzw
6cAYlqetipM1taomCLakYiIHZfeytoxxsDWJNtKMrwWXm8mAIAbczi6MTm5I/ILDmgI7NesbBVe/
949qVaQiM7cdI9R4eELeFU1uXplTnoRW9O2OqKYdWukamEOTbnJu0ovrlaiIvsYRa4w3BW1uLs43
SShCWCePzN2rN3pxS7MnSE07bXGu3DMy2PmO4mnvVNgV99prSWwepM6JDozxD/31KhCJhpaEX7wT
eXYQhxlIQVtmCjdjL3GsRomdDqh50rpCOE1ef64h8WFRgQBNGPxfuewEKwedmd4NrxnsOjdMeGEj
7toSeMHZdG8CZpw70QpRBXpd0PaZbB4WhJliptyRdeEA7vam4mPseOCylgSPwPiZg4qsC+NLcJld
aWOaQKzC4TFxeLwRav18TwFyQr2kcF6TIqCDc1VRDzgMS3yHJHRc1tq2Y66nPrLtbJ3v7/KEqEem
3eM67hLwotSixUar1695wM8cSqpjt80AeqKUjUuEm3o5Psc24b85Sffh5xnu+bhsoyIlCjGJe/wS
NEjd2RPUCpbQxIOXRbOWSfQpxl/p0DlhGsUx6sm3HkpSyqMoEg3VVpnDc+mk2L0zduWxKAu4IUys
XDrqp19qG94OxQmCDZq57EMsX6CMKTr+p4Wi37MUOmnAeZ2E2jipcMkwkIqexMHZIS2lNIZeP22S
oLIS6xwDmgsI74+WPhmUHFN8fHv05EYBwRbEumhHyh/ACTUzu+N6w4TgbvADTwLN8iqiP178g6oV
hJDmD0UH41GbOjY8UxLR+8Z27POaXsMDyaJ/tkIpzEgBqAmJHzvfZe+0BEUxbklc4iBgINN8RRJJ
jp2hwcyT9IBhskD4asIM5wSoPqkb4TU2E6xYSMeQ0YjhV+DvODIatU5kSKljrzCtvqhvIkYiAWtM
SCPz/CMzYQ9ezxebms84dSQCETqaZc2UNQN0zZOGZn5GOZvf4GOmLLXB+W65VmLPELVcchJehmim
yHI/g/rviGRjNvJkRp2hfY1pkMcFj9kxXzlTdIZ+xFAc3N6FcMH53ANUfyM06qAewZg0Kf4wMLEx
pvNTEGS/qqNBcqyYhk//G6A35UThZxZi3Vgq3mkoJq+YtssI56lNlBn+wp8h36UyQ6kEEnSZdP/I
E5SIayiLEp/W0R44ZqKB3wC+pWfj3WBYBYlJ3B39cKAwm+26hldVAOQ9pWvb/rY5nqAU/2Ln3PKH
0Q/d0Z8dH5A/V39y+pOwx7yHc9iMNFcsw/OsyRrqzOUM2KcXWYRf7CpxI6diHO42UuuvirAtmuHp
48NEVNHgX6u6wbpmIqmGPCsUvBBb7+X74ojFf2hf1QzJsMAyaMCFCTIZFvJThIGlZm292RpSKS3p
lGLhKKjE0jjFBuR1EhnzeZmnjv5Pw0AYBZIzHTAlHjWwb1MegftNMWoFyBe4GZ4XBvSLAP6a0Dkc
2EbBko+SOLYpcZ7bFfAF3b1Hx86HXV6eribtm1mAaCRmbevGtxpOIXL3ZyRSNGCXRDNwINFAd7Ol
MzQ2LrW8K+7pnvATKhe/K0gLlDeYT9vrQXswJcOeWd+xwE27jsfAEto9XjRLkdpI8qQyu0IZ5bk1
noFApCKAl/8RFdo9CCJ30BHC+Gp1yUJSkeS5/B2QXT9MM6R1/23/wcTA6CjOIWu90mdCC1cSzHll
mMiKblEbT8xWeCZFNrfPAnYFxnR1RtgpSNr1g4ns1efeyva5Utmc4ysgoFr+FOPg8PXNAaozzrA3
NDdpqYRTtz6EhpjEOY4Y+JPTq437TJ7Qk9H8GtuyiqDB7uZpALLxfQYI1k87e0udb/yUGGeuIyFb
9Ws/9H5EzsjWLf6wz4J+REtY91m6ytikqaiUdnvcPQ4VoDkldMcZ964o8/0nzzs9pHgJ7xuls0YF
XWpprxotugVV/T2Ds22PFZMZU9ezD9w2h65ZepPQ6XvoSbtwYNRHloxU7diHUZP2iwOlK351Yte1
dRC3m4HuR7Zf4H19ENaLvwiTUTfsgTo794abXUR7+5LaspJkfwSHR7OzTS27uzly8J+lPYrlSh+P
5wVrC4qlB0GfQkdSuS2xuP3K2oOgU+L/qQb9FDddDs3v9Od4+dfdGq0j2jVCpIHjhjMD9/BUD3zX
rdISOaN4seDfFlXNqxRlguEBjIIPldADX0MKsbAhumGQVeTRNFJ3BxFz8GVXTW87pUepT4DP8bTM
z2I3odJE/HoNb3UtCvLRloq5o+5oHV39LbgGrY0IISEz1eoOeKYX1R67JporbSlI1gWZbMxuCELo
T4m2bt6T0Ma7S0me/xUhBUJKVbSyBngKqZ6mh+wuVQ4CghlfI2i+x/rwRS5VSu3m2lPm4IHUbo9R
qG+OTpYQMyNr9eesnAyR3wxdAO5IveBBd6cxK0YocxS4lWpW4F0Z7Bjq6WiVZ+86lwPwhgFgCixM
ifAj9+EGW+p1tRZmgU8+K1v9DeSf/PnD9wG/hRSgNAQ0QmCy0+d8z62aKcD4CqpXsBgz06v2Ki42
8w9QIXYcbzVp0ZV/VyoWOuZmuTLs79T1kDTqdxDRBzPACmt6zR2r1rhjJq4mGcPEZfT91frPHIkM
K8Lo6Ius+4JrLdZSKVHro5F+6RNprsD5OU9hJIcwsM5C2TkhowBjbSylkewIA9P+jkyoVN0blpHx
JgBYEwOW++aJ5UG6CyRTNS03llSn5DHDY2OAJZvGyAjz3jKkp6cQ+HE+i4x+EYA2ApCTkOpmv87r
sMTFqfn+q6ruFroRid+CMDVqOpDi+Ty4Yxa4cM7gdNUJIIh7jME0BHMYs/lHYA248ujg3p2Y4cbo
y3C1MejVXL/5blNhiSKLHikxa/nWa44eCrOjZjae2Av9feyv53EzCZYNlXqwCGgOEQTMi0L/hzGH
SyvvIhQvKsDqdgx/rvaAd63uWerMxx6GoADxATAR6xmVex17I2kEqB1ybx5YxK9wLMqRN6rrd4YX
QJrEVHQ0GMcuoQTFrKYNmTZ++6LlpEF6nsTKiI3uq/NiKxQbFbHE3zUZXqrPQ5UeBAFwLBNfQz3S
oSs3BdqBHtVgL4B8e8Ej9sNb9701JCyjG9CMB8eeMvsSn79TokyS54HJIGslQ8MiMv0rHDI3xbUP
c3g6VV4MQOaHq7HDkL1uYiEj1ZBnrRXjsjh3i01Q94k3tIAco0sYXNFn0jB40bqmMr65KMvBcpFQ
hMO97gi7Nyct2hVITBVD18M+RkM9A9ZHots4b2wekg12kVwv1sL+J5DEcqxjSK0rocpFWV5aX7Jr
ZtkrwCLFW/GZ3rQVwFA1f0TJ8RdIK3RgoMNQ/SALjLviQCzwir1rmR9TlrO44An992365ivQxnem
QXgmWHHspELQN4kRFXL4I2g0vJBkH2Ncom99FqHMdjs7+LB3VAsTn+72B+8LBfT8hG4AytCu2ikw
/FlFCdqHaFFtWW/aQGrQH5wqUXR9uiEnZ8mcoObsPbdsdYiwso5Ll/fs1/5E0RUE+pu5NNTc62bF
ZADnTkK30vD+p3BO9nHwWjbbjlr2PkIzcJQljhZyw4wkHoGQFTyy63MJ64/NASfOR0INv1TtS/A7
yVgVtikDXjQz0GbCwwEFvbnOBcyMAWlT5KRk1q/ULbkg+wKzassO/68rHrFFvcuptv8VEjXMYWKm
PeqfG3nxgWq1TVYsmVGThGC5o4fb3Z7hHPTEwEBH5WsCnS7+qSzPxSYB8fDKauZH8FIUJ1UIMSkh
uZUSd4yB8m964UM6szflstAJLBlP/5XwbsiV4QTyT3QQHwcJTw5TONaY49diq1EUNeBluIp0Yp5h
jJExB+6HpfQPCqfHMZJ+swXDFS7qGC5gC03ZqvUxNBc270FoD+WJiEtkvENBFWLNSAX6j4nOLEos
yDWpnCmwzJqdk4fMpmHi8OFEeZGYtF1xmGQ9u+dJKfqO9HGPYlRsG/3Tx+Ui8Xt+s4I8VV1nJytX
PHF5TutUllrcNtLAAmG+kjU/uDtSGOcis9hrci4HpN5vs3LVtbxhCvQxtbeBIz0SPQIckzQT5vfr
2ThmMqWUndRcnSRRXhISNhbcGDPmXjcnV9TXeABMOH2Ai9g9RF9qgT5AipBiFh2Wl99EfE90sfQB
C+VGW+dWrEmVDlLezWUsGKn3w5ParlOtmhYubT1smOUlwnq//epW3gNrSpY57qC+fE++0uLX+SIQ
Nhs1kzgbRdX++VYt/KzLWx1LDu0spCr5ROVeUfDFMkllGpRPD6j9Zmndo0TdcMDvSrh39/7RuuX4
s3Ttv/VJR/+p+oK9ARU6Y2SSVoCjOPM1AgKASYoqwPycm0LsSTAsYl99EVUA5uF/mCki+Wm/eOfo
fwzJxE+v+T4U1JCJXOCDh3k6eVy3KlniJBVFmgEjDFV7LLjRfrqlF/hsAxmENW+DSpviJq8e1c93
b4iCHvXoAs1SaL8sitxxRVHjGkRJn6W0LyxFlidr7Zvlj5lssaf60RatCjax9VOMIUjF76/1W3jX
PaqzOouOkK0HFhTLx4rU1g97H//qmPkBp8vF6JvXU8MGyzl6H3d6wAd53oipMljcVF/jcgwV6YQ5
FOHAf8LxACR+9rzIXU3ih/pgstUes0rIqKHADwB53uSpyHJwutBo/O6qDdmeYRmIhEQFrhZ4RwiK
oErhr9VKVYFQ1MWvEZ5XiO8d+n6Bg9yx7DLNF38YOkIi41SqsjCHj+w3kxSHxHVxNF9jjna1FlAu
dfh4GqUnnOhTPMnCW4fpQpHLlOFKFLvy6mQJuJZ8vvg4VNt+KT7kSq/yRRxEAFO703wDR1A5QEny
xKwF35bnL31BoPOVEPKIRpeZ2DzYxrBEyf3JgIeinyjNUx3UkO9u8OShbpse7Qu7pi9/B0PQFGFA
rdW5PFpKDkIOaWmHRqv5IDoOEw97qbISR7N1NhIGr4yEG6+4hL/YLExHDErT5pCb90oMBjT+X4Xq
U7aZcpRvA3HSuiQhBorCkXamx4QtsMHSOHhmuCRSo5Y7YKHqwWtEOL22a40giOei9iTi+tcqKqCS
sHJqRpbkhpw7BQFy7UrOud4FO1USW29ZscGc0QyoKQ+d0LVkLwd+Yu5nNT2aE1Tge/PBVnJUPXV5
WU18TtQqQedlORwnJEziFFKM5XPEdgDG/uph65YLjP/tXpPCrzIAnNxopB99fEmg6orFsUC9+hnS
CL+wUG5cUBzaqIFCxO7iMI8oe/1isz8DZwGB1X0g7BY3iK5YvXI4BnRI5qGw5InIprjbSqCIlf0o
d7qhZImHSkB3hgF8fIuyNk3CSjoZbT7FNCXQ6YSso3hw5NJH4pO+myCfi4T/TtfUzrq13PvvX2jx
/oaXyMfs5Xcy5xdvV7E0YF5Lrq1GQXG6LDo9MEOrB9XnKzZGf6/ScdSuD4PZbrYlChN4LkP01odh
9KzYx+exARqL+KNlA2ErDucRaFNE0eUQJtLoPYu3XfGDi8piM7Tns7CFfFB7evnAsBKR6qe6h+oa
i/NjhBnTotUZOGhZLbN1niJG4zSyU/XrwKmBWUuMi7jQQv1GkHUnrM7het6OjkfOH+5w7YBamdls
voq9GqUJBjmcALwOWtDCNUJ8P625DL99x24I6EWiKAB8xmXAAmHTP/VntKrsWVBpMY+m1AheIy1A
dB/ZKg9mo7dP2GDnpdG047FDo6Oe0pduVMSRjXg6LiPLQ0COqKmloG04OLQp3Km00/v/HPckGAHu
l5Det/7HIzZMBPEbQxEvZditHu7FMMydJca95PTC7vN+QGOPwkZBaEWa9O0aee4NX/7Qi7F3dy7l
DJn0L3mNCiSlZJpXheRWcdrjW9MLMcjb3/uOn4/v5lKfdD/dkweqBERoIcgX0R0hJfc0CjaVSOXa
mJMy+JJQWaGp01YZVzoHSZWNjgAkiGoOoB7Q5XyO7PgpqLBlJqAiQxzmufqaizJEb3vWj2xGiDja
kAfmlpEPzWNc218hp4G8J2xI2ZlT+rad8fpGzYNF+gPW12kcYH4lCsiOUJQmx9Q34M14GEFpv+Qf
WrgL/EXID6GrnuLVsPxIz5Dhbq0gVPRyZqZBPtgV4wTuq/C38egl+8n+IIU6FoZFZOcLUpaerFi/
qppfB+HSxHRQ1cQVhhPNrmG6UKYBHd5gkGCSI/3z3tdGrH0igQ4gNfvQh4nHT85MSaAaZz6xSZ7M
KTbxyKYocy6kQbmzIX0KP96bRGn9aCNhNmMviwqNNYlo0SYEPcHDBE9xAGpaWM1nVpPwoSkSk06k
zJepeoHdCOGWlXdgqMTiYETtunsdHJ389LsXkTJ5PleGavL2TKj8DVt4zDSs5/Q0Y7otilGMiUU3
ygIFCyeRUCo5wCevXpbQh98I8767XLvUXrv87+DoQc6/6NxbeJ2LcfnsVWC86TXFhra4suP1aakg
Hsf3apKHOfXLFa+FmJALlNSRu7v8fty6lSAonqxIpw7a9lpawGj3rBOH4OZlK+h2chLbEdSG2uEM
I7FxQgR2QdMMrKjWQUCEfLTh40FZkigLEydeUiaZddgbBWXX5SForLQDsBDGu6GKlmnKp9IXvT1X
qTq79QdQJ92qagfmX0kxlx6Z2TMWScsSH4vxneIxX9dubmuiV7Ez1m6S4Lc23vzFBN3i8K51VJ8v
peY4cDK6dPKOgi7cB1acHStEnjNLwXSKeL2FLw0/pzlGE592upyQVk3dAR8RLnBts5vYRXVJ/BFq
xZbvov6ws3Tx4ME3T46SXvJCSb0IH6IDLERiVLbGV04O67QayPf3Qi6e5jwDRo0JJx+yNGx4oW+R
Yimzo90CX1vktRKm24g2x/srWKcQxiyur+81lwCAXIZBXWJNkp6mXz9dS9HD3nL8uxQmDi1qhcY0
oaeGpE9aqPp1O1WX9i3RiByJuBhUbe+jpIfKLPjC8blcXip7I3HPMXXxg/4uTTBE5UiTOWQHmTqk
aZgw6QjvPnas1+iuzDOK9fGKEY4TS/Ly501yo1FvsbD9f6jBFRu+2B5V7kGqpKvAdJycmGD/VWcn
lvfK2n3cLbf94dm8T/4KoffmheYILlxyATxMFt0UIse4H/9hbifOPyicz2Aope9zqLNO4XteAkgW
iFrlO3LepfWgcRWO5e+cabvkxcQPkhCOyxHQ4GUPUrOBfu2MTEODp0H7//vgrFE/fD8cFZ4xTBIa
+x2/R3Prf4EQojZOgtLyxsIb1qJc48vF1tUvDYd3TOGk27lUgfy+DK+FdEMSGact6EdJkogiNMyK
U/+RDtULF4HW2xNJI+mW0zcvpvrtfVsdWGOFq1Bj3FxxPLkCCqnzOKOa+xhqSiAXEvRzJvh9/Zbj
uetb+r3NQzhpWoUwrMPrVjYVEPVTtFnwRZR2wsOvtTyu8zxZVjNyFvwK9XXRBG5clr6pDgLh5GOx
/gyyZayJyYVDf3iGJCBQ+dKcgjEwfmdlHm0bA7kcxKtf2Qnc5bz5XdPj+YpvRdAOuP9UXIgjcMen
RL6bJMtq9uCg9zoitaoXRIVuvO0BKWueW8cJiAusTBKREGR3yYrgpXloyIqEgvq9ayYDOJM2yOm9
JuOZbS4x96Qg8ec6bjEVyePEW5xZ9Tn1vkefivQTOUFVLfYmp9wn+ETiYZCJMLbosefIKO1w2HOq
Dyu5FpDWw5WFzgvOSJRIq361D/x3BgXe4b3TxBmXu3Rk6pfpW8AveO+a+M+qomJ3DzTQtV90bdkl
2jSc+9BzgmzdpOhS7zqjDqX/9/FIhWg7Wh6/fKfLuYBcGrRHHiHdsZsL5HC/FGvMY4t/UXQCtv4M
XBFOAVsV5iyh/FcrsKd+DyrpwN5LGe0dfsNHb1dWwrjIV8E1jPKhRhTZnGIDQZ6CsdNIO1W1RYWL
Qu41fDqBXp/HDVNyWfXDEj2FH/P6l/QJMMQjxs6ngUz5tgL92QdADaFKx0utom3YteZJGd9OFVrz
9u/kir8Cxte1WzLpNvTNaJ2QROop8W3ottonjsTJ/SZk6JZ57jTnTJ9ONYbqxnTc+r9E67RqeOIx
887fM3BFMRuSwE5jbx38MfludH27h2WAhpwUJfcfLELeOsy1Hj+OOYdTk30gu7hZCml/hsHWAV8s
5NTMWd2Fv5NqHXGRwTA1q+aBrzS6RNwyKwIZmtNK63v8AyJkF6aaBHkK2LXrabPOZhhVNGThhIJQ
3imn0hHu0lRnqJyEYTBb2VmW8sE3FkkQ1u8bScLsZ6jx6f9Gvigve4iFYrLpD2z0d/vbQvwWYSQj
hmGHPxWlCgd/K7M5B8HFtcqsfGXKIp2acLodJyMwv0juQ+4Nln3630QUvO2vde+Ld/1IcJuRsa6K
iCY3rIWPUSlLBUoPV5HX6XR8aPgaVmMAKAQ+QZtSsWhFJ03fLZ7ey3afAF3U8rI4IBrGub1l5t5X
6sTiXqWsW3N7IWeWGyyKv1IwWEW/VpPb7RgGXoeHhf76YoU7Z0AC4E8CgWiDEDQm7wSOZ6JycyV7
w57Wy7oi6cYZWMGrjWYpHBrtKvkhDXnH6Shq+VY9RbV4B5FfheGfeY+03bx++GgtTGfXnP0r0m17
6m/j9noThNdGS7/b8iLJwrKgiQG6xhecySPM4nbJAxl4JDjiowHrHKx4w+J7i0UOX0V5BxQf0QIM
j97uj4ChBh9GqjaWXukMNQLkz6moPUlbgFNuN2Tw4KCtQGtpfbB1hOkfGYOlcO5sHP5P8Edc1dWU
ITDtlrzhOcK7vQsd2CDKVlUH/KFpiD232o9KUP3aQrxibpCROZSkMU9dRS61CpO1S1E0sg0EHMXc
nH67wB54SJd9xjKOwQbgnJYnxcwuj3sxgZfhUQKEvtP12iGVx0jl7EvrrzLi5hXqEKf7bmJtE9fW
VmdlXfny2LouB6tQW4ubXcSmVbPhzg0XzPNbgC3nTMD9DUvZJFXfyjU0QJU1bMeNTKyGU5fycAsN
t06xUuYERiRzcnnJlc13KVE75b76haJX0atDoG+5jmXWHj2n5FFrDuEGNSBpzpZucwLkRRyfS6ro
vN+ol42uWGD0IFpgW6G0nbcXtfM43/nXzhXrbjsVLYJNk5fIg9oEhyJFpwW5f4gMV1eUiVMwaTh0
//AtuzGNPUvDy8lojiB7nBwxeY+AdbsYQtQs9YsYb5zEXMcJoufQ2v9fPjr5d+S00IbMPVLyFFgs
jzBc+n33M6EDEN7TV2vBNv4fWrE+q2gVU3XpsvuEWAgp/g790qrrWtdwr/UhjAcHb+8Mfay/2zUW
aCk9osFK7Sy5GaKr0FtW/mIPv90697UcbWdvZTHg+7C2deJ3ZNhAOfIz5oNi7uPFL4/lHWIDnMQF
wf+dYSW039xVsG0vVkKgdnO/3ZSvCp5Pq3sd85Qkt/tQ/GUiHunEI2tkUqmGn4NaijgWXaJfQkgD
3N/+sPIuCOWk72bqZfkC2wnaIZ3+87w2zEs6ZhL5fIvFLhLeYulnwcO+/K2dmEcuXVNGADMVBsuu
U/5Oq0B6fIuP8rNyMY1gOnwadUKjaBSjhbfRQW5PFpeCWWPsCpZchSfOjp+KNAY9sbrZfOXytZzv
aCAxW2fCIyGVTT9K7CCek881g6/oyCPdcxlhuyP9HnO2q0GC5WHThJcZure9Zup8EnJbkflleTXZ
rOevbRiqwxDExvGvrD9y0JKdxHYpaEe59fAZDacLOiex3bjow664Ix7pE6ivg1mOATKOnJb80ZCw
gjOAfC0DQfcrm/FCTOZYNjbPtE9I+041P88CyLuofT4LsV3/joZarcmgDXw/aEPFu03SfrY0LC0p
rn8RmE6qYPglV8Rmsa2KyuirS24g2RCNc3iLz/laB37RpP1v50VtbadHtxwDnQ2IsV2v9DZ1xK7V
9utTerfohF7ohGOsVbXermjRNIvTf6U3w9auoL5f8SSkGPrOktPu8fXoCar27zACHTOr+df6sbNx
ZFZTqA/vGeRrrl0XiDVe2JPCusRCrgYjE7zikCWkl4yvLWYTZ1H2fbtrOLmPCy3rcpRI/uLUZI91
lIdV5BEbWQyeDImBpkjJ1mav3thXTc4SDqBO86lVbmWVYDcRXWUmnMx//ZP2DEU3jM2X6sUZuE4V
nvwb2WOt8ag8ldLrIC6jNkgHqD1jQuNjGc9mHG26UM5I18Vh9hbCmN2oyBEvgW6x4zrLXxGnQi5R
q8LSPpzhvwdoV0kp0fgWDeooI73kr5e3tjDnIacz+WzqqYX1H8AWhkE5qqwdGDW6274uUG8mmc2x
nY8pG8Hdf70p/o+bZx0fWum0thT38ts/z4Qk4bFPzVVmvG+G/hkp/htLX7BtLG8dWtrY9TOLuHO+
eLUNL6vRxSwopWMJMOGOL/gmqPfkkJOfZxRPiAFGJtnInhKoJP1Cv4lt9EjrRxooXsUvVK2Wq6Mg
V3gI9hu0DjhW8T733wuZtNDf97ywHlvyeQkY4k2M9cUwItf3r7+3HEMsGfsFyr4TnAWfS6WvHTK+
DDCaALntVTltHaMm6meMpU7d/4nTP9+XUAEcQZdSe3kk/eXD3QQlW6Y3/ie2iFdvLz3TEQdmCwjx
2bzjVxBRpJ3Md3UHdge6oHcBDfnBSjZNwoVn3WhdMp5VMVDKAggBEjoKXG+ghIqQuWPqSHmoOZvk
RiOuWg9WEGRpzYV6QSbqSlGU0CoGG69yHS28kbkoMFq8T1CubCJY5Xl+MdTO8aoNagE5AeKsnoAN
nFaeSpoZId8tV/y+8REzRgUUUTW1imKejezAknQz4wK1+7BvgVRsqE/TnOSH5e9577265Bu0XYqG
ePhiKLNxucNYLd8BAA/g4gl5Nu1wm4GkEYArG2qoeQmxUWMcwHQ1GeIPeorM5D6pzaj+ijdk9jBP
eCiw61Qtb33ysWw3ZTPGKy0aZ8FNz+Co8P6bXOI/q/Jx6HrhdlsSmqhN+RSmXYRTRhCp5HDda150
eoMXAA5sJypH3550UboaTyURAdIFVDI5iaq83+C5rBCMn4kL7YhIHumpGbZeC7fglPIVW8HBxM0w
R2qXIh16ywgAq1kb5r1mypjXluNWXErBHZjXUWT5wGM7ypno2lO5ekg/hqQMjMzDagmruCvbIjir
q9hqjMxqc0L+1OKS9nXZK+W1TcreYRGgYox6vP3rcl6GBH0Jwd2BMWZf229Wt/MjmDqPhFNtyK0q
REA3EfIEhLLJoF/oBcxKzcgDCdkG60qeJe/qa9SjiZ+zEeLHaeyL2X1IqYKxVfN5kvKvwaC1XHyH
szU9nGcFXRR8O1gLx33lXxUNpFFRIHjwHJKphCYTkXKdBtJT/TgrHZqDIxSRA37uXnE0DiLu+jhr
OlFXsGn8yv9rrb8viIVa63SSkSPE0uVPpWEz3PKgs8c4m9FkHCjnc1JEKQW07glK6xvb3yGalKMs
6tYmYL34BeZyemwnLEMQvuu3y3Ma9JiqchjkLqnxqzwZdGeybkvvHJxH08T0LnveUyWbHhLiq1J5
fPo0oZD4W03tIsBBpwcpMvuOgdnzFjGHVtrOshkqQxmULAGpOP+tgpbZOA2YlagS45yXtVm11jAq
VyLhs+VYiN/lTDPWMst7N4ixafIZZrJSlYxuLe1egwLm7Z/7Y251V+Z0wmf1RYjCIAnLyUWgnaP2
i9GPgv4fs/Uqm2ZfUq5vjlftUjkkI/XfMsK+PnxQ3PaUxvxrBiI2BzMvHWwhB2AxuSUn3KI9m4Jx
ssxQUKu/TUCzvNtzwfpS3bYj/h6737WgkpDWo92jSOMSiBP0vZfeUaM4i3S7P2NpR8WpQUL+jKqD
zxl0Fktd76d25/ITyeATO8GKglpP/TU8Ozo4ENqWlcH7iHODJWgk0tQBb+OqXwn2cmehRsEtynQx
nm/ycKi+NhNmOigi4Fw97PVGn6x8kAMrIOO8osZT/Cyu7Jmx0PFwkIbTEvjtJ4OahsRMBokGNZF5
cmNSVQ/j9ict27q/gmPn927cwI2Az/3UF28BEbapIhIUckfGXaGS/D68YFxr6AaHO1uU6Lnxq8ne
8PnzwD5KMClJ0j0181aoC0CtzCUpybGwDOcGtBRBKPum1WBArtJ0ULMXLK0nXkhI+fKXMbf01Pzb
dYldrIy8bSLGfbLtaGwEpGBgFn5veXRC+DO2Lan3o+xmory8d8xSsmNz9TIoY3oicFpZNWPngh17
tUCYvtkZRpr6Z2gMS7cZ0UReB1YuVB6DiLV2Urv4gL3NEtM9Fa0VC02r+PefJPCdKv/h0N7BIC9f
+pbcKsl0QQ7u4jTy44DtnvssaBwQPHwLPUyq/ufRvnc/8iJl+fMuWu4UDs+JxyIeFTMjHnsRDAQE
oFeggrTNfZNCaqXMpjN8WszfOzCIsLkk+1AYtrkGp9+HGXMEbXZ8FnCpA5nafeVSH0HYOiPRO1ml
OWlH/poXIXtnJ5Bous8oKeYOEhRG07jQ0+Doces1LlpN5W3e5shzc14w23wd+wk+om28WFrpaoJB
rzqKYDZU2mvpZAQiKMuyWf7Bs8Bi508KN3dw/o5dRFgHMpuEssWWVdUFafVSIZa8/SxKaeWGc0uv
eoOSP3AW0Ehfy9ihYDgA7WIww4qqJoQ4rnDJMvt15VbKt0Ii/7FYkIutyFTUbjqbat8O+Bd7B/yy
azBLP4lDSeKd6DUX93xhEI7G4WqSi/j/v3kj8F1VoBmbCoL19wLaMV46cofIMIdj/J4jHqGgyAxt
cwpbe4osiCSmc9HyOVHBQKTF+2lIeLLp8wtgW825l8kDF4MjVvTFDBUS1+m1JLij1kvBkLIqAn9h
ral9usM3JJ/Af88fwE/lzignH7kby1MwVvZOFM/02uXnkfHeYYgLImxVzkiimevDhRo572kGcqDa
zXprvj0qx5RPged3fVwAiWPEjHhtm+r3EHhU9j5FM4ytM88DA6Hh8s7QBoFspvmYJf8Gb01SZJnn
q/HanjcFYt+t3Wg2BGqNRo5nypTW8zamVOCG06a8cPzmAxhxdmIhsmAaC4vL2TU65VlOkD3cucQN
I9370wU3VoLpk9KFA3b8bEdxsQqow9Bp2o4Zcv1pjEY7K8XQi6PzapCf2dobAZ0nn4ag7bPAITqE
YXnluiJDuFItYNH6YvouskI3ujqR6lGBnLJsR8uKcToxxu7tT4C2q8oEGXDtrIaHMemt9eMySehG
XbVG/6VFGo6mobBoBj2GQcxfhTPxhkErHZBE5boyZokr+IWB4Ldp+L88BXSyMrohmrTnS20AknlT
8MNBky4Z1Q52hlbonbvhETPSjqtsdKoGDv6U/Ru9cG82tnMip8NYBlKkRmhvFQLtdRdWFUBIkxF9
OlUVxoEUKqFLwFbb8fl2EY1ztOenq+FgpUwit4w6VCZc1ry/MRkD25pbdqCmIEU8ezk1sYEw2AGa
hsDSeuNQO2gsrVzVNeKEY7cH/HAGOP5Vl7k0munTpQ+OUg6DMaNFFevY1qg5wSs6cS0733KRe6g/
INK1UkfFYI83XL1N1OMHDCJfNxs0LW41jZQrCoi5/N1qMXnGK3Vgd9w20zoR0cSmsDjhbjTv3wKp
S1hy8ixO0hkcFzwARa5KjgcHeNUtyIXltny1D5l0u8d9bBX24BKSkSf/CQO0aKhXEISQj6LmQcEV
K3ShuNbRCNJ06yH5CvJKqV+U7JPjMwHly23vPNxQSsl3OgqJKxCvJNQRtqUb/JRaNbux4is8NQuq
qvqs4XrxMr61UWggvD/xqvXD+KnDdQwzMTN30jO7ZNxHxjlA8C2ZsoKw3K8Ji96SfaPKaQnhJ2vf
S45kcSaRwJY0YIWZzzg8yj77bHQWHlph3+P6WTdvr6zfsHohlidR+avA2XZUDVspekmrR2Zpz53I
+I6KwM48QVVnDbITP6AsV7im+XsFA8t/AoGTkEQndE7GdbDEwg5kpZaJdiLoLcVYTwQHhSy1iJbS
EUK+NmDwtNK2qzngNzR2sVwwnN2fMPL5iRvqz8muGJn2xAWZsiYxRuHb+q4ZzEq5oB+fGK16fgYk
KV2XQofh9UYJvdSyJOMj5mpuriRYtNHND7enPepANaZ9FOgmIL/RyDHVJfcApwd/Mqh1+k4Y1tE1
ptSe6ojw+7yvipcmLGa86L6fGuyldL/idAXiCtOHrz2x2WQtG4nUxJvEYQ7uJrZ2CYvzqvRs6C3l
+BIKT8QgQ2zHy4dlPlnBMTSIZFdEycOA+1eiKKEUd7toh2FmvlIEU+qp4iYiBZadiH7lKA6KGT5N
nihxGt9LVaUmVjDdLjzSxi/yoa0y8KaMJt7g8p0qrwONw2ULcKZEL8KRD860Od5aoUXY7Jp9r5px
B3Z+yJlKxxNkYkYwtxj0cx15dpu8+KvZiALyjzPSpFW2mXZ3WikLo9uW4oSUr+z3yPD3qSWnm0zx
C+7b1rRba0ydCK36SoK34G1ODq6YaDafq4YvzvUUJYufmjtKv/JGRfMs6MsLzRLGdFb9e1RiBf+E
WNUb51YbyHDFbougkDpLkN/MpmrYXtOooHtQ3WgozBXg5LifpUSxYg5OjWFd1bdYQYopySnlwEMm
miB1CJZhMtbGGwMkYafRzKqhvcLgWVMj+l8B2sNSpAfHR+3Db6kL76uEvDn7yBXm1Je1e3t0BTUE
fjwqA97agOFfBUQEd3g+15hkpSTAo0zAt6rp+NXvylSeAtSi/Qs4owH1m20MOj6NVZ8yvQUkPTX+
ntUKuR9klhQB2GfZ73JFvpsNS9xSBkzC/sMNAwVMt7Vkr/z4P5xVwcAhnf4LkqCHX8LNBrHIbC24
RISe6dPPjafkrzVvkmY5GVNLs8mKYXR2/fBG1l/w/JXw/xsg+WPB6waqcObJzJszYLk5WtKWqFe3
meUE/zeHVoLHa7daUp+Ben4LJnFmS4RQ3M5DOTKSRbQNVXxZri3XprjOAO/kDg6WOCxjvtn6AMAf
qlqeuBiA4dA+fNYIcWxJJv8fFoeYLremeHT/Uji+WM8I0PXD/qXFMFKV0SZIJ05DDLAW68AaHbR6
lFSArYrjYz4c0MFYpw8eYj2Pxrim+3RGyimByU/jds60LTeGT9AmnsSDhPPwxzP8fIHhspSS0lOw
xk/WX3r2N2O5ZrkF/EnKQRAPoGbm4A53cJ3tNqHGBPkKTf80NWaG986Gcy28V42dYfACJD40ImgU
xzEL4uUV4mirT4v4p+/DtQCqg06/AqwGfJI1a66rn+z/AnRH6+Qw/RFzG6URbwphMIwLNfE5W7O8
A1/ACWI6vZt/mihn+uYyt65xxmX8K3R3v9bV0pbxSmO3kPQzbwT5IWzdo0GXAb9JKgRPmLOHAr0R
oqsrxUjVAYKUg/gwtk/BaUNbUjpyRFVvfXpCuAtyE3gJwmkeEYLtU5g++1ZYgfjkr+2i65yQhfup
ZxY/yHSUYzC7chFUIPiGR0+EKx57sz6ZlfDNjD3uPzOVVqfcip18d/ovgIL2JILcCL0xoC+2tRaD
liKWk+CkE5h/QjdwhSsG11p1TLijcLvPljoWXd4ja+Z3Nq5WY9oSTuecUc/ZvCh2a1Er5A76vv5z
ojOC56LWKrQHLDg/jl2qC0dmW+HCV/iy0AIp2FBR2TGPsPYsJAKVp1Yc/TL2OSb+uYBmvwPJ2RFB
ilZZhyOuaHCS07N1KklanZSXGpz2CT8ip0UOyeKif99hn4FjB/A91o0SgyujSqBSL9/9LAEU7VLQ
J7pf1BMxNYwXeVx80Fotgp+Sw1dxCibxuf0wrt5qsdrpEP4V9CsSCXDcvAVd9JJCNgEBIFBVC2Z1
hrwMi9idPAU76rWA1nY13IznrCCaWdPpBRK+j//5KdSUAFW9HluzqDrrg5fLY64zLpwQDdiwHiPc
2Hy/P/CCq35mcdH6EThfDbVe118V/mhWnQS0GvCxhP3m8hnY3jujSGiKfoeNpYVLdINkrhQ1U/Cg
RjoxEtM4vHN1bIUIfWfpnPu4qWrwWK+JVUqYOXSV1EYiNwUm8zt+7qw4Nb37xSJrNa5/gJwdAB+n
K2bcv/Oc1YidKkp3UmhpnmJB1pzt5cXuu6fEVSMwJ09aUGg+seOsA/U62DXr7yJchUILQZPJhavp
fQT82K79iyBkbrhihnUXGiSKgpuwNmxQNJ3DB0qPjGQxyo6HdNHdqdrbygtu4IkouKWMhnh2/6An
Hk3LM5FCbicTdHtZ1lvLPrmlYNd54BM7u/ibwBWBx2bukfDB+eRmR9Na7tU7kOvlnpDIZEzcMDyc
vJTSlsb4PjNr/H2HxjQViXFV7dMOdPqkcmQtG3H6F1eo9+KA9qovrrD8mZ2xsTiY9PTmvF90Kopc
9ODORp56b617OS980IkjPmJembA72su6j1faMuCxgB7hU19dLaoQLNFrmQg9fjE6ujl2PvDeC4Xj
dbV7r1jUzuU1Y3iBv/ACmToGCy2kbQdWwr5jhALGuvQszlz8iO7p/IpcG7syTeTFmhk286pye08n
8mErhkGN7JM22S56VsZ0nfVkg1QPnK+WD3RZTCMi3XNQGrX8UwfKwRkDzpidaSdfcxsQg8ysO2Hs
SxBYqy6fBQfW8hRYONxmiBjKdoDaWsXjreoOIdv57nnjNoFURgMUo08OW9keT85/jFm//Z03fUth
7sIW3G1F0qdkVDsR6o4+qoKfCdpD/BUhUeOYvI3mpppjG6PCGdFb9+TNjGVq4X8PP0k7mYSpKcYm
EARAjSxvqUQStfQ/AkZxXTBQ77d438XjRRXGT45VD9dkc0Y7IgwWVPDbTYNHG7rv3YECk0mPXAcE
bxkZMUk6v4sEPkxOqGy4LShyHStTqscMI9Tx3kdizWyvZy8a4Yq1kH0gdWzfFPlCHT8tPtU6kH13
IcHqXWeG4kYc9BlVRFg3HWPilJulRCNGrapzEjfPxtix+EhZtaLf+fM/uk4S+B3VrhGGpJOKYbtm
mtQ2XHod+x1KSOvCEQq2EjGBOZ/lII8kNsp/GV18sRb9Q/asFESvJGWOiZRFw4Xzb19+gGFrLbmx
Lk5+w6iMbYORyRyUIg+4Do7QkokuwLSpcCXMxGJT6ZcQJ/aSWENMIPQ/wRTxCPydM4HQ/b7Vh8br
39BIifAWMZZ5BZSkEolLalyEiefw3B9gZme3uSbkQ3+SVSmqAXxQgSELnLLyY6basoNobA4asRFf
YAxhW5T7ddzor/SQQwynUlnxvWEp29w7sQEU8D4pStf1Puz19pERcPk8VUu5y7zqPKyMmtj/URRK
Jp07G4dd9mEJNQJyrW1qr2JTqrcC04hCc6C3Esj/MQhI6PTDNjA5tiU+zK8MRcCmTGw2W+/2yTlH
6XHEv7uMqb9UfDVbK6ybPKMw0gZAnB5UrIx3opLVSoFgx+iM5kHPFJnRctL8mR9Pb3WUlcZLzhDB
Hav9j+rNKcenn3M7oACNHLkIHpirvcGkK+o9gqFeMUZgjKZ0YLwEiMdhKgyTlzWFjvRnH2MzD2IY
/AkRUrOXJupGj4eqS0wwyfnqRBfK//R1a8Ljr4n2AP/3yY1KPJibloL0xy2pXx+3Toi2JrDHM29N
0KexVf+Kt64jxmGcbmu1F2q/I2PUpdSZpcCvfezQQJ/HXrhMwh+rKPNQpiJ1G/H8p1cpH3yeMEFT
xEWn4ZIL3blDqmw42dYDUDrG7jEutYP/hX8DTsmMC8/d9vg8z7/BojWjUaXV2Codxng9oHmg3om/
CPUWqBXavk/qt4Zww7gwiQBseUvDtk9js77xwvwGJtEGyZ4KH1LYjihT0qo6UpBEIVaTQ30yxL6Q
QUq9N721Tl4MS4nSLp76SU1hImJ65imujwsLLYNJR+D5GH/dK1uHyVKz2jgbaxp4uDz0wBXzRazg
bAb6wetp+ouOi4+rSDRSwFYgwT9lnOURVdxHoIUIDbHRQsWxM63vkZqLELpvMVS86E7tlL2So7tE
h7wBHqhuJ7mvxlYbbs85YHO9CnwI96l5xb3tPQwxzC9SjIQOA6f6ZSEvbuoJnXAUCdQdj1tHrGu3
HvKG2UFHnEFs9shmCcpqo7sLOEgl/x+Xvj20DCMopCYqhuvN4n5sViazekQR4nVAaEmfoIHETBel
7cfH6+lHlQJg1iV/wAJutqO4qQoaJPoezPa76MxPksMixKVFDzjm9LerTwUJT2rmvFuyHdT3vFwk
6MhkQwFcH9dmRlKa1JZxOvA2upzyd60t8bogu6YAylH63/da106DVodgDzZ9T6gfu3gBIziwJpPA
XDbSltp0+Pote6cuMiasdMZTzIu6Z2NezD+pxbmQCLJQ55FcmxIVquhSJkCeR8fLuEyXspxy7keq
3ObKcdIqByurxEcP6o1fc2OZkOe2HZxvapoKlMlZK7uXBDOf9YieZuuHA/0ZXFkMEbf4WbuTQmA2
3jle18tClIIi+cbaW7Z7Rg5zpC/4DYjQmJ3LLhEa7Znp6k5Mm0Q+4AlaPPnU3exX5I5ZMOVNiFo7
WZVqK0RqLhQhjKAdWDQxeeU7Rq/38zqMkSD74sBhrsNg2jwR2Q0Kb9Vr9TCsraNo9TdFOlyjQJ+j
qywMPFGiW7w5MRh3Ksk7/DHRwINwR7j6o09z/8xVujKNrOJ9O2VpO5qTEYqsaFUtBcz1tSDURYzv
gtoUPocpOAR1vM4Xl2J9jUrWhoa2AlkzdKH1NnTHvIn/6jdxSOPE2lrgNUup3ORq0Fh7wukgWplA
jxA9yGrvc0CWUVkQ7hloKJMysJ0ZWye7Z+g/ZSMMPZ2p00hXlPkks86X9BC1BDQomNR6uccWjwGe
Ozetu+DT+0hKNAvz8KuuCwqVwn//fteaWVv+nfo3jpzjjVwysWCkL3YcFAonCug+Oj8nWrdRZTOi
tmeHZbs9+1XHE75bK/OMA4dUQZQCOJh5Od+v8txXQkjtpliXS9kYwNiM5ee27CRcgND7/Vk40pMu
AeEpFb+1IIDqlQdJXFzUycs6y2SRJtaE+ORsyGnxVlhQaFjS403KKSzTJqhQpxLz8QBdGQJ815fH
zfbYbOd3GMvy0ZpbACV5/OyfmNI1DybeQma82jgzCcGPJwzzRGFNta/ed/IsrXn7Iw4bRNnKaTHy
5PF57HfAMVDMmZTGmg/jsGxa/H52kTg1awfULPCHkd3OPre4+xjYodtVCW62lpCbM5GP7KT4Q+1B
m0dwyIpKdN22XSGpvi1fabEGCaJK/8PUQoglCu84n2W5grMDgSzU4pjHZ6lZbjMjPeLrKhfaQOCl
DCWzs8Krz9pLgeyoL7z1uwr8wQLrsDuyY6TJW4jxkklX4didE6Owg82aEQpkozERIYenoGSBj1nC
7mo5/UHX7cwHcwIC0mMFawe5YGFi6ekp39/6V0+Zi7GpsCivRgMfk3KXnEfp5iJ5Ce+mZhdAN7iB
IOiHhRBs4cOIJOYXHa3bXUZ2P2mcLKM2QMZaGR2dwQFie/F1Ozp4wC3Gaj1ryjXWezbvO4314Fci
chBYfHKLTUP/au6Ep1vuDUAkIu/2vUTCXX3FiUJ2YVWBfRxbq1vwMFeruD5xMco0CdB8ljQPKEMo
cT4nAMjyhOQOm5QIwcL5HoqPx2aNyWMmBy4hd8Na4Ndm0dfgxVIXit53wBNTEEE203MIkz8YjPpV
jDf8iKh4Bceru6LZkghc4rBy40iUmj2qLAuw2bf/b0sHhdTNmQWQeMu0pWcySH3cuBvXyuIjcdIj
IHc951V4gMyzaXCYPEjGKoByXAtYUpv3zTZNHzLzZNOVPjQ7iv2NALdocFKMfzsQwIsCflKnVFOZ
mz7HOZd8ETlF+/YQA7LSYFJWXKsFgyeixc4ixRDHSG3BcHg+/zxm3aE2j8SexBDBZ0wVCY8O54dC
B9st5QPvHN8/KjjTe0O1Fdu2Rc5AgJ5rI196r7hs37wGYYfJ/k4uY51cAEYnatn35G0Lc2mtVhZM
ZXHGeFDyPPxszuMcJphLGhNQkUmPDEScKVpXtenTfhkmPDe8LjsceRG5w7rL61pb4jLMvrHuubq2
chbIimOSportB3VMEi2F+5DtbHBGHVPFgWuuIm/FHyucFBmF33KhQ8O29ETBAeoEMEjC39kQMEDF
sadOh89svcLynwZfW6ZdEAVGYop2wj3uQW5ExxcL90tAq4kmIzezL1dVduPMkQjJbsfmc/+6u/rC
ICtPHqfADTcRV237jFASMaCshedFbyZ5BKE7+yEKleB0cHrwmwrI2tGdx3tkp2/XHstbb7dKhhgg
zVo1r35+gslFRB4H3uWKyIkI74u2h3fXsB17Ymc8m7jEP43BD+iovRqxKPU4cXtC4agpQNi/yzPR
+GD/b3MSlLQFudJzYEX9QAsvVs142AzbL0Mr7P/bc/jyGRKZp71Ccf853b1mR0WivXIlfPWlBueb
ddN9havYK6L06F3DclYYIk7Cw0YN9/qHUa0Pjd+J0DaaXZGHLmuVH1UcVvoNHbqCRN+17cCof4wr
IaGg8PjRR3jzx0hDQLmJtvkq/1ZsUbgaMIEpStIWmelQwuOOD2u765jslHQ8P7kxOIIq/7btOImJ
vTowNZGYFx2ehup1YUr20d4IlGNoUkaHuBl/ZFdklhNpU+bzC68FZxLRnWDuOEpkJDIf+XqRY1Rr
LzynaTgCqMyl0L2kK9D5igTLHHCCsYJV/Giy/kstpyj5A8TReadksRfa7bZpyqZc34O8oIMCi0qr
YuTTNU048Jq9DCqdtU6KtPLVpBh4qaF7HDcgW6E5DDSEzQehbcG/YWKDRskR4uSanSCZDkbKJQX7
aSTx1lqWZCcRQUPP1cX+VEOrZatV2XLpz0AlYl/BU96IgqtuBlW2KR8Q+hVAuNFdegkMXPJfUOlu
aF08+uoeQeahX02SBi1pd6PNLqhjvm0S+pdEmuV9rPN3C8uRMDsM8sN2HASYTnB8DIPCuZclGxwj
8HfNK1n+vt9B65iiWY0gDwj1aWKfmjy6NIjy2FwTFBUK6mSpgK5VWRLS7gRV9wg453hMR6Lvor9E
2NhKHRQTj1n+lGE00s6qvvobcwkKQV6g/EMmsW58VZv2IhEdRxlREmw+QQxrRPkyEx/uX54WIh8b
r2Oa8mqCU8d51KoeEJAG8aAKSM4xEQexm+i8bs8vDXvExvDrC38dUt6uFLZM9FBIeWThXem504Cd
MlID4Ctb/OWFfx9Jo6haboBive0dhQ9OqaGILpc9cXF4tAPBcMENrcr4XyA0oKbjm8Ik0xkFkArD
/2FdjII36OC+hp1lP0jL3LH4EpnTpH1Ocmmi+vURr03b9G6cPxdFG4/HZAXAbW/O7uT1q9JBGk2H
QdDHCUF8riXcQqlZUO5c0nWUEzfYS1EFg0Qv4yqJBZhmDEo2qhHF88zABN/CjwJf71WbvuIo4i8n
iPVuSYInw1pcUPZEsBZ1ypvh2z2k6nmkrS5QFB611KZ1zuA7rc2BDlw+EvWFLjJJEK9oRGQ7ORPd
L2LnbVUlYE8w0zta42/KD2pn1k2V7lMVcKlArbYtOwP0z/JW0QWDq5ZxNpz2m/VweWdQcfFmNbT3
LYrjKFZ3NU6Go0cPashw4S4rJl+ioaN0OrUC9LOAIzxvbIrxv1MAyylEsLFpdrFv7ATOQ+E/oi49
rI7DYtfBsEpj5OBkl2dq/qFhO/T+4fDYsAhSyXKHrFvjQPiStiy7dFZ17Lf/DUGH1JQq1iJA18xy
3qqzMyDYbLy75114OGVKRjSoxmizrxfYG7WQ2PZ2HxLVo7zhVUYQ3VFrKIIUXLsNbaC/GJyKW0D1
jo4tPcKAXiGZfv4HKGltxr5Ryt49ReFeM2vW4EjItq82o92oHfVgSWzwQg+KrLpZiJ8ZszbFjOqc
sUnJUyKnzCxU3VOVW2DeIwWzRvnzJ6ScYzapJ332cbkp35TjBZudxSTLyaAULhqXOIFy9nn6KFpX
+boq4r0WtXYzcpMJfOXYHU4kS5kmiRoA4BtmQaopVToVczfjiZkGYQNboMGimdlxCzCymCqFbLAp
AhCaAKpdBBcnQk79Cxo2HfJPkIcVohfu/ukd+vx+2OnVMSuaOHXIbkgSxzVx4g2rmMcYwrW+5k/u
dVOBpLOd7VMjK81nzUYSUqqS5g844L8FPIuzNBExNIdWm0xl78HUG4ssbGOxS/ryNFYJw2w+BBB8
5GP06xMla6nlrrZJFXt+y/oOhOV5qViTR6ZyXZM6zPR+w/q7YR8D3xAGf34xsBqvBDb4FdcgXLz3
mv909JiV/Q0WMCzztFBVTBjqZCqFh+o2b+iUJLx3LbwaZ0AJHzQghFhW4LgFofBEuTobTV9Ukvr/
a0OF6vGWL4a9b+PeSVQwdqlq5/VRks3NzipDrKuSF62EUZlryTc0JBaxGDLtNCF1n6a1fqpPl6GS
w7gAFe+5HwFyNVwovAX/v1KD4eyL3TTFCDJWLNQw33la5kB8hMFAhpzVx9x6rQIkjimhF/mGsvaS
etVQ+z3KvXAUhxXqrcybm7FFsRjqjoVHQcm4DxWXz2AF6Yk70u8M6INiuIMPBsMfLTk1/QNGIu5w
q5DAoWUdG1JgOmWe/WUzyqyUx1Ksf6m400JWyhQNE5v1X4cl7PDFxMRt/LYX6GWnpbnUoyIQfuz/
t7zcAEbDJXI0MMdRMLw6fPUiY7z2OFp942csPwnYx1vWGWkgr0R8zSN5SDtnYKvcd8kgdGbG2dSb
OSGPyvZz/lRuzPfbqXDe5rYsPdb4GD46XQ3n8lWttm6QawIagIi67ooLLDfSPSMKzXwPdEWodMQy
iU+ByYUzxWA8oeZwPHEXHo15785BZ/EOTh2l/gOaDEWSJeRwL6K5XgbOkr0z00rY13+vmCa5/2u9
wLkkVkBlK4k71PsckMJ3Du5Pc3Kr/FR7EzjVUAgVeKC5ILe3WTZ04keys2544IQ10GAiIWTjc1gc
dYpXpHX7fHQECdQ79X24suhgTMTVqnQxHvgWw9gXH7PWYITB2326AKVRdfSAOwHWxKiaxlhv9uFy
OutHo5tnBw9ygllMfzuJldf3uCAmxRxDwQD3hQYNYqvqDnt0o7Ndhlc4M31jnpyG0DqOi3+P4nCt
h2lxxBySGlJY9xJ3BalZR2owPNr+PJedPFzjzHMi6csZmv88CD529GzezLXQnijMcgmgxZIuJLRo
PD7RiihteBBt0x1qt3HstEanJapI4280BRunoGIxgKERFisXhUFJ29Id6vB72/FmzWMNqt/smXNL
iJsLUecKklR+s8hM8l+fvretj/6V9FwtTNVCEfP0DAYFYAFtbsNxr//PpjjDbDpkGaLUNngmUOW3
XvZW7ywVUnopOUP3QurEwCVQBmfJc5VdFHMDp3tJrhUXAAwh9Dk9DsCWToCUncy658dJx0FFUxdt
ZXahW5sXAcTxzYqt2Tmb5Kd19169NtIFPIScxjxs52bVsisS4d2jRW1ehtYrn57GXBZbfT7n08h8
bWJEtmdI+BHjYdsIabdE2eMkgy8UKIT8l8IpfWB1F9/w4D9rvRtW7BXZ8k8Sw2UCFlrxPkw5JfuV
juYjyZWAUJOKyohIhHbOadn/zCVophfAIm16zBeK/XRxN2npuRuq13N7oJwKzaH4Jto0JtA+tVnR
dnsk/yeARKdVvemnW/bmKa09DQiWJUmitl96e4Ob20c0E0jeK0e3iVfG+hNkp1EPz8kUhLvWUK38
JYVoUfcn392PTvyBWgty1hWN8ojf085s2E4x9qc7kaBdk2yzt9tR2oHoyB7kgZwdt9wmKGrRxXtq
Qotze2bUdrjgve4r3brTltbOAr1utPU7+D66p+qOffkeW8m791T+jPMcUccXbAAfA4huMCroNlnP
o87Qn3chCvE+H2ZRhuhiXPysWXxP1VesIKSZ9/sK0xJWA4ihdjlPzE4Wb/tai1p8YIGoDnduai4C
NkBciRZRqK+xjoMm1Nl9c/mPqJ9Tl5Di7ULBn/0SzL5YBlla7huyAOQerKL+OlbKgDFVI2Db8sxR
sh5zaLe+gNYY11F3eetoJLbfJbpA8rKqbSh8vZs7x1dc55enzeZOxwwl2Kiqe9Zdrj+ZJPqs+jq/
6p2LZbg/IIhlnFIe0mg7JD7xd1CHrMd86KcW7VQtbJ6LfDCFrZwAhLeQFaKdI978Lt9mJl312Nlz
rARWYqHUb1kWoEcAo435I3KK30HajX3mfEII7qfmit4EA36hhj6kIYWBkd4j9Xe2NHYoXZ+3Wfc3
rz2vUSGCvEq3boQxqjwep5zcfleV5wogXwUCD92Lj49XZbnEf0/jh8O3LS9DcJoyZZe5Xw4C6ovH
zib52gHZX50As2XK9/nFeZa/U1HjFGy6+/oyxhtT6bt2a517lHEoT2W4OFUd/3ZYV2xMm4VwDh+Z
3jQHNnR3beQKCF16FCoWwrTsTgYE2DpuCoz953JVRK9o2QoJW6iTR5oOrQWpePeY1UhxStzdeTR4
FFNjkiEVNQ==
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
