-- VHDL for IBM SMS ALD group EChLineDrivers
-- Title: EChLineDrivers
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/18/2020 9:21:34 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChLineDrivers is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_U: in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_B: in STD_LOGIC;
		MS_E2_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_E2_REG_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_E_CH_TAU_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_I_O_SYNC_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_E_CH_1301_BUS: out STD_LOGIC_VECTOR (7 downTo 0);
		MC_CPU_TO_E_CH_1405_BUS: out STD_LOGIC_VECTOR (7 downTo 0));
end EChLineDrivers;


ARCHITECTURE structural of EChLineDrivers is

	 signal XX_MC_CPU_TO_E_CH_TAU_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_TAU_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_I_O_SYNC_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1301_WM_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_2_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_1_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_8_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_4_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_B_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_A_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_C_BIT: STD_LOGIC;
	 signal XX_MC_CPU_TO_E_CH_1405_WM_BIT: STD_LOGIC;

BEGIN


	MC_CPU_TO_E_CH_TAU_BUS <= (
		XX_MC_CPU_TO_E_CH_TAU_C_BIT,
		'0',
		XX_MC_CPU_TO_E_CH_TAU_B_BIT,
		XX_MC_CPU_TO_E_CH_TAU_A_BIT,
		XX_MC_CPU_TO_E_CH_TAU_8_BIT,
		XX_MC_CPU_TO_E_CH_TAU_4_BIT,
		XX_MC_CPU_TO_E_CH_TAU_2_BIT,
		XX_MC_CPU_TO_E_CH_TAU_1_BIT);

	MC_CPU_TO_I_O_SYNC_BUS <= (
		XX_MC_CPU_TO_I_O_SYNC_C_BIT,
		'0',
		XX_MC_CPU_TO_I_O_SYNC_B_BIT,
		XX_MC_CPU_TO_I_O_SYNC_A_BIT,
		XX_MC_CPU_TO_I_O_SYNC_8_BIT,
		XX_MC_CPU_TO_I_O_SYNC_4_BIT,
		XX_MC_CPU_TO_I_O_SYNC_2_BIT,
		XX_MC_CPU_TO_I_O_SYNC_1_BIT);

	MC_CPU_TO_E_CH_1301_BUS <= (
		XX_MC_CPU_TO_E_CH_1301_C_BIT,
		XX_MC_CPU_TO_E_CH_1301_WM_BIT,
		XX_MC_CPU_TO_E_CH_1301_B_BIT,
		XX_MC_CPU_TO_E_CH_1301_A_BIT,
		XX_MC_CPU_TO_E_CH_1301_8_BIT,
		XX_MC_CPU_TO_E_CH_1301_4_BIT,
		XX_MC_CPU_TO_E_CH_1301_2_BIT,
		XX_MC_CPU_TO_E_CH_1301_1_BIT);

	MC_CPU_TO_E_CH_1405_BUS <= (
		XX_MC_CPU_TO_E_CH_1405_C_BIT,
		XX_MC_CPU_TO_E_CH_1405_WM_BIT,
		XX_MC_CPU_TO_E_CH_1405_B_BIT,
		XX_MC_CPU_TO_E_CH_1405_A_BIT,
		XX_MC_CPU_TO_E_CH_1405_8_BIT,
		XX_MC_CPU_TO_E_CH_1405_4_BIT,
		XX_MC_CPU_TO_E_CH_1405_2_BIT,
		XX_MC_CPU_TO_E_CH_1405_1_BIT);

Page_15_60_31_1: ENTITY ALD_15_60_31_1_E_CH_LINE_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E2_REG_2_BIT =>
		MS_E2_REG_BUS(1),
	MS_E2_REG_1_BIT =>
		MS_E2_REG_BUS(0),
	MC_CPU_TO_E_CH_TAU_2_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_2_BIT,
	MC_CPU_TO_I_O_SYNC_2_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_2_BIT,
	MC_CPU_TO_E_CH_1301_2_BIT =>
		XX_MC_CPU_TO_E_CH_1301_2_BIT,
	MC_CPU_TO_E_CH_1405_2_BIT =>
		XX_MC_CPU_TO_E_CH_1405_2_BIT,
	MC_CPU_TO_E_CH_TAU_1_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_1_BIT,
	MC_CPU_TO_I_O_SYNC_1_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_1_BIT,
	MC_CPU_TO_E_CH_1301_1_BIT =>
		XX_MC_CPU_TO_E_CH_1301_1_BIT,
	MC_CPU_TO_E_CH_1405_1_BIT =>
		XX_MC_CPU_TO_E_CH_1405_1_BIT
	);

Page_15_60_32_1: ENTITY ALD_15_60_32_1_E_CH_LINE_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E2_REG_8_BIT =>
		MS_E2_REG_BUS(3),
	MS_E2_REG_4_BIT =>
		MS_E2_REG_BUS(2),
	MC_CPU_TO_E_CH_TAU_8_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_8_BIT,
	MC_CPU_TO_I_O_SYNC_8_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_8_BIT,
	MC_CPU_TO_E_CH_1301_8_BIT =>
		XX_MC_CPU_TO_E_CH_1301_8_BIT,
	MC_CPU_TO_E_CH_1405_8_BIT =>
		XX_MC_CPU_TO_E_CH_1405_8_BIT,
	MC_CPU_TO_E_CH_TAU_4_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_4_BIT,
	MC_CPU_TO_I_O_SYNC_4_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_4_BIT,
	MC_CPU_TO_E_CH_1301_4_BIT =>
		XX_MC_CPU_TO_E_CH_1301_4_BIT,
	MC_CPU_TO_E_CH_1405_4_BIT =>
		XX_MC_CPU_TO_E_CH_1405_4_BIT
	);

Page_15_60_33_1: ENTITY ALD_15_60_33_1_E_CH_LINE_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	MS_E2_REG_B_BIT =>
		MS_E2_REG_BUS(5),
	MS_E2_REG_A_BIT =>
		MS_E2_REG_BUS(4),
	MC_CPU_TO_E_CH_TAU_B_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_B_BIT,
	MC_CPU_TO_I_O_SYNC_B_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_B_BIT,
	MC_CPU_TO_E_CH_1301_B_BIT =>
		XX_MC_CPU_TO_E_CH_1301_B_BIT,
	MC_CPU_TO_E_CH_1405_B_BIT =>
		XX_MC_CPU_TO_E_CH_1405_B_BIT,
	MC_CPU_TO_E_CH_TAU_A_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_A_BIT,
	MC_CPU_TO_I_O_SYNC_A_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_A_BIT,
	MC_CPU_TO_E_CH_1301_A_BIT =>
		XX_MC_CPU_TO_E_CH_1301_A_BIT,
	MC_CPU_TO_E_CH_1405_A_BIT =>
		XX_MC_CPU_TO_E_CH_1405_A_BIT
	);

Page_15_60_34_1: ENTITY ALD_15_60_34_1_E_CH_LINE_LINE_DRIVERS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_E2_REG_C_BIT =>
		PS_E2_REG_BUS(7),
	PS_E_CH_SELECT_UNIT_U =>
		PS_E_CH_SELECT_UNIT_U,
	PS_E_CH_SELECT_UNIT_B =>
		PS_E_CH_SELECT_UNIT_B,
	MS_E2_REG_C_BIT =>
		MS_E2_REG_BUS(7),
	MS_E2_REG_WM_BIT =>
		MS_E2_REG_BUS(6),
	MC_CPU_TO_E_CH_TAU_C_BIT =>
		XX_MC_CPU_TO_E_CH_TAU_C_BIT,
	MC_CPU_TO_I_O_SYNC_C_BIT =>
		XX_MC_CPU_TO_I_O_SYNC_C_BIT,
	MC_CPU_TO_E_CH_1301_C_BIT =>
		XX_MC_CPU_TO_E_CH_1301_C_BIT,
	MC_CPU_TO_E_CH_1405_C_BIT =>
		XX_MC_CPU_TO_E_CH_1405_C_BIT,
	MC_CPU_TO_E_CH_1301_WM_BIT =>
		XX_MC_CPU_TO_E_CH_1301_WM_BIT,
	MC_CPU_TO_E_CH_1405_WM_BIT =>
		XX_MC_CPU_TO_E_CH_1405_WM_BIT
	);


END;
