#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Apr 17 02:59:08 2015
# Process ID: 64852
# Log file: D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/synth_1/Frequency_Analysis_top.vds
# Journal file: D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Frequency_Analysis_top.tcl
# set_param gui.test TreeTableDev
# set_param simulator.modelsimInstallPath F:/Altera/modelsim_ase/win32aloem
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7a200tfbg676-2
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at F:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at F:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.1 available at F:/Xilinx/Vivado/2014.4/data/boards/board_parts/kintex7/kc705/1.1/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.cache/wt [current_project]
# set_property parent.project_path D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# set_property board_part xilinx.com:ac701:part0:1.1 [current_project]
# add_files -quiet D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/mult_gen_0_synth_1/mult_gen_0.dcp
# set_property used_in_implementation false [get_files D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/mult_gen_0_synth_1/mult_gen_0.dcp]
# add_files -quiet D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/xfft_0_synth_1/xfft_0.dcp
# set_property used_in_implementation false [get_files D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/xfft_0_synth_1/xfft_0.dcp]
# read_vhdl -library xil_defaultlib {
#   D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/FIR_Index_Package.vhd
#   D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Package_FPDj.vhd
#   D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Intensity_Bands_Extraction.vhd
#   D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd
# }
# catch { write_hwdef -file Frequency_Analysis_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Frequency_Analysis_top -part xc7a200tfbg676-2
Command: synth_design -top Frequency_Analysis_top -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 328.602 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Frequency_Analysis_top' [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:27]
	Parameter ADC_Width bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'xfft_0' declared at 'D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/synth_1/.Xil/Vivado-64852-RagingZen-PC/realtime/xfft_0_stub.vhdl:5' bound to instance 'FFT_Block' of component 'xfft_0' [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:104]
INFO: [Synth 8-638] synthesizing module 'xfft_0' [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/synth_1/.Xil/Vivado-64852-RagingZen-PC/realtime/xfft_0_stub.vhdl:27]
INFO: [Synth 8-3491] module 'mult_gen_0' declared at 'D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/synth_1/.Xil/Vivado-64852-RagingZen-PC/realtime/mult_gen_0_stub.vhdl:5' bound to instance 'Mult_real' of component 'mult_gen_0' [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:127]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/synth_1/.Xil/Vivado-64852-RagingZen-PC/realtime/mult_gen_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'mult_gen_0' declared at 'D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/Vivado_Frequency/Frequency_Analysis/Frequency_Analysis.runs/synth_1/.Xil/Vivado-64852-RagingZen-PC/realtime/mult_gen_0_stub.vhdl:5' bound to instance 'Mult_im' of component 'mult_gen_0' [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:136]
INFO: [Synth 8-3491] module 'Intensity_Bands_Extraction' declared at 'D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Intensity_Bands_Extraction.vhd:9' bound to instance 'FFT_Intensity' of component 'Intensity_Bands_Extraction' [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Intensity_Bands_Extraction' [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Intensity_Bands_Extraction.vhd:25]
INFO: [Synth 8-226] default block is never used [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Intensity_Bands_Extraction.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Intensity_Bands_Extraction' (1#1) [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Intensity_Bands_Extraction.vhd:25]
WARNING: [Synth 8-3848] Net Bar_intensity_o[0] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[1] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[2] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[3] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[4] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[5] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[6] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[7] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[8] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[9] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[10] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[11] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[12] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[13] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[14] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[15] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Data_Ready_o in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'Frequency_Analysis_top' (2#1) [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:27]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [34]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [33]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [32]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [31]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [30]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [29]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [28]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [27]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [26]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [25]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [24]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [23]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [22]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [21]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [20]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [19]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [18]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [17]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [16]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [15]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [14]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [13]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [12]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [11]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [10]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [9]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [8]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [7]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [6]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [5]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [4]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [3]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [2]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [1]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[0] [0]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [34]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [33]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [32]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [31]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [30]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [29]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [28]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [27]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [26]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [25]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [24]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [23]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [22]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [21]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [20]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [19]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [18]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [17]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [16]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [15]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [14]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [13]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [12]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [11]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [10]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [9]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [8]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [7]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [6]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [5]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [4]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [3]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [2]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [1]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[1] [0]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [34]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [33]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [32]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [31]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [30]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [29]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [28]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [27]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [26]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [25]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [24]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [23]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [22]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [21]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [20]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [19]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [18]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [17]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [16]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [15]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [14]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [13]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [12]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [11]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [10]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [9]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [8]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [7]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [6]
WARNING: [Synth 8-3331] design Frequency_Analysis_top has unconnected port \Bar_intensity_o[2] [5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 336.840 ; gain = 8.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 336.840 ; gain = 8.238
---------------------------------------------------------------------------------
Loading clock regions from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from F:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from F:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from F:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 689.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
ROM "Bar_intensity_s_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "Bar_intensity_s_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
WARNING: [Synth 8-3848] Net Bar_intensity_o[0] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[1] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[2] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[3] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[4] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[5] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[6] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[7] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[8] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[9] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[10] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[11] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[12] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[13] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[14] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Bar_intensity_o[15] in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:22]
WARNING: [Synth 8-3848] Net Data_Ready_o in module/entity Frequency_Analysis_top does not have driver. [D:/MASTER/LPSC/git/LPSC-FPDj_Soundmix/dev/fpga/src/Frequency_Analysis_top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 33    
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	  16 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Frequency_Analysis_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 12    
Module Intensity_Bands_Extraction 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               35 Bit    Registers := 33    
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	  16 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "FFT_Intensity/Bar_intensity_s_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "FFT_Intensity/Bar_intensity_s_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 689.840 ; gain = 361.238

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/State_reg ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/BarCounter_s_reg[3] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/BarCounter_s_reg[2] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/BarCounter_s_reg[1] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/BarCounter_s_reg[0] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[15] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[14] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[13] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[12] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[11] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[10] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[9] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[8] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[7] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[6] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[5] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[4] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[3] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[2] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[1] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\FFT_Intensity/Intensity_Threshold_s_reg[0] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][15] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][14] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][13] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][12] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][11] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][10] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][9] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][8] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][7] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][6] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][5] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][4] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][3] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][2] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][1] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_index][0] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][15] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][14] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][13] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][12] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][11] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][10] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][9] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][8] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][7] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][6] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][5] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][4] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][3] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][2] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][1] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_index][0] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][15] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][14] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][13] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][12] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][11] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][10] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][9] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][8] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][7] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][6] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][5] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][4] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][3] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][2] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][1] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_index][0] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][15] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][14] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][13] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][12] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][11] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][10] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][9] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][8] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][7] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][6] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][5] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][4] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][3] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][2] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][1] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_index][0] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][frame_started] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][frame_started] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][frame_started] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][frame_started] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[0][data_tvalid] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[1][data_tvalid] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[2][data_tvalid] ) is unused and will be removed from module Frequency_Analysis_top.
WARNING: [Synth 8-3332] Sequential element (\Mult_latency_pipe_reg[3][data_tvalid] ) is unused and will be removed from module Frequency_Analysis_top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 689.840 ; gain = 361.238

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xfft_0        |         1|
|2     |mult_gen_0    |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |mult_gen_0_bbox   |     1|
|2     |mult_gen_0_bbox_0 |     1|
|3     |xfft_0_bbox       |     1|
|4     |IBUF              |    26|
|5     |OBUFT             |   561|
+------+------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   707|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 689.840 ; gain = 361.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 671 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 689.840 ; gain = 8.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 689.840 ; gain = 361.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 227 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 689.840 ; gain = 361.238
# write_checkpoint -noxdef Frequency_Analysis_top.dcp
# catch { report_utilization -file Frequency_Analysis_top_utilization_synth.rpt -pb Frequency_Analysis_top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 689.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 17 02:59:51 2015...
