// Seed: 122889907
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5,
    output id_6,
    input id_7
);
  type_16 id_8 (
      .id_0(id_6 == 1),
      .id_1(1),
      .id_2(1),
      .id_3(1 & id_7),
      .id_4(id_1 == id_4)
  );
  defparam id_9.id_10 = 1;
  type_17 id_11 (
      .id_0(id_0),
      .id_1(1'b0),
      .id_2(1)
  );
  initial id_4 = 1;
  always @(posedge 1) begin
    SystemTFIdentifier(1);
  end
  assign id_4 = !id_5;
  logic id_12 = 1;
endmodule
