\o Program:		@(#)$CDS: libManager version 23.1 - CAT38 04/15/2024 12:23 (sjfdcl749) $
\o Sub version:		sub-version  p323 
\o Arguments:		-unmapped -mpssession virtuoso1591777 -mpshost cae-europractice1.othr.de -masterPID 1591777 -ADVM 
\o Working Directory:	cae-europractice1.othr.de:/home/cae1/Desktop/FPGA-OpenFPGA/DRC
\o 64-bit offsets
\o Qt version: 		5.15.9
\o MPS virtuoso types registered: 68
\o changeWorkingDir("/home/cae1/Desktop/FPGA-OpenFPGA/DRC") unnecessary.
\o ddSetForcedLib("") unnecessary.
\o Session hidden cells enabled.
\o Log file is "/home/cae1/Desktop/FPGA-OpenFPGA/DRC/libManager.log".
\o Opening libManager window.
\a nrSetWindowVisibility(cdsLibManager "show")
\o MPS service: map window
\a nrSetCurrentWindow(cdsLibManager)
\o Library Manager customization server connected.
\a nrResizeWindow(cdsLibManager list(13 122 833 533))
\a cdsLibManager->libListBox->value = "FPGA_TOP"
\a cdsLibManager->libLineEdit->value = "FPGA_TOP"
\a cdsLibManager->cellListBox->value = "fpga_top"
\a cdsLibManager->cellLineEdit->value = "fpga_top"
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\a nrSetCurrentWindow(cdsLibManager)
\a cdsLibManager->viewLineEdit->value = ""
\a cdsLibManager->viewListBox->value = nil
\a cdsLibManager->cellListBox->value = "fpga_top"
\a cdsLibManager->cellLineEdit->value = "fpga_top"
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\a cdsLibManager->viewListBox->value = nil
\a cdsLibManager->viewLineEdit->value = ""
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\o MPS request: edit design
\a nrListItemAction(cdsLibManager->gdmXTView 0 0)
\a cdsLibManager->libListBox->value = nil
\a cdsLibManager->libLineEdit->value = ""
\a cdsLibManager->cellListBox->value = nil
\a cdsLibManager->viewLineEdit->value = ""
\a cdsLibManager->viewListBox->value = nil
\a cdsLibManager->cellLineEdit->value = ""
\a cdsLibManager->libListBox->value = "FPGA_TOP"
\a cdsLibManager->libLineEdit->value = "FPGA_TOP"
\a cdsLibManager->cellListBox->value = "fpga_top"
\a cdsLibManager->cellLineEdit->value = "fpga_top"
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\a cdsLibManager->viewLineEdit->value = ""
\a cdsLibManager->viewListBox->value = nil
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\a cdsLibManager->libListBox->value = nil
\a cdsLibManager->libLineEdit->value = ""
\a cdsLibManager->cellListBox->value = nil
\a cdsLibManager->viewLineEdit->value = ""
\a cdsLibManager->viewListBox->value = nil
\a cdsLibManager->cellLineEdit->value = ""
\a cdsLibManager->libListBox->value = "FPGA_TOP"
\a cdsLibManager->libLineEdit->value = "FPGA_TOP"
\a cdsLibManager->cellListBox->value = "fpga_top"
\a cdsLibManager->cellLineEdit->value = "fpga_top"
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\a cdsLibManager->viewLineEdit->value = ""
\a cdsLibManager->viewListBox->value = nil
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\a cdsLibManager->libListBox->value = nil
\a cdsLibManager->libLineEdit->value = ""
\a cdsLibManager->cellListBox->value = nil
\a cdsLibManager->viewLineEdit->value = ""
\a cdsLibManager->viewListBox->value = nil
\a cdsLibManager->cellLineEdit->value = ""
\a cdsLibManager->libListBox->value = "FPGA_TOP"
\a cdsLibManager->libLineEdit->value = "FPGA_TOP"
\a cdsLibManager->cellListBox->value = "fpga_top"
\a cdsLibManager->cellLineEdit->value = "fpga_top"
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\a cdsLibManager->viewLineEdit->value = ""
\a cdsLibManager->viewListBox->value = nil
\a cdsLibManager->viewListBox->value = "layout"
\a cdsLibManager->viewLineEdit->value = "layout"
\a nrSetCurrentWindow(cdsLibManager)
\a nrSetWindowVisibility(cdsLibManager "hide")
\a _lmgrCloseIconify("cdsLibManager" 1)
