Analysis & Synthesis report for sberday_de10lite
Sat Mar 30 18:41:43 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|spi_state
 10. State Machine - |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|state
 11. State Machine - |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState
 12. State Machine - |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 20. Source assignments for adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 21. Source assignments for adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 22. Source assignments for adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
 23. Source assignments for rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated
 24. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: button_debouncer:dbns_a
 26. Parameter Settings for User Entity Instance: button_debouncer:dbns_b
 27. Parameter Settings for User Entity Instance: button_debouncer:dbns_c
 28. Parameter Settings for User Entity Instance: button_debouncer:dbns_d
 29. Parameter Settings for User Entity Instance: button_debouncer:dbns_e
 30. Parameter Settings for User Entity Instance: button_debouncer:dbns_f
 31. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0
 32. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL
 33. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll
 34. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core
 35. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal
 36. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 37. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 38. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 39. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 40. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 41. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 42. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 43. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal
 44. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
 45. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal
 46. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
 47. Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: accel:accelerometer|spi_control:spi_ctrl
 49. Parameter Settings for User Entity Instance: vga_controller:control
 50. Parameter Settings for User Entity Instance: rom:rom|altsyncram:altsyncram_component
 51. Parameter Settings for Inferred Entity Instance: game_logic:game|lpm_divide:Mod0
 52. Parameter Settings for Inferred Entity Instance: game_logic:game|lpm_divide:Mod1
 53. altpll Parameter Settings by Entity Instance
 54. scfifo Parameter Settings by Entity Instance
 55. altsyncram Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "game_upd_clk:upd_clk"
 57. Port Connectivity Checks: "rom:rom"
 58. Port Connectivity Checks: "accel:accelerometer"
 59. Port Connectivity Checks: "seg7e:seven_segment_indicator_1"
 60. Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
 61. Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal"
 62. Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 63. Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal"
 64. Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core"
 65. Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0"
 66. Port Connectivity Checks: "adc0:u0"
 67. Port Connectivity Checks: "button_debouncer:dbns_f"
 68. Port Connectivity Checks: "button_debouncer:dbns_e"
 69. Port Connectivity Checks: "button_debouncer:dbns_d"
 70. Port Connectivity Checks: "button_debouncer:dbns_c"
 71. Port Connectivity Checks: "button_debouncer:dbns_b"
 72. Port Connectivity Checks: "button_debouncer:dbns_a"
 73. Port Connectivity Checks: "pll:pll_inst"
 74. Post-Synthesis Netlist Statistics for Top Partition
 75. Elapsed Time Per Partition
 76. Analysis & Synthesis Messages
 77. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 30 18:41:43 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; sberday_de10lite                            ;
; Top-level Entity Name              ; sberday_de10lite                            ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,788                                       ;
;     Total combinational functions  ; 4,469                                       ;
;     Dedicated logic registers      ; 1,813                                       ;
; Total registers                    ; 1813                                        ;
; Total pins                         ; 185                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; sberday_de10lite   ; sberday_de10lite   ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; button_debouncer.v                                                            ; yes             ; User Verilog HDL File                  ; C:/MIET/Grinch/button_debouncer.v                                                ;         ;
; vga_controller.v                                                              ; yes             ; User Verilog HDL File                  ; C:/MIET/Grinch/vga_controller.v                                                  ;         ;
; spi_serdes.v                                                                  ; yes             ; User Verilog HDL File                  ; C:/MIET/Grinch/spi_serdes.v                                                      ;         ;
; spi_control.v                                                                 ; yes             ; User Verilog HDL File                  ; C:/MIET/Grinch/spi_control.v                                                     ;         ;
; seg7.sv                                                                       ; yes             ; User SystemVerilog HDL File            ; C:/MIET/Grinch/seg7.sv                                                           ;         ;
; accel.v                                                                       ; yes             ; User Verilog HDL File                  ; C:/MIET/Grinch/accel.v                                                           ;         ;
; sberday_de10lite.v                                                            ; yes             ; User Verilog HDL File                  ; C:/MIET/Grinch/sberday_de10lite.v                                                ;         ;
; pll.v                                                                         ; yes             ; User Wizard-Generated File             ; C:/MIET/Grinch/pll.v                                                             ;         ;
; rom.v                                                                         ; yes             ; User Wizard-Generated File             ; C:/MIET/Grinch/rom.v                                                             ;         ;
; game_logic.sv                                                                 ; yes             ; User SystemVerilog HDL File            ; C:/MIET/Grinch/game_logic.sv                                                     ;         ;
; vga_draw.sv                                                                   ; yes             ; User SystemVerilog HDL File            ; C:/MIET/Grinch/vga_draw.sv                                                       ;         ;
; game_upd_clk.v                                                                ; yes             ; User Verilog HDL File                  ; C:/MIET/Grinch/game_upd_clk.v                                                    ;         ;
; c:/miet/grinch/db/ip/adc0/adc0.v                                              ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/adc0.v                                                 ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/de10_lite_adc_core_modular_adc_0.v       ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/de10_lite_adc_core_modular_adc_0.v          ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/adc0_adc_mega_0.v                        ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/adc0_adc_mega_0.v                           ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_control.v                ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_control_avrg_fifo.v      ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_control_fsm.v            ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store.v        ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store.v           ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store_ram.v    ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store_ram.v       ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer.v           ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer.v              ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer_csr.v       ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer_csr.v          ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer_ctrl.v      ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer_ctrl.v         ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/altera_up_avalon_adv_adc.v               ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/altera_up_avalon_adv_adc.v                  ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/chsel_code_converter_sw_to_hw.v             ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/fiftyfivenm_adcblock_primitive_wrapper.v    ; adc0    ;
; c:/miet/grinch/db/ip/adc0/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File            ; c:/miet/grinch/db/ip/adc0/submodules/fiftyfivenm_adcblock_top_wrapper.v          ; adc0    ;
; altpll.tdf                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal171.inc                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc            ;         ;
; stratix_pll.inc                                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/pll_altpll.v                                                               ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/pll_altpll.v                                                   ;         ;
; db/max10_adc_pll_altpll.v                                                     ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/max10_adc_pll_altpll.v                                         ;         ;
; altera_std_synchronizer.v                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_std_synchronizer.v ;         ;
; scfifo.tdf                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                ;         ;
; a_regfifo.inc                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc             ;         ;
; a_dpfifo.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc              ;         ;
; a_i2fifo.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc              ;         ;
; a_fffifo.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc              ;         ;
; a_f2fifo.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc              ;         ;
; db/scfifo_ds61.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/scfifo_ds61.tdf                                                ;         ;
; db/a_dpfifo_3o41.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/a_dpfifo_3o41.tdf                                              ;         ;
; db/a_fefifo_c6e.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/a_fefifo_c6e.tdf                                               ;         ;
; db/cntr_337.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/cntr_337.tdf                                                   ;         ;
; db/altsyncram_rqn1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/altsyncram_rqn1.tdf                                            ;         ;
; db/cntr_n2b.tdf                                                               ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/cntr_n2b.tdf                                                   ;         ;
; altsyncram.tdf                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_v5s1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/altsyncram_v5s1.tdf                                            ;         ;
; db/altsyncram_h1b1.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/altsyncram_h1b1.tdf                                            ;         ;
; sber_logo.mif                                                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/MIET/Grinch/sber_logo.mif                                                     ;         ;
; db/decode_2j9.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/decode_2j9.tdf                                                 ;         ;
; db/mux_83b.tdf                                                                ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/mux_83b.tdf                                                    ;         ;
; lpm_divide.tdf                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf            ;         ;
; abs_divider.inc                                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc           ;         ;
; sign_div_unsign.inc                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc       ;         ;
; db/lpm_divide_pll.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/lpm_divide_pll.tdf                                             ;         ;
; db/sign_div_unsign_olh.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/sign_div_unsign_olh.tdf                                        ;         ;
; db/alt_u_div_qhe.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/alt_u_div_qhe.tdf                                              ;         ;
; db/add_sub_t3c.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/add_sub_t3c.tdf                                                ;         ;
; db/add_sub_u3c.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/add_sub_u3c.tdf                                                ;         ;
; db/lpm_divide_oll.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/lpm_divide_oll.tdf                                             ;         ;
; db/sign_div_unsign_nlh.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/sign_div_unsign_nlh.tdf                                        ;         ;
; db/alt_u_div_ohe.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; C:/MIET/Grinch/db/alt_u_div_ohe.tdf                                              ;         ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 5,788                        ;
;                                             ;                              ;
; Total combinational functions               ; 4469                         ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 3594                         ;
;     -- 3 input functions                    ; 267                          ;
;     -- <=2 input functions                  ; 608                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 4260                         ;
;     -- arithmetic mode                      ; 209                          ;
;                                             ;                              ;
; Total registers                             ; 1813                         ;
;     -- Dedicated logic registers            ; 1813                         ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 185                          ;
;                                             ;                              ;
; Embedded Multiplier 9-bit elements          ; 0                            ;
;                                             ;                              ;
; Total PLLs                                  ; 1                            ;
;     -- PLLs                                 ; 1                            ;
;                                             ;                              ;
; Maximum fan-out node                        ; game_upd_clk:upd_clk|out_clk ;
; Maximum fan-out                             ; 1569                         ;
; Total fan-out                               ; 21926                        ;
; Average fan-out                             ; 3.26                         ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                               ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |sberday_de10lite                         ; 4469 (24)           ; 1813 (31)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |sberday_de10lite                                                                                                                 ; sberday_de10lite    ; work         ;
;    |accel:accelerometer|                  ; 78 (0)              ; 51 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|accel:accelerometer                                                                                             ; accel               ; work         ;
;       |spi_control:spi_ctrl|              ; 78 (51)             ; 51 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl                                                                        ; spi_control         ; work         ;
;          |spi_serdes:serdes|              ; 27 (27)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes                                                      ; spi_serdes          ; work         ;
;    |button_debouncer:dbns_a|              ; 24 (24)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|button_debouncer:dbns_a                                                                                         ; button_debouncer    ; work         ;
;    |button_debouncer:dbns_b|              ; 24 (24)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|button_debouncer:dbns_b                                                                                         ; button_debouncer    ; work         ;
;    |button_debouncer:dbns_c|              ; 24 (24)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|button_debouncer:dbns_c                                                                                         ; button_debouncer    ; work         ;
;    |button_debouncer:dbns_d|              ; 24 (24)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|button_debouncer:dbns_d                                                                                         ; button_debouncer    ; work         ;
;    |button_debouncer:dbns_e|              ; 23 (23)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|button_debouncer:dbns_e                                                                                         ; button_debouncer    ; work         ;
;    |game_logic:game|                      ; 4119 (3893)         ; 1582 (1582)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game                                                                                                 ; game_logic          ; work         ;
;       |lpm_divide:Mod0|                   ; 105 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_pll:auto_generated|  ; 105 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game|lpm_divide:Mod0|lpm_divide_pll:auto_generated                                                   ; lpm_divide_pll      ; work         ;
;             |sign_div_unsign_olh:divider| ; 105 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider                       ; sign_div_unsign_olh ; work         ;
;                |alt_u_div_qhe:divider|    ; 105 (105)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game|lpm_divide:Mod0|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider ; alt_u_div_qhe       ; work         ;
;       |lpm_divide:Mod1|                   ; 121 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_oll:auto_generated|  ; 121 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game|lpm_divide:Mod1|lpm_divide_oll:auto_generated                                                   ; lpm_divide_oll      ; work         ;
;             |sign_div_unsign_nlh:divider| ; 121 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;                |alt_u_div_ohe:divider|    ; 121 (121)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_logic:game|lpm_divide:Mod1|lpm_divide_oll:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |game_upd_clk:upd_clk|                 ; 11 (11)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|game_upd_clk:upd_clk                                                                                            ; game_upd_clk        ; work         ;
;    |pll:pll_inst|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|pll:pll_inst                                                                                                    ; pll                 ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|pll:pll_inst|altpll:altpll_component                                                                            ; altpll              ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                  ; pll_altpll          ; work         ;
;    |seg7:seven_segment_indicator_2|       ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|seg7:seven_segment_indicator_2                                                                                  ; seg7                ; work         ;
;    |seg7e:seven_segment_indicator_1|      ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|seg7e:seven_segment_indicator_1                                                                                 ; seg7e               ; work         ;
;    |vga_controller:control|               ; 56 (56)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|vga_controller:control                                                                                          ; vga_controller      ; work         ;
;    |vga_draw:comb_112|                    ; 48 (48)             ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |sberday_de10lite|vga_draw:comb_112                                                                                               ; vga_draw            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+--------------------------------+--------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File          ;
+--------+--------------+---------+--------------+--------------+--------------------------------+--------------------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |sberday_de10lite|pll:pll_inst ; pll.v                    ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |sberday_de10lite|rom:rom      ; rom.v                    ;
; N/A    ; Qsys         ; 17.1    ; N/A          ; N/A          ; |sberday_de10lite|adc0:u0      ; C:/MIET/Grinch/adc0.qsys ;
+--------+--------------+---------+--------------+--------------+--------------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------+
; State Machine - |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|spi_state ;
+--------------------+----------------+--------------------+---------------------------+
; Name               ; spi_state.IDLE ; spi_state.INTERACT ; spi_state.TRANSFER        ;
+--------------------+----------------+--------------------+---------------------------+
; spi_state.IDLE     ; 0              ; 0                  ; 0                         ;
; spi_state.TRANSFER ; 1              ; 0                  ; 1                         ;
; spi_state.INTERACT ; 1              ; 1                  ; 0                         ;
+--------------------+----------------+--------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|state ;
+-------------+-------------+------------+-------------+---------------------------------------------+
; Name        ; state.STALL ; state.READ ; state.WRITE ; state.IDLE                                  ;
+-------------+-------------+------------+-------------+---------------------------------------------+
; state.IDLE  ; 0           ; 0          ; 0           ; 0                                           ;
; state.WRITE ; 0           ; 0          ; 1           ; 1                                           ;
; state.READ  ; 0           ; 1          ; 0           ; 1                                           ;
; state.STALL ; 1           ; 0          ; 0           ; 1                                           ;
+-------------+-------------+------------+-------------+---------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState                                                                                                  ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+
; Name                             ; currState.doneConversionState ; currState.readConversionState ; currState.pendingConversionState ; currState.turnOnSequencerState ; currState.idleState ; currState.resetState ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+
; currState.resetState             ; 0                             ; 0                             ; 0                                ; 0                              ; 0                   ; 0                    ;
; currState.idleState              ; 0                             ; 0                             ; 0                                ; 0                              ; 1                   ; 1                    ;
; currState.turnOnSequencerState   ; 0                             ; 0                             ; 0                                ; 1                              ; 0                   ; 1                    ;
; currState.pendingConversionState ; 0                             ; 0                             ; 1                                ; 0                              ; 0                   ; 1                    ;
; currState.readConversionState    ; 0                             ; 1                             ; 0                                ; 0                              ; 0                   ; 1                    ;
; currState.doneConversionState    ; 1                             ; 0                             ; 0                                ; 0                              ; 0                   ; 1                    ;
+----------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                         ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; direction[1]                                       ; GND                 ; yes                    ;
; direction[0]                                       ; GND                 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; game_logic:game|num_y[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[0..11]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[0..2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; vga_controller:control|row[9..31]                                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; vga_controller:control|column[10..31]                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|slot_num[0..5]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0..11]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                                                  ;
; accel:accelerometer|spi_control:spi_ctrl|data_tx[7]                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[7]                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sequencer_on                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; H3[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H2[0]                                                                                                                                                                                                                            ;
; H3[7]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[7]                                                                                                                                                                                                                            ;
; H4[6,7]                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with H5[7]                                                                                                                                                                                                                            ;
; H2[7]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[7]                                                                                                                                                                                                                            ;
; H5[6]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[7]                                                                                                                                                                                                                            ;
; H4[0,1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H3[5]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H5[4]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H3[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H4[5]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H3[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H5[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H4[4]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H2[5]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H4[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H2[3,4]                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H4[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[5]                                                                                                                                                                                                                            ;
; H5[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; Merged with H5[2]                                                                                                                                                                                                                            ;
; H3[1,4]                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with H5[2]                                                                                                                                                                                                                            ;
; H2[1,2]                                                                                                                                                                                                                                                                                                                                                                                                    ; Merged with H5[1]                                                                                                                                                                                                                            ;
; vga_draw:comb_112|blue[1..3]                                                                                                                                                                                                                                                                                                                                                                               ; Merged with vga_draw:comb_112|blue[0]                                                                                                                                                                                                        ;
; vga_draw:comb_112|red[0..2]                                                                                                                                                                                                                                                                                                                                                                                ; Merged with vga_draw:comb_112|red[3]                                                                                                                                                                                                         ;
; vga_draw:comb_112|green[0..2]                                                                                                                                                                                                                                                                                                                                                                              ; Merged with vga_draw:comb_112|green[3]                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[3]                                                                                                                                                                           ; Merged with adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4] ;
; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|read                                                                                                                                                                                                                                                                                                                                            ; Merged with accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[15]                                                                                                                                                       ;
; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[6]                                                                                                                                                                                                                                                                                                                                  ; Merged with accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[2]                                                                                                                                                        ;
; accel:accelerometer|spi_control:spi_ctrl|data_tx[6]                                                                                                                                                                                                                                                                                                                                                        ; Merged with accel:accelerometer|spi_control:spi_ctrl|data_tx[2]                                                                                                                                                                              ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]           ;
; H5[5]                                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|run                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; game_logic:game|gift_y[5]                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; accel:accelerometer|spi_control:spi_ctrl|data_tx[14]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; accel:accelerometer|spi_control:spi_ctrl|data_tx[13]                                                                                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[14]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[13]                                                                                                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; H5[7]                                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|state~5                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|state~6                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~3                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.turnOnSequencerState                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|go                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|irq                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[1..3]                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6,7]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|clk_dft_synch_dly                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|eoc_synch_dly                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|s_eop                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[0]                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0..5]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_eop                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_eop_dly                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0..3]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0..2]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[0..2]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.idleState                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pendingConversionState                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.readConversionState                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneConversionState                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV_DLY1                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY2                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY3                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                  ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                  ;
; game_logic:game|num_y[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Merged with game_logic:game|num_x[0]                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 255                                                                                                                                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts ; Stuck at GND              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen,                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6],                                           ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0],     ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1,      ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc,                                                    ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd,                                                ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1],                                               ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2],                                               ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3],                                               ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0],                                     ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[1],                                     ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[2],                                     ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE,                                        ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN,                                      ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN,                                 ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC,                                   ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD,                                      ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV,                                    ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV                                         ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[2]      ; Stuck at GND              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|sw_clr_run,                                           ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|seq_state,                                          ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4],                                     ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid,                                          ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7],                                           ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|clk_dft_synch_dly,                                      ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0], ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|eoc_synch_dly,                                          ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1,  ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0],                                               ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[1],                                        ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[0],                                        ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready                                               ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|e_eop                                             ; Stuck at VCC              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|go,                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[3],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|s_eop,                                                                                     ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[0],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_valid,                                              ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_eop,                                                ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_eop_dly,                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop,                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[2],                                        ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                 ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~2                                                                                                                                             ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|irq,                                                                                       ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState,                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.readConversionState,                                                                                                                                                                   ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneConversionState                                                                                                                                                                    ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[0]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[0],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|pend,                                                   ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp                                         ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4   ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP,                                     ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY2,                                ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                    ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[1]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[1],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7]                                             ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[2]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[2],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8]                                             ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[3]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[3],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9]                                             ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[4]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[4],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10]                                            ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[5]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[5],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11]                                            ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[6]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[6],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12]                                            ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[7]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[7],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13]                                            ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[8]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[8],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14]                                            ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[9]    ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[9],                                            ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15]                                            ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[10]   ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[10],                                           ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16]                                            ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_data[11]   ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|dout_flp[11],                                           ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17]                                            ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5   ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1,                                ;
;                                                                                                                                                                                                                              ;                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                               ;
; game_logic:game|num_y[5]                                                                                                                                                                                                     ; Stuck at GND              ; game_logic:game|gift_y[5]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                       ;
; accel:accelerometer|spi_control:spi_ctrl|data_tx[7]                                                                                                                                                                          ; Stuck at GND              ; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[7]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                       ;
; accel:accelerometer|spi_control:spi_ctrl|data_tx[14]                                                                                                                                                                         ; Stuck at GND              ; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[14]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                       ;
; accel:accelerometer|spi_control:spi_ctrl|data_tx[13]                                                                                                                                                                         ; Stuck at VCC              ; accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|data_tx_reg[13]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                       ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState~4                                                                                                                                             ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pendingConversionState                                                                                                                                                                 ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6   ; Lost Fanouts              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.CONV_DLY1                                    ;
; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.turnOnSequencerState                                                                                                                          ; Stuck at GND              ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.idleState                                                                                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1813  ;
; Number of registers using Synchronous Clear  ; 101   ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 174   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1636  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; H2[6]                                   ; 1       ;
; H3[6]                                   ; 1       ;
; game_logic:game|gift_x[2]               ; 2       ;
; game_logic:game|grinch_x[4]             ; 262     ;
; game_logic:game|gift_x[4]               ; 2       ;
; game_logic:game|gift_y[2]               ; 2       ;
; game_logic:game|grinch_y[4]             ; 262     ;
; game_logic:game|gift_y[4]               ; 2       ;
; button_debouncer:dbns_e|sw_state_o      ; 209     ;
; button_debouncer:dbns_a|sw_state_o      ; 3       ;
; button_debouncer:dbns_d|sw_state_o      ; 3       ;
; button_debouncer:dbns_b|sw_state_o      ; 3       ;
; button_debouncer:dbns_c|sw_state_o      ; 3       ;
; Total number of inverted registers = 13 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|channel[1]                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sberday_de10lite|H2[0]                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[1]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sberday_de10lite|game_logic:game|gift_y[0]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|data_tx[11]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|data_tx[10]                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sberday_de10lite|vga_controller:control|column[2]                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sberday_de10lite|vga_controller:control|row[3]                                                                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sberday_de10lite|vga_controller:control|h_count[5]                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sberday_de10lite|vga_controller:control|v_count[2]                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|count[2]                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sberday_de10lite|game_logic:game|grinch_x[5]                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sberday_de10lite|game_logic:game|grinch_y[0]                                                                                                                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[2] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sberday_de10lite|H2[6]                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sberday_de10lite|game_logic:game|gift_x[2]                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sberday_de10lite|game_logic:game|grinch_x[1]                                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sberday_de10lite|game_logic:game|grinch_y[4]                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sberday_de10lite|adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel_nxt   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |sberday_de10lite|accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes|Selector6                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK3_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 50                    ; Signed Integer            ;
; CLK3_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK2_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 375000                ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK4                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:dbns_a ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:dbns_b ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:dbns_c ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:dbns_d ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:dbns_e ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_debouncer:dbns_f ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; CNT_WIDTH      ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0 ;
+----------------+------------+---------------------------------------------------+
; Parameter Name ; Value      ; Type                                              ;
+----------------+------------+---------------------------------------------------+
; tsclk          ; 3          ; Signed Integer                                    ;
; numch          ; 5          ; Signed Integer                                    ;
; board          ; DE10-Lite  ; String                                            ;
; board_rev      ; Autodetect ; String                                            ;
; max10pllmultby ; 1          ; Signed Integer                                    ;
; max10plldivby  ; 3          ; Signed Integer                                    ;
+----------------+------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL ;
+-----------------------+------------+------------------------------------------------------------------------------+
; Parameter Name        ; Value      ; Type                                                                         ;
+-----------------------+------------+------------------------------------------------------------------------------+
; T_SCLK                ; 3          ; Signed Integer                                                               ;
; NUM_CH                ; 5          ; Signed Integer                                                               ;
; BOARD                 ; DE10-Lite  ; String                                                                       ;
; BOARD_REV             ; Autodetect ; String                                                                       ;
; MAX10_PLL_MULTIPLY_BY ; 3          ; Signed Integer                                                               ;
; MAX10_PLL_DIVIDE_BY   ; 10         ; Signed Integer                                                               ;
+-----------------------+------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
+-------------------------------+---------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                           ; Type                                                           ;
+-------------------------------+---------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                            ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=MAX10_ADC_PLL ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 10000                           ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                               ; Untyped                                                        ;
; LOCK_LOW                      ; 1                               ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                             ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                                                        ;
; BANDWIDTH                     ; 0                               ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                               ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 3                               ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 10                              ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                               ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                                                        ;
; VCO_MIN                       ; 0                               ; Untyped                                                        ;
; VCO_MAX                       ; 0                               ; Untyped                                                        ;
; VCO_CENTER                    ; 0                               ; Untyped                                                        ;
; PFD_MIN                       ; 0                               ; Untyped                                                        ;
; PFD_MAX                       ; 0                               ; Untyped                                                        ;
; M_INITIAL                     ; 0                               ; Untyped                                                        ;
; M                             ; 0                               ; Untyped                                                        ;
; N                             ; 1                               ; Untyped                                                        ;
; M2                            ; 1                               ; Untyped                                                        ;
; N2                            ; 1                               ; Untyped                                                        ;
; SS                            ; 1                               ; Untyped                                                        ;
; C0_HIGH                       ; 0                               ; Untyped                                                        ;
; C1_HIGH                       ; 0                               ; Untyped                                                        ;
; C2_HIGH                       ; 0                               ; Untyped                                                        ;
; C3_HIGH                       ; 0                               ; Untyped                                                        ;
; C4_HIGH                       ; 0                               ; Untyped                                                        ;
; C5_HIGH                       ; 0                               ; Untyped                                                        ;
; C6_HIGH                       ; 0                               ; Untyped                                                        ;
; C7_HIGH                       ; 0                               ; Untyped                                                        ;
; C8_HIGH                       ; 0                               ; Untyped                                                        ;
; C9_HIGH                       ; 0                               ; Untyped                                                        ;
; C0_LOW                        ; 0                               ; Untyped                                                        ;
; C1_LOW                        ; 0                               ; Untyped                                                        ;
; C2_LOW                        ; 0                               ; Untyped                                                        ;
; C3_LOW                        ; 0                               ; Untyped                                                        ;
; C4_LOW                        ; 0                               ; Untyped                                                        ;
; C5_LOW                        ; 0                               ; Untyped                                                        ;
; C6_LOW                        ; 0                               ; Untyped                                                        ;
; C7_LOW                        ; 0                               ; Untyped                                                        ;
; C8_LOW                        ; 0                               ; Untyped                                                        ;
; C9_LOW                        ; 0                               ; Untyped                                                        ;
; C0_INITIAL                    ; 0                               ; Untyped                                                        ;
; C1_INITIAL                    ; 0                               ; Untyped                                                        ;
; C2_INITIAL                    ; 0                               ; Untyped                                                        ;
; C3_INITIAL                    ; 0                               ; Untyped                                                        ;
; C4_INITIAL                    ; 0                               ; Untyped                                                        ;
; C5_INITIAL                    ; 0                               ; Untyped                                                        ;
; C6_INITIAL                    ; 0                               ; Untyped                                                        ;
; C7_INITIAL                    ; 0                               ; Untyped                                                        ;
; C8_INITIAL                    ; 0                               ; Untyped                                                        ;
; C9_INITIAL                    ; 0                               ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                          ; Untyped                                                        ;
; C0_PH                         ; 0                               ; Untyped                                                        ;
; C1_PH                         ; 0                               ; Untyped                                                        ;
; C2_PH                         ; 0                               ; Untyped                                                        ;
; C3_PH                         ; 0                               ; Untyped                                                        ;
; C4_PH                         ; 0                               ; Untyped                                                        ;
; C5_PH                         ; 0                               ; Untyped                                                        ;
; C6_PH                         ; 0                               ; Untyped                                                        ;
; C7_PH                         ; 0                               ; Untyped                                                        ;
; C8_PH                         ; 0                               ; Untyped                                                        ;
; C9_PH                         ; 0                               ; Untyped                                                        ;
; L0_HIGH                       ; 1                               ; Untyped                                                        ;
; L1_HIGH                       ; 1                               ; Untyped                                                        ;
; G0_HIGH                       ; 1                               ; Untyped                                                        ;
; G1_HIGH                       ; 1                               ; Untyped                                                        ;
; G2_HIGH                       ; 1                               ; Untyped                                                        ;
; G3_HIGH                       ; 1                               ; Untyped                                                        ;
; E0_HIGH                       ; 1                               ; Untyped                                                        ;
; E1_HIGH                       ; 1                               ; Untyped                                                        ;
; E2_HIGH                       ; 1                               ; Untyped                                                        ;
; E3_HIGH                       ; 1                               ; Untyped                                                        ;
; L0_LOW                        ; 1                               ; Untyped                                                        ;
; L1_LOW                        ; 1                               ; Untyped                                                        ;
; G0_LOW                        ; 1                               ; Untyped                                                        ;
; G1_LOW                        ; 1                               ; Untyped                                                        ;
; G2_LOW                        ; 1                               ; Untyped                                                        ;
; G3_LOW                        ; 1                               ; Untyped                                                        ;
; E0_LOW                        ; 1                               ; Untyped                                                        ;
; E1_LOW                        ; 1                               ; Untyped                                                        ;
; E2_LOW                        ; 1                               ; Untyped                                                        ;
; E3_LOW                        ; 1                               ; Untyped                                                        ;
; L0_INITIAL                    ; 1                               ; Untyped                                                        ;
; L1_INITIAL                    ; 1                               ; Untyped                                                        ;
; G0_INITIAL                    ; 1                               ; Untyped                                                        ;
; G1_INITIAL                    ; 1                               ; Untyped                                                        ;
; G2_INITIAL                    ; 1                               ; Untyped                                                        ;
; G3_INITIAL                    ; 1                               ; Untyped                                                        ;
; E0_INITIAL                    ; 1                               ; Untyped                                                        ;
; E1_INITIAL                    ; 1                               ; Untyped                                                        ;
; E2_INITIAL                    ; 1                               ; Untyped                                                        ;
; E3_INITIAL                    ; 1                               ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                          ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                          ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                          ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                          ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                          ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                          ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                          ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                          ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                          ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                          ; Untyped                                                        ;
; L0_PH                         ; 0                               ; Untyped                                                        ;
; L1_PH                         ; 0                               ; Untyped                                                        ;
; G0_PH                         ; 0                               ; Untyped                                                        ;
; G1_PH                         ; 0                               ; Untyped                                                        ;
; G2_PH                         ; 0                               ; Untyped                                                        ;
; G3_PH                         ; 0                               ; Untyped                                                        ;
; E0_PH                         ; 0                               ; Untyped                                                        ;
; E1_PH                         ; 0                               ; Untyped                                                        ;
; E2_PH                         ; 0                               ; Untyped                                                        ;
; E3_PH                         ; 0                               ; Untyped                                                        ;
; M_PH                          ; 0                               ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                              ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                              ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                              ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                              ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                              ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                              ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                              ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                              ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                              ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                              ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                               ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                               ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                               ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                                                        ;
; CBXI_PARAMETER                ; MAX10_ADC_PLL_altpll            ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                                                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                                                        ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                                                 ;
+-------------------------------+---------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                      ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                      ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                      ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                      ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                      ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                                                      ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                      ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                      ;
; simfilename_ch0                 ;       ; String                                                                                                                                                              ;
; simfilename_ch1                 ;       ; String                                                                                                                                                              ;
; simfilename_ch2                 ;       ; String                                                                                                                                                              ;
; simfilename_ch3                 ;       ; String                                                                                                                                                              ;
; simfilename_ch4                 ;       ; String                                                                                                                                                              ;
; simfilename_ch5                 ;       ; String                                                                                                                                                              ;
; simfilename_ch6                 ;       ; String                                                                                                                                                              ;
; simfilename_ch7                 ;       ; String                                                                                                                                                              ;
; simfilename_ch8                 ;       ; String                                                                                                                                                              ;
; simfilename_ch9                 ;       ; String                                                                                                                                                              ;
; simfilename_ch10                ;       ; String                                                                                                                                                              ;
; simfilename_ch11                ;       ; String                                                                                                                                                              ;
; simfilename_ch12                ;       ; String                                                                                                                                                              ;
; simfilename_ch13                ;       ; String                                                                                                                                                              ;
; simfilename_ch14                ;       ; String                                                                                                                                                              ;
; simfilename_ch15                ;       ; String                                                                                                                                                              ;
; simfilename_ch16                ;       ; String                                                                                                                                                              ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                               ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                          ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                        ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                        ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                        ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                                                 ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                                                         ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                                                         ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                                                         ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                                                 ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                                                                                                                         ;
; CSD_LENGTH       ; 6     ; Signed Integer                                                                                                                                                                         ;
; CSD_SLOT_0       ; 00001 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_1       ; 00010 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_2       ; 00011 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_3       ; 00100 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_4       ; 00101 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_5       ; 00110 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                                                                                                                        ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 6     ; Signed Integer                                                                                                                                                                                                                        ;
; CSD_ASIZE      ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_1     ; 00010 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_2     ; 00011 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_3     ; 00100 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_4     ; 00101 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_5     ; 00110 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE  ; 0     ; Signed Integer                                                                                                                                                                                 ;
; RSP_DATA_WIDTH ; 12    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                                                                                           ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_v5s1      ; Untyped                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accel:accelerometer|spi_control:spi_ctrl ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; SPI_CLK_FREQ   ; 200   ; Signed Integer                                               ;
; UPDATE_FREQ    ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:control ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; h_pixels       ; 640   ; Signed Integer                             ;
; h_fp           ; 16    ; Signed Integer                             ;
; h_pulse        ; 96    ; Signed Integer                             ;
; h_bp           ; 48    ; Signed Integer                             ;
; h_pol          ; 0     ; Unsigned Binary                            ;
; v_pixels       ; 480   ; Signed Integer                             ;
; v_fp           ; 10    ; Signed Integer                             ;
; v_pulse        ; 2     ; Signed Integer                             ;
; v_bp           ; 33    ; Signed Integer                             ;
; v_pol          ; 0     ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 16                   ; Signed Integer           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; ./sber_logo.mif      ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_h1b1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_logic:game|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                ;
; LPM_WIDTHD             ; 6              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_pll ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_logic:game|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                                ;
; LPM_WIDTHD             ; 5              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_oll ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                        ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Name                          ; Value                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                   ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component                                                ;
;     -- OPERATION_MODE         ; NORMAL                                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                   ;
; Entity Instance               ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll ;
;     -- OPERATION_MODE         ; NORMAL                                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                   ;
+-------------------------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                                                       ;
; Entity Instance            ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                                                            ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                    ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                ;
; Entity Instance                           ; rom:rom|altsyncram:altsyncram_component                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_upd_clk:upd_clk"                                                                                                                        ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; y_in ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "y_in[9..9]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accel:accelerometer"                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; accel_data_x      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; accel_data_y      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; accel_data_update ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg7e:seven_segment_indicator_1"                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; bcd  ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "bcd[4..4]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                                                           ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                      ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                      ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                          ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                          ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                      ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                                  ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------+
; sample_store_csr_address[5..4]    ; Input  ; Info     ; Stuck at GND                                                                             ;
; sample_store_csr_writedata[31..1] ; Input  ; Info     ; Stuck at GND                                                                             ;
; sample_store_csr_writedata[0]     ; Input  ; Info     ; Stuck at VCC                                                                             ;
; sample_store_csr_readdata[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
; sequencer_csr_address             ; Input  ; Info     ; Stuck at GND                                                                             ;
; sequencer_csr_read                ; Input  ; Info     ; Stuck at GND                                                                             ;
; sequencer_csr_writedata[31..1]    ; Input  ; Info     ; Stuck at GND                                                                             ;
; sequencer_csr_writedata[0]        ; Input  ; Info     ; Stuck at VCC                                                                             ;
; sequencer_csr_readdata            ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-----------------------------------+--------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "adc0:u0|adc0_adc_mega_0:adc_mega_0" ;
+----------+--------+----------+---------------------------------+
; Port     ; Type   ; Severity ; Details                         ;
+----------+--------+----------+---------------------------------+
; ADC_SCLK ; Output ; Info     ; Explicitly unconnected          ;
; ADC_CS_N ; Output ; Info     ; Explicitly unconnected          ;
; ADC_DOUT ; Input  ; Info     ; Stuck at GND                    ;
; ADC_DIN  ; Output ; Info     ; Explicitly unconnected          ;
+----------+--------+----------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc0:u0"                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; CH0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CH1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CH2   ; Output ; Info     ; Explicitly unconnected                                                              ;
; CH3   ; Output ; Info     ; Explicitly unconnected                                                              ;
; CH4   ; Output ; Info     ; Explicitly unconnected                                                              ;
; CH5   ; Output ; Info     ; Explicitly unconnected                                                              ;
; CH6   ; Output ; Info     ; Explicitly unconnected                                                              ;
; CH7   ; Output ; Info     ; Explicitly unconnected                                                              ;
; RESET ; Input  ; Info     ; Explicitly unconnected                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:dbns_f"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sw_state_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_down_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_up_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:dbns_e"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; sw_down_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_up_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:dbns_d"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sw_state_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_up_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:dbns_c"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sw_state_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_up_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:dbns_b"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sw_state_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_up_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "button_debouncer:dbns_a"                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; sw_state_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sw_up_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Explicitly unconnected                                                              ;
; c4     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Explicitly unconnected                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_ff         ; 1813                        ;
;     CLR               ; 52                          ;
;     CLR SCLR          ; 80                          ;
;     ENA               ; 1584                        ;
;     ENA CLR           ; 42                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 11                          ;
;     SLD               ; 2                           ;
;     plain             ; 32                          ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 4476                        ;
;     arith             ; 209                         ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 67                          ;
;     normal            ; 4267                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 279                         ;
;         2 data inputs ; 177                         ;
;         3 data inputs ; 200                         ;
;         4 data inputs ; 3594                        ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 20.90                       ;
; Average LUT depth     ; 11.60                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat Mar 30 18:41:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sberday_de10lite -c sberday_de10lite
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "adc0.qsys"
Info (12250): 2024.03.30.19:41:27 Progress: Loading Grinch/adc0.qsys
Info (12250): 2024.03.30.19:41:27 Progress: Reading input file
Info (12250): 2024.03.30.19:41:27 Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 17.1]
Info (12250): 2024.03.30.19:41:28 Progress: Parameterizing module adc_mega_0
Info (12250): 2024.03.30.19:41:28 Progress: Building connections
Info (12250): 2024.03.30.19:41:28 Progress: Parameterizing connections
Info (12250): 2024.03.30.19:41:28 Progress: Validating
Info (12250): 2024.03.30.19:41:28 Progress: Done reading input file
Info (12250): Adc0: Generating adc0 "adc0" for QUARTUS_SYNTH
Info (12250): Adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Warning (12251): Adc_mega_0: add_file from generate callback added file altera_modular_adc_control.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_avrg_fifo.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file altera_modular_adc_control_fsm.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file altera_modular_adc_sample_store_ram.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_csr.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file altera_modular_adc_sequencer_ctrl.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file chsel_code_converter_sw_to_hw.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file DE10_Lite_ADC_Core_modular_adc_0.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_primitive_wrapper.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v from generate callback is unsafe; add static files from main program
Warning (12251): Adc_mega_0: add_file from generate callback added file fiftyfivenm_adcblock_top_wrapper.v with wrong prefix; use [get_generation_property output_name] to get correct prefix
Warning (12251): Adc_mega_0: add_file on static file C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v from generate callback is unsafe; add static files from main program
Info (12250): Adc_mega_0: C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_avrg_fifo.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_control_fsm.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sample_store_ram.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_csr.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/altera_modular_adc_sequencer_ctrl.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/chsel_code_converter_sw_to_hw.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/DE10_Lite_ADC_Core_modular_adc_0.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_primitive_wrapper.v C:/intelfpga_lite/17.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/de10/fiftyfivenm_adcblock_top_wrapper.v C:/Users/genda/AppData/Local/Temp/alt9812_5362824554517236046.dir/0002_sopcgen/adc0_adc_mega_0.v
Info (12250): Adc_mega_0: "adc0" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info (12250): Adc0: Done "adc0" with 2 modules, 15 files
Info (12249): Finished elaborating Platform Designer system entity "adc0.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file button_debouncer.v
    Info (12023): Found entity 1: button_debouncer File: C:/MIET/Grinch/button_debouncer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/MIET/Grinch/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_serdes.v
    Info (12023): Found entity 1: spi_serdes File: C:/MIET/Grinch/spi_serdes.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_control.v
    Info (12023): Found entity 1: spi_control File: C:/MIET/Grinch/spi_control.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file seg7.sv
    Info (12023): Found entity 1: seg7 File: C:/MIET/Grinch/seg7.sv Line: 1
    Info (12023): Found entity 2: seg7e File: C:/MIET/Grinch/seg7.sv Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file demo.v
    Info (12023): Found entity 1: demo File: C:/MIET/Grinch/demo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file accel.v
    Info (12023): Found entity 1: accel File: C:/MIET/Grinch/accel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sberday_de10lite.v
    Info (12023): Found entity 1: sberday_de10lite File: C:/MIET/Grinch/sberday_de10lite.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/MIET/Grinch/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom File: C:/MIET/Grinch/rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file game_logic.sv
    Info (12023): Found entity 1: game_logic File: C:/MIET/Grinch/game_logic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_draw.sv
    Info (12023): Found entity 1: vga_draw File: C:/MIET/Grinch/vga_draw.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file game_upd_clk.v
    Info (12023): Found entity 1: game_upd_clk File: C:/MIET/Grinch/game_upd_clk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/adc0.v
    Info (12023): Found entity 1: adc0 File: C:/MIET/Grinch/db/ip/adc0/adc0.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/de10_lite_adc_core_modular_adc_0.v
    Info (12023): Found entity 1: DE10_Lite_ADC_Core_modular_adc_0 File: C:/MIET/Grinch/db/ip/adc0/submodules/de10_lite_adc_core_modular_adc_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/adc0_adc_mega_0.v
    Info (12023): Found entity 1: adc0_adc_mega_0 File: C:/MIET/Grinch/db/ip/adc0/submodules/adc0_adc_mega_0.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_avrg_fifo.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_fsm.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store_ram.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer_csr.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer_ctrl.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/MIET/Grinch/db/ip/adc0/submodules/chsel_code_converter_sw_to_hw.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/MIET/Grinch/db/ip/adc0/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/adc0/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/MIET/Grinch/db/ip/adc0/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 44
Warning (10236): Verilog HDL Implicit Net warning at sberday_de10lite.v(84): created implicit net for "arst_n" File: C:/MIET/Grinch/sberday_de10lite.v Line: 84
Critical Warning (10846): Verilog HDL Instantiation warning at sberday_de10lite.v(247): instance has no name File: C:/MIET/Grinch/sberday_de10lite.v Line: 247
Info (12127): Elaborating entity "sberday_de10lite" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sberday_de10lite.v(63): object "rom_reg" assigned a value but never read File: C:/MIET/Grinch/sberday_de10lite.v Line: 63
Warning (10858): Verilog HDL warning at sberday_de10lite.v(81): object demo_regime_status used but never assigned File: C:/MIET/Grinch/sberday_de10lite.v Line: 81
Warning (10230): Verilog HDL assignment warning at sberday_de10lite.v(227): truncated value with size 32 to match size of target (14) File: C:/MIET/Grinch/sberday_de10lite.v Line: 227
Warning (10240): Verilog HDL Always Construct warning at sberday_de10lite.v(254): inferring latch(es) for variable "direction", which holds its previous value in one or more paths through the always construct File: C:/MIET/Grinch/sberday_de10lite.v Line: 254
Warning (10230): Verilog HDL assignment warning at sberday_de10lite.v(268): truncated value with size 32 to match size of target (12) File: C:/MIET/Grinch/sberday_de10lite.v Line: 268
Warning (10030): Net "demo_regime_status" at sberday_de10lite.v(81) has no driver or initial value, using a default initial value '0' File: C:/MIET/Grinch/sberday_de10lite.v Line: 81
Warning (10034): Output port "DRAM_ADDR" at sberday_de10lite.v(7) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
Warning (10034): Output port "DRAM_BA" at sberday_de10lite.v(8) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 8
Warning (10034): Output port "DRAM_CAS_N" at sberday_de10lite.v(9) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 9
Warning (10034): Output port "DRAM_CKE" at sberday_de10lite.v(10) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 10
Warning (10034): Output port "DRAM_CLK" at sberday_de10lite.v(11) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 11
Warning (10034): Output port "DRAM_CS_N" at sberday_de10lite.v(12) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 12
Warning (10034): Output port "DRAM_LDQM" at sberday_de10lite.v(14) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 14
Warning (10034): Output port "DRAM_RAS_N" at sberday_de10lite.v(15) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 15
Warning (10034): Output port "DRAM_UDQM" at sberday_de10lite.v(16) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 16
Warning (10034): Output port "DRAM_WE_N" at sberday_de10lite.v(17) has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 17
Info (10041): Inferred latch for "direction[0]" at sberday_de10lite.v(256) File: C:/MIET/Grinch/sberday_de10lite.v Line: 256
Info (10041): Inferred latch for "direction[1]" at sberday_de10lite.v(256) File: C:/MIET/Grinch/sberday_de10lite.v Line: 256
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/MIET/Grinch/sberday_de10lite.v Line: 93
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/MIET/Grinch/pll.v Line: 110
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/MIET/Grinch/pll.v Line: 110
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/MIET/Grinch/pll.v Line: 110
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "25"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "375000"
    Info (12134): Parameter "clk4_divide_by" = "50"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "1"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/MIET/Grinch/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "button_debouncer" for hierarchy "button_debouncer:dbns_a" File: C:/MIET/Grinch/sberday_de10lite.v Line: 105
Warning (10230): Verilog HDL assignment warning at button_debouncer.v(32): truncated value with size 32 to match size of target (16) File: C:/MIET/Grinch/button_debouncer.v Line: 32
Info (12128): Elaborating entity "adc0" for hierarchy "adc0:u0" File: C:/MIET/Grinch/sberday_de10lite.v Line: 158
Info (12128): Elaborating entity "adc0_adc_mega_0" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0" File: C:/MIET/Grinch/db/ip/adc0/adc0.v Line: 41
Info (12128): Elaborating entity "altera_up_avalon_adv_adc" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL" File: C:/MIET/Grinch/db/ip/adc0/submodules/adc0_adc_mega_0.v Line: 58
Info (12128): Elaborating entity "altpll" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12130): Elaborated megafunction instantiation "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_up_avalon_adv_adc.v Line: 105
Info (12133): Instantiated megafunction "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll" with the following parameter: File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_up_avalon_adv_adc.v Line: 105
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=MAX10_ADC_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/max10_adc_pll_altpll.v
    Info (12023): Found entity 1: MAX10_ADC_PLL_altpll File: C:/MIET/Grinch/db/max10_adc_pll_altpll.v Line: 29
Info (12128): Elaborating entity "MAX10_ADC_PLL_altpll" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "DE10_Lite_ADC_Core_modular_adc_0" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_up_avalon_adv_adc.v Line: 180
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal" File: C:/MIET/Grinch/db/ip/adc0/submodules/de10_lite_adc_core_modular_adc_0.v Line: 117
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control.v Line: 121
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(83): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_fsm.v Line: 83
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12130): Elaborated megafunction instantiation "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_fsm.v Line: 169
Info (12133): Instantiated megafunction "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_fsm.v Line: 169
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_fsm.v Line: 957
Info (12128): Elaborating entity "scfifo" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12130): Elaborated megafunction instantiation "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
Info (12133): Instantiated megafunction "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control_avrg_fifo.v Line: 104
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/MIET/Grinch/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/MIET/Grinch/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/MIET/Grinch/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/MIET/Grinch/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/MIET/Grinch/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/MIET/Grinch/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/MIET/Grinch/db/a_fefifo_c6e.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/MIET/Grinch/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/MIET/Grinch/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/MIET/Grinch/db/a_dpfifo_3o41.tdf Line: 42
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_control.v Line: 165
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/MIET/Grinch/db/ip/adc0/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 186
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/MIET/Grinch/db/ip/adc0/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 204
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal" File: C:/MIET/Grinch/db/ip/adc0/submodules/de10_lite_adc_core_modular_adc_0.v Line: 268
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer.v Line: 227
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sequencer.v Line: 317
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal" File: C:/MIET/Grinch/db/ip/adc0/submodules/de10_lite_adc_core_modular_adc_0.v Line: 287
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store.v Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12130): Elaborated megafunction instantiation "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store_ram.v Line: 120
Info (12133): Instantiated megafunction "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_modular_adc_sample_store_ram.v Line: 120
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "seg7e" for hierarchy "seg7e:seven_segment_indicator_1" File: C:/MIET/Grinch/sberday_de10lite.v Line: 166
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:seven_segment_indicator_2" File: C:/MIET/Grinch/sberday_de10lite.v Line: 170
Info (12128): Elaborating entity "accel" for hierarchy "accel:accelerometer" File: C:/MIET/Grinch/sberday_de10lite.v Line: 188
Info (12128): Elaborating entity "spi_control" for hierarchy "accel:accelerometer|spi_control:spi_ctrl" File: C:/MIET/Grinch/accel.v Line: 40
Info (10264): Verilog HDL Case Statement information at spi_control.v(186): all case item expressions in this case statement are onehot File: C:/MIET/Grinch/spi_control.v Line: 186
Info (12128): Elaborating entity "spi_serdes" for hierarchy "accel:accelerometer|spi_control:spi_ctrl|spi_serdes:serdes" File: C:/MIET/Grinch/spi_control.v Line: 115
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:control" File: C:/MIET/Grinch/sberday_de10lite.v Line: 198
Warning (10230): Verilog HDL assignment warning at vga_controller.v(44): truncated value with size 32 to match size of target (10) File: C:/MIET/Grinch/vga_controller.v Line: 44
Warning (10230): Verilog HDL assignment warning at vga_controller.v(48): truncated value with size 32 to match size of target (10) File: C:/MIET/Grinch/vga_controller.v Line: 48
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom" File: C:/MIET/Grinch/sberday_de10lite.v Line: 232
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom|altsyncram:altsyncram_component" File: C:/MIET/Grinch/rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom:rom|altsyncram:altsyncram_component" File: C:/MIET/Grinch/rom.v Line: 81
Info (12133): Instantiated megafunction "rom:rom|altsyncram:altsyncram_component" with the following parameter: File: C:/MIET/Grinch/rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sber_logo.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h1b1.tdf
    Info (12023): Found entity 1: altsyncram_h1b1 File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_h1b1" for hierarchy "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: C:/MIET/Grinch/db/decode_2j9.tdf Line: 22
Info (12128): Elaborating entity "decode_2j9" for hierarchy "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|decode_2j9:rden_decode" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_83b.tdf
    Info (12023): Found entity 1: mux_83b File: C:/MIET/Grinch/db/mux_83b.tdf Line: 22
Info (12128): Elaborating entity "mux_83b" for hierarchy "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|mux_83b:mux2" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 41
Info (12128): Elaborating entity "vga_draw" for hierarchy "vga_draw:comb_112" File: C:/MIET/Grinch/sberday_de10lite.v Line: 247
Warning (10230): Verilog HDL assignment warning at vga_draw.sv(799): truncated value with size 32 to match size of target (4) File: C:/MIET/Grinch/vga_draw.sv Line: 799
Warning (10230): Verilog HDL assignment warning at vga_draw.sv(800): truncated value with size 32 to match size of target (4) File: C:/MIET/Grinch/vga_draw.sv Line: 800
Warning (10230): Verilog HDL assignment warning at vga_draw.sv(801): truncated value with size 32 to match size of target (4) File: C:/MIET/Grinch/vga_draw.sv Line: 801
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "pic" into its bus
Info (12128): Elaborating entity "game_logic" for hierarchy "game_logic:game" File: C:/MIET/Grinch/sberday_de10lite.v Line: 323
Warning (10230): Verilog HDL assignment warning at game_logic.sv(40): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 40
Warning (10230): Verilog HDL assignment warning at game_logic.sv(41): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 41
Warning (10230): Verilog HDL assignment warning at game_logic.sv(44): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 44
Warning (10230): Verilog HDL assignment warning at game_logic.sv(45): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 45
Warning (10230): Verilog HDL assignment warning at game_logic.sv(95): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 95
Warning (10230): Verilog HDL assignment warning at game_logic.sv(98): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 98
Warning (10230): Verilog HDL assignment warning at game_logic.sv(101): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 101
Warning (10230): Verilog HDL assignment warning at game_logic.sv(104): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 104
Warning (10230): Verilog HDL assignment warning at game_logic.sv(121): truncated value with size 32 to match size of target (8) File: C:/MIET/Grinch/game_logic.sv Line: 121
Warning (10230): Verilog HDL assignment warning at game_logic.sv(125): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 125
Warning (10230): Verilog HDL assignment warning at game_logic.sv(126): truncated value with size 32 to match size of target (6) File: C:/MIET/Grinch/game_logic.sv Line: 126
Info (12128): Elaborating entity "game_upd_clk" for hierarchy "game_upd_clk:upd_clk" File: C:/MIET/Grinch/sberday_de10lite.v Line: 333
Warning (10230): Verilog HDL assignment warning at game_upd_clk.v(19): truncated value with size 32 to match size of target (1) File: C:/MIET/Grinch/game_upd_clk.v Line: 19
Warning (10230): Verilog HDL assignment warning at game_upd_clk.v(33): truncated value with size 32 to match size of target (3) File: C:/MIET/Grinch/game_upd_clk.v Line: 33
Warning (12030): Port "clk" on the entity instantiation of "adc_pll" is connected to a signal of width 1. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic. File: C:/MIET/Grinch/db/ip/adc0/submodules/altera_up_avalon_adv_adc.v Line: 105
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a0" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 42
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a1" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 64
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a2" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 86
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a3" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 108
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a4" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 130
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a5" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 152
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a6" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 174
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a7" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 196
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a8" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 218
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a9" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 240
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a10" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 262
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a11" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 284
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a12" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 306
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a13" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 328
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a14" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 350
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a15" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 372
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a16" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 394
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a17" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 416
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a18" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 438
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a19" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 460
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a20" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 482
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a21" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 504
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a22" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 526
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a23" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 548
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a24" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 570
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a25" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 592
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a26" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 614
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a27" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 636
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a28" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 658
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a29" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 680
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a30" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 702
        Warning (14320): Synthesized away node "rom:rom|altsyncram:altsyncram_component|altsyncram_h1b1:auto_generated|ram_block1a31" File: C:/MIET/Grinch/db/altsyncram_h1b1.tdf Line: 724
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[0]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 38
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[1]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 67
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[2]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 96
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[3]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 125
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[4]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 154
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[5]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 183
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[6]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 212
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[7]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 241
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[8]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 270
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[9]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 299
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[10]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 328
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[11]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 357
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[12]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 386
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[13]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 415
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[14]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 444
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|q_b[15]" File: C:/MIET/Grinch/db/altsyncram_v5s1.tdf Line: 473
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/MIET/Grinch/db/altsyncram_rqn1.tdf Line: 369
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "adc0:u0|adc0_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|altpll:adc_pll|MAX10_ADC_PLL_altpll:auto_generated|wire_pll1_clk[0]" File: C:/MIET/Grinch/db/max10_adc_pll_altpll.v Line: 80
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_logic:game|Mod0" File: C:/MIET/Grinch/game_logic.sv Line: 44
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_logic:game|Mod1" File: C:/MIET/Grinch/game_logic.sv Line: 45
Info (12130): Elaborated megafunction instantiation "game_logic:game|lpm_divide:Mod0" File: C:/MIET/Grinch/game_logic.sv Line: 44
Info (12133): Instantiated megafunction "game_logic:game|lpm_divide:Mod0" with the following parameter: File: C:/MIET/Grinch/game_logic.sv Line: 44
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf
    Info (12023): Found entity 1: lpm_divide_pll File: C:/MIET/Grinch/db/lpm_divide_pll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: C:/MIET/Grinch/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf
    Info (12023): Found entity 1: alt_u_div_qhe File: C:/MIET/Grinch/db/alt_u_div_qhe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/MIET/Grinch/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/MIET/Grinch/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "game_logic:game|lpm_divide:Mod1" File: C:/MIET/Grinch/game_logic.sv Line: 45
Info (12133): Instantiated megafunction "game_logic:game|lpm_divide:Mod1" with the following parameter: File: C:/MIET/Grinch/game_logic.sv Line: 45
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf
    Info (12023): Found entity 1: lpm_divide_oll File: C:/MIET/Grinch/db/lpm_divide_oll.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: C:/MIET/Grinch/db/sign_div_unsign_nlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: C:/MIET/Grinch/db/alt_u_div_ohe.tdf Line: 26
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI" and its non-tri-state driver. File: C:/MIET/Grinch/sberday_de10lite.v Line: 41
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 42
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 13
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 44
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 45
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/MIET/Grinch/sberday_de10lite.v Line: 48
Info (13000): Registers with preset signals will power-up high File: C:/MIET/Grinch/sberday_de10lite.v Line: 290
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI~synth" File: C:/MIET/Grinch/sberday_de10lite.v Line: 41
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 7
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 8
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 8
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 9
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 10
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 11
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 12
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 14
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 15
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 16
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 17
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/MIET/Grinch/sberday_de10lite.v Line: 19
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/MIET/Grinch/sberday_de10lite.v Line: 20
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 21
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 21
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 21
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/MIET/Grinch/sberday_de10lite.v Line: 21
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 22
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 22
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 22
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/MIET/Grinch/sberday_de10lite.v Line: 22
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 23
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 23
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 23
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 23
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 23
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 23
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/MIET/Grinch/sberday_de10lite.v Line: 23
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/MIET/Grinch/sberday_de10lite.v Line: 23
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 24
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 24
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 24
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/MIET/Grinch/sberday_de10lite.v Line: 24
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/MIET/Grinch/sberday_de10lite.v Line: 24
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/MIET/Grinch/sberday_de10lite.v Line: 28
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register game_logic:game|grinch_x[1] will power up to Low File: C:/MIET/Grinch/game_logic.sv Line: 92
    Critical Warning (18010): Register game_logic:game|grinch_x[3] will power up to Low File: C:/MIET/Grinch/game_logic.sv Line: 92
    Critical Warning (18010): Register game_logic:game|grinch_x[4] will power up to High File: C:/MIET/Grinch/game_logic.sv Line: 92
    Critical Warning (18010): Register game_logic:game|grinch_y[1] will power up to Low File: C:/MIET/Grinch/game_logic.sv Line: 92
    Critical Warning (18010): Register game_logic:game|grinch_y[3] will power up to Low File: C:/MIET/Grinch/game_logic.sv Line: 92
    Critical Warning (18010): Register game_logic:game|grinch_y[4] will power up to High File: C:/MIET/Grinch/game_logic.sv Line: 92
Info (17049): 191 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/MIET/Grinch/sberday_de10lite.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/MIET/Grinch/db/pll_altpll.v Line: 45
Warning (15899): PLL "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/MIET/Grinch/db/pll_altpll.v Line: 45
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/MIET/Grinch/sberday_de10lite.v Line: 3
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/MIET/Grinch/sberday_de10lite.v Line: 5
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 26
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 30
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 39
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/MIET/Grinch/sberday_de10lite.v Line: 39
Info (21057): Implemented 5987 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 5801 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 289 warnings
    Info: Peak virtual memory: 4895 megabytes
    Info: Processing ended: Sat Mar 30 18:41:43 2024
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:43


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/MIET/Grinch/sberday_de10lite.map.smsg.


