{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712755047520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712755047520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 16:17:27 2024 " "Processing started: Wed Apr 10 16:17:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712755047520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712755047520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WS2812BCONTROLLER -c WS2812BCONTROLLER " "Command: quartus_map --read_settings_files=on --write_settings_files=off WS2812BCONTROLLER -c WS2812BCONTROLLER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712755047521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712755047829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712755047829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv files/ws2812b_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sv files/ws2812b_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812B_controller " "Found entity 1: WS2812B_controller" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712755055300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712755055300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ws2812bcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ws2812bcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WS2812BCONTROLLER " "Found entity 1: WS2812BCONTROLLER" {  } { { "WS2812BCONTROLLER.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/WS2812BCONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712755055301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712755055301 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "WS2812B_controller WS2812B_controller.sv(44) " "Verilog HDL Parameter Declaration warning at WS2812B_controller.sv(44): Parameter Declaration in module \"WS2812B_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712755055301 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "WS2812B_controller WS2812B_controller.sv(45) " "Verilog HDL Parameter Declaration warning at WS2812B_controller.sv(45): Parameter Declaration in module \"WS2812B_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712755055302 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "WS2812B_controller WS2812B_controller.sv(46) " "Verilog HDL Parameter Declaration warning at WS2812B_controller.sv(46): Parameter Declaration in module \"WS2812B_controller\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1712755055302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WS2812BCONTROLLER " "Elaborating entity \"WS2812BCONTROLLER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712755055322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WS2812B_controller WS2812B_controller:inst " "Elaborating entity \"WS2812B_controller\" for hierarchy \"WS2812B_controller:inst\"" {  } { { "WS2812BCONTROLLER.bdf" "inst" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/WS2812BCONTROLLER.bdf" { { 224 328 528 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712755055328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(37) " "Verilog HDL assignment warning at WS2812B_controller.sv(37): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055330 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(57) " "Verilog HDL assignment warning at WS2812B_controller.sv(57): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055330 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(77) " "Verilog HDL assignment warning at WS2812B_controller.sv(77): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055330 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 WS2812B_controller.sv(88) " "Verilog HDL assignment warning at WS2812B_controller.sv(88): truncated value with size 32 to match size of target (12)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055331 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(117) " "Verilog HDL assignment warning at WS2812B_controller.sv(117): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055331 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(128) " "Verilog HDL assignment warning at WS2812B_controller.sv(128): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055331 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 WS2812B_controller.sv(136) " "Verilog HDL assignment warning at WS2812B_controller.sv(136): truncated value with size 32 to match size of target (5)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055332 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(152) " "Verilog HDL assignment warning at WS2812B_controller.sv(152): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055332 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(163) " "Verilog HDL assignment warning at WS2812B_controller.sv(163): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055332 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 WS2812B_controller.sv(171) " "Verilog HDL assignment warning at WS2812B_controller.sv(171): truncated value with size 32 to match size of target (5)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055333 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(187) " "Verilog HDL assignment warning at WS2812B_controller.sv(187): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055333 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(192) " "Verilog HDL assignment warning at WS2812B_controller.sv(192): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055333 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(209) " "Verilog HDL assignment warning at WS2812B_controller.sv(209): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055334 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(220) " "Verilog HDL assignment warning at WS2812B_controller.sv(220): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055334 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 WS2812B_controller.sv(228) " "Verilog HDL assignment warning at WS2812B_controller.sv(228): truncated value with size 32 to match size of target (5)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055334 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(244) " "Verilog HDL assignment warning at WS2812B_controller.sv(244): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055335 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WS2812B_controller.sv(248) " "Verilog HDL assignment warning at WS2812B_controller.sv(248): truncated value with size 32 to match size of target (6)" {  } { { "sv files/WS2812B_controller.sv" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/sv files/WS2812B_controller.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712755055335 "|WS2812BCONTROLLER|WS2812B_controller:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT LPM_CONSTANT:inst2 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"LPM_CONSTANT:inst2\"" {  } { { "WS2812BCONTROLLER.bdf" "inst2" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/WS2812BCONTROLLER.bdf" { { 104 24 136 152 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712755055367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_CONSTANT:inst2 " "Elaborated megafunction instantiation \"LPM_CONSTANT:inst2\"" {  } { { "WS2812BCONTROLLER.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/WS2812BCONTROLLER.bdf" { { 104 24 136 152 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712755055367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_CONSTANT:inst2 " "Instantiated megafunction \"LPM_CONSTANT:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 255 " "Parameter \"LPM_CVALUE\" = \"255\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712755055368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712755055368 ""}  } { { "WS2812BCONTROLLER.bdf" "" { Schematic "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/WS2812BCONTROLLER.bdf" { { 104 24 136 152 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712755055368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_cm4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_cm4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_cm4 " "Found entity 1: lpm_constant_cm4" {  } { { "db/lpm_constant_cm4.tdf" "" { Text "C:/Users/minec/Desktop/github/PROJ300/Firmware/WS2812B Controller/db/lpm_constant_cm4.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712755055375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712755055375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_cm4 LPM_CONSTANT:inst2\|lpm_constant_cm4:ag " "Elaborating entity \"lpm_constant_cm4\" for hierarchy \"LPM_CONSTANT:inst2\|lpm_constant_cm4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_constant.tdf" 46 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712755055376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712755055816 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712755056089 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712755056089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712755056120 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712755056120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712755056120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712755056120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712755056132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 16:17:36 2024 " "Processing ended: Wed Apr 10 16:17:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712755056132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712755056132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712755056132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712755056132 ""}
