vendor_name = ModelSim
source_file = 1, /home/marcelo-note/projetos/vhdl/mux-4-1-sim/mux_4_1.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/mux-4-1-sim/Waveform.vwf
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/marcelo-note/intelFPGA_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/marcelo-note/projetos/vhdl/mux-4-1-sim/db/mux_4_1.cbx.xml
design_name = mux_4_1
instance = comp, \Y~output\, Y~output, mux_4_1, 1
instance = comp, \D2~input\, D2~input, mux_4_1, 1
instance = comp, \S1~input\, S1~input, mux_4_1, 1
instance = comp, \D1~input\, D1~input, mux_4_1, 1
instance = comp, \S0~input\, S0~input, mux_4_1, 1
instance = comp, \D0~input\, D0~input, mux_4_1, 1
instance = comp, \Y~0\, Y~0, mux_4_1, 1
instance = comp, \D3~input\, D3~input, mux_4_1, 1
instance = comp, \Y~1\, Y~1, mux_4_1, 1
