#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun May 12 03:08:06 2024
# Process ID: 4536
# Current directory: /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado
# Command line: vivado
# Log file: /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vivado.log
# Journal file: /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2111.996 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vitis_prj/hls_userdma'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:userdma:1.0'. The one found in IP location '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/userdmabyme (copy)/solution1/impl/ip' will take precedence over the same IP in locations: 
   /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/hls_userdma/solution1/impl/ip
   /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vitis_prj/hls_userdma/export
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7587.301 ; gain = 85.297 ; free physical = 2569 ; free virtual = 7000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 7643.375 ; gain = 0.000 ; free physical = 899 ; free virtual = 5367
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsic_tb_behav -key {Behavioral:sim_1:Functional:fsic_tb} -tclbatch {fsic_tb.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_a878.protoinst" -protoinst "protoinst_files/bd_a888.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_mm
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_s
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_si
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_so
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/inStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem0
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem1
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/outStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/s_axi_control
Time resolution is 1 ps
open_wave_config /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg
source fsic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 7718.594 ; gain = 75.219 ; free physical = 572 ; free virtual = 5001
update_compile_order -fileset sources_1
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
WARNING: File ../../../../../in.dat referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 813 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0010, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0010, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000010, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> Starting CheckuserDMADone()...
             8311058=> =======================================================================
             8311058=> FpgaLocal_Read: PL_UPDMA
             8311058=> Wating buffer transfer done...
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:57 . Memory (MB): peak = 7725.730 ; gain = 7.004 ; free physical = 400 ; free virtual = 4921
current_wave_config {fsic_tb_behav.wcfg}
fsic_tb_behav.wcfg
add_wave {{/fsic_tb/DUT/design_1_i/userdma_0/inst/userdma_hls_deadlock_detect_unit_0}} 
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 159020 KB (Peak: 193748 KB), Simulation CPU Usage: 50710 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
relaunch_sim: Time (s): cpu = 00:00:55 ; elapsed = 00:00:07 . Memory (MB): peak = 7747.609 ; gain = 14.875 ; free physical = 388 ; free virtual = 4838
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
WARNING: File ../../../../../in.dat referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 813 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0010, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0010, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000010, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> Starting CheckuserDMADone()...
             8311058=> =======================================================================
             8311058=> FpgaLocal_Read: PL_UPDMA
             8311058=> Wating buffer transfer done...
run: Time (s): cpu = 00:00:16 ; elapsed = 00:01:14 . Memory (MB): peak = 7856.758 ; gain = 86.500 ; free physical = 189 ; free virtual = 4770
current_wave_config {fsic_tb_behav.wcfg}
fsic_tb_behav.wcfg
add_wave {{/fsic_tb/DUT/design_1_i/userdma_0/inst/sendoutstream_U0}} 
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 159044 KB (Peak: 193748 KB), Simulation CPU Usage: 69610 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
relaunch_sim: Time (s): cpu = 00:01:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7937.258 ; gain = 33.012 ; free physical = 241 ; free virtual = 4689
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
WARNING: File ../../../../../in.dat referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 813 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0010, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0010, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000010, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> Starting CheckuserDMADone()...
             8311058=> =======================================================================
             8311058=> FpgaLocal_Read: PL_UPDMA
             8311058=> Wating buffer transfer done...
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:57 . Memory (MB): peak = 8076.844 ; gain = 135.586 ; free physical = 133 ; free virtual = 4594
current_wave_config {fsic_tb_behav.wcfg}
fsic_tb_behav.wcfg
add_wave {{/fsic_tb/DUT/design_1_i/userdma_0/inst/sendoutstream_U0}} 
run all
run: Time (s): cpu = 00:04:19 ; elapsed = 00:41:57 . Memory (MB): peak = 8104.512 ; gain = 25.668 ; free physical = 130 ; free virtual = 3189
current_wave_config {fsic_tb_behav.wcfg}
fsic_tb_behav.wcfg
add_wave {{/fsic_tb/DUT/design_1_i/userdma_0/inst/getinstream_U0}} 
current_wave_config {fsic_tb_behav.wcfg}
fsic_tb_behav.wcfg
add_wave {{/fsic_tb/DUT/design_1_i/userdma_0/inst/sendoutstream_U0}} 
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 1330756 KB (Peak: 1379900 KB), Simulation CPU Usage: 2540260 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8104.512 ; gain = 0.000 ; free physical = 2032 ; free virtual = 4561
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8104.512 ; gain = 0.000 ; free physical = 1937 ; free virtual = 4571
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8104.512 ; gain = 0.000 ; free physical = 1937 ; free virtual = 4571
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
relaunch_sim: Time (s): cpu = 00:42:12 ; elapsed = 00:00:14 . Memory (MB): peak = 8115.512 ; gain = 11.000 ; free physical = 1968 ; free virtual = 4320
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 8137.754 ; gain = 12.000 ; free physical = 1904 ; free virtual = 4301
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 159032 KB (Peak: 193748 KB), Simulation CPU Usage: 26470 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
relaunch_sim: Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 8257.074 ; gain = 114.320 ; free physical = 1819 ; free virtual = 4170
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
WARNING: File ../../../../../in.dat referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 813 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0010, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0010, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000010, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> Starting CheckuserDMADone()...
             8311058=> =======================================================================
             8311058=> FpgaLocal_Read: PL_UPDMA
             8311058=> Wating buffer transfer done...
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 8348.379 ; gain = 86.305 ; free physical = 1674 ; free virtual = 4109
current_wave_config {fsic_tb_behav.wcfg}
fsic_tb_behav.wcfg
add_wave {{/fsic_tb/DUT/design_1_i/caravel_0/mprj_i}} 
relaunch_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 159032 KB (Peak: 193748 KB), Simulation CPU Usage: 47520 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
relaunch_sim: Time (s): cpu = 00:00:51 ; elapsed = 00:00:06 . Memory (MB): peak = 8431.871 ; gain = 73.664 ; free physical = 1670 ; free virtual = 4026
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
WARNING: File ../../../../../in.dat referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 813 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0010, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0010, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000010, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> Starting CheckuserDMADone()...
             8311058=> =======================================================================
             8311058=> FpgaLocal_Read: PL_UPDMA
             8311058=> Wating buffer transfer done...
run: Time (s): cpu = 00:01:34 ; elapsed = 00:05:41 . Memory (MB): peak = 8517.270 ; gain = 85.398 ; free physical = 827 ; free virtual = 3825
save_wave_config {/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg}
close_sim
Executing Axi4 End Of Simulation checks
Warning: AXI4_ERRS_RLAST_ALL_DONE_EOS: All outstanding read bursts must have completed a the end of the simulation.
Time: 61154716 ns  Iteration: 0  Process: /fsic_tb/DUT/design_1_i/axi_vip_0/inst/IF/PC/Always3109_1895  Scope: fsic_tb.DUT.design_1_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2022.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 725
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 281940 KB (Peak: 339280 KB), Simulation CPU Usage: 334070 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPRJ_IOz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-311] analyzing module boledu_fd_sc_hd__clkbuf_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-311] analyzing module boledu_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/multiplier_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_tb
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xil_defaultlib.$unit_user_defines_v_3073216456
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_2_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_3_0_pkg
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module xil_defaultlib.bd_a878_one_0
Compiling architecture bd_a878_psr_aclk_0_arch of entity xil_defaultlib.bd_a878_psr_aclk_0 [bd_a878_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_G6MO4E
Compiling module xil_defaultlib.bd_a878_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1I3LT8L
Compiling module xil_defaultlib.bd_a878_m00s2a_0
Compiling module xil_defaultlib.bd_a878_s00a2s_0
Compiling module xil_defaultlib.bd_a878_s00mmu_0
Compiling module xil_defaultlib.bd_a878_s00sic_0
Compiling module xil_defaultlib.bd_a878_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_I9HTTY
Compiling module xil_defaultlib.bd_a878_sawn_0
Compiling module xil_defaultlib.bd_a878_sbn_0
Compiling module xil_defaultlib.bd_a878_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_NF95JW
Compiling module xil_defaultlib.bd_a878
Compiling module xil_defaultlib.design_1_axi_smc_1_0
Compiling module xil_defaultlib.bd_a888_one_0
Compiling architecture bd_a888_psr_aclk_0_arch of entity xil_defaultlib.bd_a888_psr_aclk_0 [bd_a888_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1GNU3PT
Compiling module xil_defaultlib.bd_a888_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_J937NU
Compiling module xil_defaultlib.bd_a888_m00s2a_0
Compiling module xil_defaultlib.bd_a888_s00a2s_0
Compiling module xil_defaultlib.bd_a888_s00mmu_0
Compiling module xil_defaultlib.bd_a888_s00sic_0
Compiling module xil_defaultlib.bd_a888_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1J0OY2X
Compiling module xil_defaultlib.bd_a888_sarn_0
Compiling module xil_defaultlib.bd_a888_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1MT4N83
Compiling module xil_defaultlib.bd_a888
Compiling module xil_defaultlib.design_1_axi_smc_2_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.m00_couplers_imp_NA355P
Compiling module xil_defaultlib.m01_couplers_imp_1GCZ8ZG
Compiling module xil_defaultlib.m02_couplers_imp_NX0Y1Q
Compiling module xil_defaultlib.s00_couplers_imp_1BEKOF3
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_decode...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter(C_...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_decerr_slav...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_crossbar_sa...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_vip_0_axi_periph_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_AWUSER_WIDTH=1,...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_AWUSER...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_2_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_3_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.boledu_io
Compiling module xil_defaultlib.mprj_io_default
Compiling module xil_defaultlib.chip_io
Compiling module xil_defaultlib.RAM256_default
Compiling module xil_defaultlib.RAM128_default
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.VexRiscv
Compiling module xil_defaultlib.mgmt_core
Compiling module xil_defaultlib.mgmt_core_wrapper
Compiling module xil_defaultlib.CFG_CTRL(pADDR_WIDTH=15)
Compiling module xil_defaultlib.axilite_master
Compiling module xil_defaultlib.axilite_slave
Compiling module xil_defaultlib.axis_master
Compiling module xil_defaultlib.axis_slave
Compiling module xil_defaultlib.axi_ctrl_logic
Compiling module xil_defaultlib.AXIL_AXIS
Compiling module xil_defaultlib.AXIS_SW(pADDR_WIDTH=15)
Compiling module xil_defaultlib.fsic_coreclk_phase_cnt
Compiling module xil_defaultlib.fsic_io_serdes_rx
Compiling module xil_defaultlib.IO_SERDES_default
Compiling module xil_defaultlib.sram_default
Compiling module xil_defaultlib.LOGIC_ANLZ
Compiling module xil_defaultlib.AXIL_SLAV
Compiling module xil_defaultlib.multiplier_adder
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.USER_PRJ0
Compiling module xil_defaultlib.USER_PRJ1
Compiling module xil_defaultlib.USER_PRJ2
Compiling module xil_defaultlib.USER_PRJ3
Compiling module xil_defaultlib.AXIS_SLAV
Compiling module xil_defaultlib.AXIS_MSTR
Compiling module xil_defaultlib.IRQ_MUX
Compiling module xil_defaultlib.LA_MUX
Compiling module xil_defaultlib.USER_SUBSYS(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC_CLKRST
Compiling module xil_defaultlib.MPRJ_IOz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC
Compiling module xil_defaultlib.user_project_wrapper
Compiling module xil_defaultlib.boledu_fd_sc_hd__clkbuf_8
Compiling module xil_defaultlib.housekeeping_spi
Compiling module xil_defaultlib.housekeeping
Compiling module xil_defaultlib.gpio_defaults_block
Compiling module xil_defaultlib.gpio_control_block
Compiling module xil_defaultlib.caravel_default
Compiling module xil_defaultlib.design_1_caravel_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=64.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.AXIS_SWz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.ladmatr_control_s_axi
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.ladmatr_entry_proc
Compiling module xil_defaultlib.ladmatr_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.ladmatr_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.ladmatr_regslice_both
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_getinstream
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A_ram
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr
Compiling module xil_defaultlib.ps_axil
Compiling module xil_defaultlib.design_1_ps_axil_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_0_5m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_5M_0 [design_1_rst_clk_wiz_0_5m_0_defa...]
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.design_1_spiflash_0_0
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_entry_proc
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Compiling module xil_defaultlib.userdma_hls_deadlock_idx0_monito...
Compiling module xil_defaultlib.userdma(C_M_AXI_GMEM0_USER_VALUE...
Compiling module xil_defaultlib.design_1_userdma_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fsic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsic_tb_behav
execute_script: Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 8524.328 ; gain = 0.000 ; free physical = 1395 ; free virtual = 4077
INFO: [Common 17-344] 'execute_script' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 8524.328 ; gain = 0.000 ; free physical = 1395 ; free virtual = 4077
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPRJ_IOz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-311] analyzing module boledu_fd_sc_hd__clkbuf_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-311] analyzing module boledu_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/multiplier_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_tb
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xil_defaultlib.$unit_user_defines_v_3073216456
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_2_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_3_0_pkg
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module xil_defaultlib.bd_a878_one_0
Compiling architecture bd_a878_psr_aclk_0_arch of entity xil_defaultlib.bd_a878_psr_aclk_0 [bd_a878_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_G6MO4E
Compiling module xil_defaultlib.bd_a878_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1I3LT8L
Compiling module xil_defaultlib.bd_a878_m00s2a_0
Compiling module xil_defaultlib.bd_a878_s00a2s_0
Compiling module xil_defaultlib.bd_a878_s00mmu_0
Compiling module xil_defaultlib.bd_a878_s00sic_0
Compiling module xil_defaultlib.bd_a878_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_I9HTTY
Compiling module xil_defaultlib.bd_a878_sawn_0
Compiling module xil_defaultlib.bd_a878_sbn_0
Compiling module xil_defaultlib.bd_a878_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_NF95JW
Compiling module xil_defaultlib.bd_a878
Compiling module xil_defaultlib.design_1_axi_smc_1_0
Compiling module xil_defaultlib.bd_a888_one_0
Compiling architecture bd_a888_psr_aclk_0_arch of entity xil_defaultlib.bd_a888_psr_aclk_0 [bd_a888_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1GNU3PT
Compiling module xil_defaultlib.bd_a888_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_J937NU
Compiling module xil_defaultlib.bd_a888_m00s2a_0
Compiling module xil_defaultlib.bd_a888_s00a2s_0
Compiling module xil_defaultlib.bd_a888_s00mmu_0
Compiling module xil_defaultlib.bd_a888_s00sic_0
Compiling module xil_defaultlib.bd_a888_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1J0OY2X
Compiling module xil_defaultlib.bd_a888_sarn_0
Compiling module xil_defaultlib.bd_a888_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1MT4N83
Compiling module xil_defaultlib.bd_a888
Compiling module xil_defaultlib.design_1_axi_smc_2_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.m00_couplers_imp_NA355P
Compiling module xil_defaultlib.m01_couplers_imp_1GCZ8ZG
Compiling module xil_defaultlib.m02_couplers_imp_NX0Y1Q
Compiling module xil_defaultlib.s00_couplers_imp_1BEKOF3
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_decode...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter(C_...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_decerr_slav...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_crossbar_sa...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_vip_0_axi_periph_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_AWUSER_WIDTH=1,...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_AWUSER...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_2_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_3_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.boledu_io
Compiling module xil_defaultlib.mprj_io_default
Compiling module xil_defaultlib.chip_io
Compiling module xil_defaultlib.RAM256_default
Compiling module xil_defaultlib.RAM128_default
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.VexRiscv
Compiling module xil_defaultlib.mgmt_core
Compiling module xil_defaultlib.mgmt_core_wrapper
Compiling module xil_defaultlib.CFG_CTRL(pADDR_WIDTH=15)
Compiling module xil_defaultlib.axilite_master
Compiling module xil_defaultlib.axilite_slave
Compiling module xil_defaultlib.axis_master
Compiling module xil_defaultlib.axis_slave
Compiling module xil_defaultlib.axi_ctrl_logic
Compiling module xil_defaultlib.AXIL_AXIS
Compiling module xil_defaultlib.AXIS_SW(pADDR_WIDTH=15)
Compiling module xil_defaultlib.fsic_coreclk_phase_cnt
Compiling module xil_defaultlib.fsic_io_serdes_rx
Compiling module xil_defaultlib.IO_SERDES_default
Compiling module xil_defaultlib.sram_default
Compiling module xil_defaultlib.LOGIC_ANLZ
Compiling module xil_defaultlib.AXIL_SLAV
Compiling module xil_defaultlib.multiplier_adder
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.USER_PRJ0
Compiling module xil_defaultlib.USER_PRJ1
Compiling module xil_defaultlib.USER_PRJ2
Compiling module xil_defaultlib.USER_PRJ3
Compiling module xil_defaultlib.AXIS_SLAV
Compiling module xil_defaultlib.AXIS_MSTR
Compiling module xil_defaultlib.IRQ_MUX
Compiling module xil_defaultlib.LA_MUX
Compiling module xil_defaultlib.USER_SUBSYS(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC_CLKRST
Compiling module xil_defaultlib.MPRJ_IOz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC
Compiling module xil_defaultlib.user_project_wrapper
Compiling module xil_defaultlib.boledu_fd_sc_hd__clkbuf_8
Compiling module xil_defaultlib.housekeeping_spi
Compiling module xil_defaultlib.housekeeping
Compiling module xil_defaultlib.gpio_defaults_block
Compiling module xil_defaultlib.gpio_control_block
Compiling module xil_defaultlib.caravel_default
Compiling module xil_defaultlib.design_1_caravel_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=64.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.AXIS_SWz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.ladmatr_control_s_axi
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.ladmatr_entry_proc
Compiling module xil_defaultlib.ladmatr_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.ladmatr_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.ladmatr_regslice_both
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_getinstream
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A_ram
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr
Compiling module xil_defaultlib.ps_axil
Compiling module xil_defaultlib.design_1_ps_axil_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_0_5m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_5M_0 [design_1_rst_clk_wiz_0_5m_0_defa...]
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.design_1_spiflash_0_0
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_entry_proc
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Compiling module xil_defaultlib.userdma_hls_deadlock_idx0_monito...
Compiling module xil_defaultlib.userdma(C_M_AXI_GMEM0_USER_VALUE...
Compiling module xil_defaultlib.design_1_userdma_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fsic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsic_tb_behav
execute_script: Time (s): cpu = 00:01:02 ; elapsed = 00:00:35 . Memory (MB): peak = 8524.328 ; gain = 0.000 ; free physical = 1293 ; free virtual = 3977
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsic_tb_behav -key {Behavioral:sim_1:Functional:fsic_tb} -tclbatch {fsic_tb.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_a878.protoinst" -protoinst "protoinst_files/bd_a888.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_mm
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_s
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_si
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_so
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/inStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem0
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem1
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/outStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/s_axi_control
Time resolution is 1 ps
open_wave_config /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg
source fsic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 8616.281 ; gain = 91.953 ; free physical = 1218 ; free virtual = 3681
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
WARNING: File ../../../../../in.dat referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 813 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0040, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0040, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000040, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> Starting CheckuserDMADone()...
             8311058=> =======================================================================
             8311058=> FpgaLocal_Read: PL_UPDMA
             8311058=> Wating buffer transfer done...
run: Time (s): cpu = 00:00:11 ; elapsed = 00:01:07 . Memory (MB): peak = 8695.281 ; gain = 79.000 ; free physical = 1055 ; free virtual = 3640
close_sim
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 159020 KB (Peak: 193748 KB), Simulation CPU Usage: 64220 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPRJ_IOz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-311] analyzing module boledu_fd_sc_hd__clkbuf_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-311] analyzing module boledu_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/multiplier_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_tb
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xil_defaultlib.$unit_user_defines_v_3073216456
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_2_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_3_0_pkg
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module xil_defaultlib.bd_a878_one_0
Compiling architecture bd_a878_psr_aclk_0_arch of entity xil_defaultlib.bd_a878_psr_aclk_0 [bd_a878_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_G6MO4E
Compiling module xil_defaultlib.bd_a878_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1I3LT8L
Compiling module xil_defaultlib.bd_a878_m00s2a_0
Compiling module xil_defaultlib.bd_a878_s00a2s_0
Compiling module xil_defaultlib.bd_a878_s00mmu_0
Compiling module xil_defaultlib.bd_a878_s00sic_0
Compiling module xil_defaultlib.bd_a878_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_I9HTTY
Compiling module xil_defaultlib.bd_a878_sawn_0
Compiling module xil_defaultlib.bd_a878_sbn_0
Compiling module xil_defaultlib.bd_a878_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_NF95JW
Compiling module xil_defaultlib.bd_a878
Compiling module xil_defaultlib.design_1_axi_smc_1_0
Compiling module xil_defaultlib.bd_a888_one_0
Compiling architecture bd_a888_psr_aclk_0_arch of entity xil_defaultlib.bd_a888_psr_aclk_0 [bd_a888_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1GNU3PT
Compiling module xil_defaultlib.bd_a888_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_J937NU
Compiling module xil_defaultlib.bd_a888_m00s2a_0
Compiling module xil_defaultlib.bd_a888_s00a2s_0
Compiling module xil_defaultlib.bd_a888_s00mmu_0
Compiling module xil_defaultlib.bd_a888_s00sic_0
Compiling module xil_defaultlib.bd_a888_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1J0OY2X
Compiling module xil_defaultlib.bd_a888_sarn_0
Compiling module xil_defaultlib.bd_a888_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1MT4N83
Compiling module xil_defaultlib.bd_a888
Compiling module xil_defaultlib.design_1_axi_smc_2_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.m00_couplers_imp_NA355P
Compiling module xil_defaultlib.m01_couplers_imp_1GCZ8ZG
Compiling module xil_defaultlib.m02_couplers_imp_NX0Y1Q
Compiling module xil_defaultlib.s00_couplers_imp_1BEKOF3
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_decode...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter(C_...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_decerr_slav...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_crossbar_sa...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_vip_0_axi_periph_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_AWUSER_WIDTH=1,...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_AWUSER...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_2_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_3_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.boledu_io
Compiling module xil_defaultlib.mprj_io_default
Compiling module xil_defaultlib.chip_io
Compiling module xil_defaultlib.RAM256_default
Compiling module xil_defaultlib.RAM128_default
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.VexRiscv
Compiling module xil_defaultlib.mgmt_core
Compiling module xil_defaultlib.mgmt_core_wrapper
Compiling module xil_defaultlib.CFG_CTRL(pADDR_WIDTH=15)
Compiling module xil_defaultlib.axilite_master
Compiling module xil_defaultlib.axilite_slave
Compiling module xil_defaultlib.axis_master
Compiling module xil_defaultlib.axis_slave
Compiling module xil_defaultlib.axi_ctrl_logic
Compiling module xil_defaultlib.AXIL_AXIS
Compiling module xil_defaultlib.AXIS_SW(pADDR_WIDTH=15)
Compiling module xil_defaultlib.fsic_coreclk_phase_cnt
Compiling module xil_defaultlib.fsic_io_serdes_rx
Compiling module xil_defaultlib.IO_SERDES_default
Compiling module xil_defaultlib.sram_default
Compiling module xil_defaultlib.LOGIC_ANLZ
Compiling module xil_defaultlib.AXIL_SLAV
Compiling module xil_defaultlib.multiplier_adder
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.USER_PRJ0
Compiling module xil_defaultlib.USER_PRJ1
Compiling module xil_defaultlib.USER_PRJ2
Compiling module xil_defaultlib.USER_PRJ3
Compiling module xil_defaultlib.AXIS_SLAV
Compiling module xil_defaultlib.AXIS_MSTR
Compiling module xil_defaultlib.IRQ_MUX
Compiling module xil_defaultlib.LA_MUX
Compiling module xil_defaultlib.USER_SUBSYS(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC_CLKRST
Compiling module xil_defaultlib.MPRJ_IOz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC
Compiling module xil_defaultlib.user_project_wrapper
Compiling module xil_defaultlib.boledu_fd_sc_hd__clkbuf_8
Compiling module xil_defaultlib.housekeeping_spi
Compiling module xil_defaultlib.housekeeping
Compiling module xil_defaultlib.gpio_defaults_block
Compiling module xil_defaultlib.gpio_control_block
Compiling module xil_defaultlib.caravel_default
Compiling module xil_defaultlib.design_1_caravel_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=64.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.AXIS_SWz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.ladmatr_control_s_axi
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.ladmatr_entry_proc
Compiling module xil_defaultlib.ladmatr_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.ladmatr_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.ladmatr_regslice_both
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_getinstream
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A_ram
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr
Compiling module xil_defaultlib.ps_axil
Compiling module xil_defaultlib.design_1_ps_axil_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_0_5m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_5M_0 [design_1_rst_clk_wiz_0_5m_0_defa...]
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.design_1_spiflash_0_0
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_entry_proc
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Compiling module xil_defaultlib.userdma_hls_deadlock_idx0_monito...
Compiling module xil_defaultlib.userdma(C_M_AXI_GMEM0_USER_VALUE...
Compiling module xil_defaultlib.design_1_userdma_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fsic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsic_tb_behav
execute_script: Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 8704.238 ; gain = 0.000 ; free physical = 1080 ; free virtual = 3607
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsic_tb_behav -key {Behavioral:sim_1:Functional:fsic_tb} -tclbatch {fsic_tb.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_a878.protoinst" -protoinst "protoinst_files/bd_a888.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_mm
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_s
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_si
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_so
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/inStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem0
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem1
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/outStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/s_axi_control
Time resolution is 1 ps
open_wave_config /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg
source fsic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 8755.250 ; gain = 51.012 ; free physical = 812 ; free virtual = 3297
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
WARNING: File ../../../../../in.dat referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 813 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0040, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0040, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000040, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> FpgaLocal_Write: FIR, set ap_start...
             8313658=> AXI4LITE_WRITE_BURST 60000000, value: 0001, resp: 00
             8313658=> Starting CheckuserDMADone()...
             8313658=> =======================================================================
             8313658=> FpgaLocal_Read: PL_UPDMA
             8313658=> Wating buffer transfer done...
             8522658=> Buffer transfer done. offset 010 = 00000001, PASS
             8522658=> End CheckuserDMADone()...
             8522658=> =======================================================================
             8522658=> End SocUp2DmaPath() test...
             8522658=> =======================================================================
             9022658=> End of the test...
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 9022658 ns : File "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv" Line 113
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:48 . Memory (MB): peak = 8876.957 ; gain = 121.707 ; free physical = 662 ; free virtual = 3235
close_sim
INFO: xsimkernel Simulation Memory Usage: 159024 KB (Peak: 193752 KB), Simulation CPU Usage: 44810 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsic_tb_behav -key {Behavioral:sim_1:Functional:fsic_tb} -tclbatch {fsic_tb.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_a878.protoinst" -protoinst "protoinst_files/bd_a888.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Common 17-14] Message 'Wavedata 42-564' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
open_wave_config /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg
source fsic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8918.387 ; gain = 35.465 ; free physical = 465 ; free virtual = 2982
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
ERROR: Illegal hex digit '-' found in data of file "../../../../../in.dat"
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0040, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0040, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000040, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> FpgaLocal_Write: FIR, set ap_start...
             8313658=> AXI4LITE_WRITE_BURST 60000000, value: 0001, resp: 00
             8313658=> Starting CheckuserDMADone()...
             8313658=> =======================================================================
             8313658=> FpgaLocal_Read: PL_UPDMA
             8313658=> Wating buffer transfer done...
             8522658=> Buffer transfer done. offset 010 = 00000001, PASS
             8522658=> End CheckuserDMADone()...
             8522658=> =======================================================================
             8522658=> End SocUp2DmaPath() test...
             8522658=> =======================================================================
             9022658=> End of the test...
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 9022658 ns : File "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv" Line 113
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 9031.387 ; gain = 113.000 ; free physical = 362 ; free virtual = 2958
close_sim
INFO: xsimkernel Simulation Memory Usage: 159024 KB (Peak: 193752 KB), Simulation CPU Usage: 45690 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'fsic_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fsic_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_1_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/sc_xtlm_design_1_axi_smc_2_0.mem'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim/fsic.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi_vip_v1_1_12 -L smartconnect_v1_0 -L xilinx_vip -prj fsic_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM128
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/vip/RAM256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VexRiscv
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MPRJ_IOz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_control_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio_defaults_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping
INFO: [VRFC 10-311] analyzing module boledu_fd_sc_hd__clkbuf_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module housekeeping_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mgmt_core_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mprj_io
INFO: [VRFC 10-311] analyzing module boledu_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/multiplier_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_PRJ3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_project_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USER_PROJECT_SIDEBAND_SUPPORT' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:4]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'USE_EDGEDETECT_IP' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:5]
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'pSERIALIO_WIDTH' [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_defines.v:6]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_tb
xvhdl --incr --relax -prj fsic_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -d USER_PROJECT_SIDEBAND_SUPPORT=1 -d USE_EDGEDETECT_IP=1 -d pSERIALIO_WIDTH=13 -L xil_defaultlib -L xlconstant_v1_1_7 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_26 -L axi_vip_v1_1_12 -L generic_baseblocks_v2_1_0 -L fifo_generator_v13_2_7 -L axi_data_fifo_v2_1_25 -L axi_crossbar_v2_1_27 -L blk_mem_gen_v8_4_5 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fsic_tb_behav xil_defaultlib.fsic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/sim/design_1.v:709]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v:848]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v:486]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/sim/bd_a888.v:402]
WARNING: [VRFC 10-5021] port 'vccd1' is not connected on this instance [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v:123]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v" Line 77. Module caravel_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xil_defaultlib.$unit_user_defines_v_3073216456
Compiling package xil_defaultlib.design_1_axi_vip_0_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_1_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_2_0_pkg
Compiling package xil_defaultlib.design_1_axi_vip_3_0_pkg
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.bd_afc3_one_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture bd_afc3_psr_aclk_0_arch of entity xil_defaultlib.bd_afc3_psr_aclk_0 [bd_afc3_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_5Y9LOC
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_afc3_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1TZX5BB
Compiling module xil_defaultlib.bd_afc3_m00s2a_0
Compiling module xil_defaultlib.bd_afc3_s00a2s_0
Compiling module xil_defaultlib.bd_afc3_s00mmu_0
Compiling module xil_defaultlib.bd_afc3_s00sic_0
Compiling module xil_defaultlib.bd_afc3_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_USCCV8
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=60...
Compiling module xil_defaultlib.bd_afc3_sarn_0
Compiling module xil_defaultlib.bd_afc3_sawn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module xil_defaultlib.bd_afc3_sbn_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module xil_defaultlib.bd_afc3_srn_0
Compiling module xil_defaultlib.bd_afc3_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_Y7M43I
Compiling module xil_defaultlib.bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module xil_defaultlib.bd_a878_one_0
Compiling architecture bd_a878_psr_aclk_0_arch of entity xil_defaultlib.bd_a878_psr_aclk_0 [bd_a878_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_G6MO4E
Compiling module xil_defaultlib.bd_a878_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1I3LT8L
Compiling module xil_defaultlib.bd_a878_m00s2a_0
Compiling module xil_defaultlib.bd_a878_s00a2s_0
Compiling module xil_defaultlib.bd_a878_s00mmu_0
Compiling module xil_defaultlib.bd_a878_s00sic_0
Compiling module xil_defaultlib.bd_a878_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_I9HTTY
Compiling module xil_defaultlib.bd_a878_sawn_0
Compiling module xil_defaultlib.bd_a878_sbn_0
Compiling module xil_defaultlib.bd_a878_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_NF95JW
Compiling module xil_defaultlib.bd_a878
Compiling module xil_defaultlib.design_1_axi_smc_1_0
Compiling module xil_defaultlib.bd_a888_one_0
Compiling architecture bd_a888_psr_aclk_0_arch of entity xil_defaultlib.bd_a888_psr_aclk_0 [bd_a888_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_1GNU3PT
Compiling module xil_defaultlib.bd_a888_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_J937NU
Compiling module xil_defaultlib.bd_a888_m00s2a_0
Compiling module xil_defaultlib.bd_a888_s00a2s_0
Compiling module xil_defaultlib.bd_a888_s00mmu_0
Compiling module xil_defaultlib.bd_a888_s00sic_0
Compiling module xil_defaultlib.bd_a888_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_1J0OY2X
Compiling module xil_defaultlib.bd_a888_sarn_0
Compiling module xil_defaultlib.bd_a888_srn_0
Compiling module xil_defaultlib.s00_nodes_imp_1MT4N83
Compiling module xil_defaultlib.bd_a888
Compiling module xil_defaultlib.design_1_axi_smc_2_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_PROTOCOL=2,C_AX...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_PROTOC...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xil_defaultlib.m00_couplers_imp_NA355P
Compiling module xil_defaultlib.m01_couplers_imp_1GCZ8ZG
Compiling module xil_defaultlib.m02_couplers_imp_NX0Y1Q
Compiling module xil_defaultlib.s00_couplers_imp_1BEKOF3
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_addr_decode...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter(C_...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_26.axi_register_slice_v2_1_26_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_decerr_slav...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_crossbar_sa...
Compiling module axi_crossbar_v2_1_27.axi_crossbar_v2_1_27_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_vip_0_axi_periph_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_AWUSER_WIDTH=1,...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_AWUSER...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_2_0
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_SUPPORTS_NARROW...
Compiling module axi_vip_v1_1_12.axi_vip_v1_1_12_top(C_AXI_SUPPOR...
Compiling module xil_defaultlib.design_1_axi_vip_3_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="zyn...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.boledu_io
Compiling module xil_defaultlib.mprj_io_default
Compiling module xil_defaultlib.chip_io
Compiling module xil_defaultlib.RAM256_default
Compiling module xil_defaultlib.RAM128_default
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.VexRiscv
Compiling module xil_defaultlib.mgmt_core
Compiling module xil_defaultlib.mgmt_core_wrapper
Compiling module xil_defaultlib.CFG_CTRL(pADDR_WIDTH=15)
Compiling module xil_defaultlib.axilite_master
Compiling module xil_defaultlib.axilite_slave
Compiling module xil_defaultlib.axis_master
Compiling module xil_defaultlib.axis_slave
Compiling module xil_defaultlib.axi_ctrl_logic
Compiling module xil_defaultlib.AXIL_AXIS
Compiling module xil_defaultlib.AXIS_SW(pADDR_WIDTH=15)
Compiling module xil_defaultlib.fsic_coreclk_phase_cnt
Compiling module xil_defaultlib.fsic_io_serdes_rx
Compiling module xil_defaultlib.IO_SERDES_default
Compiling module xil_defaultlib.sram_default
Compiling module xil_defaultlib.LOGIC_ANLZ
Compiling module xil_defaultlib.AXIL_SLAV
Compiling module xil_defaultlib.multiplier_adder
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.bram11
Compiling module xil_defaultlib.USER_PRJ0
Compiling module xil_defaultlib.USER_PRJ1
Compiling module xil_defaultlib.USER_PRJ2
Compiling module xil_defaultlib.USER_PRJ3
Compiling module xil_defaultlib.AXIS_SLAV
Compiling module xil_defaultlib.AXIS_MSTR
Compiling module xil_defaultlib.IRQ_MUX
Compiling module xil_defaultlib.LA_MUX
Compiling module xil_defaultlib.USER_SUBSYS(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC_CLKRST
Compiling module xil_defaultlib.MPRJ_IOz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.FSIC
Compiling module xil_defaultlib.user_project_wrapper
Compiling module xil_defaultlib.boledu_fd_sc_hd__clkbuf_8
Compiling module xil_defaultlib.housekeeping_spi
Compiling module xil_defaultlib.housekeeping
Compiling module xil_defaultlib.gpio_defaults_block
Compiling module xil_defaultlib.gpio_control_block
Compiling module xil_defaultlib.caravel_default
Compiling module xil_defaultlib.design_1_caravel_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=64.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.AXIS_SWz(pADDR_WIDTH=15)
Compiling module xil_defaultlib.ladmatr_control_s_axi
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.ladmatr_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.ladmatr_entry_proc
Compiling module xil_defaultlib.ladmatr_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.ladmatr_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.ladmatr_regslice_both
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_regslice_both(DataWidth=...
Compiling module xil_defaultlib.ladmatr_getinstream
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_streamtoparallelwithburs...
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w64_d3_S
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A_ram
Compiling module xil_defaultlib.ladmatr_fifo_w33_d128_A
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d8_S
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w1_d2_S
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.ladmatr_fifo_w32_d2_S
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr_start_for_streamtoparall...
Compiling module xil_defaultlib.ladmatr
Compiling module xil_defaultlib.ps_axil
Compiling module xil_defaultlib.design_1_ps_axil_0_0
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture design_1_rst_clk_wiz_0_5m_0_arch of entity xil_defaultlib.design_1_rst_clk_wiz_0_5M_0 [design_1_rst_clk_wiz_0_5m_0_defa...]
Compiling module xil_defaultlib.spiflash
Compiling module xil_defaultlib.design_1_spiflash_0_0
Compiling module xil_defaultlib.userdma_control_s_axi
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...
Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...
Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...
Compiling module xil_defaultlib.userdma_entry_proc
Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...
Compiling module xil_defaultlib.userdma_regslice_both
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...
Compiling module xil_defaultlib.userdma_getinstream
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...
Compiling module xil_defaultlib.userdma_sendoutstream_Pipeline_V...
Compiling module xil_defaultlib.userdma_sendoutstream
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d3_S
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w64_d3_S
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A_ram
Compiling module xil_defaultlib.userdma_fifo_w32_d64_A
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w32_d2_S
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S_shiftReg
Compiling module xil_defaultlib.userdma_fifo_w1_d2_S
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A_ram
Compiling module xil_defaultlib.userdma_fifo_w40_d1024_A
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_streamtoparall...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
Compiling module xil_defaultlib.userdma_hls_deadlock_detect_unit...
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:23]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:24]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.gen/sources_1/bd/design_1/ipshared/17de/hdl/verilog/userdma_hls_deadlock_idx0_monitor.v:37]
Compiling module xil_defaultlib.userdma_hls_deadlock_idx0_monito...
Compiling module xil_defaultlib.userdma(C_M_AXI_GMEM0_USER_VALUE...
Compiling module xil_defaultlib.design_1_userdma_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.fsic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fsic_tb_behav
execute_script: Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 9036.883 ; gain = 0.000 ; free physical = 995 ; free virtual = 2836
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/vvd_caravel_fpga_sim/vvd_caravel_fpga_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fsic_tb_behav -key {Behavioral:sim_1:Functional:fsic_tb} -tclbatch {fsic_tb.tcl} -protoinst "protoinst_files/bd_afc3.protoinst" -protoinst "protoinst_files/bd_a878.protoinst" -protoinst "protoinst_files/bd_a888.protoinst" -protoinst "protoinst_files/design_1.protoinst" -view {/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_afc3.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a878.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_1/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_a888.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m00_exit/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_exit_pipeline/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//m00_sc2axi/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_axi2sc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/m_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_mmu/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_si_converter/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s00_transaction_regulator/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i/axi_smc_2/inst//s00_entry_pipeline/s_axi
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_1/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_smc_2/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/m02_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/M02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_0_axi_periph/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_2/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//axi_vip_3/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_mm
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/ladma_s
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/s_axi
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_si
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//ps_axil_0/updma_so
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/inStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem0
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/m_axi_gmem1
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/outStreamTop
INFO: [Wavedata 42-564]   Found protocol instance at /fsic_tb/DUT/design_1_i//userdma_0/s_axi_control
Time resolution is 1 ps
open_wave_config /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb_behav.wcfg
source fsic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fsic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:06 ; elapsed = 00:00:46 . Memory (MB): peak = 9065.828 ; gain = 28.945 ; free physical = 707 ; free virtual = 2553
run 1000000 us
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting SocUp2DmaPath() test...
             8177458=> =======================================================================
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 150
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 151
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 152
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 153
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 154
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 155
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 156
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 157
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 158
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 159
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 160
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 161
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 162
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 163
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 164
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 165
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 166
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 167
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 168
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 169
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 170
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 171
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 172
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 173
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 174
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 175
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 176
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 177
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 178
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 179
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 180
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 181
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 182
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 183
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 184
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 185
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 186
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 187
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 188
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 189
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 190
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 191
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 192
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 193
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 194
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 195
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 196
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 197
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 198
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 199
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 200
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 201
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 202
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 203
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 204
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 205
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 206
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 207
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 208
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 209
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 210
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 211
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 212
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 213
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 214
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 215
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 216
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 217
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 218
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 219
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 220
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 221
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 222
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 223
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 224
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 225
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 226
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 227
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 228
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 229
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 230
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 231
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 232
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 233
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 234
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 235
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 236
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 237
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 238
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 239
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 240
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 241
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 242
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 243
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 244
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 245
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 246
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 247
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 248
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 249
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 250
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 251
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 252
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 253
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 254
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 255
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 256
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 257
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 258
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 259
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 260
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 261
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 262
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 263
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 264
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 265
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 266
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 267
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 268
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 269
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 270
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 271
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 272
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 273
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 274
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 275
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 276
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 277
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 278
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 279
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 280
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 281
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 282
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 283
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 284
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 285
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 286
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 287
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 288
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 289
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 290
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 291
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 292
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 293
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 294
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 295
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 296
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 297
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 298
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 450
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 451
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 452
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 453
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 454
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 455
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 456
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 457
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 458
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 459
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 460
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 461
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 462
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 463
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 464
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 465
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 466
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 467
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 468
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 469
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 470
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 471
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 472
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 473
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 474
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 475
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 476
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 477
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 478
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 479
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 480
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 481
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 482
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 483
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 484
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 485
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 486
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 487
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 488
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 489
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 490
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 491
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 492
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 493
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 494
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 495
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 496
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 497
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 498
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 499
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 500
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 501
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 502
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 503
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 504
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 505
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 506
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 507
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 508
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 509
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 510
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 511
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 512
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 513
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 514
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 515
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 516
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 517
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 518
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 519
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 520
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 521
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 522
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 523
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 524
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 525
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 526
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 527
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 528
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 529
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 530
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 531
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 532
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 533
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 534
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 535
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 536
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 537
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 538
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 539
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 540
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 541
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 542
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 543
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 544
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 545
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 546
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 547
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 548
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 549
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 550
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 551
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 552
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 553
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 554
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 555
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 556
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 557
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 558
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 559
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 560
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 561
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 562
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 563
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 564
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 565
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 566
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 567
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 568
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 569
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 570
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 571
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 572
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 573
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 574
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 575
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 576
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 577
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 578
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 579
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 580
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 581
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 582
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 583
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 584
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 585
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 586
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 587
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 588
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 589
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 590
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 591
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 592
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 593
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 594
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 595
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 596
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 597
WARNING: Data truncated while reading Datafile: ../../../../../in.hex, while loading at index: 598
WARNING: File ../../../../../out.hex referenced on /home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv at line 827 cannot be opened for reading. Please ensure that this file is available in the current working directory.
             8177458=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8179058=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8180258=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8180258=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8180258=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8181858=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8183058=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8183058=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8183058=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8184658=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8185858=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8185858=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8185858=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8187458=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8188658=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8188658=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8188658=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8190258=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8191458=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8191458=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8191458=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8193058=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8194258=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8194258=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8194258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8195858=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8197058=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8197058=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8197058=> FpgaLocal_Write: PL_UPDMA, set image width...
             8198658=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8199858=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8199858=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8199858=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8201458=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8202658=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8202658=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8202658=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8204258=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8205458=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8205458=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8205458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8207058=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8208258=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8208258=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8208258=> Fpga2Soc_Write: SOC_CC
             8210858=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8223058=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8223058=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8223058=> ***************Configure FIR IP myfriend***************
             8223058=> *******Configure FIR data length*******
             8223058=> Fpga2Soc_Write: SOC_UP
             8225658=> AXI4LITE_WRITE_BURST 60000010, value: 0040, resp: 00
             8237858=> AXI4LITE_READ_BURST 60000010, value: 0040, resp: 00
             8237858=> Fpga2Soc_Write SOC_UP offset 010 = 00000040, PASS
             8237858=> *******Configure FIR tap*******
             8237858=> *******tap0*******
             8237858=> Fpga2Soc_Write: SOC_UP
             8240458=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8240458=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8240458=> *******tap1*******
             8240458=> Fpga2Soc_Write: SOC_UP
             8244658=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8244658=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8244658=> *******tap2*******
             8244658=> Fpga2Soc_Write: SOC_UP
             8248858=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8248858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8248858=> *******tap3*******
             8248858=> Fpga2Soc_Write: SOC_UP
             8253058=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8253058=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8253058=> *******tap4*******
             8253058=> Fpga2Soc_Write: SOC_UP
             8257258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8257258=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8257258=> *******tap5*******
             8257258=> Fpga2Soc_Write: SOC_UP
             8261458=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8261458=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8261458=> *******tap6*******
             8261458=> Fpga2Soc_Write: SOC_UP
             8265658=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8265658=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8265658=> *******tap7*******
             8265658=> Fpga2Soc_Write: SOC_UP
             8269858=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8269858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8269858=> *******tap8*******
             8269858=> Fpga2Soc_Write: SOC_UP
             8274058=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8274058=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8274058=> *******tap9*******
             8274058=> Fpga2Soc_Write: SOC_UP
             8278258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8278258=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8278258=> *******tap10*******
             8278258=> Fpga2Soc_Write: SOC_UP
             8282458=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8294658=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8294658=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8294658=> Fpga2Soc_Write: SOC_CC
             8297258=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8309458=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8309458=> Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8309458=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8311058=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8311058=> FpgaLocal_Write: FIR, set ap_start...
             8313658=> AXI4LITE_WRITE_BURST 60000000, value: 0001, resp: 00
             8313658=> Starting CheckuserDMADone()...
             8313658=> =======================================================================
             8313658=> FpgaLocal_Read: PL_UPDMA
             8313658=> Wating buffer transfer done...
             8522658=> Buffer transfer done. offset 010 = 00000001, PASS
             8522658=> End CheckuserDMADone()...
             8522658=> =======================================================================
             8522658=> End SocUp2DmaPath() test...
             8522658=> =======================================================================
             9022658=> End of the test...
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 9022658 ns : File "/home/ubuntu/Desktop/caravel-soc_fpga-lab/fsic_fpga/fsic_fpga/vivado/fsic_tb.sv" Line 113
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 9176.836 ; gain = 111.008 ; free physical = 626 ; free virtual = 2552
