{"vcs1":{"timestamp_begin":1677610816.483113321, "rt":0.40, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1677610816.940248357, "rt":0.41, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1677610817.399981136, "rt":0.19, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677610816.190961583}
{"VCS_COMP_START_TIME": 1677610816.190961583}
{"VCS_COMP_END_TIME": 1677610817.653447045}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338080}}
{"stitch_vcselab": {"peak_mem": 238956}}
