Vivado Simulator 2018.1
Time resolution is 1 ps
XilinxAXIVIP: Found at Path: TB_AXI_Lite.inst_axil_s.inst
[INFO] Calling backdoor write strobe task
Fatal: [slv_agent_mem_model] (axi_vip_pkg.xil_axi_slv_mem_model(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_QOS=0)::backdoor_memory_write) 0 : Strobe bits in cannot be asserted if lower than the address offset. Address offset (0x3) does not match strobes (0xf)
Time: 0 ps  Iteration: 0  Process: /TB_AXI_Lite/Initial171_618  File: D:/Documents/AXI/AXI_Lite/ownAXIL/sim/TB_AXI_Lite.sv
$finish called at time : 0 fs : File "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" Line 89
[INFO] Calling write_data task, addr=10101111, data=10101111
Error: [slv_agent_monitor] (axi_vip_pkg.axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_QOS=0)::check_burst.WITH_WSTRB.Block9060_727) 250000 : AXI_WRITE_STROBE_ON_INVALID_BYTE_LANES: Write strobes must only be asserted for the correct byte lanes as determined from start address, transfer size and beat number. Spec: section A3.4.3.
 Transaction: ---------------------------------------------------------------------------------------------
  Name                         Value
---------------------------------------------------------------------------------------------
  CMD                          XIL_AXI_WRITE
  ADDR                         0x0000000010101111 
  WID                          0x00000000
  LEN                          0x00
  SIZE                         0x010
  BURST                        0x01
  CACHE                        0x0000
  LOCK                         0x00
  PROT                         0x000
  REGION                       0x0000
  QOS                          0x0000
  BRESP                        XIL_AXI_RESP_OKAY
  DRIVER_RETURN_ITEM           XIL_AXI_NO_RETURN 
  CREATION_TIME                230000
  SUBMIT_TIME                  0
  PAYLOAD                      4
    BEAT[          0]          0x00000000 (strb : 0b0000) :beat_delay:         0
--------------------------------------------------------------------------------------------
Time: 250 ns  Iteration: 2  Process: /axi_vip_pkg/axi_monitor(C_AXI_PROTOCOL=2,C_AXI_SUPPORTS_NARROW=0,C_AXI_HAS_BURST=0,C_AXI_HAS_LOCK=0,C_AXI_HAS_CACHE=0,C_AXI_HAS_REGION=0,C_AXI_HAS_QOS=0)::b_channel/B_LOOP  File: /wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv
[INFO] END Calling write_data task
[INFO] Calling write_data task, addr=01010000, data=01010000
[INFO] END Calling write_data task
[INFO]Calling read_data task for the address: 10101111
              490000 : TB_AXI_Lite.inst_axil_s.inst.genblk1.PC.REP : BIT(         22) :   ERROR : AXI_ERRM_WSTRB: Write strobes must only be asserted for the correct byte lanes as determined from start address, transfer size and beat number. Spec: section A3.4.3.
[INFO] END Calling read_data task, read_data=10101111
[INFO]Calling read_data task for the address: 01010000
[INFO] END Calling read_data task, read_data=01010000
[INFO]Calling read_data task for the address: aaaabbbb
[INFO] END Calling read_data task, read_data=aaaabbbb
[INFO]Calling read_data task for the address: 11110000
[INFO] END Calling read_data task, read_data=11110000
$finish called at time : 1330 ns : File "D:/Documents/AXI/AXI_Lite/ownAXIL/sim/TB_AXI_Lite.sv" Line 162
