// Seed: 1353514308
module module_0;
  always @* begin : LABEL_0
    #1 begin : LABEL_0
      id_1 <= id_1;
    end
    id_2 <= 1'h0;
    id_2 <= 1;
    id_2 <= id_2;
    cover (1);
    #1;
    assume (id_2);
    $display(~1, 1, 1, 1, 1 - 1, 1'b0, 1, id_2, (1'b0), id_2, id_2, 1);
    fork
      fork
        disable id_3;
      join
    join_none
    id_3 <= 1;
    assume (id_3#(1'b0));
    assert (id_3);
  end
  wire id_5;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wand id_7
    , id_23,
    input wand id_8,
    input tri id_9,
    output supply1 id_10,
    input wand id_11,
    output wand id_12,
    input tri0 id_13,
    input tri id_14,
    input wire module_1,
    input tri0 id_16,
    output tri1 id_17,
    input wor id_18,
    input supply1 id_19,
    output uwire id_20,
    input supply1 id_21
);
  generate
    wire id_24;
  endgenerate
  module_0 modCall_1 ();
endmodule
