Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\K.Corneille EKON\Desktop\A3\EmbeddedProcessors\DE10-lite_Max10\nios_system.qsys" --block-symbol-file --output-directory="C:\Users\K.Corneille EKON\Desktop\A3\EmbeddedProcessors\DE10-lite_Max10\nios_system" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading DE10-lite_Max10/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 23.1]
Progress: Parameterizing module clk
Progress: Adding hex0 [altera_avalon_pio 23.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 23.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 23.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 23.1]
Progress: Parameterizing module hex3
Progress: Adding jtag_uart [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart
Progress: Adding ledr [altera_avalon_pio 23.1]
Progress: Parameterizing module ledr
Progress: Adding nios2 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_flash [altera_onchip_flash 23.1]
Progress: Parameterizing module onchip_flash
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sw [altera_avalon_pio 23.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 23.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: nios_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\K.Corneille EKON\Desktop\A3\EmbeddedProcessors\DE10-lite_Max10\nios_system.qsys" --synthesis=VHDL --output-directory="C:\Users\K.Corneille EKON\Desktop\A3\EmbeddedProcessors\DE10-lite_Max10\nios_system\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading DE10-lite_Max10/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 23.1]
Progress: Parameterizing module clk
Progress: Adding hex0 [altera_avalon_pio 23.1]
Progress: Parameterizing module hex0
Progress: Adding hex1 [altera_avalon_pio 23.1]
Progress: Parameterizing module hex1
Progress: Adding hex2 [altera_avalon_pio 23.1]
Progress: Parameterizing module hex2
Progress: Adding hex3 [altera_avalon_pio 23.1]
Progress: Parameterizing module hex3
Progress: Adding jtag_uart [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart
Progress: Adding ledr [altera_avalon_pio 23.1]
Progress: Parameterizing module ledr
Progress: Adding nios2 [altera_nios2_gen2 23.1]
Progress: Parameterizing module nios2
Progress: Adding onchip_flash [altera_onchip_flash 23.1]
Progress: Parameterizing module onchip_flash
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sw [altera_avalon_pio 23.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 23.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: nios_system.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: hex0: Starting RTL generation for module 'nios_system_hex0'
Info: hex0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/23.1std/quartus/bin64/perl/lib -I C:/intelfpga/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga/23.1std/quartus/sopc_builder/bin -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_hex0 --dir=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0094_hex0_gen/ --quartus_dir=C:/intelfpga/23.1std/quartus --verilog --config=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0094_hex0_gen//nios_system_hex0_component_configuration.pl --do_build_sim=0}]
Info: hex0: Done RTL generation for module 'nios_system_hex0'
Info: hex0: "nios_system" instantiated altera_avalon_pio "hex0"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/23.1std/quartus/bin64/perl/lib -I C:/intelfpga/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga/23.1std/quartus/sopc_builder/bin -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0095_jtag_uart_gen/ --quartus_dir=C:/intelfpga/23.1std/quartus --verilog --config=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0095_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl --do_build_sim=0}]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: ledr: Starting RTL generation for module 'nios_system_ledr'
Info: ledr:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/23.1std/quartus/bin64/perl/lib -I C:/intelfpga/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga/23.1std/quartus/sopc_builder/bin -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_ledr --dir=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0096_ledr_gen/ --quartus_dir=C:/intelfpga/23.1std/quartus --verilog --config=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0096_ledr_gen//nios_system_ledr_component_configuration.pl --do_build_sim=0}]
Info: ledr: Done RTL generation for module 'nios_system_ledr'
Info: ledr: "nios_system" instantiated altera_avalon_pio "ledr"
Info: nios2: "nios_system" instantiated altera_nios2_gen2 "nios2"
Info: onchip_flash: Generating top-level entity altera_onchip_flash
Info: onchip_flash: "nios_system" instantiated altera_onchip_flash "onchip_flash"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/23.1std/quartus/bin64/perl/lib -I C:/intelfpga/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga/23.1std/quartus/sopc_builder/bin -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0098_onchip_memory_gen/ --quartus_dir=C:/intelfpga/23.1std/quartus --verilog --config=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0098_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sw: Starting RTL generation for module 'nios_system_sw'
Info: sw:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/23.1std/quartus/bin64/perl/lib -I C:/intelfpga/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga/23.1std/quartus/sopc_builder/bin -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_sw --dir=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0099_sw_gen/ --quartus_dir=C:/intelfpga/23.1std/quartus --verilog --config=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0099_sw_gen//nios_system_sw_component_configuration.pl --do_build_sim=0}]
Info: sw: Done RTL generation for module 'nios_system_sw'
Info: sw: "nios_system" instantiated altera_avalon_pio "sw"
Info: sysid: "nios_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'nios_system_timer'
Info: timer:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelFPGA/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/23.1std/quartus/bin64//perl/lib -I C:/intelfpga/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga/23.1std/quartus/sopc_builder/bin -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_timer --dir=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0101_timer_gen/ --quartus_dir=C:/intelfpga/23.1std/quartus --verilog --config=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0101_timer_gen//nios_system_timer_component_configuration.pl --do_build_sim=0}]
Info: timer: Done RTL generation for module 'nios_system_timer'
Info: timer: "nios_system" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_nios2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/23.1std/quartus/bin64//perl/lib -I C:/intelfpga/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga/23.1std/quartus/sopc_builder/bin -I C:/intelfpga/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=nios_system_nios2_cpu --dir=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0104_cpu_gen/ --quartus_bindir=C:/intelFPGA/23.1std/quartus/bin64/ --verilog --config=C:/Users/K8E0C~1.COR/AppData/Local/Temp/alt0136_8561286471546430588.dir/0104_cpu_gen//nios_system_nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.02.18 01:16:47 (*) Starting Nios II generation
Info: cpu: # 2025.02.18 01:16:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.02.18 01:16:47 (*)   Creating all objects for CPU
Info: cpu: # 2025.02.18 01:16:47 (*)     Testbench
Info: cpu: # 2025.02.18 01:16:47 (*)     Instruction decoding
Info: cpu: # 2025.02.18 01:16:47 (*)       Instruction fields
Info: cpu: # 2025.02.18 01:16:47 (*)       Instruction decodes
Info: cpu: # 2025.02.18 01:16:47 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2025.02.18 01:16:47 (*)       Instruction controls
Info: cpu: # 2025.02.18 01:16:47 (*)     Pipeline frontend
Info: cpu: # 2025.02.18 01:16:47 (*)     Pipeline backend
Info: cpu: # 2025.02.18 01:16:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.02.18 01:16:49 (*)   Creating plain-text RTL
Info: cpu: # 2025.02.18 01:16:50 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_nios2_cpu'
Info: cpu: "nios2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_data_master_limiter"
Info: Reusing file C:/Users/K.Corneille EKON/Desktop/A3/EmbeddedProcessors/DE10-lite_Max10/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/K.Corneille EKON/Desktop/A3/EmbeddedProcessors/DE10-lite_Max10/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/K.Corneille EKON/Desktop/A3/EmbeddedProcessors/DE10-lite_Max10/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/K.Corneille EKON/Desktop/A3/EmbeddedProcessors/DE10-lite_Max10/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 34 modules, 62 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
