// Seed: 373543703
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  uwire id_3;
  reg   id_4 = 1;
  uwire id_5 = id_1 - id_5;
  id_6(
      .id_0(id_3),
      .id_1(),
      .id_2(1),
      .id_3(1),
      .id_4(id_4),
      .id_5((id_5)),
      .id_6(1'b0),
      .id_7(),
      .id_8(id_1),
      .id_9(id_3)
  );
  assign id_2 = 1'h0;
  if (1 & 1) begin : LABEL_0
    always id_4 <= 1'b0;
  end else begin : LABEL_0
    integer id_7, id_8, id_9, id_10, id_11;
  end
  assign id_3 = 1;
  wire id_12;
  supply0 id_13 = 1;
endmodule
module module_1 (
    output supply0 id_0
);
  tri0 id_2 = 1, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_12
  );
  assign modCall_1.id_5 = 0;
endmodule
