# Verilog-Based-Zig-Zag-Matrix-Scanner

A hardware design in Verilog that performs zig-zag traversal on an 8Ã—8 matrix. The matrix is stored in a ROM, and values are read diagonally (zig-zag order) and written sequentially into a RAM. This project demonstrates RTL design and functional simulation
