[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADC121S101CIMF/NOPB production of TEXAS INSTRUMENTS from the text:Product\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheendofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016\nADC121S101x Single-Channel, 0.5to1-Msps, 12-Bit Analog-to-Digital Converter\n11Features\n1•Specified Over aRange ofSample Rates\n•6-Pin WSON andSOT-23 Packages\n•Variable Power Management\n•Single Power Supply With 2.7Vto5.25 VRange\n•SPI™,QSPI ™,MICROWIRE, andDSP\nCompatible\n•AEC-Q100 Grade 1Qualified\n•DNL: +0.5 /−0.3LSB (Typical)\n•INL: ±0.40 LSB (Typical)\n•Power Consumption:\n–3-VSupply: 2mW (Typical)\n–5-VSupply: 10mW (Typical)\n2Applications\n•Portable Systems\n•Remote Data Acquisition\n•Instrumentation andControl Systems\n•Automotive3Description\nThe ADC121S101 isalow-power, single-channel\nCMOS 12-bit analog-to-digital converter with ahigh-\nspeed serial interface. Unlike the conventional\npractice ofspecifying performance atasingle sample\nrate only, theADC121S101 isfully specified over a\nsample rate range of500 ksps to1Msps. The\nconverter isbased upon asuccessive-approximation\nregister architecture with aninternal track-and-hold\ncircuit.\nThe output serial data isstraight binary, and is\ncompatible with several standards, such asSPI™,\nQSPI ™,MICROWIRE, and many common DSP\nserial interfaces.\nThe ADC121S101 operates with asingle supply with\narange from 2.7 Vto5.25 V.Normal power\nconsumption using a3Vor5Vsupply is2mW and\n10 mW, respectively. The power-down feature\nreduces thepower consumption toaslowas2.6µW\nusing a5-Vsupply.\nThe ADC121S101 ispackaged in6-pin WSON and\nSOT-23 packages. Operation over thetemperature\nrange of−40°Cto125°Cisspecified.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADC121S101WSON (6) 2.50 mm×2.20 mm\nSOT-23 (6) 2.90 mm×1.60 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nINL,fSCLK =10MHz\n2ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 3\n6PinConfiguration andFunctions ......................... 3\n7Specifications ......................................................... 4\n7.1 Absolute Maximum Ratings ...................................... 4\n7.2 ESD Ratings: ADC121S101 ..................................... 4\n7.3 ESD Ratings: ADC121S101-Q1 ............................... 4\n7.4 Recommended Operating Conditions ....................... 4\n7.5 Thermal Information ................................................. 5\n7.6 Electrical Characteristics ........................................... 5\n7.7 Timing Requirements ................................................ 7\n7.8 Typical Characteristics .............................................. 9\n8Detailed Description ............................................ 12\n8.1 Overview ................................................................. 12\n8.2 Functional Block Diagram ....................................... 138.3 Feature Description ................................................. 13\n8.4 Device Functional Modes ........................................ 15\n9Application andImplementation ........................ 17\n9.1 Application Information ............................................ 17\n9.2 Typical Application .................................................. 17\n10Power Supply Recommendations ..................... 19\n10.1 Power Management .............................................. 19\n10.2 Power Supply Noise Considerations ..................... 19\n11Layout ................................................................... 20\n11.1 Layout Guidelines ................................................ 20\n11.2 Layout Example ................................................... 20\n12Device andDocumentation Support ................. 21\n12.1 Device Support ...................................................... 21\n12.2 Community Resources .......................................... 22\n12.3 Trademarks ........................................................... 22\n12.4 Electrostatic Discharge Caution ............................ 22\n12.5 Glossary ................................................................ 22\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 22\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision G(January 2014) toRevision H Page\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section .................................................................................................. 1\nChanges from Revision F(May 2013) toRevision G Page\n•Changed sentence intheUsing theADC121S101 section .................................................................................................. 13\nChanges from Revision E(May 2013) toRevision F Page\n•Changed layout ofNational Data Sheet toTIformat ............................................................................................................. 1\n1 VA\u2009 6  CS\n2 GND 5  SDATA\n3 VIN\u2009\u20094  SCLK\n1 VA\u2009 6  CS\n2 GND 5  SDATA\n3 VIN\u2009\u20094  SCLK\n3ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated(1) Alldevices arefully pinandfunction compatible.5Device Comparison Table(1)\nRESOLUTIONSPECIFIED SAMPLE RATE RANGE\n50TO200KSPS 200TO500KSPS 500KSPS TO1MSPS\n12Bits ADC121S021 ADC121S051 ADC121S101\n10Bits ADC101S021 ADC101S051 ADC101S101\n8Bits ADC081S021 ADC081S051 ADC081S101\n6PinConfiguration andFunctions\nNGF Package\n6-Pin WSON\nTopViewDBV Package\n6-Pin SOT-23\nTopView\n(1) G=Ground, I=Input, O=Output, P=PowerPinFunctions\nPIN\nTYPE(1)DESCRIPTION\nNO. NAME\n1 VA PPositive supply pin.This pinmust beconnected toaquiet 2.7-V to5.25-V source andbypassed to\nGND with a1-µFcapacitor anda0.1-µFmonolithic capacitor located within 1cmofthepower pin.\n2 GND G Theground return forthesupply andsignals.\n3 VIN I Analog input. This signal canrange from 0VtoVA.\n4 SCLK I Digital clock input. This clock directly controls theconversion andreadout processes.\n5 SDATA O Digital data output. Theoutput samples areclocked outofthispinonfalling edges oftheSCLK pin.\n6 CS I Chip select. Onthefalling edge ofCS,aconversion process begins.\nPAD GND G Forpackage suffix CISD(X) only. TIrecommends connecting thecenter padtoground.\n4ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltages aremeasured with respect toGND =0V(unless otherwise specified).\n(3) IfMilitary/Aerospace specified devices arerequired, please contact theTexas Instruments Sales Office/Distributors foravailability and\nspecifications.\n(4) When theinput voltage atanypinexceeds thepower supply (that is,VIN<GND orVIN>VA),thecurrent atthatpinmust belimited to\n10mA. The20mAmaximum package input current rating limits thenumber ofpins thatcansafely exceed thepower supplies with an\ninput current of10mAtotwo. TheAbsolute Maximum Ratings does notapply totheVApin.Thecurrent intotheVApinislimited bythe\nAnalog Supply Voltage specification.\n(5) Theabsolute maximum junction temperature (TJmax) forthisdevice is150°C.Themaximum allowable power dissipation isdictated by\nTJmax, thejunction-to-ambient thermal resistance (θJA),andtheambient temperature (TA),andcanbecalculated using theformula\nPDmax =(TJmax−TA)/θJA.Thevalues formaximum power dissipation listed above willbereached only when thedevice isoperated\ninasevere fault condition (that is,when input oroutput pins aredriven beyond thepower supply voltages, orthepower supply polarity\nisreversed). Such conditions must always beavoided.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)(3)\nMIN MAX UNIT\nAnalog supply voltage, VA –0.3 6.5 V\nVoltage onanydigital pintoGND –0.3 6.5 V\nVoltage onanyanalog pintoGND –0.3 VA+0.3 V\nInput current atanypin(4)±10 mA\nPackage input current(4)±20 mA\nPower consumption atTA=25°C See(5)\nJunction temperature, TJ 150 °C\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings: ADC121S101\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±3500\nV\nMachine model (MM) ±300\n(1) AEC Q100-002 indicates thatHBM stressing shall beinaccordance with theANSI/ESDA/JEDEC JS-001 specification.7.3 ESD Ratings: ADC121S101-Q1\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perAEC Q100-002(1)±3500\nV\nCharged-device model (CDM), perAEC Q100-011, allpins ±300\n(1) Allvoltages aremeasured with respect toGND =0V(unless otherwise specified).7.4 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN NOM MAX UNIT\nVA Supply voltage 2.7 5.25 V\nDigital input pins voltage (regardless ofsupply voltage) –0.3 5.25 V\nAnalog input pins voltage 0 VA V\nClock frequency 25 20000 kHz\nSample rateUpto\n1Msps\nTA Operating temperature –40 125 °C\n5ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .7.5 Thermal Information\nTHERMAL METRIC(1)ADC121S101\nUNIT NGF (WSON) DBV (SOT-23)\n6PINS 6PINS\nRθJA Junction-to-ambient thermal resistance 94 265 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 118 151 °C/W\nRθJB Junction-to-board thermal resistance 69 30 °C/W\nψJT Junction-to-top characterization parameter 6.5 30 °C/W\nψJB Junction-to-board characterization parameter 69 29 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 15 N/A °C/W\n(1) Tested limits areguaranteed toTI\'sAOQL (Average Outgoing Quality Level).\n(2) Data sheet minimum andmaximum specification limits areguaranteed bydesign, test, orstatistical analysis.7.6 Electrical Characteristics\nVA=2.7Vto5.25 V,GND =0V,fSCLK=10MHz to20MHz, CL=15pF,fSAMPLE =500ksps to1Msps, andTA=25°C\n(unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN(2)TYP MAX(2)UNIT\nSTATIC CONVERTER\nResolution with nomissing codes VA=2.7Vto3.6V,–40°C≤TA≤125°C 12 Bits\nINL Integral non-linearity–40°C≤TA≤85°C,\nVA=2.7Vto3.6VSOT-23 –1 ±0.4 1\nLSBWSON –1.2 ±0.4 1\nTA=125°C,\nVA=2.7Vto3.6VSOT-23 –1.1 1\nWSON –1.3 1\nDNL Differential non-linearity–40°C≤TA≤85°C,VA=2.7Vto3.6V0.5 1\nLSB –0.9 –0.3\nTA=125°C,VA=2.7Vto3.6V –1 1\nVOFF Offset error –40°C≤TA≤125°C,VA=2.7Vto3.6V –1.2 ±0.1 1.2 LSB\nGE Gain error–40°C≤TA≤125°C,\nVA=2.7Vto3.6VSOT-23 –1.2 ±0.2 1.2\nLSB\nWSON –1.5 ±0.2 1.5\nDYNAMIC CONVERTER\nSINAD Signal-to-noise plus distortion ratioVA=2.7Vto5.25 V,–40°C≤TA≤125°C\nfIN=100kHz, –0.02 dBFS70 72 dB\nSNR Signal-to-noise ratioVA=2.7Vto5.25 V,–40°C≤TA≤85°C\nfIN=100kHz, –0.02 dBFS70.8 72.5\ndB\nVA=2.7Vto5.25 V,TA=125°C\nfIN=100kHz, –0.02 dBFS70.6\nTHD Total harmonic distortionVA=2.7Vto5.25 V,fIN=100kHz,\n–0.02 dBFS–80 dB\nSFDR Spurious-free dynamic rangeVA=2.7Vto5.25 V,fIN=100kHz,\n–0.02 dBFS82 dB\nENOB Effective number ofbitsVA=2.7Vto5.25 V,fIN=100kHz,\n–0.02 dBFS, –40°C≤TA≤125°C11.3 11.6 Bits\nIMDIntermodulation distortion,\nsecond order termsVA=5.25 V,fa=103.5 kHz, fb=113.5 kHz –78 dB\nIntermodulation distortion,\nthird order termsVA=5.25 V,fa=103.5 kHz, fb=113.5 kHz –78 dB\nFPBW –3-dB fullpower bandwidthVA=5V 11\nMHz\nVA=3V 8\n6ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\nVA=2.7Vto5.25 V,GND =0V,fSCLK=10MHz to20MHz, CL=15pF,fSAMPLE =500ksps to1Msps, andTA=25°C\n(unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS MIN(2)TYP MAX(2)UNIT\n(3) This condition isforfSCLK =20MHz.\n(4) This isthefrequency range over which theelectrical performance isguaranteed. Thedevice isfunctional over awider range which is\nspecified under Operating Ratings.\n(5) Minimum quiet time required bybusrelinquish andthestart ofthenext conversion.ANALOG INPUT\nVIN Input range 0toVA V\nIDCL DCleakage current –40°C≤TA≤125°C –1 1 µA\nCINA Input capacitanceTrack mode 30\npF\nHold mode 4\nDIGITAL INPUT\nVIH Input high voltageVA=5.25 V,–40°C≤TA≤125°C 2.4\nV\nVA=3.6V,–40°C≤TA≤125°C 2.1\nVIL Input lowvoltageVA=5V,–40°C≤TA≤125°C 0.8\nV\nVA=3V,–40°C≤TA≤125°C 0.4\nIIN Input current VIN=0VorVA,–40°C≤TA≤125°C –1 ±0.1 1 µA\nCIND Digital input capacitance –40°C≤TA≤125°C 2 4 pF\nDIGITAL OUTPUT\nVOH Output high voltageISOURCE =200µA,–40°C≤TA≤125°C VA–0.2 VA–0.07\nV\nISOURCE =1mA VA–0.1\nVOL Output lowvoltageISINK=200µA,–40°C≤TA≤125°C 0.03 0.4\nV\nISINK=1mA 0.1\nIOZH,IOZL TRI-STATE leakage current –40°C≤TA≤125°C –10 ±0.1 10 µA\nCOUT TRI-STATE output capacitance –40°C≤TA≤125°C 2 4 pF\nOutput coding Straight (natural) binary\nPOWER SUPPLY\nVA Supply voltage –40°C≤TA≤125°C 2.7 5.25 V\nIASupply current, normal mode\n(operational, CSlow)VA=5.25 V,fSAMPLE =1Msps,\n–40°C≤TA≤125°C2.0 3.2\nmA\nVA=3.6V,fSAMPLE =1Msps,\n–40°C≤TA≤125°C0.6 1.5\nSupply current, shutdown\n(CShigh)fSCLK =0MHz, VA=5V,fSAMPLE =0ksps 500 nA\nfSCLK =20MHz, VA=5V,fSAMPLE =0ksps 60 µA\nPDPower consumption, normal mode\n(operational, CSlow)VA=5V,–40°C≤TA≤125°C 10 16\nmW\nVA=3V,–40°C≤TA≤125°C 2.0 4.5\nPower consumption, shutdown\n(CShigh)fSCLK =0MHz, VA=5V,fSAMPLE =0ksps 2.5\nµW\nfSCLK =20MHz, VA=5V,fSAMPLE =0ksps 300\nAC\nfSCLK Clock frequency(3)–40°C≤TA≤125°C(4)10 20 MHz\nfS Sample rate –40°C≤TA≤125°C(4)500 1000 ksps\nDC SCLK duty cycle fSCLK =20MHz, –40°C≤TA≤125°C 40% 50% 60%\ntACQMinimum time required for\nacquisition–40°C≤TA≤125°C 350 ns\ntQUIET Quiet time –40°C≤TA≤125°C(5)50 ns\ntAD Aperture delay 3 ns\ntAJ Aperture jitter 30 ps\nIOL\n200 PA\nIOH\n200 PA1.6 V To Output Pin\nCL\n25 pF\n7ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated(1) Measured with thetiming testcircuit anddefined asthetime taken bytheoutput signal tocross 1V.\n(2) Measured with thetiming testcircuit anddefined asthetime taken bytheoutput signal tocross 1Vor2V.\n(3) tDISisderived from thetime taken bytheoutputs tochange by0.5Vwith thetiming testcircuit. Themeasured number isthen adjusted\ntoremove theeffects ofcharging ordischarging theoutput capacitance. This means thattDISisthetruebusrelinquish time, independent\nofthebusloading.7.7 Timing Requirements\nVA=2.7Vto5.25 V,GND =0V,fSCLK=10MHz to20MHz, CL=25pF,fSAMPLE =500ksps to1Msps, andTA=25°C\n(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\ntCS Minimum CSpulse width –40°C≤TA≤125°C 10 ns\ntSU CStoSCLK setup time –40°C≤TA≤125°C 10 ns\ntEN Delay from CSuntil SDATA TRI-STATE disabled(1)–40°C≤TA≤125°C 20 ns\ntACC Data access time after SCLK falling edge(2)VA=2.7Vto3.6V,\n–40°C≤TA≤125°C40\nns\nVA=4.75 Vto5.25 V,\n–40°C≤TA≤125°C20\ntCL SCLK lowpulse width –40°C≤TA≤125°C 0.4×tSCLK ns\ntCH SCLK high pulse width –40°C≤TA≤125°C 0.4×tSCLK ns\ntH SCLK todata valid hold timeVA=2.7Vto3.6V,\n–40°C≤TA≤125°C7\nns\nVA=4.75 Vto5.25 V,\n–40°C≤TA≤125°C5\ntDIS SCLK falling edge toSDATA high impedance(3)VA=2.7Vto3.6V,\n–40°C≤TA≤125°C6 25\nns\nVA=4.75 Vto5.25 V,\n–40°C≤TA≤125°C5 25\ntPOWER-UP Power-up time from fullpower down 1 µs\nFigure 1.Timing Test Circuit\nZ2 Z1 Z0 DB11 DB3 DB2 DB1 DB0tQUIETTrack\n3 leading zero bits 12 data bitsCS\nSCLK\nSDATA1 2 3 4 5 12 13 14 15 16\nTRI-STATE\n|||\ntSU\ntCL\ntEN tCHtACC\ntH tDIStCSHold\ntACQ\n17 18 1920\n8ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedFigure 2.Serial Timing Diagram\n9ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated7.8 Typical Characteristics\nTA=25°C,fSAMPLE =500ksps to1Msps, fSCLK=10MHz to20MHz, andfIN=100kHz(unless otherwise noted)\nFigure 3.DNL, fSCLK =10MHz Figure 4.INL,fSCLK =10MHz\nFigure 5.DNL, fSCLK =20MHz Figure 6.INL,fSCLK =20MHz\nFigure 7.DNL vsClock Frequency Figure 8.INLvsClock Frequency\n10ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C,fSAMPLE =500ksps to1Msps, fSCLK=10MHz to20MHz, andfIN=100kHz(unless otherwise noted)\nFigure 9.SNR vsClock Frequency Figure 10.SINAD vsClock Frequency\nFigure 11.SFDR vsClock Frequency Figure 12.THD vsClock Frequency\nFigure 13.Spectral Response\nVA=5.25 V,fSCLK =10MHzFigure 14.Spectral Response\nVA=5.25 V,fSCLK =20MHz\n11ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C,fSAMPLE =500ksps to1Msps, fSCLK=10MHz to20MHz, andfIN=100kHz(unless otherwise noted)\nFigure 15.Power Consumption\nvsThroughput, fSCLK =20MHz\nGNDSAMPLING\nCAPACITOR\nSW1\n-+ CONTROL\nLOGICCHARGE\nREDISTRIBUTION\nDAC\nSW2VIN\nVA\n2\nGNDSAMPLING\nCAPACITOR\nSW1\n-+ CONTROL\nLOGICCHARGE\nREDISTRIBUTION\nDAC\nSW2VIN\nVA\n2\n12ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe ADC121S101 isasuccessive-approximation analog-to-digital converter designed around acharge-\nredistribution digital-to-analog converter core. Simplified schematics oftheADC121S101 inboth track andhold\nmodes areshown inFigure 16andFigure 17,respectively. InFigure 16,thedevice isintrack mode: switch SW1\nconnects thesampling capacitor totheinput, and SW2 balances thecomparator inputs. The device isinthis\nstate until CSisbrought low, atwhich point thedevice moves tohold mode.\nFigure 17shows thedevice inhold mode: switch SW1 connects thesampling capacitor toground, maintaining\nthesampled voltage, andswitch SW2 unbalances thecomparator. The control logic then instructs thecharge-\nredistribution DAC toaddorsubtract fixed amounts ofcharge from thesampling capacitor until thecomparator is\nbalanced. When thecomparator isbalanced, thedigital word supplied totheDAC isthedigital representation of\ntheanalog input voltage. Thedevice moves from hold mode totrack mode onthe13th rising edge ofSCLK.\nFigure 16.ADC121S101 inTrack Mode\nFigure 17.ADC121S101 inHold Mode\nT/H12-BIT\nSUCCESSIVE\nAPPROXIMATION\nADC\nSCLK\nCS\nSDATACONTROL\nLOGICVIN\nCopyright © 2016, Texas Instruments Incorporated\n13ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated8.2 Functional Block Diagram\n8.3 Feature Description\nSee theFunctional Block Diagram fortheserial interface timing diagram fortheADC. CSischip select, which\ninitiates conversions ontheADC and frames theserial data transfers. SCLK (serial clock) controls both the\nconversion process andthetiming ofserial data. SDATA istheserial data outpin,where aconversion result is\nfound asaserial data stream.\nBasic operation oftheADC begins with CSgoing low, which initiates aconversion process and data transfer.\nSubsequent rising andfalling edges ofSCLK arelabelled with reference tothefalling edge ofCS;forexample,\nthethird falling edge ofSCLK shall refer tothethird falling edge ofSCLK after CSgoes low.\nAtthefallofCS,theSDATA pincomes outofTRI-STATE, andtheconverter moves from track mode tohold\nmode. Theinput signal issampled andheld forconversion onthefalling edge ofCS.Theconverter moves from\nhold mode totrack mode onthe13th rising edge ofSCLK (see Figure 2).The interval forthetACQspecification\nbegins atthispoint. Atleast 350nsmust pass between the13th rising edge ofSCLK andthenext falling edge of\nCS.TheSDATA pinisplaced back intoTRI-STATE after the16th falling edge ofSCLK, orattherising edge of\nCS, whichever occurs first. After aconversion iscompleted, thequiet time tQUIET must besatisfied before\nbringing CSlowagain tobegin another conversion.\nSixteen SCLK cycles arerequired toread acomplete sample from theADC. The sample bits(including leading\nzeroes) areclocked outonfalling edges ofSCLK, andareintended tobeclocked inbyareceiver onsubsequent\nfalling edges ofSCLK. TheADC produces three leading zero bitsonSDATA, followed bytwelve data bits, most\nsignificant first.\nIfCSgoes lowbefore therising edge ofSCLK, anadditional (fourth) zero bitmay becaptured bythenext falling\nedge ofSCLK.\n8.3.1 Determining Throughput\nThroughput depends onthefrequency ofSCLK andhow much time isallowed toelapse between theendofone\nconversion and thestart ofanother. Atthemaximum specified SCLK frequency, themaximum guaranteed\nthroughput isobtained byusing a20-SCLK frame. Asshown inFigure 2,theminimum allowed time between CS\nfalling edges isdetermined by1)12.5 SCLKs forHold mode, 2)thelarger oftwoquantities: either theminimum\nrequired time forTrack mode (tACQ)or2.5SCLKs tofinish reading theresult and3)0,1/2or1SCLK padding to\nensure aneven number ofSCLK cycles sothere isafalling SCLK edge when CSnext falls.\nForexample, atthefastest rateforthisfamily ofparts, SCLK is20MHz and2.5SCLKs are125ns,socalculate\ntheminimum time between CSfalling edges using Equation 1.\n12.5 ×50ns+350ns+0.5×50ns=1000 ns (1)\n(12.5 SCLKs +tACQ+1/2SCLK) which corresponds toamaximum throughput of1MSPS. Attheslowest ratefor\nthisfamily, SCLK is1MHz. Using a20cycle conversion frame asshown inFigure 2yields a20-µstime between\nCSfalling edges forathroughput of50KSPS.\nVIND1\nR1C2\n26 pFVA\nD2C1\n4 pF\nConversion Phase - Switch Open\nTrack Phase - Switch Closed\n000...001000...010\n0V011...111111...000\n000...000111...111\n111...110ADC CODE\nANALOG INPUT1 LSB = V A/4096\n0.5 LSB +VA-1.5 LSB| ||\n14ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedFeature Description (continued)\nItispossible, however, touse fewer than 20clock cycles provided thetiming parameters aremet. With a\n1-MHz SCLK, there are2500 nsin2.5-SCLK cycles, which isgreater than tACQ.After thelastdata bithascome\nout,theclock requires onefullcycle toreturn toafalling edge. Thus thetotal time between falling edges ofCSis\n12.5 ×1µs+2.5×1µs+1×1µs=16µs,which isathroughput of62.5 KSPS.\n8.3.2 ADC Transfer Function\nTheoutput format oftheADC isstraight binary. Code transitions occur midway between successive integer LSB\nvalues. The LSB width fortheADC isVA/4096. Figure 18shows theideal transfer characteristic. The transition\nfrom anoutput code of0000 0000 0000 toacode of0000 0000 0001 isat1/2LSB, oravoltage ofVA/8192.\nOther code transitions occur atsteps ofoneLSB.\nFigure 18.Ideal Transfer Characteristic\n8.3.3 Analog Inputs\nFigure 19shows anequivalent circuit fortheADC\'s input. Diodes D1and D2provide ESD protection forthe\nanalog inputs. Atnotime must theanalog input gobeyond (VA+300mV) or(GND−300mV), asthese ESD\ndiodes willbegin conducting, which could result inerratic operation. Forthisreason, theESD diodes must notbe\nused toclamp theinput signal.\nThe capacitor C1inFigure 19hasatypical value of4pF,andismainly thepackage pincapacitance. Resistor\nR1istheonresistance ofthetrack orhold switch, and istypically 500Ω.Capacitor C2istheADC sampling\ncapacitor andistypically 26pF.TheADC delivers thebest performance when driven byalow-impedance source\ntoeliminate distortion caused bythecharging ofthesampling capacitance. This isespecially important when\nusing theADC tosample ACsignals. Also important when sampling dynamic signals isananti-aliasing filter.\nFigure 19.Equivalent Input Circuit\n15ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedFeature Description (continued)\n8.3.4 Digital Inputs andOutputs\nThe ADC digital inputs (SCLK andCS) arenotlimited bythesame maximum ratings astheanalog inputs. The\ndigital input pins areinstead limited to5.25 Vwith respect toGND, regardless ofVA,thesupply voltage. This\nallows theADC tobeinterfaced with awide range oflogic levels, independent ofthesupply voltage.\n8.4 Device Functional Modes\nThe ADC hastwopossible modes ofoperation: normal mode, and shutdown mode. The ADC enters normal\nmode (and aconversion process isbegun) when CSispulled low. The device enters shutdown mode ifCSis\npulled high before thetenth falling edge ofSCLK after CSispulled low, orstays innormal mode ifCSremains\nlow. Once inshutdown mode, thedevice stays there until CSisbrought lowagain. Byvarying theratio oftime\nspent inthenormal and shutdown modes, asystem may trade offthroughput forpower consumption, with a\nsample rateaslowaszero.\n8.4.1 Normal Mode\nThe fastest possible throughput isobtained byleaving theADC innormal mode atalltimes, sothere areno\npower-up delays. Tokeep thedevice innormal mode continuously, CSmust bekept lowuntil after the10th\nfalling edge ofSCLK after thestart ofaconversion (remember thataconversion isinitiated bybringing CSlow).\nIfCSisbrought high after the10th falling edge, butbefore the16th falling edge, thedevice willremain innormal\nmode, butthecurrent conversion willbeaborted, and SDATA willreturn toTRI-STATE (truncating theoutput\nword).\nSixteen SCLK cycles arerequired toread allofaconversion word from thedevice. After sixteen SCLK cycles\nhave elapsed, CSmay beidled either high orlowuntil thenext conversion. IfCSisidled low, itmust bebrought\nhigh again before thestart ofthenext conversion, which begins when CSisagain brought low.\nAfter sixteen SCLK cycles, SDATA returns toTRI-STATE. Another conversion may bestarted, after tQUIET has\nelapsed, bybringing CSlowagain.\n8.4.2 Shutdown Mode\nShutdown mode isappropriate forapplications thateither donotsample continuously, oritisacceptable totrade\nthroughput forpower consumption. When theADC isinshutdown mode, alloftheanalog circuitry isturned off.\nToenter shutdown mode, aconversion must beinterrupted bybringing CShigh anytime between thesecond\nand tenth falling edges ofSCLK, asshown inFigure 20.Once CShasbeen brought high inthismanner, the\ndevice willenter shutdown mode; thecurrent conversion willbeaborted andSDATA willenter TRI-STATE. IfCS\nisbrought high before thesecond falling edge ofSCLK, thedevice willnotchange mode; thisistoavoid\naccidentally changing mode asaresult ofnoise ontheCSline.\nFigure 20.Entering Shutdown Mode\n16ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedDevice Functional Modes (continued)\nFigure 21.Entering Normal Mode\nToexitshutdown mode, bring CSback low. Upon bringing CSlow, theADC begins powering up(see Timing\nRequirements forpower-up time specifications). This power-up delay results inthefirstconversion result being\nunusable. Thesecond conversion performed after power up,however, isvalid, asshown inFigure 21.\nIfCSisbrought back high before the10th falling edge ofSCLK, thedevice returns toshutdown mode. This is\ndone toavoid accidentally entering normal mode asaresult ofnoise ontheCSline. Toexitshutdown mode and\nremain innormal mode, CSmust bekept lowuntil after the10th falling edge ofSCLK. TheADC isfully powered\nupafter 16SCLK cycles.\nMICROPROCESSOR\nDSPSCLK\nCS\nSDATA\nGNDVA\nADC121S101LP2950 5V\n1 PF 0.1 PF 0.1 PF 1 PF\nVIN\nCopyright © 2016, Texas Instruments Incorporated\n17ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nFigure 22shows atypical application oftheADC. Inthisexample, power isprovided byTI\'sLP2950 low-dropout\nvoltage regulator, available inavariety offixed andadjustable output voltages. Thepower supply pinisbypassed\nwith acapacitor network placed close totheADC. Because thereference fortheADC isthesupply voltage, any\nnoise onthesupply degrades thenoise performance ofthedevice. Tokeep noise offthesupply, useadedicated\nlinear regulator forthisdevice, orprovide sufficient decoupling from other circuitry tokeep noise offtheADC\nsupply pin.Because oftheADC\'s lowpower requirements, itisalso possible touseaprecision reference asa\npower supply tomaximize performance. The three-wire interface isshown inFigure 22connected toa\nmicroprocessor orDSP.\n9.2 Typical Application\nFigure 22.Typical Application Circuit\n9.2.1 Design Requirements\nApositive supply-only, data acquisition system iscapable ofdigitizing asingle-ended input signal ranging from\n0Vto5Vwith athroughput upto1Msps. The ADC121S101 must interface toanMCU whose supply issetat\n5V.\n9.2.2 Detailed Design Procedure\nThesignal range requirement forces thedesign touse5-Vanalog supply atVA,analog supply. This follows from\nthefactthat VAisalso areference potential fortheADC. The maximum sampling rate oftheADC121S101\nFs=FSCLK /20.\nNoise consideration must begiven totheSPIinterface, especially when themaster MCU iscapable ofproducing\nfastrising edges onthedigital bus signals. Inserting small resistances inthedigital signal path may help in\nreducing theground bounce, andthus improve theoverall noise performance ofthesystem.\nTake care when thesignal source iscapable ofproducing voltages beyond VA.Insuch instances, theinternal\nESD diodes may start conducting. The ESD diodes arenotintended asinput signal clamps. Toprovide the\ndesired clamping action useSchottky diodes.\nA0.1-µFcapacitor must beplaced close tothesupply pinoftheADC121S101.\n000...001000...010\n0V011...111111...000\n000...000111...111\n111...110ADC CODE\nANALOG INPUT1 LSB = V A/4096\n0.5 LSB +VA-1.5 LSB| ||\n18ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedTypical Application (continued)\nAsmall capacitor (1nFto10nF)placed ontheinput pincanhelp theinternal sampling capacitor settle. Ifthe\nADC121S101 isdriven byanoperational amplifier, asmall resistor (50Ωto200Ω)must beplaced between the\noutput oftheoperational amplifier andthejunction ofthecapacitor andtheADC121S101 input pin.\n9.2.3 Application Curve\nFigure 23.ADC Transfer Characteristic\n19ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated10Power Supply Recommendations\nThepower supply pinisbypassed with acapacitor network located close totheADC. Because thereference for\ntheADC isthesupply voltage, anynoise onthesupply degrades device noise performance. Tokeep noise off\nthesupply, useadedicated linear regulator forthisdevice, orprovide sufficient decoupling from other circuitry to\nkeep noise offtheADC supply pin.Because oftheADC\'s lowpower requirements, itisalso possible tousea\nprecision reference asapower supply tomaximize performance.\n10.1 Power Management\nTheADC takes time topower up,either after firstapplying VA,orafter returning tonormal mode from shutdown\nmode. This corresponds toone dummy conversion forany SCLK frequency within thespecifications inthis\ndocument. After thisfirstdummy conversion, theADC performs conversions properly. Note thatthetQUIET time\nmust stillbeincluded between thefirstdummy conversion andthesecond valid conversion.\nWhen theVAsupply isfirstapplied, theADC may power upineither ofthetwomodes: normal orshutdown. As\nsuch, onedummy conversion must beperformed after start-up, asdescribed intheprevious paragraph. Thepart\nmay then beplaced intoeither normal mode ortheshutdown mode, asdescribed inNormal Mode andShutdown\nMode .\nWhen theADC isoperated continuously innormal mode, themaximum throughput isfSCLK /20atthemaximum\nspecified fSCLK.Throughput may betraded forpower consumption byrunning fSCLK atitsmaximum specified rate\nandperforming fewer conversions perunittime, raising theADC CSlineafter the10th andbefore the15th fallof\nSCLK ofeach conversion. Figure 15shows aplotoftypical power consumption versus throughput. Tocalculate\nthepower consumption foragiven throughput, multiply thefraction oftime spent inthenormal mode bythe\nnormal mode power consumption and add thefraction oftime spent inshutdown mode multiplied bythe\nshutdown mode power consumption. Note that thecurve ofpower consumption vsthroughput isessentially\nlinear. This isbecause thepower consumption intheshutdown mode issosmall thatitcanbeignored forall\npractical purposes.\n10.2 Power Supply Noise Considerations\nThe charging ofanyoutput load capacitance requires current from thepower supply, VA.The current pulses\nrequired from thesupply tocharge theoutput capacitance causes voltage variations onthesupply. Ifthese\nvariations arelarge enough, they could degrade SNR and SINAD performance oftheADC. Furthermore,\ndischarging theoutput capacitance when thedigital output goes from alogic high toalogic lowdumps current\nintothediesubstrate, which isresistive. Load discharge currents causes ground bounce noise inthesubstrate\nthat degrades noise performance ifthat current islarge enough. The larger theoutput capacitance, themore\ncurrent flows through thediesubstrate andthegreater isthenoise coupled intotheanalog channel, degrading\nnoise performance.\nTokeep noise outofthepower supply, keep theoutput load capacitance assmall aspractical. Itisgood practice\ntousea100-Ωseries resistor attheADC output, placed asclose totheADC output pinaspractical. This limits\nthecharge anddischarge current oftheoutput capacitance andimproves noise performance.\n20ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\nCapacitive coupling between thenoisy digital circuitry and thesensitive analog circuitry can lead topoor\nperformance. Thesolution istokeep theanalog circuitry separated from thedigital circuitry.\nGenerally, analog and digital lines must cross each other at90°toavoid crosstalk. However, tomaximize\naccuracy inhigh resolution systems, avoid crossing analog anddigital lines altogether.\nThe analog input must beisolated from noisy signal traces toavoid coupling ofspurious signals intotheinput.\nAny external component (forexample, afilter capacitor) connected between theconverter\'s input pins and\nground must beconnected toaclean point oftheground.\nA0.1-µFcapacitor must beplaced close tothesupply pinoftheADC121S101.\n11.2 Layout Example\nFigure 24.ADC121S101 Sample Layout\n21ADC121S101 ,ADC121S101-Q1\nwww.ti.com SNAS304H –JANUARY 2006 –REVISED APRIL 2016\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Device Support\n12.1.1 Device Nomenclature\nACQUISITION TIME isthetime required toacquire theinput voltage. That is,itistime required forthehold\ncapacitor tocharge uptotheinput voltage. Acquisition time ismeasured backwards from thefalling edge ofCS\nwhen thesignal issampled andthepart moves from Track toHold. The start ofthetime interval thatcontains\ntACQisthe13th rising edge ofSCLK oftheprevious conversion when thepartmoves from hold totrack. Theuser\nmust ensure thatthetime between the13th rising edge ofSCLK andthefalling edge ofthenext CSisnotless\nthan tACQtomeet performance specifications.\nAPERTURE DELAY isthetime after thefalling edge ofCStowhen theinput signal isacquired orheld for\nconversion.\nAPERTURE JITTER (APERTURE UNCERTAINTY) isthevariation inaperture delay from sample tosample.\nAperture jitter manifests itself asnoise intheoutput.\nCONVERSION TIME isthetime required, after theinput voltage isacquired, fortheADC toconvert theinput\nvoltage toadigital word. This isfrom thefalling edge ofCSwhen theinput signal issampled tothe16th falling\nedge ofSCLK when theSDATA output goes intoTRI-STATE.\nDIFFERENTIAL NON-LINEARITY (DNL) isthemeasure ofthemaximum deviation from theideal step size of1\nLSB.\nDUTY CYCLE istheratio ofthetime thatarepetitive digital waveform ishigh tothetotal time ofoneperiod. The\nspecification here refers totheSCLK.\nEFFECTIVE NUMBER OFBITS (ENOB, orEFFECTIVE BITS) isanother method ofspecifying Signal-to-Noise\nandDistortion orSINAD. ENOB isdefined as(SINAD−1.76) /6.02 andsays thattheconverter isequivalent to\naperfect ADC ofthis(ENOB) number ofbits.\nFULL POWER BANDWIDTH isameasure ofthefrequency atwhich thereconstructed output fundamental\ndrops 3dBbelow itslowfrequency value forafullscale input.\nGAIN ERROR isthedeviation ofthelastcode transition (111...110) to(111...111) from theideal (VREF−1.5\nLSB), after adjusting foroffset error.\nINTEGRAL NON-LINEARITY (INL) isameasure ofthedeviation ofeach individual code from alinedrawn from\nnegative fullscale (½LSB below thefirstcode transition) through positive fullscale (½LSB above thelastcode\ntransition). Thedeviation ofanygiven code from thisstraight lineismeasured from thecenter ofthatcode value.\nINTERMODULATION DISTORTION (IMD) isthecreation ofadditional spectral components asaresult oftwo\nsinusoidal frequencies being applied totheADC input atthesame time. Itisdefined astheratio ofthepower in\nthesecond andthird order intermodulation products tothesum ofthepower inboth oftheoriginal frequencies.\nIMD isusually expressed indB.\nMISSING CODES arethose output codes that willnever appear attheADC outputs. The ADC121S101 is\nguaranteed nottohave anymissing codes.\nOFFSET ERROR isthedeviation ofthefirstcode transition (000...000) to(000...001) from theideal (i.e.GND +\n0.5LSB).\nSIGNAL TONOISE RATIO (SNR) istheratio, expressed indB,ofthermsvalue oftheinput signal totherms\nvalue ofthesum ofallother spectral components below one-half thesampling frequency, notincluding\nharmonics ord.c.\nSIGNAL TONOISE PLUS DISTORTION (S/N+D orSINAD) Istheratio, expressed indB,ofthermsvalue ofthe\ninput signal totherms value ofalloftheother spectral components below halftheclock frequency, including\nharmonics butexcluding d.c.\nSPURIOUS FREE DYNAMIC RANGE (SFDR) isthedifference, expressed indB,between thedesired signal\namplitude totheamplitude ofthepeak spurious spectral component, where aspurious spectral component is\nanysignal present intheoutput spectrum thatisnotpresent attheinput andmay ormay notbeaharmonic.\n\x87 THD = 20 log10Af12"Af22 + + A f62\n22ADC121S101 ,ADC121S101-Q1\nSNAS304H –JANUARY 2006 –REVISED APRIL 2016 www.ti.com\nProduct Folder Links: ADC121S101 ADC121S101-Q1Submit Documentation Feedback Copyright ©2006 –2016, Texas Instruments IncorporatedDevice Support (continued)\nTOTAL HARMONIC DISTORTION (THD) istheratio, expressed indBordBc, ofthermstotal ofthefirstfive\nharmonic components attheoutput tothermslevel oftheinput signal frequency asseen attheoutput. THD is\ncalculated as\n(2)\nwhere Af1istheRMS power oftheinput frequency attheoutput andAf2through Af6aretheRMS power inthe\nfirst5harmonic frequencies.\nTHROUGHPUT TIME istheminimum time required between thestart oftwosuccessive conversion. Itisthe\nacquisition time plus theconversion time.\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "ASIS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. Theleads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice andrevision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADC121S101CIMF/NOPB ACTIVE SOT-23 DBV 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X01C\nADC121S101CIMFX/NOPB ACTIVE SOT-23 DBV 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X01C\nADC121S101CISD/NOPB ACTIVE WSON NGF 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X1C\nADC121S101QIMF/NOPB ACTIVE SOT-23 DBV 61000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X07Q\nADC121S101QIMFX/NOPB ACTIVE SOT-23 DBV 63000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 X07Q\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2Important Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ADC121S101, ADC121S101-Q1 :\n•Catalog: ADC121S101\n•Automotive: ADC121S101-Q1\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADC121S101CIMF/NOPB SOT-23 DBV 61000 178.0 8.43.23.21.44.08.0 Q3\nADC121S101CIMFX/NOP\nBSOT-23 DBV 63000 178.0 8.43.23.21.44.08.0 Q3\nADC121S101CISD/NOPB WSON NGF 61000 178.0 12.4 2.82.51.08.012.0 Q1\nADC121S101QIMF/NOPB SOT-23 DBV 61000 178.0 8.43.23.21.44.08.0 Q3\nADC121S101QIMFX/NOP\nBSOT-23 DBV 63000 178.0 8.43.23.21.44.08.0 Q3\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 24-Aug-2017\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADC121S101CIMF/NOPB SOT-23 DBV 61000 210.0 185.0 35.0\nADC121S101CIMFX/NOP\nBSOT-23 DBV 63000 210.0 185.0 35.0\nADC121S101CISD/NOPB WSON NGF 61000 210.0 185.0 35.0\nADC121S101QIMF/NOPB SOT-23 DBV 61000 210.0 185.0 35.0\nADC121S101QIMFX/NOP\nBSOT-23 DBV 63000 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 24-Aug-2017\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n0.22\n0.08 TYP0.253.02.6\n2X 0.951.45 MAX\n0.150.00 TYP6X 0.500.25\n0.60.3 TYP 8\n0 TYP1.9A\n3.052.75B1.751.45\n(1.1)SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.5. Refernce JEDEC MO-178.0.2 C A B1\n3452INDEX AREAPIN 1\n6\nGAGE PLANE\nSEATING PLANE0.1 CSCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nARROUND0.07 MINARROUND6X (1.1)\n6X (0.6)\n(2.6)2X (0.95)\n(R0.05) TYP\n4214840/C   06/2021SOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. SYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XPKG\n1\n3 45 26\nSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILSEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(2.6)2X(0.95)6X (1.1)\n6X (0.6)\n(R0.05) TYPSOT-23 - 1.45 mm max height DBV0006A\nSMALL OUTLINE TRANSISTOR\n4214840/C   06/2021\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate     design recommendations. 9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:15XSYMMPKG\n1\n3 45 26\nMECHANICAL  DATA\nNGF0006A\nwww .ti.com\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE\nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”\nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY\nIMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD\nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate\nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable\nstandards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you\npermission to use these resources only for development of an application that uses the TI products described in the resource. Other\nreproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party\nintellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages,\ncosts, losses, and liabilities arising out of your use of these resources.\nTI’s products are provided subject to TI’s Terms of Sale ( https:www.ti.com/legal/termsofsale.html ) or other applicable terms available either\non ti.com  or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s\napplicable warranties or warranty disclaimers for TI products. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 2021, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADC121S101CIMF/NOPB

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VA): 2.7V to 5.25V
  - Absolute Maximum Analog Supply Voltage: -0.3V to 6.5V
- **Current Ratings**: 
  - Supply Current (Normal Mode at 5V): 2.0 mA (typical)
  - Power Consumption: 
    - 3V Supply: 2 mW (typical)
    - 5V Supply: 10 mW (typical)
    - Power-down mode: 2.5 µW (typical)
- **Operating Temperature Range**: -40°C to 125°C
- **Package Type**: 
  - Available in 6-pin WSON and SOT-23 packages
- **Special Features**: 
  - SPI™, QSPI™, MICROWIRE, and DSP compatible
  - AEC-Q100 Grade 1 qualified
  - Low power consumption with power management features
  - Integral Non-Linearity (INL): ±0.40 LSB (typical)
  - Differential Non-Linearity (DNL): +0.5 / -0.3 LSB (typical)
- **Moisture Sensitive Level (MSL)**: Level 1 (according to JEDEC J-STD-020E)

#### Description:
The **ADC121S101** is a low-power, single-channel, 12-bit analog-to-digital converter (ADC) designed for high-speed applications. It utilizes a successive-approximation register architecture with an internal track-and-hold circuit, allowing it to convert analog signals into digital data efficiently. The ADC operates over a sample rate range of 500 ksps to 1 Msps and is specified for various sample rates, making it versatile for different applications.

#### Typical Applications:
- **Portable Systems**: Ideal for battery-operated devices due to its low power consumption.
- **Remote Data Acquisition**: Suitable for applications requiring data collection from remote sensors.
- **Instrumentation and Control Systems**: Used in measurement and control applications where precise analog-to-digital conversion is necessary.
- **Automotive Applications**: AEC-Q100 qualification makes it suitable for automotive environments.

This ADC is particularly useful in systems where space is limited and power efficiency is critical, such as in mobile devices, automotive sensors, and industrial control systems. Its compatibility with various serial communication protocols allows for easy integration into existing systems.