
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -23.03

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.18

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.18

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.64 source latency cs_registers_i.mcycle_counter_i.counter_q[31]$_DFFE_PN0P_/CK ^
  -0.27 target latency gen_regfile_ff.register_file_i.rf_reg_q[895]$_DFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.37 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[54]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.51    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold134/A (CLKBUF_X1)
     1   27.41    0.06    0.09    0.53 ^ hold134/Z (CLKBUF_X1)
                                         net405 (net)
                  0.06    0.00    0.53 ^ input142/A (BUF_X32)
   102  296.34    0.01    0.03    0.56 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.08    0.06    0.63 ^ cs_registers_i.mcycle_counter_i.counter_q[54]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.63   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.06    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.75    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.29    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.05    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.28    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.01    0.22 ^ clkbuf_4_4_0_clk/A (CLKBUF_X3)
    13   31.09    0.03    0.07    0.29 ^ clkbuf_4_4_0_clk/Z (CLKBUF_X3)
                                         clknet_4_4_0_clk (net)
                  0.03    0.00    0.29 ^ clkbuf_leaf_104_clk/A (CLKBUF_X3)
     8   10.27    0.01    0.04    0.33 ^ clkbuf_leaf_104_clk/Z (CLKBUF_X3)
                                         clknet_leaf_104_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.mcycle_counter_i.counter_q[54]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.33   clock reconvergence pessimism
                          0.28    0.62   library removal time
                                  0.62   data required time
-----------------------------------------------------------------------------
                                  0.62   data required time
                                 -0.63   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.06    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.75    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.29    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.05    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.28    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   25.25    0.02    0.06    0.28 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_111_clk/A (CLKBUF_X3)
     7    8.95    0.01    0.04    0.33 ^ clkbuf_leaf_111_clk/Z (CLKBUF_X3)
                                         clknet_leaf_111_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    4.53    0.02    0.08    0.40 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01162_ (net)
                  0.02    0.00    0.40 ^ _26034_/A1 (OAI22_X1)
     1    1.15    0.01    0.01    0.42 v _26034_/ZN (OAI22_X1)
                                         _01828_ (net)
                  0.01    0.00    0.42 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X2)
                                  0.42   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.06    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.75    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.29    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.05    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.28    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
     9   25.25    0.02    0.06    0.28 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    0.29 ^ clkbuf_leaf_67_clk/A (CLKBUF_X3)
     8   10.69    0.01    0.04    0.33 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
                                         clknet_leaf_67_clk (net)
                  0.01    0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    0.33   clock reconvergence pessimism
                          0.00    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.51    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold134/A (CLKBUF_X1)
     1   27.41    0.06    0.09    0.53 ^ hold134/Z (CLKBUF_X1)
                                         net405 (net)
                  0.06    0.00    0.53 ^ input142/A (BUF_X32)
   102  296.34    0.01    0.03    0.56 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.04    0.03    0.59 ^ max_length260/A (BUF_X32)
   147  383.30    0.01    0.03    0.62 ^ max_length260/Z (BUF_X32)
                                         net262 (net)
                  0.13    0.10    0.72 ^ wire256/A (BUF_X32)
   148  372.82    0.01    0.03    0.76 ^ wire256/Z (BUF_X32)
                                         net258 (net)
                  0.10    0.08    0.83 ^ max_length255/A (BUF_X32)
   106  252.42    0.01    0.03    0.87 ^ max_length255/Z (BUF_X32)
                                         net257 (net)
                  0.03    0.02    0.89 ^ wire254/A (BUF_X32)
   165  348.80    0.01    0.03    0.91 ^ wire254/Z (BUF_X32)
                                         net256 (net)
                  0.14    0.12    1.03 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.03   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   42.06    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    2.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.00    0.01    0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.18    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.22    0.01    0.03    2.29 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.29 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   73.95    0.06    0.08    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.01    2.38 ^ clkbuf_4_10_0_clk_i_regs/A (CLKBUF_X3)
    11   26.86    0.02    0.07    2.44 ^ clkbuf_4_10_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk_i_regs (net)
                  0.02    0.00    2.44 ^ clkbuf_leaf_52_clk_i_regs/A (CLKBUF_X3)
     8   10.06    0.01    0.04    2.48 ^ clkbuf_leaf_52_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_52_clk_i_regs (net)
                  0.01    0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.48   clock reconvergence pessimism
                          0.03    2.51   library recovery time
                                  2.51   data required time
-----------------------------------------------------------------------------
                                  2.51   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  1.49   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[28]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.06    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.75    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.29    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.05    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.28    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
     9   26.62    0.02    0.07    0.28 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.02    0.00    0.28 ^ clkbuf_leaf_11_clk/A (CLKBUF_X3)
     9   11.50    0.01    0.04    0.33 ^ clkbuf_leaf_11_clk/Z (CLKBUF_X3)
                                         clknet_leaf_11_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[28]$_DFFE_PN_/CK (DFF_X1)
     2    6.97    0.01    0.09    0.42 v if_stage_i.instr_rdata_alu_id_o[28]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[28] (net)
                  0.01    0.00    0.42 v _16329_/A (BUF_X8)
     5   28.73    0.01    0.03    0.45 v _16329_/Z (BUF_X8)
                                         _10501_ (net)
                  0.01    0.00    0.45 v _16339_/A3 (NOR4_X4)
     5    9.85    0.05    0.09    0.54 ^ _16339_/ZN (NOR4_X4)
                                         _10511_ (net)
                  0.05    0.00    0.54 ^ _16374_/A2 (NAND2_X1)
     1    1.76    0.01    0.02    0.56 v _16374_/ZN (NAND2_X1)
                                         _10544_ (net)
                  0.01    0.00    0.56 v _16378_/B1 (OAI33_X1)
     2    4.07    0.07    0.09    0.64 ^ _16378_/ZN (OAI33_X1)
                                         _10548_ (net)
                  0.07    0.00    0.64 ^ _16382_/A (OAI21_X1)
     1    2.35    0.02    0.03    0.67 v _16382_/ZN (OAI21_X1)
                                         _10552_ (net)
                  0.02    0.00    0.67 v _16383_/A2 (NAND2_X1)
     1    7.19    0.02    0.03    0.71 ^ _16383_/ZN (NAND2_X1)
                                         _10553_ (net)
                  0.02    0.00    0.71 ^ _16384_/A4 (NAND4_X4)
     3   13.87    0.03    0.04    0.75 v _16384_/ZN (NAND4_X4)
                                         _15358_ (net)
                  0.03    0.00    0.75 v _16385_/A (INV_X4)
     2    7.21    0.01    0.02    0.77 ^ _16385_/ZN (INV_X4)
                                         _15361_ (net)
                  0.01    0.00    0.77 ^ _29612_/B (HA_X1)
     1    3.84    0.01    0.04    0.81 ^ _29612_/CO (HA_X1)
                                         _15367_ (net)
                  0.01    0.00    0.81 ^ _17380_/A (BUF_X4)
     7   19.45    0.01    0.03    0.84 ^ _17380_/Z (BUF_X4)
                                         _11505_ (net)
                  0.01    0.00    0.84 ^ _17748_/A1 (NAND3_X2)
     1    1.82    0.01    0.02    0.85 v _17748_/ZN (NAND3_X2)
                                         _11857_ (net)
                  0.01    0.00    0.85 v _17749_/B (MUX2_X2)
     5   23.63    0.02    0.08    0.93 v _17749_/Z (MUX2_X2)
                                         _11858_ (net)
                  0.02    0.00    0.93 v _18001_/B2 (AOI21_X4)
     3   15.08    0.03    0.05    0.98 ^ _18001_/ZN (AOI21_X4)
                                         _12099_ (net)
                  0.03    0.00    0.98 ^ _20747_/A (BUF_X8)
     6   31.18    0.01    0.03    1.01 ^ _20747_/Z (BUF_X8)
                                         _04030_ (net)
                  0.01    0.00    1.01 ^ _20768_/A (BUF_X16)
     5   15.39    0.01    0.02    1.03 ^ _20768_/Z (BUF_X16)
                                         _04050_ (net)
                  0.01    0.00    1.03 ^ _20769_/A (XNOR2_X2)
     1    1.90    0.01    0.01    1.04 v _20769_/ZN (XNOR2_X2)
                                         _04051_ (net)
                  0.01    0.00    1.04 v _20771_/B (MUX2_X1)
     2    7.56    0.02    0.07    1.11 v _20771_/Z (MUX2_X1)
                                         _14065_ (net)
                  0.02    0.00    1.12 v _29267_/A (FA_X1)
     2    7.51    0.02    0.09    1.20 v _29267_/CO (FA_X1)
                                         _14067_ (net)
                  0.02    0.00    1.20 v _17603_/B1 (AOI21_X2)
     2    5.33    0.03    0.04    1.24 ^ _17603_/ZN (AOI21_X2)
                                         _11719_ (net)
                  0.03    0.00    1.24 ^ _17610_/B2 (OAI221_X2)
     3   10.87    0.03    0.05    1.29 v _17610_/ZN (OAI221_X2)
                                         _11726_ (net)
                  0.03    0.00    1.29 v _17723_/B1 (AOI221_X2)
     3   11.25    0.07    0.11    1.40 ^ _17723_/ZN (AOI221_X2)
                                         _11833_ (net)
                  0.07    0.00    1.40 ^ _17804_/B1 (AOI21_X4)
     5   17.64    0.02    0.03    1.43 v _17804_/ZN (AOI21_X4)
                                         _11910_ (net)
                  0.02    0.00    1.43 v _18358_/B1 (AOI21_X4)
     4   18.77    0.03    0.05    1.48 ^ _18358_/ZN (AOI21_X4)
                                         _12437_ (net)
                  0.03    0.00    1.48 ^ _19226_/B1 (OAI21_X4)
     3   11.43    0.02    0.02    1.50 v _19226_/ZN (OAI21_X4)
                                         _13266_ (net)
                  0.02    0.00    1.50 v _19589_/B1 (AOI221_X2)
     2   12.74    0.07    0.11    1.61 ^ _19589_/ZN (AOI221_X2)
                                         _03392_ (net)
                  0.07    0.00    1.61 ^ _19614_/B (XNOR2_X2)
     1    6.76    0.03    0.05    1.67 ^ _19614_/ZN (XNOR2_X2)
                                         _03417_ (net)
                  0.03    0.00    1.67 ^ rebuffer6/A (BUF_X8)
     6   57.08    0.02    0.03    1.70 ^ rebuffer6/Z (BUF_X8)
                                         net277 (net)
                  0.02    0.01    1.71 ^ _19615_/A (INV_X16)
     5   30.53    0.01    0.01    1.72 v _19615_/ZN (INV_X16)
                                         alu_adder_result_ex[31] (net)
                  0.01    0.00    1.72 v _24287_/B2 (AOI221_X2)
     1    3.68    0.04    0.08    1.80 ^ _24287_/ZN (AOI221_X2)
                                         _07118_ (net)
                  0.04    0.00    1.80 ^ _24288_/A1 (NOR2_X2)
     3   10.24    0.01    0.02    1.82 v _24288_/ZN (NOR2_X2)
                                         _07119_ (net)
                  0.01    0.00    1.82 v _24510_/A (INV_X2)
     2    9.02    0.01    0.02    1.84 ^ _24510_/ZN (INV_X2)
                                         _07307_ (net)
                  0.01    0.00    1.84 ^ _24772_/A1 (NAND2_X2)
     1    2.66    0.01    0.01    1.86 v _24772_/ZN (NAND2_X2)
                                         _07421_ (net)
                  0.01    0.00    1.86 v _24773_/B (MUX2_X1)
     2    2.18    0.01    0.06    1.92 v _24773_/Z (MUX2_X1)
                                         net237 (net)
                  0.01    0.00    1.92 v output235/A (BUF_X1)
     1    0.83    0.00    0.03    1.94 v output235/Z (BUF_X1)
                                         instr_addr_o[31] (net)
                  0.00    0.00    1.94 v instr_addr_o[31] (out)
                                  1.94   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (propagated)
                          0.00    2.20   clock reconvergence pessimism
                         -0.44    1.76   output external delay
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.44    0.44 ^ input external delay
     1    1.51    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    0.44 ^ hold134/A (CLKBUF_X1)
     1   27.41    0.06    0.09    0.53 ^ hold134/Z (CLKBUF_X1)
                                         net405 (net)
                  0.06    0.00    0.53 ^ input142/A (BUF_X32)
   102  296.34    0.01    0.03    0.56 ^ input142/Z (BUF_X32)
                                         net144 (net)
                  0.04    0.03    0.59 ^ max_length260/A (BUF_X32)
   147  383.30    0.01    0.03    0.62 ^ max_length260/Z (BUF_X32)
                                         net262 (net)
                  0.13    0.10    0.72 ^ wire256/A (BUF_X32)
   148  372.82    0.01    0.03    0.76 ^ wire256/Z (BUF_X32)
                                         net258 (net)
                  0.10    0.08    0.83 ^ max_length255/A (BUF_X32)
   106  252.42    0.01    0.03    0.87 ^ max_length255/Z (BUF_X32)
                                         net257 (net)
                  0.03    0.02    0.89 ^ wire254/A (BUF_X32)
   165  348.80    0.01    0.03    0.91 ^ wire254/Z (BUF_X32)
                                         net256 (net)
                  0.14    0.12    1.03 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.03   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock source latency
     2   42.06    0.00    0.00    2.20 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    2.21 ^ clkbuf_regs_0_core_clock/A (CLKBUF_X3)
     1    2.00    0.01    0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_0_core_clock (net)
                  0.01    0.00    2.23 ^ delaybuf_0_core_clock/A (CLKBUF_X3)
     1    2.18    0.01    0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
                                         delaynet_1_core_clock (net)
                  0.01    0.00    2.26 ^ delaybuf_1_core_clock/A (CLKBUF_X3)
     1    2.22    0.01    0.03    2.29 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
                                         clk_i_regs (net)
                  0.01    0.00    2.29 ^ clkbuf_0_clk_i_regs/A (CLKBUF_X3)
    16   73.95    0.06    0.08    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_0_clk_i_regs (net)
                  0.06    0.01    2.38 ^ clkbuf_4_10_0_clk_i_regs/A (CLKBUF_X3)
    11   26.86    0.02    0.07    2.44 ^ clkbuf_4_10_0_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_4_10_0_clk_i_regs (net)
                  0.02    0.00    2.44 ^ clkbuf_leaf_52_clk_i_regs/A (CLKBUF_X3)
     8   10.06    0.01    0.04    2.48 ^ clkbuf_leaf_52_clk_i_regs/Z (CLKBUF_X3)
                                         clknet_leaf_52_clk_i_regs (net)
                  0.01    0.00    2.48 ^ gen_regfile_ff.register_file_i.rf_reg_q[783]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    2.48   clock reconvergence pessimism
                          0.03    2.51   library recovery time
                                  2.51   data required time
-----------------------------------------------------------------------------
                                  2.51   data required time
                                 -1.03   data arrival time
-----------------------------------------------------------------------------
                                  1.49   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[28]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[31] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2   42.06    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk_i/A (CLKBUF_X3)
     1    1.75    0.01    0.03    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
                                         clknet_0_clk_i (net)
                  0.01    0.00    0.04 ^ clkbuf_1_0__f_clk_i/A (CLKBUF_X3)
     1    1.29    0.01    0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
                                         clknet_1_0__leaf_clk_i (net)
                  0.01    0.00    0.06 ^ _29111_/A1 (AND2_X1)
     1   13.05    0.03    0.06    0.12 ^ _29111_/ZN (AND2_X1)
                                         clk (net)
                  0.03    0.00    0.12 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   77.28    0.06    0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.06    0.00    0.22 ^ clkbuf_4_2_0_clk/A (CLKBUF_X3)
     9   26.62    0.02    0.07    0.28 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
                                         clknet_4_2_0_clk (net)
                  0.02    0.00    0.28 ^ clkbuf_leaf_11_clk/A (CLKBUF_X3)
     9   11.50    0.01    0.04    0.33 ^ clkbuf_leaf_11_clk/Z (CLKBUF_X3)
                                         clknet_leaf_11_clk (net)
                  0.01    0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[28]$_DFFE_PN_/CK (DFF_X1)
     2    6.97    0.01    0.09    0.42 v if_stage_i.instr_rdata_alu_id_o[28]$_DFFE_PN_/Q (DFF_X1)
                                         id_stage_i.controller_i.instr_i[28] (net)
                  0.01    0.00    0.42 v _16329_/A (BUF_X8)
     5   28.73    0.01    0.03    0.45 v _16329_/Z (BUF_X8)
                                         _10501_ (net)
                  0.01    0.00    0.45 v _16339_/A3 (NOR4_X4)
     5    9.85    0.05    0.09    0.54 ^ _16339_/ZN (NOR4_X4)
                                         _10511_ (net)
                  0.05    0.00    0.54 ^ _16374_/A2 (NAND2_X1)
     1    1.76    0.01    0.02    0.56 v _16374_/ZN (NAND2_X1)
                                         _10544_ (net)
                  0.01    0.00    0.56 v _16378_/B1 (OAI33_X1)
     2    4.07    0.07    0.09    0.64 ^ _16378_/ZN (OAI33_X1)
                                         _10548_ (net)
                  0.07    0.00    0.64 ^ _16382_/A (OAI21_X1)
     1    2.35    0.02    0.03    0.67 v _16382_/ZN (OAI21_X1)
                                         _10552_ (net)
                  0.02    0.00    0.67 v _16383_/A2 (NAND2_X1)
     1    7.19    0.02    0.03    0.71 ^ _16383_/ZN (NAND2_X1)
                                         _10553_ (net)
                  0.02    0.00    0.71 ^ _16384_/A4 (NAND4_X4)
     3   13.87    0.03    0.04    0.75 v _16384_/ZN (NAND4_X4)
                                         _15358_ (net)
                  0.03    0.00    0.75 v _16385_/A (INV_X4)
     2    7.21    0.01    0.02    0.77 ^ _16385_/ZN (INV_X4)
                                         _15361_ (net)
                  0.01    0.00    0.77 ^ _29612_/B (HA_X1)
     1    3.84    0.01    0.04    0.81 ^ _29612_/CO (HA_X1)
                                         _15367_ (net)
                  0.01    0.00    0.81 ^ _17380_/A (BUF_X4)
     7   19.45    0.01    0.03    0.84 ^ _17380_/Z (BUF_X4)
                                         _11505_ (net)
                  0.01    0.00    0.84 ^ _17748_/A1 (NAND3_X2)
     1    1.82    0.01    0.02    0.85 v _17748_/ZN (NAND3_X2)
                                         _11857_ (net)
                  0.01    0.00    0.85 v _17749_/B (MUX2_X2)
     5   23.63    0.02    0.08    0.93 v _17749_/Z (MUX2_X2)
                                         _11858_ (net)
                  0.02    0.00    0.93 v _18001_/B2 (AOI21_X4)
     3   15.08    0.03    0.05    0.98 ^ _18001_/ZN (AOI21_X4)
                                         _12099_ (net)
                  0.03    0.00    0.98 ^ _20747_/A (BUF_X8)
     6   31.18    0.01    0.03    1.01 ^ _20747_/Z (BUF_X8)
                                         _04030_ (net)
                  0.01    0.00    1.01 ^ _20768_/A (BUF_X16)
     5   15.39    0.01    0.02    1.03 ^ _20768_/Z (BUF_X16)
                                         _04050_ (net)
                  0.01    0.00    1.03 ^ _20769_/A (XNOR2_X2)
     1    1.90    0.01    0.01    1.04 v _20769_/ZN (XNOR2_X2)
                                         _04051_ (net)
                  0.01    0.00    1.04 v _20771_/B (MUX2_X1)
     2    7.56    0.02    0.07    1.11 v _20771_/Z (MUX2_X1)
                                         _14065_ (net)
                  0.02    0.00    1.12 v _29267_/A (FA_X1)
     2    7.51    0.02    0.09    1.20 v _29267_/CO (FA_X1)
                                         _14067_ (net)
                  0.02    0.00    1.20 v _17603_/B1 (AOI21_X2)
     2    5.33    0.03    0.04    1.24 ^ _17603_/ZN (AOI21_X2)
                                         _11719_ (net)
                  0.03    0.00    1.24 ^ _17610_/B2 (OAI221_X2)
     3   10.87    0.03    0.05    1.29 v _17610_/ZN (OAI221_X2)
                                         _11726_ (net)
                  0.03    0.00    1.29 v _17723_/B1 (AOI221_X2)
     3   11.25    0.07    0.11    1.40 ^ _17723_/ZN (AOI221_X2)
                                         _11833_ (net)
                  0.07    0.00    1.40 ^ _17804_/B1 (AOI21_X4)
     5   17.64    0.02    0.03    1.43 v _17804_/ZN (AOI21_X4)
                                         _11910_ (net)
                  0.02    0.00    1.43 v _18358_/B1 (AOI21_X4)
     4   18.77    0.03    0.05    1.48 ^ _18358_/ZN (AOI21_X4)
                                         _12437_ (net)
                  0.03    0.00    1.48 ^ _19226_/B1 (OAI21_X4)
     3   11.43    0.02    0.02    1.50 v _19226_/ZN (OAI21_X4)
                                         _13266_ (net)
                  0.02    0.00    1.50 v _19589_/B1 (AOI221_X2)
     2   12.74    0.07    0.11    1.61 ^ _19589_/ZN (AOI221_X2)
                                         _03392_ (net)
                  0.07    0.00    1.61 ^ _19614_/B (XNOR2_X2)
     1    6.76    0.03    0.05    1.67 ^ _19614_/ZN (XNOR2_X2)
                                         _03417_ (net)
                  0.03    0.00    1.67 ^ rebuffer6/A (BUF_X8)
     6   57.08    0.02    0.03    1.70 ^ rebuffer6/Z (BUF_X8)
                                         net277 (net)
                  0.02    0.01    1.71 ^ _19615_/A (INV_X16)
     5   30.53    0.01    0.01    1.72 v _19615_/ZN (INV_X16)
                                         alu_adder_result_ex[31] (net)
                  0.01    0.00    1.72 v _24287_/B2 (AOI221_X2)
     1    3.68    0.04    0.08    1.80 ^ _24287_/ZN (AOI221_X2)
                                         _07118_ (net)
                  0.04    0.00    1.80 ^ _24288_/A1 (NOR2_X2)
     3   10.24    0.01    0.02    1.82 v _24288_/ZN (NOR2_X2)
                                         _07119_ (net)
                  0.01    0.00    1.82 v _24510_/A (INV_X2)
     2    9.02    0.01    0.02    1.84 ^ _24510_/ZN (INV_X2)
                                         _07307_ (net)
                  0.01    0.00    1.84 ^ _24772_/A1 (NAND2_X2)
     1    2.66    0.01    0.01    1.86 v _24772_/ZN (NAND2_X2)
                                         _07421_ (net)
                  0.01    0.00    1.86 v _24773_/B (MUX2_X1)
     2    2.18    0.01    0.06    1.92 v _24773_/Z (MUX2_X1)
                                         net237 (net)
                  0.01    0.00    1.92 v output235/A (BUF_X1)
     1    0.83    0.00    0.03    1.94 v output235/Z (BUF_X1)
                                         instr_addr_o[31] (net)
                  0.00    0.00    1.94 v instr_addr_o[31] (out)
                                  1.94   data arrival time

                          2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (propagated)
                          0.00    2.20   clock reconvergence pessimism
                         -0.44    1.76   output external delay
                                  1.76   data required time
-----------------------------------------------------------------------------
                                  1.76   data required time
                                 -1.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.18   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17059_/ZN                             41.50   44.73   -3.22 (VIOLATED)


==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.06948345899581909

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3500

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
-3.2219033241271973

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
41.50389862060547

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0776

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 427

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29111_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.29 ^ clkbuf_4_10_0_clk/Z (CLKBUF_X3)
   0.05    0.33 ^ clkbuf_leaf_15_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.10    0.43 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.46 ^ _16161_/Z (BUF_X4)
   0.02    0.48 ^ rebuffer336/Z (BUF_X8)
   0.02    0.51 ^ rebuffer63/Z (BUF_X16)
   0.02    0.53 ^ _16282_/Z (BUF_X32)
   0.03    0.56 ^ _16283_/Z (BUF_X32)
   0.04    0.59 ^ clone99/Z (BUF_X32)
   0.03    0.63 ^ clone92/Z (BUF_X32)
   0.03    0.65 ^ _17834_/Z (BUF_X32)
   0.06    0.71 v _18652_/Z (MUX2_X1)
   0.06    0.77 v _18654_/Z (MUX2_X1)
   0.06    0.83 v _18658_/Z (MUX2_X1)
   0.07    0.90 v _18659_/Z (MUX2_X1)
   0.05    0.95 ^ _18660_/ZN (AOI21_X4)
   0.04    0.98 ^ rebuffer42/Z (BUF_X4)
   0.07    1.05 ^ _19921_/Z (MUX2_X2)
   0.04    1.08 ^ _20449_/Z (BUF_X8)
   0.01    1.10 v _20573_/ZN (NAND2_X4)
   0.12    1.21 ^ _29352_/S (FA_X1)
   0.10    1.31 v _29354_/S (FA_X1)
   0.13    1.44 ^ _29355_/S (FA_X1)
   0.01    1.45 v _21147_/ZN (INV_X2)
   0.12    1.56 ^ _29356_/S (FA_X1)
   0.01    1.57 v _20616_/ZN (INV_X2)
   0.12    1.69 ^ _29360_/S (FA_X1)
   0.10    1.79 v _29361_/S (FA_X1)
   0.02    1.81 ^ _20941_/ZN (INV_X2)
   0.10    1.91 ^ _29726_/S (HA_X1)
   0.03    1.94 v _21482_/ZN (OAI21_X4)
   0.04    1.98 ^ _21631_/ZN (AOI21_X4)
   0.04    2.02 ^ _21636_/ZN (AND3_X4)
   0.02    2.04 v _21644_/ZN (AOI211_X2)
   0.08    2.11 v _21645_/ZN (OR3_X4)
   0.03    2.15 ^ _21646_/ZN (AOI21_X4)
   0.03    2.18 v _21793_/ZN (OAI21_X4)
   0.04    2.22 ^ _21794_/ZN (OAI21_X4)
   0.02    2.24 v _22107_/ZN (OAI21_X4)
   0.03    2.27 ^ _22221_/ZN (OAI21_X4)
   0.02    2.29 v _22222_/ZN (AOI21_X4)
   0.04    2.33 v _22223_/ZN (XNOR2_X2)
   0.04    2.37 ^ _22224_/ZN (AOI21_X2)
   0.02    2.39 v _22226_/ZN (NOR3_X4)
   0.10    2.49 ^ _22259_/ZN (OAI22_X4)
   0.04    2.53 ^ _27507_/Z (BUF_X8)
   0.02    2.55 v _27618_/ZN (OAI21_X1)
   0.00    2.55 v gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_/D (DFFR_X1)
           2.55   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock source latency
   0.00    2.20 ^ clk_i (in)
   0.03    2.23 ^ clkbuf_regs_0_core_clock/Z (CLKBUF_X3)
   0.03    2.26 ^ delaybuf_0_core_clock/Z (CLKBUF_X3)
   0.03    2.29 ^ delaybuf_1_core_clock/Z (CLKBUF_X3)
   0.08    2.37 ^ clkbuf_0_clk_i_regs/Z (CLKBUF_X3)
   0.06    2.43 ^ clkbuf_4_6_0_clk_i_regs/Z (CLKBUF_X3)
   0.04    2.47 ^ clkbuf_leaf_21_clk_i_regs/Z (CLKBUF_X3)
   0.00    2.47 ^ gen_regfile_ff.register_file_i.rf_reg_q[383]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    2.47   clock reconvergence pessimism
  -0.04    2.44   library setup time
           2.44   data required time
---------------------------------------------------------
           2.44   data required time
          -2.55   data arrival time
---------------------------------------------------------
          -0.12   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29111_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.28 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_111_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.08    0.40 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.42 v _26034_/ZN (OAI22_X1)
   0.00    0.42 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X2)
           0.42   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.04    0.04 ^ clkbuf_0_clk_i/Z (CLKBUF_X3)
   0.02    0.06 ^ clkbuf_1_0__f_clk_i/Z (CLKBUF_X3)
   0.06    0.12 ^ _29111_/ZN (AND2_X1)
   0.10    0.22 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.07    0.28 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
   0.04    0.33 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X2)
   0.00    0.33   clock reconvergence pessimism
   0.00    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.42   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.2825

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.3349

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
1.9410

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.1810

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-9.325090

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-02   1.74e-03   1.65e-04   1.36e-02  10.1%
Combinational          5.56e-02   6.16e-02   6.20e-04   1.18e-01  86.9%
Clock                  1.91e-03   2.18e-03   1.45e-05   4.10e-03   3.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.93e-02   6.55e-02   7.99e-04   1.36e-01 100.0%
                          51.1%      48.3%       0.6%
