module jk(input logic clk, j, k, output logic q, nq);




endmodule
