m255
K4
z2
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
vpcie_axi4lite_tap_v1_0_1_axi_read_controller
Z1 !s110 1689215310
!i10b 1
!s100 7XYIB9zKK3K0Qa1aUP[;63
IHEKmKz1?7>0DOTH]UOL=C0
R0
Z2 w1665757271
Z3 8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_axi4lite_tap_v1_0/hdl/pcie_axi4lite_tap_v1_0_vl_rfs.v
Z4 F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_axi4lite_tap_v1_0/hdl/pcie_axi4lite_tap_v1_0_vl_rfs.v
!i122 0
L0 52 166
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.2_1;73
r1
!s85 0
31
Z7 !s108 1689215310.000000
!s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_axi4lite_tap_v1_0/hdl/pcie_axi4lite_tap_v1_0_vl_rfs.v|
Z8 !s90 -64|+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl|-work|pcie_axi4lite_tap_v1_0_1|-f|/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/pcie_axi4lite_tap_v1_0_1/.cxl.verilog.pcie_axi4lite_tap_v1_0_1.pcie_axi4lite_tap_v1_0_1.lin64.cmf|
!i113 0
Z9 o-64 -work pcie_axi4lite_tap_v1_0_1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -64 +incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -work pcie_axi4lite_tap_v1_0_1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vpcie_axi4lite_tap_v1_0_1_axi_write_controller
R1
!i10b 1
!s100 AEF=7l;5@U26j@COD]jKK0
Ik7GK=eLo<@RTD@FiiQ[3F2
R0
R2
R3
R4
!i122 0
L0 3045 237
R5
R6
r1
!s85 0
31
R7
Z12 !s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/pcie_axi4lite_tap_v1_0/hdl/pcie_axi4lite_tap_v1_0_vl_rfs.v|
R8
!i113 0
R9
R10
R11
vpcie_axi4lite_tap_v1_0_1_axis_cc_controller
R1
!i10b 1
!s100 `zNEGhhH0Xl_<6=Ln0fz03
IYi4`Hf1X1G5Y1^j^JhSY43
R0
R2
R3
R4
!i122 0
L0 272 1184
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vpcie_axi4lite_tap_v1_0_1_axis_cq_controller
R1
!i10b 1
!s100 1HnOa:z93:`cGo8L`lEC00
IPjLUo91;k1R30oCOKPB5F0
R0
R2
R3
R4
!i122 0
L0 1509 1483
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vpcie_axi4lite_tap_v1_0_1_maxi_controller
R1
!i10b 1
!s100 DeFA5?]M?h2SEQmBP@XSh1
InKR`YF:D]a8QzGYNN>]fN0
R0
R2
R3
R4
!i122 0
L0 3337 176
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vpcie_axi4lite_tap_v1_0_1_tag_manager
R1
!i10b 1
!s100 [@FPJN3=P>IZJb6>zH6i53
IWa3hD;F>NK_>]SCTNLAgV2
R0
R2
R3
R4
!i122 0
L0 3568 77
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
vpcie_axi4lite_tap_v1_0_1_top
R1
!i10b 1
!s100 m7B<hWEjmaIl?929^_W5F1
ITB?9@ZIOmooi@GI<H<I5d1
R0
R2
R3
R4
!i122 0
L0 3699 326
R5
R6
r1
!s85 0
31
R7
R12
R8
!i113 0
R9
R10
R11
