

================================================================
== Vitis HLS Report for 'Block_entry2_proc1_Pipeline_clear_FIFO_b'
================================================================
* Date:           Tue May 21 09:39:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.581 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clear_FIFO_b  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       2|     22|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |tmp_1_nbreadreq_fu_24_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|   4|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done_int   |   9|          2|    1|          2|
    |data_b_blk_n  |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  18|          4|    2|          4|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Block_entry2_proc1_Pipeline_clear_FIFO_b|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Block_entry2_proc1_Pipeline_clear_FIFO_b|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Block_entry2_proc1_Pipeline_clear_FIFO_b|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Block_entry2_proc1_Pipeline_clear_FIFO_b|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Block_entry2_proc1_Pipeline_clear_FIFO_b|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Block_entry2_proc1_Pipeline_clear_FIFO_b|  return value|
|data_b_dout     |   in|   32|     ap_fifo|                                    data_b|       pointer|
|data_b_empty_n  |   in|    1|     ap_fifo|                                    data_b|       pointer|
|data_b_read     |  out|    1|     ap_fifo|                                    data_b|       pointer|
+----------------+-----+-----+------------+------------------------------------------+--------------+

