#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jan 18 20:56:03 2018
# Process ID: 43568
# Current directory: C:/fh/fpga/switch/switch.runs/synth_1
# Command line: vivado.exe -log switch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source switch.tcl
# Log file: C:/fh/fpga/switch/switch.runs/synth_1/switch.vds
# Journal file: C:/fh/fpga/switch/switch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source switch.tcl -notrace
Command: synth_design -top switch -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53336 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 299.406 ; gain = 77.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'switch' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:73]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter NUM_OUTPUTS bound to: 4 - type: integer 
	Parameter PKT_LEN bound to: 20 - type: integer 
	Parameter PAUSE_LEN bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'clk' is read in the process but is not in the sensitivity list [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element zeros_reg was removed.  [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'switch' (1#1) [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:73]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 340.109 ; gain = 118.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 340.109 ; gain = 118.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 340.109 ; gain = 118.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "listen" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 340.109 ; gain = 118.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'outputs_reg[4][0]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[4][1]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[4][2]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[4][3]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[4][4]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[4][5]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[4][6]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[4][7]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[3][0]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[3][1]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[3][2]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[3][3]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[3][4]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[3][5]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[3][6]' (FD) to 'outputs_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[3][7]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[2][0]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[2][1]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[2][2]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[2][3]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[2][4]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[2][5]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[2][6]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[2][7]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[1][0]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[1][1]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[1][2]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[1][3]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[1][4]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[1][5]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'outputs_reg[1][6]' (FD) to 'outputs_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\outputs_reg[1][7] )
WARNING: [Synth 8-3332] Sequential element (address_reg[8]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[8]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[7]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[7]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[6]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[6]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[5]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[5]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[4]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[4]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[3]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[3]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[2]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[2]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[1]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[1]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[0]) is unused and will be removed from module switch.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'address_reg[0]/Q' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/fh/fpga/switch/switch.srcs/sources_1/new/switch.vhd:99]
WARNING: [Synth 8-3332] Sequential element (address_reg[7]__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (address_reg[6]__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (address_reg[5]__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (address_reg[4]__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (address_reg[3]__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (address_reg[2]__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (address_reg[1]__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (address_reg[0]__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (listen_reg) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (listen_reg__0) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (remaining_bits_reg[4]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (remaining_bits_reg[3]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (remaining_bits_reg[2]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (remaining_bits_reg[1]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (remaining_bits_reg[0]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (last_input_reg[7]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (last_input_reg[6]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (last_input_reg[5]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (last_input_reg[4]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (last_input_reg[3]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (last_input_reg[2]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (last_input_reg[1]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (last_input_reg[0]) is unused and will be removed from module switch.
WARNING: [Synth 8-3332] Sequential element (outputs_reg[1][7]) is unused and will be removed from module switch.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 27 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 451.211 ; gain = 229.789
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

41 Infos, 35 Warnings, 27 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 545.820 ; gain = 325.129
INFO: [Common 17-1381] The checkpoint 'C:/fh/fpga/switch/switch.runs/synth_1/switch.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 545.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 20:56:26 2018...
