{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/tmp/0e2a141401b64efcacd39aefca8dd9f2.lib ",
   "modules": {
      "\\viterbi_decoder": {
         "num_wires":         871,
         "num_wire_bits":     1017,
         "num_pub_wires":     68,
         "num_pub_wire_bits": 194,
         "num_ports":         6,
         "num_port_bits":     28,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         983,
         "num_cells_by_type": {
            "$_ANDNOT_": 231,
            "$_AND_": 95,
            "$_DFFE_PP0P_": 116,
            "$_DFFE_PP1P_": 6,
            "$_DFFE_PP_": 8,
            "$_DFF_PP0_": 34,
            "$_DFF_PP1_": 2,
            "$_MUX_": 138,
            "$_NAND_": 29,
            "$_NOR_": 32,
            "$_NOT_": 29,
            "$_ORNOT_": 26,
            "$_OR_": 161,
            "$_XNOR_": 22,
            "$_XOR_": 54
         }
      }
   },
      "design": {
         "num_wires":         871,
         "num_wire_bits":     1017,
         "num_pub_wires":     68,
         "num_pub_wire_bits": 194,
         "num_ports":         6,
         "num_port_bits":     28,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         983,
         "num_cells_by_type": {
            "$_ANDNOT_": 231,
            "$_AND_": 95,
            "$_DFFE_PP0P_": 116,
            "$_DFFE_PP1P_": 6,
            "$_DFFE_PP_": 8,
            "$_DFF_PP0_": 34,
            "$_DFF_PP1_": 2,
            "$_MUX_": 138,
            "$_NAND_": 29,
            "$_NOR_": 32,
            "$_NOT_": 29,
            "$_ORNOT_": 26,
            "$_OR_": 161,
            "$_XNOR_": 22,
            "$_XOR_": 54
         }
      }
}

