{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649174684056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649174684056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 18:04:43 2022 " "Processing started: Tue Apr 05 18:04:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649174684056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1649174684056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesyn.tcl Circuit_async_prj Circuit_async " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesyn.tcl Circuit_async_prj Circuit_async" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1649174684056 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "Circuit_async_prj Circuit_async " "Quartus(args): Circuit_async_prj Circuit_async" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1649174684056 ""}
{ "Info" "0" "" "Info: Using NativeLink to launch synthesis Tool" {  } {  } 0 0 "Info: Using NativeLink to launch synthesis Tool" 0 0 "Shell" 0 0 1649174684113 ""}
{ "Error" "0" "" "Synthesis tool <None> is not supported by NativeLink" {  } {  } 0 0 "Synthesis tool <None> is not supported by NativeLink" 0 0 "Shell" 0 0 1649174684174 ""}
{ "Error" "0" "" "Error: NativeLink flow failed to complete synthesis" {  } {  } 0 0 "Error: NativeLink flow failed to complete synthesis" 0 0 "Shell" 0 0 1649174684174 ""}
{ "Error" "0" "" "Error: For messages from NativeLink scripts, check the file C:/CSD/P5/Circuit_async/VHDL/quartus_nativelink_synthesis.log" {  } { { "C:/CSD/P5/Circuit_async/VHDL/quartus_nativelink_synthesis.log" "0" { Text "C:/CSD/P5/Circuit_async/VHDL/quartus_nativelink_synthesis.log" 0 0 0 } }  } 0 0 "Error: For messages from NativeLink scripts, check the file C:/CSD/P5/Circuit_async/VHDL/quartus_nativelink_synthesis.log" 0 0 "Shell" 0 0 1649174684175 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesyn.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesyn.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1649174684175 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 4 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649174684175 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 05 18:04:44 2022 " "Processing ended: Tue Apr 05 18:04:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649174684175 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649174684175 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649174684175 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1649174684175 ""}
{ "Error" "EFLOW_ERROR_COUNT" "EDA Synthesis 6 s 0 s " "Quartus Prime EDA Synthesis was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1649174684720 ""}
