<chapter display_name="Schematic Design Of Transistor Level XOR &amp; XNOR Gate">
  <sequential url_name="91db7213d5284326a226e18bb6296f1d"/>
  <sequential url_name="6adce42bb32340008bf730dcea2af6e0"/>
  <sequential url_name="5ad57fb496cc42ac90015c69863e2e97"/>
  <sequential url_name="e75171dfef3042398b89a7fe30d0c1a9"/>
  <sequential url_name="60171dfa7ea34874851453793d155086"/>
  <sequential url_name="60c9dfd7451943388b14215b570b1553"/>
  <sequential url_name="1ced804e4976444ab8e89eb2cb55560d"/>
  <sequential url_name="75dd9799379b4a3aa38631b9389c30f5"/>
</chapter>
