// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vfinn_design_wrapper.h for the primary calling header

#include "verilated.h"

#include "Vfinn_design_wrapper___024root.h"

extern const VlUnpacked<CData/*1:0*/, 32> Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__26(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__26\n"); );
    // Init
    CData/*4:0*/ __Vtableidx66;
    CData/*4:0*/ __Vtableidx67;
    CData/*4:0*/ __Vtableidx68;
    // Body
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
    __Vtableidx66 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__in0_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_37__DOT__fifo__DOT__inst__DOT__gen_fifo__DOT__xpm_fifo_axis_inst__DOT__xpm_fifo_base_inst__DOT__data_valid_fwft) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx66];
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_condition_8015) {
        if ((0x44a80U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1)) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__i_fu_938 = 0U;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__i_fu_938 
                = (0x7ffffU & ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1));
        }
    }
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_wr)));
    __Vtableidx67 = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__weights_V_TREADY_int_regslice) 
                      << 4U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
                                 << 3U) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx67];
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_Result_s_fu_9014_p14;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_Result_s_fu_9014_p14;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr 
        = ((IData)(vlSelf->ap_rst_n) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID) 
                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_wr)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd 
        = ((IData)(vlSelf->ap_rst_n) & ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_38__DOT__inst__DOT__impl__DOT__i_b_reg))))
                                         ? (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd))
                                         : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_sel_rd)));
    __Vtableidx68 = ((0x10U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_38__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                               << 4U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TVALID) 
                                           << 3U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            << 1U) 
                                           | (1U & 
                                              (~ (IData)(vlSelf->ap_rst_n))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = Vfinn_design_wrapper__ConstPool__TABLE_h2d0a07fb_0
        [__Vtableidx68];
    if (vlSelf->ap_rst_n) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_done_int) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
        } else {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
            }
            if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                          & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 0U;
            }
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int = 1U;
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0xaU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_10_fu_1034 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0xbU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_11_fu_1038 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x20U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_32_fu_1122 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x21U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_33_fu_1126 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x40U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_64_fu_1250 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x41U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_65_fu_1254 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_loop_exit_ready_pp0_iter6_reg))) 
                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_loop_exit_ready_pp0_iter7_reg = 0U;
    } else if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                         >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_loop_exit_ready_pp0_iter7_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_loop_exit_ready_pp0_iter6_reg;
    }
    if ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
             >> 1U)) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                            >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_29_reg_12780 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_29_fu_6528_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_28_reg_12769 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_28_fu_6511_p2;
    }
    if (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY)))))) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg))) 
          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
             >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln290_reg_11181_pp0_iter5_reg))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_61_load_reg_13195 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_5_load_reg_12915 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_0_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_59_load_reg_13185 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_57_load_reg_13175 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_55_load_reg_13165 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_53_load_reg_13155 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_51_load_reg_13145 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_49_load_reg_13135 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_47_load_reg_13125 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_6_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_44_load_reg_13110 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_6_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_1_load_reg_12895 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_0_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_19_load_reg_12985 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_14_load_reg_12960 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_13_load_reg_12955 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_10_load_reg_12940 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_20_load_reg_12990 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_22_load_reg_13000 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_3_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_26_load_reg_13020 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_3_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_29_load_reg_13035 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_4_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_31_load_reg_13045 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_4_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_63_load_reg_13205 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_64_load_reg_13210 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_65_load_reg_13215 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_66_load_reg_13220 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_67_load_reg_13225 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_68_load_reg_13230 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_69_load_reg_13235 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_6_load_reg_12920 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_0_6_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_70_load_reg_13240 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_71_load_reg_13245 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_72_load_reg_13250 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_73_load_reg_13255 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_3_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_74_load_reg_13260 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_77_load_reg_13275 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_78_load_reg_13280 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_79_load_reg_13285 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_7_load_reg_12925 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_0_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_81_load_reg_13295 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_4_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_82_load_reg_13300 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_85_load_reg_13315 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_86_load_reg_13320 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_2_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_89_load_reg_13335 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_5_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_8_load_reg_12930 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_1_q0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__this_V_9_load_reg_12935 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_2_q0;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9608_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U106__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U106__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_26_fu_6477_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_fu_942)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U106__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U106__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U106__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U106__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9617_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U107__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U107__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_27_fu_6494_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_1_fu_946)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U107__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U107__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U107__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U107__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9626_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U108__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U108__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_28_fu_6511_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_2_fu_950)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U108__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U108__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U108__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U108__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9635_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U109__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U109__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_29_fu_6528_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_3_fu_954)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U109__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U109__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U109__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U109__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9644_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U110__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U110__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_30_fu_6545_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_4_fu_958)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U110__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U110__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U110__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U110__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9653_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U111__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U111__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_31_fu_6562_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_5_fu_962)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U111__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U111__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U111__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U111__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9662_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U112__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U112__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_32_fu_6579_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_6_fu_966)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U112__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U112__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U112__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U112__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9671_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U113__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U113__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_33_fu_6596_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_7_fu_970)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U113__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U113__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U113__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U113__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9680_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U114__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U114__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_34_fu_6613_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_8_fu_974)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U114__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U114__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U114__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U114__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9689_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U115__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U115__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_35_fu_6630_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_9_fu_978)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U115__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U115__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U115__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U115__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9698_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U116__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U116__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_36_fu_6647_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_10_fu_982)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U116__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U116__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U116__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U116__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9707_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U117__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U117__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_37_fu_6664_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_11_fu_986)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U117__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U117__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U117__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U117__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9716_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U118__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U118__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,18, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln272_reg_10579_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter5_reg)) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter6_fsm) 
                                                          >> 1U))
                                                       ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_38_fu_6681_p2
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__accu_V_12_fu_990)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U118__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U118__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U118__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U118__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg;
    }
    if ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter4_reg)) 
          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter5_fsm) 
             >> 1U)) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                            >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_38_reg_12202 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U89__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_2_reg_12162 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U81__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_20_reg_12182 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U85__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_11_reg_12172 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U83__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_101_reg_12272 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U103__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_29_reg_12192 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U87__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_47_reg_12212 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U91__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_56_reg_12222 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U93__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_65_reg_12232 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U95__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_83_reg_12252 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U99__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_34_reg_12197 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U86__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_31_reg_11952))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_16_reg_12177 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U82__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_13_reg_11922))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_115_reg_12287 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U104__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_112_reg_12087))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_106_reg_12277 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U102__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_103_reg_12072))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_43_reg_12207 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U88__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_40_reg_11967))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_52_reg_12217 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U90__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_49_reg_11982))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_61_reg_12227 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U92__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_58_reg_11997))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_7_reg_12167 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U80__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_4_reg_11907))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_88_reg_12257 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U98__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_85_reg_12042))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_97_reg_12267 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U100__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_94_reg_12057))));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_0_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_0_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_1_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_1_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_6_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_1_6_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_0_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_0_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_5_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_5_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_6_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_2_6_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_3_5_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_3_5_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_4_1_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_4_1_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_4_3_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_4_3_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_6_2_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_6_2_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_6_5_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_6_5_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_0_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_0_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_2_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_2_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_4_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_4_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_6_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_7_6_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_1_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_1_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_3_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_3_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_5_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_8_5_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_0_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_0_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_1_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_1_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_2_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_2_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_3_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_3_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_4_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_4_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_5_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_5_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_6_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_9_6_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_0_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_0_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_1_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_1_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_2_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_2_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_3_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_3_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_4_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_10_4_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_0_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_0_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_1_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_1_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_2_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_2_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_4_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_4_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_5_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_11_5_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_1_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_1_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_2_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_2_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_5_q0 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__p_ZL7threshs_12_5_U__DOT__rom0
            [(0xfU & (IData)((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__nf_2_reg_10449_pp0_iter4_reg))))];
    }
    if ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454_pp0_iter3_reg)) 
          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter4_fsm) 
             >> 1U)) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                            >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_85_reg_12042 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U68__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_76_reg_12027 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U65__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_67_reg_12012 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U62__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_4_reg_11907 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_49_reg_11982 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U56__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_40_reg_11967 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U53__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_31_reg_11952 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U50__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_22_reg_11937 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_13_reg_11922 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_112_reg_12087 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U77__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_103_reg_12072 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U74__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_58_reg_11997 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U59__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__add_ln840_94_reg_12057 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U71__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9387_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U80__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U80__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U80__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U80__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U80__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U80__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9396_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U81__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U81__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U81__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U81__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U81__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U81__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9404_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U82__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U82__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U82__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U82__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U82__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U82__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9413_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U83__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U83__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U83__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U83__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U83__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U83__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9421_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U84__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U84__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U84__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U84__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U84__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U84__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9430_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U85__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U85__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U85__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U85__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U85__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U85__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9438_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U86__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U86__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U52__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U86__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U86__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U86__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U86__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9447_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U87__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U87__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U51__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U87__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U87__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U87__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U87__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9455_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U88__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U88__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U55__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U88__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U88__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U88__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U88__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9464_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U89__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U89__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U54__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U89__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U89__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U89__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U89__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9472_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U90__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U90__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U58__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U90__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U90__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U90__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U90__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9481_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U91__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U91__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U57__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U91__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U91__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U91__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U91__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9489_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U92__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U92__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U61__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U92__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U92__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U92__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U92__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9498_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U93__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U93__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U60__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U93__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U93__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U93__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U93__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9506_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U94__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U94__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U64__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U94__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U94__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U94__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U94__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9515_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U95__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U95__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U63__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U95__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U95__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U95__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U95__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9523_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U96__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U96__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U67__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U96__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U96__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U96__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U96__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9540_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U98__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U98__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U70__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U98__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U98__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U98__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U98__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9549_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U99__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U99__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U69__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U99__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U99__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U99__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U99__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9557_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U100__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U100__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U73__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U100__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U100__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U100__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U100__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9566_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U101__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U101__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U72__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U101__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U101__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U101__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U101__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9574_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U102__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U102__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U76__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U102__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U102__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U102__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U102__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9583_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U103__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U103__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U75__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U103__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U103__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U103__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U103__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9591_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U104__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U104__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U79__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U104__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U104__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U104__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U104__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9600_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U105__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U105__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U78__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U105__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U105__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U105__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U105__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9532_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U97__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U97__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U97__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U97__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9049_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_120_reg_10611_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9057_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_122_reg_10621_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9066_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_118_reg_10601_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9075_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_12_reg_10656_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9083_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_14_reg_10666_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9092_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_9_reg_10646_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9101_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_21_reg_10701_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9109_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_23_reg_10711_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9118_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_19_reg_10691_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9127_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U50__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U50__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_30_reg_10746_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U50__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U50__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U50__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U50__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9135_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U51__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U51__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_32_reg_10756_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U51__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U51__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U51__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U51__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9144_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U52__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U52__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_28_reg_10736_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U52__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U52__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U52__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U52__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9153_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U53__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U53__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_39_reg_10791_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U53__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U53__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U53__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U53__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9161_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U54__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U54__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_41_reg_10801_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U54__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U54__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U54__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U54__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9170_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U55__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U55__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_37_reg_10781_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U55__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U55__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U55__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U55__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9179_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U56__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U56__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_48_reg_10836_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U56__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U56__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U56__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U56__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9187_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U57__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U57__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_50_reg_10846_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U57__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U57__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U57__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U57__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9196_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U58__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U58__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_46_reg_10826_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U58__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U58__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U58__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U58__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9205_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U59__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U59__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_57_reg_10881_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U59__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U59__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U59__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U59__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9213_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U60__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U60__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_59_reg_10891_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U60__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U60__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U60__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U60__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9222_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U61__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U61__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_55_reg_10871_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U61__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U61__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U61__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U61__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9231_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U62__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U62__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_66_reg_10926_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U62__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U62__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U62__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U62__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9239_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U63__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U63__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_68_reg_10936_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U63__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U63__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U63__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U63__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9248_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U64__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U64__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_64_reg_10916_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U64__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U64__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U64__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U64__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9257_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U65__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U65__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_75_reg_10971_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U65__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U65__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U65__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U65__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9265_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U66__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U66__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_77_reg_10981_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U66__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U66__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U66__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U66__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9274_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U67__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U67__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_73_reg_10961_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U67__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U67__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U67__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U67__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9283_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U68__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U68__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_84_reg_11016_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U68__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U68__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U68__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U68__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9291_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U69__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U69__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_86_reg_11026_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U69__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U69__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U69__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U69__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9300_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U70__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U70__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_82_reg_11006_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U70__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U70__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U70__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U70__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9309_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U71__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U71__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_93_reg_11061_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U71__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U71__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U71__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U71__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9317_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U72__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U72__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_95_reg_11071_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U72__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U72__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U72__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U72__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9326_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U73__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U73__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_91_reg_11051_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U73__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U73__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U73__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U73__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9335_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U74__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U74__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_102_reg_11106_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U74__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U74__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U74__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U74__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9343_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U75__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U75__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_104_reg_11116_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U75__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U75__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U75__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U75__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9352_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U76__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U76__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_100_reg_11096_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U76__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U76__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U76__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U76__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9361_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U77__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U77__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_111_reg_11151_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U77__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U77__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U77__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U77__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9369_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U78__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U78__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_113_reg_11161_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U78__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U78__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U78__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U78__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9378_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U79__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U79__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_109_reg_11141_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U79__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U79__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U79__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U79__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x18U));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249;
    }
    if ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__icmp_ln249_reg_10454)) 
          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter1_fsm) 
             >> 1U)) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                            >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY)))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_1_reg_11207 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 3U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_6_reg_11249 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x12U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_2_reg_11212 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 6U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_3_reg_11217 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 9U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_5_reg_11244 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0xfU));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__r_V_7_reg_11254 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
                     >> 0x15U));
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__27(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__27\n"); );
    // Body
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_condition_4262) {
        if (((0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1) 
             & (0x10U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__sf_fu_836 = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__nf_1_fu_940 
                = ((4U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2))
                    ? 0U : ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2));
        } else {
            if (((0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1) 
                 & (0x10U != ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__sf_fu_836 
                    = ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1);
            } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__sf_fu_836 = 0U;
            }
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__nf_1_fu_940 = 0U;
            }
        }
        if ((0x2a400U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) {
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_init) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__i_fu_840 = 0U;
            }
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__i_fu_840 
                = (0x3ffffU & ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1));
        }
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter5_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter5_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5285_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U122__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U122__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,16, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_fu_2803_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_fu_844))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U122__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U122__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U122__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U122__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_78_reg_5602_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U122__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5294_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,16, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_fu_2820_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_1_fu_848))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5303_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,16, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_fu_2837_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_2_fu_852))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5312_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,16, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_fu_2854_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_3_fu_856))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5321_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U126__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U126__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,16, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_fu_2871_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_4_fu_860))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U126__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U126__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U126__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U126__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5782_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U126__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5330_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,16, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2888_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_5_fu_864))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5339_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,16, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2905_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_6_fu_868))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5348_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U129__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U129__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,16, 
                                                    ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg)
                                                      ? 0U
                                                      : 
                                                     ((IData)(
                                                              (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                                                >> 1U) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))))
                                                       ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_fu_2922_p2)
                                                       : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_7_fu_872))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U129__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U129__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U129__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U129__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_5917_pp0_iter2_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U129__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_6731 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_fu_2854_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_6775 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_fu_2922_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_6764 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2905_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_6753 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2888_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_6720 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_fu_2837_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_6709 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_fu_2820_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_6698 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_fu_2803_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_6742 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_fu_2871_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_4_fu_860 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_fu_2871_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_2_fu_852 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_fu_2837_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_1_fu_848 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_fu_2820_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_3_fu_856 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_fu_2854_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_5_fu_864 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2888_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_6_fu_868 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2905_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_7_fu_872 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_fu_2922_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_fu_844 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_fu_2803_p2;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter4_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_56_reg_6678 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_47_reg_6668 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_38_reg_6658 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_2_reg_6618 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_29_reg_6648 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_20_reg_6638 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_11_reg_6628 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_65_reg_6688 
            = (0x1fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_52_reg_6673 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_49_reg_6538))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_34_reg_6653 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_31_reg_6508))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_16_reg_6633 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_13_reg_6478))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_43_reg_6663 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_40_reg_6523))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_61_reg_6683 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U118__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_58_reg_6553))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_70_reg_6693 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_67_reg_6568))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_7_reg_6623 
            = (0x3fffU & (VL_EXTENDS_II(14,13, (0x1fffU 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg))) 
                          + VL_EXTENDS_II(14,12, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_4_reg_6463))));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter4_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter4_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter4_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter3_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter3_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_13_reg_6478 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U85__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_22_reg_6493 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U88__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_31_reg_6508 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U91__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_40_reg_6523 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U94__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_49_reg_6538 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U97__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_4_reg_6463 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U82__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_58_reg_6553 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U100__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_67_reg_6568 
            = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U103__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5149_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U84__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_5582_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5158_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U83__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_5607_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5166_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U87__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_5627_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5175_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U86__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_5652_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5183_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U90__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_5672_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5192_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U89__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_5697_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5200_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U93__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_5717_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5209_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U92__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_5742_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5217_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U96__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_5762_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5226_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U95__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_5787_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5234_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U99__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_5807_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5243_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U98__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_5832_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5251_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U118__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U118__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U102__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U118__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U118__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U118__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U118__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_5852_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U118__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5260_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U101__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_5877_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5268_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U105__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_5897_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5277_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,12, 
                                                    (0xfffU 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U104__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg)))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_5922_pp0_iter1_reg)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__b_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter2_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4941_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U82__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U82__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_5587_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U82__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U82__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U82__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U82__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_72_reg_5572)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U82__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4949_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U83__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U83__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_5597_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U83__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U83__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U83__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U83__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_76_reg_5592)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U83__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4958_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U84__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U84__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_5577_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U84__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U84__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U84__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U84__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_80_reg_5612)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U84__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4967_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U85__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U85__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_5632_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U85__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U85__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U85__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U85__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_reg_5617)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U85__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4975_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U86__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U86__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_5642_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U86__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U86__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U86__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U86__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_13_reg_5637)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U86__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4984_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U87__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U87__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_5622_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U87__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U87__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U87__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U87__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_17_reg_5657)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U87__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4993_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U88__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U88__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_5677_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U88__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U88__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U88__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U88__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_18_reg_5662)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U88__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5001_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U89__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U89__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_5687_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U89__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U89__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U89__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U89__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_22_reg_5682)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U89__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5010_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U90__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U90__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_5667_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U90__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U90__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U90__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U90__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_26_reg_5702)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U90__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5019_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U91__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U91__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_5722_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U91__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U91__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U91__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U91__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_27_reg_5707)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U91__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5027_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U92__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U92__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_5732_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U92__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U92__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U92__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U92__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_31_reg_5727)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U92__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5036_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U93__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U93__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_5712_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U93__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U93__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U93__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U93__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_35_reg_5747)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U93__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5045_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U94__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U94__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_5767_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U94__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U94__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U94__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U94__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_36_reg_5752)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U94__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5053_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U95__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U95__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5777_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U95__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U95__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U95__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U95__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_40_reg_5772)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U95__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5062_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U96__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U96__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_5757_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U96__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U96__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U96__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U96__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_44_reg_5792)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U96__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5071_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U97__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U97__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5812_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U97__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U97__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U97__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U97__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_45_reg_5797)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U97__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5079_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U98__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U98__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5822_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U98__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U98__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U98__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U98__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_49_reg_5817)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U98__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5088_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U99__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U99__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5802_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U99__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U99__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U99__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U99__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_53_reg_5837)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U99__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5097_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U100__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U100__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_5857_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U100__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U100__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U100__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U100__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_54_reg_5842)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U100__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5105_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U101__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U101__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_59_reg_5867_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U101__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U101__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U101__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U101__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_58_reg_5862)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U101__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5114_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U102__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U102__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5847_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U102__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U102__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U102__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U102__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_62_reg_5882)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U102__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x18U));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5123_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U103__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U103__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5902_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U103__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U103__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U103__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U103__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_63_reg_5887)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U103__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5131_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U104__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U104__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5912_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U104__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U104__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U104__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U104__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_67_reg_5907)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U104__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xcU));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5140_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U105__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__p_reg 
            = (0xffffffffffffULL & (VL_EXTENDS_QQ(48,43, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U105__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg) 
                                    + VL_EXTENDS_QI(48,11, 
                                                    (0x7ffU 
                                                     & VL_MULS_III(11, 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5892_pp0_iter2_reg))), 
                                                                   (0x7ffU 
                                                                    & VL_EXTENDS_II(11,4, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg))))))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U105__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__m_reg 
            = (0x7ffffffffffULL & VL_MULS_QQQ(43, (0x7ffffffffffULL 
                                                   & VL_EXTENDS_QI(43,25, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U105__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg)), 
                                              (0x7ffffffffffULL 
                                               & VL_EXTENDS_QI(43,18, vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U105__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg))));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U105__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_71_reg_5927)));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U105__DOT__MVAU_hls_2_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__b_reg 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x18U));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5892_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5892_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_59_reg_5867_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_59_reg_5867_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_5857_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_5857_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5847_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5847_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5822_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5822_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5812_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5812_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5802_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5802_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5782_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5782_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5777_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5777_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_5767_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_5767_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_5757_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_5757_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_5722_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_5722_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_5732_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_5732_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5902_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5902_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_5642_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_5642_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_5632_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_5632_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_5667_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_5667_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_5677_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_5677_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_5687_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_5687_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_5712_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_5712_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5912_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5912_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_5917_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_5917_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_5577_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_5577_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_5587_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_5587_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_5597_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_5597_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_78_reg_5602_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_78_reg_5602_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_5622_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_5622_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter1_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5802_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5802;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_5787_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_5787;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5782_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5782;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5777_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5777;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_5767_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_5767;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_5762_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_5762;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_5757_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_5757;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_5742_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_5742;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_5732_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_5732;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_5722_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_5722;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_5717_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_5717;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_5712_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_5712;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_5697_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_5697;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_5687_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_5687;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_5807_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_5807;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_5632_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_5632;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_5627_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_5627;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_5642_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_5642;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_5652_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_5652;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_5667_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_5667;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_5672_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_5672;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_5677_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_5677;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5812_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5812;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5822_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5822;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_5832_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_5832;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5847_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5847;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_5852_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_5852;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_5857_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_5857;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_59_reg_5867_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_59_reg_5867;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_5877_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_5877;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5892_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5892;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_5897_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_5897;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5902_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5902;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5912_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5912;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_5917_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_5917;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_5922_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_5922;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_5577_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_5577;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_5582_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_5582;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_5587_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_5587;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_5597_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_5597;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_78_reg_5602_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_78_reg_5602;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_5607_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_5607;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_5622_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_5622;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_1_reg_6013 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 3U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_6_reg_6050 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x12U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_2_reg_6018 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 6U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_3_reg_6023 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 9U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_5_reg_6045 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0xfU));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__r_V_7_reg_6055 
            = (7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
                     >> 0x15U));
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560 
            = (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5902 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_5897 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5892 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_63_reg_5887 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_62_reg_5882 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_5877 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_59_reg_5867 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_58_reg_5862 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_5857 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_5852 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5847 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_54_reg_5842 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_53_reg_5837 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_5627 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_5832 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_49_reg_5817 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5812 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_5807 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5802 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_45_reg_5797 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_44_reg_5792 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_5787 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5782 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5777 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_40_reg_5772 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_reg_5617 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_5767 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_5622 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_5762 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_80_reg_5612 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_5757 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_5607 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_5672 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_5667 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_17_reg_5657 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_5652 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_5642 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_5632 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5822 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_5722 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_18_reg_5662 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_13_reg_5637 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_5677 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_22_reg_5682 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_5687 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_5697 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_26_reg_5702 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_27_reg_5707 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_5712 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_5717 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_31_reg_5727 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_5577 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_5732 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_5582 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_75_reg_5587 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_5742 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_76_reg_5592 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_35_reg_5747 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_5597 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_36_reg_5752 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_78_reg_5602 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_67_reg_5907 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5912 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_5922 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_71_reg_5927 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_72_reg_5572 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932 
            = (0x10U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1));
    }
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
          & (0U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
            = ((8U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                ? ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                    ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_15_fu_936
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_14_fu_932)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_13_fu_928
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_12_fu_924))
                    : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_11_fu_920
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_10_fu_916)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_9_fu_912
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_8_fu_908)))
                : ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                    ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_7_fu_904
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_6_fu_900)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_5_fu_896
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_4_fu_892))
                    : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_3_fu_888
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_2_fu_884)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_1_fu_880
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_fu_876))));
    } else if (((((((((((((((((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                           & (0x2a400U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                          >> 1U) & 
                                         ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                               & (0xeU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1))) 
                              | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                             & (0x2a400U 
                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                            >> 1U) 
                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                   & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                                 & (0U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                             | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                            & (0x2a400U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                           >> 1U) & 
                                          ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                  & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                                 & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                                & (1U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                            | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                           & (0x2a400U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                          >> 1U) & 
                                         ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                               & (2U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                           | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                          & (0x2a400U 
                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                               & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                              & (3U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                          | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                         & (0x2a400U 
                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                               & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                              & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                             & (4U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                         | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                        & (0x2a400U 
                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                              & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                             & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                            & (5U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                        | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                       & (0x2a400U 
                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                      >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                             & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                            & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                           & (6U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                       | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                      & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                     >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                           & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                          & (7U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                         & (8U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                        & (9U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                   & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                        & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                       & (0xaU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                       & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                      & (0xbU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                 & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                      & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                     & (0xcU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                    & (0xdU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                               & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                   & (0xfU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    } else if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 = 0U;
    }
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0x10U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936 
            = (3U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0xeU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_14_fu_932 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0xfU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_15_fu_936 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (1U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_1_fu_880 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (2U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_2_fu_884 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (7U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_7_fu_904 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (8U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_8_fu_908 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (9U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_9_fu_912 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_fu_876 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523 
            = (0x2a400U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1);
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__28(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__28\n"); );
    // Body
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0xcU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_12_fu_1042 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0xdU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_13_fu_1046 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0xeU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_14_fu_1050 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0xfU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_15_fu_1054 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x10U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_16_fu_1058 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x11U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_17_fu_1062 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x12U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_18_fu_1066 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x13U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_19_fu_1070 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (1U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_1_fu_998 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x14U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_20_fu_1074 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x15U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_21_fu_1078 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x16U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_22_fu_1082 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x17U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_23_fu_1086 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x18U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_24_fu_1090 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x19U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_25_fu_1094 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x1aU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_26_fu_1098 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x1bU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_27_fu_1102 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x1cU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_28_fu_1106 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x1dU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_29_fu_1110 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (2U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_2_fu_1002 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x1eU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_30_fu_1114 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x1fU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_31_fu_1118 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x22U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_34_fu_1130 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x23U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_35_fu_1134 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x24U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_36_fu_1138 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x25U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_37_fu_1142 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x26U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_38_fu_1146 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x27U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_39_fu_1150 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x28U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_40_fu_1154 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x29U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_41_fu_1158 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x2aU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_42_fu_1162 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x2bU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_43_fu_1166 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x2cU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_44_fu_1170 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x2dU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_45_fu_1174 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x2eU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_46_fu_1178 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x2fU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_47_fu_1182 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x30U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_48_fu_1186 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x31U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_49_fu_1190 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x32U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_50_fu_1194 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x33U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_51_fu_1198 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x34U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_52_fu_1202 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x35U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_53_fu_1206 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x36U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_54_fu_1210 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x37U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_55_fu_1214 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x38U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_56_fu_1218 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x39U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_57_fu_1222 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x3aU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_58_fu_1226 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x3bU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_59_fu_1230 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x48U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_72_fu_1282 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x49U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_73_fu_1286 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x4aU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_74_fu_1290 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x4bU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_75_fu_1294 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x50U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_80_fu_1314 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x51U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_81_fu_1318 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x52U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_82_fu_1322 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x53U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_83_fu_1326 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x54U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_84_fu_1330 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x55U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_85_fu_1334 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x56U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_86_fu_1338 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x57U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_87_fu_1342 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x58U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_88_fu_1346 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x59U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_89_fu_1350 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x5aU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_90_fu_1354 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x5bU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_91_fu_1358 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x5cU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_92_fu_1362 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x5dU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_93_fu_1366 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x5eU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_94_fu_1370 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x5fU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_95_fu_1374 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9626_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U108__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_24_reg_10716_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9662_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U112__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_60_reg_10896_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9689_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U115__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_87_reg_11031_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9716_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_18s_18_4_1_U118__DOT__MVAU_hls_5_mac_muladd_8s_3ns_18s_18_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_114_reg_11166_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9464_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U89__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_43_reg_10811_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9481_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U91__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_52_reg_10856_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9498_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U93__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_61_reg_10901_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9549_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U99__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_88_reg_11036_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9566_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U101__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_97_reg_11081_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9574_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U102__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_101_reg_11101_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9591_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_12s_13_4_1_U104__DOT__MVAU_hls_5_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_110_reg_11146_pp0_iter1_reg)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_9_reg_10646_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_9_reg_10646_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_93_reg_11061_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_93_reg_11061_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_91_reg_11051_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_91_reg_11051_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_87_reg_11031_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_87_reg_11031_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_86_reg_11026_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_86_reg_11026_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_84_reg_11016_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_84_reg_11016_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_82_reg_11006_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_82_reg_11006_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_77_reg_10981_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_77_reg_10981_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_75_reg_10971_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_75_reg_10971_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_73_reg_10961_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_73_reg_10961_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_68_reg_10936_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_68_reg_10936_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_66_reg_10926_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_66_reg_10926_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_64_reg_10916_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_64_reg_10916_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_60_reg_10896_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_60_reg_10896_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_59_reg_10891_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_59_reg_10891_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_57_reg_10881_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_57_reg_10881_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_50_reg_10846_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_50_reg_10846_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_48_reg_10836_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_48_reg_10836_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_46_reg_10826_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_46_reg_10826_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_41_reg_10801_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_41_reg_10801_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_114_reg_11166_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_114_reg_11166_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_113_reg_11161_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_113_reg_11161_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_104_reg_11116_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_104_reg_11116_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_100_reg_11096_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_100_reg_11096_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_102_reg_11106_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_102_reg_11106_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_39_reg_10791_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_39_reg_10791_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_120_reg_10611_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_120_reg_10611_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_12_reg_10656_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_12_reg_10656_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_14_reg_10666_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_14_reg_10666_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_19_reg_10691_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_19_reg_10691_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_21_reg_10701_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_21_reg_10701_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_23_reg_10711_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_23_reg_10711_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_24_reg_10716_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_24_reg_10716_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_28_reg_10736_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_28_reg_10736_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_30_reg_10746_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_30_reg_10746_pp0_iter1_reg;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9049_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_117_reg_10596)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9057_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_121_reg_10616)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9066_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_125_reg_10636)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9075_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U44__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_reg_10641)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9083_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U45__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_13_reg_10661)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9092_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_17_reg_10681)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9101_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_18_reg_10686)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9109_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_22_reg_10706)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9118_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_26_reg_10726)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9127_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U50__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_27_reg_10731)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9144_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U52__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_35_reg_10771)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9153_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U53__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_36_reg_10776)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9161_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U54__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_40_reg_10796)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9179_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U56__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_45_reg_10821)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9187_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U57__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_49_reg_10841)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9196_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U58__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_53_reg_10861)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9205_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U59__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_54_reg_10866)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9213_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U60__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_58_reg_10886)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9231_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U62__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_63_reg_10911)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9239_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U63__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_67_reg_10931)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9248_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U64__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_71_reg_10951)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9257_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U65__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_72_reg_10956)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9265_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U66__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_76_reg_10976)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9274_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U67__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_80_reg_10996)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9283_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U68__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_81_reg_11001)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9291_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U69__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_85_reg_11021)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9300_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U70__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_89_reg_11041)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9309_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U71__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_90_reg_11046)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9326_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U73__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_98_reg_11086)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9335_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U74__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_99_reg_11091)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9343_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U75__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_103_reg_11111)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9352_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U76__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_107_reg_11131)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__grp_fu_9369_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mac_muladd_8s_3ns_11s_12_4_1_U78__DOT__MVAU_hls_5_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_112_reg_11156)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_64_reg_10916_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_64_reg_10916;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_61_reg_10901_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_61_reg_10901;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_60_reg_10896_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_60_reg_10896;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_59_reg_10891_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_59_reg_10891;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_57_reg_10881_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_57_reg_10881;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_52_reg_10856_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_52_reg_10856;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_50_reg_10846_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_50_reg_10846;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_48_reg_10836_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_48_reg_10836;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_46_reg_10826_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_46_reg_10826;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_43_reg_10811_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_43_reg_10811;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_41_reg_10801_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_41_reg_10801;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_39_reg_10791_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_39_reg_10791;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_30_reg_10746_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_30_reg_10746;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_28_reg_10736_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_28_reg_10736;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_24_reg_10716_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_24_reg_10716;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_23_reg_10711_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_23_reg_10711;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_21_reg_10701_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_21_reg_10701;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_110_reg_11146_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_110_reg_11146;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_104_reg_11116_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_104_reg_11116;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_102_reg_11106_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_102_reg_11106;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_100_reg_11096_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_100_reg_11096;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_101_reg_11101_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_101_reg_11101;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_113_reg_11161_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_113_reg_11161;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_114_reg_11166_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_114_reg_11166;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_120_reg_10611_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_120_reg_10611;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_12_reg_10656_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_12_reg_10656;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_14_reg_10666_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_14_reg_10666;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_19_reg_10691_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_19_reg_10691;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_66_reg_10926_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_66_reg_10926;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_68_reg_10936_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_68_reg_10936;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_73_reg_10961_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_73_reg_10961;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_75_reg_10971_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_75_reg_10971;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_77_reg_10981_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_77_reg_10981;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_82_reg_11006_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_82_reg_11006;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_84_reg_11016_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_84_reg_11016;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_86_reg_11026_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_86_reg_11026;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_87_reg_11031_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_87_reg_11031;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_88_reg_11036_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_88_reg_11036;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_91_reg_11051_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_91_reg_11051;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_93_reg_11061_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_93_reg_11061;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_97_reg_11081_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_97_reg_11081;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_9_reg_10646_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_9_reg_10646;
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_24_reg_10716 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_23_reg_10711 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_22_reg_10706 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_19_reg_10691 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_18_reg_10686 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_17_reg_10681 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_14_reg_10666 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_13_reg_10661 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_12_reg_10656 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_125_reg_10636 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_36_reg_10776 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_35_reg_10771 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_30_reg_10746 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_103_reg_11111 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x19U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_102_reg_11106 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x19U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_27_reg_10731 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_121_reg_10616 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_101_reg_11101 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x19U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_28_reg_10736 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_104_reg_11116 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x1aU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_107_reg_11131 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x1aU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_21_reg_10701 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_26_reg_10726 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_120_reg_10611 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_110_reg_11146 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x1bU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_112_reg_11156 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x1cU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_39_reg_10791 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_113_reg_11161 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x1cU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_40_reg_10796 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_114_reg_11166 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x1cU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_41_reg_10801 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_43_reg_10811 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_117_reg_10596 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_100_reg_11096 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x19U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_45_reg_10821 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_46_reg_10826 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_48_reg_10836 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_49_reg_10841 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_50_reg_10846 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_52_reg_10856 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_53_reg_10861 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_54_reg_10866 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_57_reg_10881 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_58_reg_10886 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_59_reg_10891 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_60_reg_10896 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_61_reg_10901 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_63_reg_10911 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_64_reg_10916 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_66_reg_10926 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_67_reg_10931 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_68_reg_10936 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_71_reg_10951 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_72_reg_10956 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x12U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_73_reg_10961 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x12U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_75_reg_10971 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x12U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_76_reg_10976 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x13U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_77_reg_10981 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x13U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_80_reg_10996 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x14U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_81_reg_11001 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x14U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_82_reg_11006 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x14U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_84_reg_11016 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x15U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_85_reg_11021 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x15U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_86_reg_11026 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x15U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_87_reg_11031 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x15U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_88_reg_11036 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x16U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_89_reg_11041 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x16U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_90_reg_11046 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x16U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_91_reg_11051 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x16U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_93_reg_11061 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x17U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_97_reg_11081 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x18U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_98_reg_11086 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x18U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_99_reg_11091 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x18U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_9_reg_10646 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__local_temp_V_reg_10641 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 8U));
    }
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
            = ((0x40U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                ? ((0x20U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                    ? ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                        ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                            ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_103_fu_1406
                                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_102_fu_1402)
                            : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_101_fu_1398
                                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_100_fu_1394))
                        : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                            ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_99_fu_1390
                                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_98_fu_1386)
                            : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_97_fu_1382
                                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_96_fu_1378)))
                    : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mux_1047_27_1_1_U1__DOT__mux_5_2)
                : ((0x20U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mux_1047_27_1_1_U1__DOT__mux_5_1
                    : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mux_1047_27_1_1_U1__DOT__mux_5_0));
    } else if (((((((((((((((((((((((((((((((((((((
                                                   ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (((((((((((((((((((((((((((0x7eU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1)) 
                                                                                | (((0x7fU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x7dU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x7cU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x7bU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x7aU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x79U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x78U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x77U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x76U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x75U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x74U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x73U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x72U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x71U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x70U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6fU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6eU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6dU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6cU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6bU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6aU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x69U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x68U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x67U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1)))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x66U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (1U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (2U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (3U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (4U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (5U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (6U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (7U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (8U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (9U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xaU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xbU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xcU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xdU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xeU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xfU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x10U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x11U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x12U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x13U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x14U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x15U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x16U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x17U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x18U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x19U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1aU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1bU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1cU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1dU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1eU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1fU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x20U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x21U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x22U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x23U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x24U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x25U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                               | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x26U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                              | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x27U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                             | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x28U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                            | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x29U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                               & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                           | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x2aU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                               & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                              & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                          | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x2bU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                              & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                             & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                         | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                               & (0x2cU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                             & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                            & (0x44a80U 
                                                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                        | (((((~ 
                                                                               ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                              & (0x2dU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                            & (0U 
                                                                               == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                           & (0x44a80U 
                                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                       | (((((~ 
                                                                              ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                             & (0x2eU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                           & (0U 
                                                                              == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                          & (0x44a80U 
                                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                      | (((((~ 
                                                                             ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                            & (0x2fU 
                                                                               == 
                                                                               (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                          & (0U 
                                                                             == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                         & (0x44a80U 
                                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                     | (((((~ 
                                                                            ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                           & (0x30U 
                                                                              == 
                                                                              (0x7fU 
                                                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                         & (0U 
                                                                            == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                        & (0x44a80U 
                                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                    | (((((~ 
                                                                           ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                               & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                          & (0x31U 
                                                                             == 
                                                                             (0x7fU 
                                                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                        & (0U 
                                                                           == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                       & (0x44a80U 
                                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                   | (((((~ 
                                                                          ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                               >> 1U) 
                                                                              & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                         & (0x32U 
                                                                            == 
                                                                            (0x7fU 
                                                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                       & (0U 
                                                                          == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                      & (0x44a80U 
                                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                  | (((((~ 
                                                                         ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                               & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                              >> 1U) 
                                                                             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                        & (0x33U 
                                                                           == 
                                                                           (0x7fU 
                                                                            & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                      & (0U 
                                                                         == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                     & (0x44a80U 
                                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                 | (((((~ 
                                                                        ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                              & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                         | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                             >> 1U) 
                                                                            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                       & (0x34U 
                                                                          == 
                                                                          (0x7fU 
                                                                           & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                     & (0U 
                                                                        == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                    & (0x44a80U 
                                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                | (((((~ 
                                                                       ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                             & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                            >> 1U) 
                                                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                      & (0x35U 
                                                                         == 
                                                                         (0x7fU 
                                                                          & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                    & (0U 
                                                                       == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                   & (0x44a80U 
                                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                               | (((((~ 
                                                                      ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                            & (0x44a80U 
                                                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                           >> 1U) 
                                                                          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                     & (0x36U 
                                                                        == 
                                                                        (0x7fU 
                                                                         & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                   & (0U 
                                                                      == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                  & (0x44a80U 
                                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                              | (((((~ 
                                                                     ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                           & (0x44a80U 
                                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                          >> 1U) 
                                                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                    & (0x37U 
                                                                       == 
                                                                       (0x7fU 
                                                                        & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                  & (0U 
                                                                     == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                 & (0x44a80U 
                                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                             | (((((~ 
                                                                    ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                          & (0x44a80U 
                                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                         >> 1U) 
                                                                        & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                   & (0x38U 
                                                                      == 
                                                                      (0x7fU 
                                                                       & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                 & (0U 
                                                                    == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                & (0x44a80U 
                                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                            | (((((~ 
                                                                   ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                         & (0x44a80U 
                                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                        >> 1U) 
                                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                  & (0x39U 
                                                                     == 
                                                                     (0x7fU 
                                                                      & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                & (0U 
                                                                   == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                               & (0x44a80U 
                                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                           | (((((~ 
                                                                  ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                        & (0x44a80U 
                                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                       >> 1U) 
                                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                 & (0x3aU 
                                                                    == 
                                                                    (0x7fU 
                                                                     & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                               & (0U 
                                                                  == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                              & (0x44a80U 
                                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                          | (((((~ 
                                                                 ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                       & (0x44a80U 
                                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                      >> 1U) 
                                                                     & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                & (0x3bU 
                                                                   == 
                                                                   (0x7fU 
                                                                    & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                              & (0U 
                                                                 == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                             & (0x44a80U 
                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                         | (((((~ 
                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                      & (0x44a80U 
                                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                     >> 1U) 
                                                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                               & (0x3cU 
                                                                  == 
                                                                  (0x7fU 
                                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                             & (0U 
                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                            & (0x44a80U 
                                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                        | (((((~ 
                                                               ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                     & (0x44a80U 
                                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                    >> 1U) 
                                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                              & (0x3dU 
                                                                 == 
                                                                 (0x7fU 
                                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                            & (0U 
                                                               == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                           & (0x44a80U 
                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                       | (((((~ 
                                                              ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                    & (0x44a80U 
                                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                   >> 1U) 
                                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                             & (0x3eU 
                                                                == 
                                                                (0x7fU 
                                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                           & (0U 
                                                              == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                          & (0x44a80U 
                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                      | (((((~ 
                                                             ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                   & (0x44a80U 
                                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                  >> 1U) 
                                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                            & (0x3fU 
                                                               == 
                                                               (0x7fU 
                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                          & (0U 
                                                             == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                         & (0x44a80U 
                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                     | (((((~ 
                                                            ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                  & (0x44a80U 
                                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                 >> 1U) 
                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                           & (0x40U 
                                                              == 
                                                              (0x7fU 
                                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                         & (0U 
                                                            == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                        & (0x44a80U 
                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                    | (((((~ 
                                                           ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                 & (0x44a80U 
                                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                          & (0x41U 
                                                             == 
                                                             (0x7fU 
                                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                        & (0U 
                                                           == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                       & (0x44a80U 
                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                   | (((((~ 
                                                          ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                & (0x44a80U 
                                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                               >> 1U) 
                                                              & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                         & (0x42U 
                                                            == 
                                                            (0x7fU 
                                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                       & (0U 
                                                          == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                      & (0x44a80U 
                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                  | (((((~ 
                                                         ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                               & (0x44a80U 
                                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                              >> 1U) 
                                                             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                        & (0x43U 
                                                           == 
                                                           (0x7fU 
                                                            & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                      & (0U 
                                                         == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                     & (0x44a80U 
                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                 | (((((~ 
                                                        ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                              & (0x44a80U 
                                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                         | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                             >> 1U) 
                                                            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                       & (0x44U 
                                                          == 
                                                          (0x7fU 
                                                           & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                     & (0U 
                                                        == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                    & (0x44a80U 
                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                | (((((~ 
                                                       ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                             & (0x44a80U 
                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                      & (0x45U 
                                                         == 
                                                         (0x7fU 
                                                          & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                    & (0U 
                                                       == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                   & (0x44a80U 
                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                               | (((((~ 
                                                      ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                            & (0x44a80U 
                                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                           >> 1U) 
                                                          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                     & (0x46U 
                                                        == 
                                                        (0x7fU 
                                                         & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                   & (0U 
                                                      == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                  & (0x44a80U 
                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                              | (((((~ 
                                                     ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                           & (0x44a80U 
                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                          >> 1U) 
                                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                    & (0x47U 
                                                       == 
                                                       (0x7fU 
                                                        & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                  & (0U 
                                                     == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                 & (0x44a80U 
                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                             | (((((~ 
                                                    ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                          & (0x44a80U 
                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                         >> 1U) 
                                                        & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                   & (0x48U 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                 & (0U 
                                                    == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                & (0x44a80U 
                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                            | (((((~ 
                                                   ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                         & (0x44a80U 
                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                        >> 1U) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                  & (0x49U 
                                                     == 
                                                     (0x7fU 
                                                      & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                & (0U 
                                                   == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                               & (0x44a80U 
                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                           | (((((~ 
                                                  ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                        & (0x44a80U 
                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                       >> 1U) 
                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                 & (0x4aU 
                                                    == 
                                                    (0x7fU 
                                                     & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                               & (0U 
                                                  == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                              & (0x44a80U 
                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                          | (((((~ 
                                                 ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                       & (0x44a80U 
                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                      >> 1U) 
                                                     & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                & (0x4bU 
                                                   == 
                                                   (0x7fU 
                                                    & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                              & (0U 
                                                 == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                             & (0x44a80U 
                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                         | (((((~ (
                                                   (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                        & (0x44a80U 
                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                       >> 1U) 
                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                               & (0x4cU 
                                                  == 
                                                  (0x7fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                             & (0U 
                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                            & (0x44a80U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                        | (((((~ ((
                                                   ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                       & (0x44a80U 
                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                      >> 1U) 
                                                     & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                              & (0x4dU 
                                                 == 
                                                 (0x7fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                           & (0x44a80U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                       | (((((~ (((
                                                   (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                      & (0x44a80U 
                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                     >> 1U) 
                                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                             & (0x4eU 
                                                == 
                                                (0x7fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                          & (0x44a80U 
                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                     & (0x44a80U 
                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                            & (0x4fU 
                                               == (0x7fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                         & (0x44a80U 
                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                    & (0x44a80U 
                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                   >> 1U) 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                           & (0x50U 
                                              == (0x7fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                        & (0x44a80U 
                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                   & (0x44a80U 
                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                  >> 1U) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                          & (0x51U 
                                             == (0x7fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                       & (0x44a80U 
                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                  & (0x44a80U 
                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                 >> 1U) 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                         & (0x52U == 
                                            (0x7fU 
                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                      & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                 & (0x44a80U 
                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                >> 1U) 
                                               & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                        & (0x53U == 
                                           (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                & (0x44a80U 
                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                               >> 1U) 
                                              & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                       & (0x54U == 
                                          (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                               & (0x44a80U 
                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                              >> 1U) 
                                             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                      & (0x55U == (0x7fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                    & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                               | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                              & (0x44a80U 
                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                         | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                             >> 1U) 
                                            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                     & (0x56U == (0x7fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                   & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                  & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                              | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                             & (0x44a80U 
                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                            >> 1U) 
                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                    & (0x57U == (0x7fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                  & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                 & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                             | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                            & (0x44a80U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                           >> 1U) & 
                                          ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                   & (0x58U == (0x7fU 
                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                            | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                           & (0x44a80U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                          >> 1U) & 
                                         ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                  & (0x59U == (0x7fU 
                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                               & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                           | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                          & (0x44a80U 
                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                 & (0x5aU == (0x7fU 
                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                               & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                              & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                          | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                         & (0x44a80U 
                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                & (0x5bU == (0x7fU 
                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                              & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                             & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                         | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                        & (0x44a80U 
                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                               & (0x5cU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                             & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                            & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                        | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                       & (0x44a80U 
                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                      >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                              & (0x5dU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                           & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                       | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                      & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                     >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                             & (0x5eU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                          & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                            & (0x5fU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                           & (0x60U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                        & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                          & (0x61U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                       & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                  & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                         & (0x62U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                      & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                 & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                        & (0x63U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                       & (0x64U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                               & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                      & (0x65U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                    & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    } else if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 = 0U;
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x63U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_99_fu_1390 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
}
