// Seed: 1539947992
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output tri id_2,
    input tri0 id_3,
    output tri id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8
    , id_10
);
  always force id_2 = id_1 > id_8;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4,
    output wor id_5,
    input wand id_6,
    input supply0 id_7,
    input supply0 id_8,
    output supply1 id_9,
    output supply0 id_10
);
  always @(posedge id_1) begin
    id_4 = id_7;
  end
  module_0(
      id_2, id_7, id_5, id_7, id_9, id_1, id_8, id_8, id_3
  );
  wire id_12;
  initial id_9 = 1;
endmodule
