
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore opengg ...


----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic Verilog template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
WARNING:HDLParsers:3497 - Ignoring Verilog File
   "D:/545/opengg/repo/MyProcessorIPLib/pcores/opengg_v1_00_a/data/../hdl/verilo
   g/user_logic.v"
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hd
l/vhdl/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v
1_01_a/hdl/vhdl/data_width_adapter.vhd" in Library plbv46_master_single_v1_01_a.
Entity <data_width_adapter> compiled.
Entity <data_width_adapter> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v
1_01_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_master_single_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1
_01_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/Xilinx/12.2/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v
1_01_a/hdl/vhdl/plbv46_master_single.vhd" in Library
plbv46_master_single_v1_01_a.
Entity <plbv46_master_single> compiled.
Entity <plbv46_master_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"D:/545/opengg/repo/MyProcessorIPLib/pcores/opengg_v1_00_a/data/../hdl/vhdl/open
gg.vhd" in Library opengg_v1_00_a.
Entity <opengg> compiled.
Entity <opengg> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = opengg
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
WARNING:EDK:3588 - Unable to delete temporary XST project file
   D:\545\opengg\repo\MyProcessorIPLib\pcores\opengg_v1_00_a\data\_opengg_xst.pr
   j : 13
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
Creating BFM simulation XPS project directory ...
Creating BFM simulation pcores directory ...
Generating BFM simulation testbench pcore ...
Creating testbench pcore opengg_tb vhdl source directory ...
Testbench pcore opengg_tb vhdl source successfully generated ...
Creating testbench pcore opengg_tb data directory ...
Testbench pcore opengg_tb pao file successfully generated ...
BFM simulation testbench pcore opengg_tb mpd file successfully generated ...
BFM simulation testbench pcore opengg_tb successfully generated ...
Generating BFM simulation platform hardware description file (.mhs) ...
BFM simulation test platform successfully generated ...
Creating BFM simulation scripts directory ...
Generating BFM simulation script files ...
BFM simulation script file (run.do) successfully generated ...
BFM simulation script file (wave.do) successfully generated ...
BFM simulation BFL script file (sample.bfl) successfully generated ...
Generating other BFM simulation project files ...
Empty .mss file successfully generated ...
Custom makefile for EDK BFM simulation successfully generated ...
Custom makefile for BFM simulation through command line successfully generated
...
BFM simulation README file successfully generated ...
WARNING:EDK:3605 - Use of the repository located at
   D:\Xilinx\12.2\ISE_DS\edk_user_repository\ 
   (equivalent of $XILINX_EDK/../edk_user_repository) is now deprecated. 
   It is recommended that you use Global SearchPath preference to specify search
   paths that apply to all the projects.
BFM simulation XPS project file successfully generated ...
BFM simulation files successfully generated ...
No software driver files will be generated at this time ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
D:\545\opengg\repo\MyProcessorIPLib/pcores/opengg_v1_00_a.

Peripheral Summary:

  top name       : opengg
  version        : 1.00.a
  type           : PLB (v4.6) master slave
  features       : slave attachment
                   master attachment
                   user master model

Address Block Summary:

  user logic mst : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF

File Summary

  - HDL source -
  D:\545\opengg\repo\MyProcessorIPLib/pcores/opengg_v1_00_a/hdl
  top entity     : vhdl/opengg.vhd
  user logic     : verilog/user_logic.v

  - XPS interface -
  D:\545\opengg\repo\MyProcessorIPLib/pcores/opengg_v1_00_a/data
  mpd            : opengg_v2_1_0.mpd
  pao            : opengg_v2_1_0.pao

  - ISE project -
  D:\545\opengg\repo\MyProcessorIPLib/pcores/opengg_v1_00_a/devl/projnav
  ise project    : opengg.xise
  tcl script     : opengg.tcl


  - XST synthesis -
  D:\545\opengg\repo\MyProcessorIPLib/pcores/opengg_v1_00_a/devl/synthesis
  xst script     : opengg_xst.scr
  xst project    : opengg_xst.prj

  - BFM simulation project -
  D:\545\opengg\repo\MyProcessorIPLib/pcores/opengg_v1_00_a/devl/bfmsim
  bfm sim help   : README.txt
  bfm platform   : bfm_system.mhs
  dummy mss      : bfm_system.mss
  xps project    : bfm_system.xmp
  xps makefile   : bfm_sim_xps.make
  cmd makefile   : bfm_sim_cmd.make
  run script     : scripts/run.do
  wave script    : scripts/wave.do
  bfl command    : scripts/sample.bfl

  - BFM simulation IP testbench -
D:\545\opengg\repo\MyProcessorIPLib/pcores/opengg_v1_00_a/devl/bfmsim/pcores/ope
ngg_tb_v1_00_a
  tb mpd         : data/opengg_v2_1_0.mpd
  tb pao         : data/opengg_v2_1_0.pao
  testbench      : hdl/vhdl/opengg_tb.vhd

  - Misc file -
  D:\545\opengg\repo\MyProcessorIPLib/pcores/opengg_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log


