<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Hardcaml_xilinx (hardcaml_xilinx.Hardcaml_xilinx)</title><link rel="stylesheet" href="../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../index.html">hardcaml_xilinx</a> &#x00BB; Hardcaml_xilinx</nav><header class="odoc-preamble"><h1>Module <code><span>Hardcaml_xilinx</span></code></h1></header><div class="odoc-content"><div class="odoc-spec"><div class="spec module" id="module-Byte_write_width" class="anchored"><a href="#module-Byte_write_width" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Byte_write_width/index.html">Byte_write_width</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Cascade_height" class="anchored"><a href="#module-Cascade_height" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Cascade_height/index.html">Cascade_height</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Height of BRAM cascades chains. This can be explicitly specified to help vivado meet timing when it is unnecessarily cascading BRAMs.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Collision_mode" class="anchored"><a href="#module-Collision_mode" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Collision_mode/index.html">Collision_mode</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Ram_arch" class="anchored"><a href="#module-Ram_arch" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Ram_arch/index.html">Ram_arch</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Xilinx RAM primitive types.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Dual_port_ram" class="anchored"><a href="#module-Dual_port_ram" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Dual_port_ram/index.html">Dual_port_ram</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Single clock Dual Port Memory</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Fifo_async" class="anchored"><a href="#module-Fifo_async" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Fifo_async/index.html">Fifo_async</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Fifo_sync" class="anchored"><a href="#module-Fifo_sync" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Fifo_sync/index.html">Fifo_sync</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Simple_dual_port_ram" class="anchored"><a href="#module-Simple_dual_port_ram" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Simple_dual_port_ram/index.html">Simple_dual_port_ram</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Simple Dual Port Memory. 1 port is for writing, the other for reading.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-True_dual_port_ram" class="anchored"><a href="#module-True_dual_port_ram" class="anchor"></a><code><span><span class="keyword">module</span> <a href="True_dual_port_ram/index.html">True_dual_port_ram</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>True Dual Port Memory with independent clocks for ports <code>a</code> and <code>b</code>.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Ram_port" class="anchored"><a href="#module-Ram_port" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Ram_port/index.html">Ram_port</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Ram_port_with_clear" class="anchored"><a href="#module-Ram_port_with_clear" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Ram_port_with_clear/index.html">Ram_port_with_clear</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Statemachine for clearing a RAM via one of it's ports.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Synthesis" class="anchored"><a href="#module-Synthesis" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Synthesis/index.html">Synthesis</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Memory_builder" class="anchored"><a href="#module-Memory_builder" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Memory_builder/index.html">Memory_builder</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>A general-purpose means of representing memories. The <code>Config.t</code> type allows the user to configure the underlying memory implementations. Eg: Using URAM for bits 0-72, and BRAMs for bits 73-80. This module allows construction of memories in 1D or 2D Modes. See further documentation below.</p></div></div></div></body></html>