##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_IR_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
		5.3::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: ADC_IR_IntClock            | Frequency: 27.68 MHz  | Target: 1.00 MHz   | 
Clock: ADC_IR_IntClock(routed)    | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_1                    | Frequency: 88.45 MHz  | Target: 0.02 MHz   | 
Clock: Clock_3                    | N/A                   | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 96.10 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_IR_IntClock  ADC_IR_IntClock  1e+006           963876      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_IR_IntClock  CyBUS_CLK        41666.7          34394       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          5e+007           49988694    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        ADC_IR_IntClock  41666.7          34221       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        CyBUS_CLK        41666.7          31261       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name   Setup to Clk  Clock Name:Phase  
----------  ------------  ----------------  
SW2(0)_PAD  16091         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase  
---------------  ------------  ----------------  
IN1(0)_PAD       24274         Clock_1:R         
IN3(0)_PAD       24492         Clock_1:R         
Trigger1(0)_PAD  33909         CyBUS_CLK:R       
Trigger2(0)_PAD  32633         CyBUS_CLK:R       
Trigger3(0)_PAD  34329         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_IR_IntClock
*********************************************
Clock: ADC_IR_IntClock
Frequency: 27.68 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 963876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32614
-------------------------------------   ----- 
End-of-path arrival time (ps)           32614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell28  11648  32614  963876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 88.45 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988694p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q        macrocell82     1250   1250  49988694  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3996   5246  49988694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 96.10 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  31261  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   5876   6896  31261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  31261  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   5876   6896  31261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_IR_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34221  RISE       1
Net_13/main_0                        macrocell79   2686   3936  34221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1


5.3::Critical Path Report for (ADC_IR_IntClock:R vs. CyBUS_CLK:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34394p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  34394  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   2512   3762  34394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1


5.4::Critical Path Report for (ADC_IR_IntClock:R vs. ADC_IR_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 963876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32614
-------------------------------------   ----- 
End-of-path arrival time (ps)           32614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell28  11648  32614  963876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988694p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q        macrocell82     1250   1250  49988694  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3996   5246  49988694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:Sync:genblk1[0]:INST\/out
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 31261p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:Sync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:Sync:genblk1[0]:INST\/out         synccell      1020   1020  31261  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell80   5876   6896  31261  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_13/main_0
Capture Clock  : Net_13/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34221  RISE       1
Net_13/main_0                        macrocell79   2686   3936  34221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ADC_IR_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell80   1250   1250  34221  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/main_0     macrocell81   2686   3936  34221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell80   1250   1250  34231  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell80   2675   3925  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34394p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3762
-------------------------------------   ---- 
End-of-path arrival time (ps)           3762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_13/q                                  macrocell79   1250   1250  34394  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell80   2512   3762  34394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:bus_clk_nrq_reg\/clock_0                   macrocell80         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 963876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32614
-------------------------------------   ----- 
End-of-path arrival time (ps)           32614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell28  11648  32614  963876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 963876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32614
-------------------------------------   ----- 
End-of-path arrival time (ps)           32614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell29  11648  32614  963876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 963876p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32614
-------------------------------------   ----- 
End-of-path arrival time (ps)           32614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell69  11648  32614  963876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 964437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32053
-------------------------------------   ----- 
End-of-path arrival time (ps)           32053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell35  11088  32053  964437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 964437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32053
-------------------------------------   ----- 
End-of-path arrival time (ps)           32053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell45  11088  32053  964437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 964437p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32053
-------------------------------------   ----- 
End-of-path arrival time (ps)           32053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell49  11088  32053  964437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 964820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31670
-------------------------------------   ----- 
End-of-path arrival time (ps)           31670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell37  10705  31670  964820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 964820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31670
-------------------------------------   ----- 
End-of-path arrival time (ps)           31670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell42  10705  31670  964820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 964820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31670
-------------------------------------   ----- 
End-of-path arrival time (ps)           31670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell43  10705  31670  964820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 964820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31670
-------------------------------------   ----- 
End-of-path arrival time (ps)           31670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell70  10705  31670  964820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 964822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31668
-------------------------------------   ----- 
End-of-path arrival time (ps)           31668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell39  10703  31668  964822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 964822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31668
-------------------------------------   ----- 
End-of-path arrival time (ps)           31668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell46  10703  31668  964822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 964822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31668
-------------------------------------   ----- 
End-of-path arrival time (ps)           31668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell47  10703  31668  964822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 965898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30592
-------------------------------------   ----- 
End-of-path arrival time (ps)           30592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell41   9627  30592  965898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 965898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30592
-------------------------------------   ----- 
End-of-path arrival time (ps)           30592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell53   9627  30592  965898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 965898p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30592
-------------------------------------   ----- 
End-of-path arrival time (ps)           30592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell74   9627  30592  965898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 965909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30581
-------------------------------------   ----- 
End-of-path arrival time (ps)           30581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell38   9616  30581  965909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 965909p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30581
-------------------------------------   ----- 
End-of-path arrival time (ps)           30581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell68   9616  30581  965909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 966368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30122
-------------------------------------   ----- 
End-of-path arrival time (ps)           30122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell60   9157  30122  966368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 966368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30122
-------------------------------------   ----- 
End-of-path arrival time (ps)           30122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell65   9157  30122  966368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 966369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30121
-------------------------------------   ----- 
End-of-path arrival time (ps)           30121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell30   9156  30121  966369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 966369p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30121
-------------------------------------   ----- 
End-of-path arrival time (ps)           30121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell52   9156  30121  966369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 966390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30100
-------------------------------------   ----- 
End-of-path arrival time (ps)           30100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell23   9135  30100  966390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 966390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30100
-------------------------------------   ----- 
End-of-path arrival time (ps)           30100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell48   9135  30100  966390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 966390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30100
-------------------------------------   ----- 
End-of-path arrival time (ps)           30100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell51   9135  30100  966390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 966390p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30100
-------------------------------------   ----- 
End-of-path arrival time (ps)           30100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell72   9135  30100  966390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 966392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30098
-------------------------------------   ----- 
End-of-path arrival time (ps)           30098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell27   9133  30098  966392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 966392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30098
-------------------------------------   ----- 
End-of-path arrival time (ps)           30098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell58   9133  30098  966392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 966392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30098
-------------------------------------   ----- 
End-of-path arrival time (ps)           30098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell67   9133  30098  966392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 966392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30098
-------------------------------------   ----- 
End-of-path arrival time (ps)           30098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell73   9133  30098  966392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 967727p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28763
-------------------------------------   ----- 
End-of-path arrival time (ps)           28763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell50   7798  28763  967727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 967727p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28763
-------------------------------------   ----- 
End-of-path arrival time (ps)           28763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell56   7798  28763  967727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 967727p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28763
-------------------------------------   ----- 
End-of-path arrival time (ps)           28763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell76   7798  28763  967727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 967771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28719
-------------------------------------   ----- 
End-of-path arrival time (ps)           28719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell16   7754  28719  967771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 967771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28719
-------------------------------------   ----- 
End-of-path arrival time (ps)           28719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell17   7754  28719  967771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 967771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28719
-------------------------------------   ----- 
End-of-path arrival time (ps)           28719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell18   7754  28719  967771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 967771p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28719
-------------------------------------   ----- 
End-of-path arrival time (ps)           28719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell22   7754  28719  967771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 967772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28718
-------------------------------------   ----- 
End-of-path arrival time (ps)           28718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell59   7753  28718  967772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 967772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28718
-------------------------------------   ----- 
End-of-path arrival time (ps)           28718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell78   7753  28718  967772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 967793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28697
-------------------------------------   ----- 
End-of-path arrival time (ps)           28697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell15   7731  28697  967793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 967793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28697
-------------------------------------   ----- 
End-of-path arrival time (ps)           28697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell19   7731  28697  967793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 967793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28697
-------------------------------------   ----- 
End-of-path arrival time (ps)           28697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell20   7731  28697  967793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 967793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28697
-------------------------------------   ----- 
End-of-path arrival time (ps)           28697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell21   7731  28697  967793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 967795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28695
-------------------------------------   ----- 
End-of-path arrival time (ps)           28695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell31   7730  28695  967795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 967795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28695
-------------------------------------   ----- 
End-of-path arrival time (ps)           28695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell33   7730  28695  967795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 967795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28695
-------------------------------------   ----- 
End-of-path arrival time (ps)           28695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell57   7730  28695  967795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 967795p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28695
-------------------------------------   ----- 
End-of-path arrival time (ps)           28695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell75   7730  28695  967795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 968184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28306
-------------------------------------   ----- 
End-of-path arrival time (ps)           28306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell36   7341  28306  968184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 968184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28306
-------------------------------------   ----- 
End-of-path arrival time (ps)           28306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell61   7341  28306  968184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 968184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28306
-------------------------------------   ----- 
End-of-path arrival time (ps)           28306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell64   7341  28306  968184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 969132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27358
-------------------------------------   ----- 
End-of-path arrival time (ps)           27358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell34   6393  27358  969132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 969132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27358
-------------------------------------   ----- 
End-of-path arrival time (ps)           27358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell44   6393  27358  969132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 969132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27358
-------------------------------------   ----- 
End-of-path arrival time (ps)           27358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell66   6393  27358  969132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 969132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27358
-------------------------------------   ----- 
End-of-path arrival time (ps)           27358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell77   6393  27358  969132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 969174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27316
-------------------------------------   ----- 
End-of-path arrival time (ps)           27316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell40   6351  27316  969174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 969174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27316
-------------------------------------   ----- 
End-of-path arrival time (ps)           27316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell63   6351  27316  969174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 969691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26799
-------------------------------------   ----- 
End-of-path arrival time (ps)           26799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell26   5834  26799  969691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 969691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26799
-------------------------------------   ----- 
End-of-path arrival time (ps)           26799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell32   5834  26799  969691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 969691p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26799
-------------------------------------   ----- 
End-of-path arrival time (ps)           26799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell62   5834  26799  969691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 969704p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26786
-------------------------------------   ----- 
End-of-path arrival time (ps)           26786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell24   5820  26786  969704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 969704p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26786
-------------------------------------   ----- 
End-of-path arrival time (ps)           26786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell25   5820  26786  969704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 969704p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26786
-------------------------------------   ----- 
End-of-path arrival time (ps)           26786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell54   5820  26786  969704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 969704p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26786
-------------------------------------   ----- 
End-of-path arrival time (ps)           26786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell55   5820  26786  969704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 970781p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25709
-------------------------------------   ----- 
End-of-path arrival time (ps)           25709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q              macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1   10107  11357  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  14707  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/main_8        macrocell2    2908  17615  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_is_active\/q             macrocell2    3350  20965  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell71   4744  25709  970781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 982782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13708
-------------------------------------   ----- 
End-of-path arrival time (ps)           13708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell71  12458  13708  982782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 982848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell37  12392  13642  982848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 982848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell42  12392  13642  982848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell43  12392  13642  982848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13642
-------------------------------------   ----- 
End-of-path arrival time (ps)           13642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell70  12392  13642  982848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 982865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13625
-------------------------------------   ----- 
End-of-path arrival time (ps)           13625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell35  12375  13625  982865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 982865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13625
-------------------------------------   ----- 
End-of-path arrival time (ps)           13625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell45  12375  13625  982865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 982865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13625
-------------------------------------   ----- 
End-of-path arrival time (ps)           13625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell49  12375  13625  982865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 982995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13495
-------------------------------------   ----- 
End-of-path arrival time (ps)           13495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell39  12245  13495  982995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 982995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13495
-------------------------------------   ----- 
End-of-path arrival time (ps)           13495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell46  12245  13495  982995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 982995p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13495
-------------------------------------   ----- 
End-of-path arrival time (ps)           13495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell47  12245  13495  982995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 983490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13000
-------------------------------------   ----- 
End-of-path arrival time (ps)           13000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell41  11750  13000  983490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 983490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13000
-------------------------------------   ----- 
End-of-path arrival time (ps)           13000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell53  11750  13000  983490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 983490p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13000
-------------------------------------   ----- 
End-of-path arrival time (ps)           13000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell74  11750  13000  983490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 983493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell38  11747  12997  983493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 983493p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12997
-------------------------------------   ----- 
End-of-path arrival time (ps)           12997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell68  11747  12997  983493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12927
-------------------------------------   ----- 
End-of-path arrival time (ps)           12927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell28  11677  12927  983563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 983563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12927
-------------------------------------   ----- 
End-of-path arrival time (ps)           12927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell29  11677  12927  983563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 983563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12927
-------------------------------------   ----- 
End-of-path arrival time (ps)           12927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell69  11677  12927  983563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 983685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12805
-------------------------------------   ----- 
End-of-path arrival time (ps)           12805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell26  11555  12805  983685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 983685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12805
-------------------------------------   ----- 
End-of-path arrival time (ps)           12805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell32  11555  12805  983685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 983685p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12805
-------------------------------------   ----- 
End-of-path arrival time (ps)           12805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell62  11555  12805  983685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983696p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12794
-------------------------------------   ----- 
End-of-path arrival time (ps)           12794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell36  11544  12794  983696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 983696p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12794
-------------------------------------   ----- 
End-of-path arrival time (ps)           12794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell61  11544  12794  983696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 983696p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12794
-------------------------------------   ----- 
End-of-path arrival time (ps)           12794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell64  11544  12794  983696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 984263p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell15  10977  12227  984263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 984263p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell19  10977  12227  984263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 984263p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell20  10977  12227  984263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984263p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12227
-------------------------------------   ----- 
End-of-path arrival time (ps)           12227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell21  10977  12227  984263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 984271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12219
-------------------------------------   ----- 
End-of-path arrival time (ps)           12219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell16  10969  12219  984271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12219
-------------------------------------   ----- 
End-of-path arrival time (ps)           12219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell17  10969  12219  984271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12219
-------------------------------------   ----- 
End-of-path arrival time (ps)           12219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell18  10969  12219  984271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 984271p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12219
-------------------------------------   ----- 
End-of-path arrival time (ps)           12219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell22  10969  12219  984271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell59  10948  12198  984292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984292p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12198
-------------------------------------   ----- 
End-of-path arrival time (ps)           12198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell78  10948  12198  984292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell24  10832  12082  984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell25  10832  12082  984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell54  10832  12082  984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984408p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell55  10832  12082  984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell35  10788  12038  984452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell45  10788  12038  984452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984452p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12038
-------------------------------------   ----- 
End-of-path arrival time (ps)           12038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell49  10788  12038  984452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12029
-------------------------------------   ----- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell28  10779  12029  984461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 984461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12029
-------------------------------------   ----- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell29  10779  12029  984461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12029
-------------------------------------   ----- 
End-of-path arrival time (ps)           12029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell69  10779  12029  984461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell37  10768  12018  984472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 984472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell42  10768  12018  984472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell43  10768  12018  984472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984472p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell70  10768  12018  984472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 984566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell24  10674  11924  984566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell25  10674  11924  984566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell54  10674  11924  984566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984566p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell55  10674  11924  984566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 984580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell26  10660  11910  984580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 984580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell32  10660  11910  984580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 984580p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11910
-------------------------------------   ----- 
End-of-path arrival time (ps)           11910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell62  10660  11910  984580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 984848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell30  10392  11642  984848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell52  10392  11642  984848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell28  10385  11635  984855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 984855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell29  10385  11635  984855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984855p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell69  10385  11635  984855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 984856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell35  10384  11634  984856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell45  10384  11634  984856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell49  10384  11634  984856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell60  10066  11316  985174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985174p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11316
-------------------------------------   ----- 
End-of-path arrival time (ps)           11316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell65  10066  11316  985174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 985181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell30  10059  11309  985181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985181p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11309
-------------------------------------   ----- 
End-of-path arrival time (ps)           11309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell52  10059  11309  985181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 985185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11305
-------------------------------------   ----- 
End-of-path arrival time (ps)           11305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell23  10055  11305  985185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11305
-------------------------------------   ----- 
End-of-path arrival time (ps)           11305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell48  10055  11305  985185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11305
-------------------------------------   ----- 
End-of-path arrival time (ps)           11305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell51  10055  11305  985185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11305
-------------------------------------   ----- 
End-of-path arrival time (ps)           11305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell72  10055  11305  985185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 985307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell39   9933  11183  985307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell46   9933  11183  985307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11183
-------------------------------------   ----- 
End-of-path arrival time (ps)           11183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell47   9933  11183  985307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 985373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell23   9867  11117  985373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell48   9867  11117  985373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell51   9867  11117  985373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985373p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11117
-------------------------------------   ----- 
End-of-path arrival time (ps)           11117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell72   9867  11117  985373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 985392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell30   9848  11098  985392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 985392p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11098
-------------------------------------   ----- 
End-of-path arrival time (ps)           11098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell52   9848  11098  985392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 985417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11073
-------------------------------------   ----- 
End-of-path arrival time (ps)           11073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell23   9823  11073  985417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 985417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11073
-------------------------------------   ----- 
End-of-path arrival time (ps)           11073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell48   9823  11073  985417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11073
-------------------------------------   ----- 
End-of-path arrival time (ps)           11073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell51   9823  11073  985417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985417p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11073
-------------------------------------   ----- 
End-of-path arrival time (ps)           11073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell72   9823  11073  985417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell37   9693  10943  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell42   9693  10943  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell43   9693  10943  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell70   9693  10943  985547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell35   9679  10929  985561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell45   9679  10929  985561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985561p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell49   9679  10929  985561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell28   9677  10927  985563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell29   9677  10927  985563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985563p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell69   9677  10927  985563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell37   9656  10906  985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell42   9656  10906  985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell43   9656  10906  985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985584p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10906
-------------------------------------   ----- 
End-of-path arrival time (ps)           10906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell70   9656  10906  985584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10736
-------------------------------------   ----- 
End-of-path arrival time (ps)           10736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell37   9486  10736  985754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10736
-------------------------------------   ----- 
End-of-path arrival time (ps)           10736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell42   9486  10736  985754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10736
-------------------------------------   ----- 
End-of-path arrival time (ps)           10736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell43   9486  10736  985754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 985754p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10736
-------------------------------------   ----- 
End-of-path arrival time (ps)           10736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell70   9486  10736  985754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 985762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10728
-------------------------------------   ----- 
End-of-path arrival time (ps)           10728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell39   9478  10728  985762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10728
-------------------------------------   ----- 
End-of-path arrival time (ps)           10728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell46   9478  10728  985762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985762p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10728
-------------------------------------   ----- 
End-of-path arrival time (ps)           10728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell47   9478  10728  985762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 985770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell28   9470  10720  985770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell29   9470  10720  985770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985770p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell69   9470  10720  985770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell27   9465  10715  985775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell58   9465  10715  985775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 985775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell67   9465  10715  985775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10715
-------------------------------------   ----- 
End-of-path arrival time (ps)           10715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell73   9465  10715  985775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell35   9458  10708  985782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 985782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell45   9458  10708  985782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985782p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell49   9458  10708  985782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 985804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell60   9436  10686  985804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell65   9436  10686  985804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell27   9423  10673  985817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 985817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell58   9423  10673  985817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 985817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell67   9423  10673  985817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985817p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10673
-------------------------------------   ----- 
End-of-path arrival time (ps)           10673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell73   9423  10673  985817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 985823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -4060
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10117
-------------------------------------   ----- 
End-of-path arrival time (ps)           10117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  985823  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/main_1      macrocell3     2636   3846  985823  RISE       1
\ADC_IR:bSAR_SEQ:cnt_enable\/q           macrocell3     3350   7196  985823  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/enable  count7cell     2921  10117  985823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 985848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell39   9392  10642  985848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell46   9392  10642  985848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985848p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10642
-------------------------------------   ----- 
End-of-path arrival time (ps)           10642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell47   9392  10642  985848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell41   9308  10558  985932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 985932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell53   9308  10558  985932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 985932p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell74   9308  10558  985932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 985949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell38   9291  10541  985949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 985949p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10541
-------------------------------------   ----- 
End-of-path arrival time (ps)           10541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell68   9291  10541  985949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell36   9228  10478  986012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell61   9228  10478  986012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell64   9228  10478  986012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 986068p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10422
-------------------------------------   ----- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell60   9172  10422  986068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986068p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10422
-------------------------------------   ----- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell65   9172  10422  986068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986091p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell39   9149  10399  986091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986091p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell46   9149  10399  986091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986091p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10399
-------------------------------------   ----- 
End-of-path arrival time (ps)           10399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell47   9149  10399  986091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10370
-------------------------------------   ----- 
End-of-path arrival time (ps)           10370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell41   9120  10370  986120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10370
-------------------------------------   ----- 
End-of-path arrival time (ps)           10370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell53   9120  10370  986120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 986120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10370
-------------------------------------   ----- 
End-of-path arrival time (ps)           10370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell74   9120  10370  986120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell38   9108  10358  986132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10358
-------------------------------------   ----- 
End-of-path arrival time (ps)           10358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell68   9108  10358  986132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 986389p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell28   8851  10101  986389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_13\/clock_0               macrocell28         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 986389p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell29   8851  10101  986389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_14\/clock_0               macrocell29         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 986389p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10101
-------------------------------------   ----- 
End-of-path arrival time (ps)           10101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell69   8851  10101  986389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_54\/clock_0               macrocell69         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 986402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell37   8838  10088  986402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_22\/clock_0               macrocell37         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 986402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell42   8838  10088  986402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_27\/clock_0               macrocell42         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 986402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell43   8838  10088  986402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_28\/clock_0               macrocell43         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 986402p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10088
-------------------------------------   ----- 
End-of-path arrival time (ps)           10088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell70   8838  10088  986402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_55\/clock_0               macrocell70         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell35   8748   9998  986492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_20\/clock_0               macrocell35         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 986492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell45   8748   9998  986492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_30\/clock_0               macrocell45         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 986492p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9998
-------------------------------------   ---- 
End-of-path arrival time (ps)           9998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell49   8748   9998  986492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_34\/clock_0               macrocell49         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 986509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell39   8731   9981  986509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_24\/clock_0               macrocell39         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 986509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell46   8731   9981  986509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_31\/clock_0               macrocell46         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986509p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell47   8731   9981  986509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_32\/clock_0               macrocell47         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 986521p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell26   8719   9969  986521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986521p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell32   8719   9969  986521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986521p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9969
-------------------------------------   ---- 
End-of-path arrival time (ps)           9969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell62   8719   9969  986521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 986535p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell36   8705   9955  986535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986535p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell61   8705   9955  986535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 986535p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9955
-------------------------------------   ---- 
End-of-path arrival time (ps)           9955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell64   8705   9955  986535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 986581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell59   8659   9909  986581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 986581p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell78   8659   9909  986581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell27   8560   9810  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell58   8560   9810  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell67   8560   9810  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 986680p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9810
-------------------------------------   ---- 
End-of-path arrival time (ps)           9810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell73   8560   9810  986680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell15   8530   9780  986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 986710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell19   8530   9780  986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell20   8530   9780  986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 986710p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell21   8530   9780  986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell41   8479   9729  986761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell53   8479   9729  986761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 986761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9729
-------------------------------------   ---- 
End-of-path arrival time (ps)           9729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell74   8479   9729  986761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell38   8465   9715  986775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 986775p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell68   8465   9715  986775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 986919p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9571
-------------------------------------   ---- 
End-of-path arrival time (ps)           9571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell60   8321   9571  986919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 986919p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9571
-------------------------------------   ---- 
End-of-path arrival time (ps)           9571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell65   8321   9571  986919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 986920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell30   8320   9570  986920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 986920p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9570
-------------------------------------   ---- 
End-of-path arrival time (ps)           9570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell52   8320   9570  986920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9553
-------------------------------------   ---- 
End-of-path arrival time (ps)           9553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell27   8303   9553  986937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9553
-------------------------------------   ---- 
End-of-path arrival time (ps)           9553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell58   8303   9553  986937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 986937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9553
-------------------------------------   ---- 
End-of-path arrival time (ps)           9553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell67   8303   9553  986937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 986937p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9553
-------------------------------------   ---- 
End-of-path arrival time (ps)           9553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell73   8303   9553  986937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 986938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell23   8302   9552  986938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell48   8302   9552  986938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 986938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell51   8302   9552  986938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986938p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9552
-------------------------------------   ---- 
End-of-path arrival time (ps)           9552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell72   8302   9552  986938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 986967p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9523
-------------------------------------   ---- 
End-of-path arrival time (ps)           9523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  969175  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell10   7583   9523  986967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell15   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell19   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell20   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9353
-------------------------------------   ---- 
End-of-path arrival time (ps)           9353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell21   8103   9353  987137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell15   8100   9350  987140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell19   8100   9350  987140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell20   8100   9350  987140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell21   8100   9350  987140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987151p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell36   8089   9339  987151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987151p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell61   8089   9339  987151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987151p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell64   8089   9339  987151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987156p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9334
-------------------------------------   ---- 
End-of-path arrival time (ps)           9334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell59   8084   9334  987156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987156p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9334
-------------------------------------   ---- 
End-of-path arrival time (ps)           9334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell78   8084   9334  987156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 987165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9325
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell40   8075   9325  987165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987165p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9325
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell63   8075   9325  987165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell26   8073   9323  987167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell32   8073   9323  987167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987167p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9323
-------------------------------------   ---- 
End-of-path arrival time (ps)           9323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell62   8073   9323  987167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 987207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9283
-------------------------------------   ---- 
End-of-path arrival time (ps)           9283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell36   8033   9283  987207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9283
-------------------------------------   ---- 
End-of-path arrival time (ps)           9283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell61   8033   9283  987207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9283
-------------------------------------   ---- 
End-of-path arrival time (ps)           9283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell64   8033   9283  987207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 987235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell26   8005   9255  987235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell32   8005   9255  987235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9255
-------------------------------------   ---- 
End-of-path arrival time (ps)           9255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell62   8005   9255  987235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 987304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9186
-------------------------------------   ---- 
End-of-path arrival time (ps)           9186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell41   7936   9186  987304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9186
-------------------------------------   ---- 
End-of-path arrival time (ps)           9186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell53   7936   9186  987304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9186
-------------------------------------   ---- 
End-of-path arrival time (ps)           9186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell74   7936   9186  987304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9174
-------------------------------------   ---- 
End-of-path arrival time (ps)           9174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell38   7924   9174  987316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987316p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9174
-------------------------------------   ---- 
End-of-path arrival time (ps)           9174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell68   7924   9174  987316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell38   7757   9007  987483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_23\/clock_0               macrocell38         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987483p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9007
-------------------------------------   ---- 
End-of-path arrival time (ps)           9007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell68   7757   9007  987483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_53\/clock_0               macrocell68         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell16   7707   8957  987533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell17   7707   8957  987533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell18   7707   8957  987533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8957
-------------------------------------   ---- 
End-of-path arrival time (ps)           8957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell22   7707   8957  987533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 987547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell31   7693   8943  987547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 987547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell33   7693   8943  987547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell57   7693   8943  987547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 987547p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8943
-------------------------------------   ---- 
End-of-path arrival time (ps)           8943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell75   7693   8943  987547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987597p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8893
-------------------------------------   ---- 
End-of-path arrival time (ps)           8893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell71   7643   8893  987597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 987620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell34   7620   8870  987620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell44   7620   8870  987620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 987620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell66   7620   8870  987620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 987620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8870
-------------------------------------   ---- 
End-of-path arrival time (ps)           8870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell77   7620   8870  987620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell50   7501   8751  987739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 987739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell56   7501   8751  987739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 987739p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8751
-------------------------------------   ---- 
End-of-path arrival time (ps)           8751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell76   7501   8751  987739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q        macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell24   7448   8698  987792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell25   7448   8698  987792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell54   7448   8698  987792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987792p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell55   7448   8698  987792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell16   7408   8658  987832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 987832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell17   7408   8658  987832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 987832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell18   7408   8658  987832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987832p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8658
-------------------------------------   ---- 
End-of-path arrival time (ps)           8658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell22   7408   8658  987832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell24   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell25   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell54   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 987875p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell55   7365   8615  987875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988027p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8463
-------------------------------------   ---- 
End-of-path arrival time (ps)           8463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell71   7213   8463  988027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell50   7202   8452  988038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell56   7202   8452  988038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988038p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell76   7202   8452  988038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 988105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell30   7135   8385  988105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988105p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8385
-------------------------------------   ---- 
End-of-path arrival time (ps)           8385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell52   7135   8385  988105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 988108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell60   7132   8382  988108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 988108p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell65   7132   8382  988108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell27   7113   8363  988127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 988127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell58   7113   8363  988127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 988127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell67   7113   8363  988127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 988127p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell73   7113   8363  988127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 988137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell23   7103   8353  988137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell48   7103   8353  988137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 988137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell51   7103   8353  988137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 988137p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8353
-------------------------------------   ---- 
End-of-path arrival time (ps)           8353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell72   7103   8353  988137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell34   7093   8343  988147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell44   7093   8343  988147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell66   7093   8343  988147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988147p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8343
-------------------------------------   ---- 
End-of-path arrival time (ps)           8343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell77   7093   8343  988147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8340
-------------------------------------   ---- 
End-of-path arrival time (ps)           8340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell50   7090   8340  988150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 988150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8340
-------------------------------------   ---- 
End-of-path arrival time (ps)           8340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell56   7090   8340  988150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 988150p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8340
-------------------------------------   ---- 
End-of-path arrival time (ps)           8340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell76   7090   8340  988150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988187p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8303
-------------------------------------   ---- 
End-of-path arrival time (ps)           8303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell71   7053   8303  988187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell16   6963   8213  988277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 988277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell17   6963   8213  988277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 988277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell18   6963   8213  988277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988277p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8213
-------------------------------------   ---- 
End-of-path arrival time (ps)           8213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell22   6963   8213  988277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 988444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell31   6796   8046  988444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 988444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell33   6796   8046  988444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell57   6796   8046  988444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 988444p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell75   6796   8046  988444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q        macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell24   6784   8034  988456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 988456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell25   6784   8034  988456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 988456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell54   6784   8034  988456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 988456p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8034
-------------------------------------   ---- 
End-of-path arrival time (ps)           8034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell55   6784   8034  988456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell34   6500   7750  988740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell44   6500   7750  988740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 988740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell66   6500   7750  988740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 988740p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell77   6500   7750  988740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 988873p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  970961  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell9    5677   7617  988873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 989005p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7485
-------------------------------------   ---- 
End-of-path arrival time (ps)           7485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  970083  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell14   5545   7485  989005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 989012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell40   6228   7478  989012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989012p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell63   6228   7478  989012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 989017p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell30   6223   7473  989017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_15\/clock_0               macrocell30         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989017p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7473
-------------------------------------   ---- 
End-of-path arrival time (ps)           7473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell52   6223   7473  989017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_37\/clock_0               macrocell52         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 989021p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell60   6219   7469  989021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_45\/clock_0               macrocell60         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 989021p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell65   6219   7469  989021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_50\/clock_0               macrocell65         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 989045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell27   6195   7445  989045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_12\/clock_0               macrocell27         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 989045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell58   6195   7445  989045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_43\/clock_0               macrocell58         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 989045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell67   6195   7445  989045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_52\/clock_0               macrocell67         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 989045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell73   6195   7445  989045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_58\/clock_0               macrocell73         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 989048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell23   6192   7442  989048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_8\/clock_0                macrocell23         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 989048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell48   6192   7442  989048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_33\/clock_0               macrocell48         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 989048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell51   6192   7442  989048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_36\/clock_0               macrocell51         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 989048p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7442
-------------------------------------   ---- 
End-of-path arrival time (ps)           7442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell72   6192   7442  989048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_57\/clock_0               macrocell72         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 989234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell50   6006   7256  989234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell56   6006   7256  989234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 989234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell76   6006   7256  989234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 989235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell34   6005   7255  989235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 989235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell44   6005   7255  989235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 989235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell66   6005   7255  989235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 989235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell77   6005   7255  989235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 989254p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell40   5986   7236  989254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989254p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell63   5986   7236  989254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 989269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell40   5971   7221  989269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 989269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7221
-------------------------------------   ---- 
End-of-path arrival time (ps)           7221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell63   5971   7221  989269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989372p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell31   5868   7118  989372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989372p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell33   5868   7118  989372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989372p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell57   5868   7118  989372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989372p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell75   5868   7118  989372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 989443p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7047
-------------------------------------   ---- 
End-of-path arrival time (ps)           7047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  970975  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell11   5107   7047  989443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell59   5722   6972  989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989518p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell78   5722   6972  989518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 989521p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell16   5719   6969  989521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 989521p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell17   5719   6969  989521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 989521p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell18   5719   6969  989521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 989521p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q        macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell22   5719   6969  989521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell31   5701   6951  989539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell33   5701   6951  989539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell57   5701   6951  989539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989539p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_5\/q         macrocell9    1250   1250  966605  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell75   5701   6951  989539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 989671p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  969746  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell12   4879   6819  989671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 989943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell41   5297   6547  989943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_26\/clock_0               macrocell41         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell53   5297   6547  989943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_38\/clock_0               macrocell53         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell74   5297   6547  989943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_59\/clock_0               macrocell74         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 989955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell59   5285   6535  989955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 989955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell78   5285   6535  989955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 989972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell15   5268   6518  989972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 989972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell19   5268   6518  989972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 989972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell20   5268   6518  989972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6518
-------------------------------------   ---- 
End-of-path arrival time (ps)           6518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q        macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell21   5268   6518  989972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 989973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell31   5267   6517  989973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 989973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell33   5267   6517  989973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell57   5267   6517  989973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 989973p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_3\/q         macrocell11   1250   1250  963876  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell75   5267   6517  989973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 990020p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  985823  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/load  count7cell     3410   4620  990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell40   5035   6285  990205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 990205p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell63   5035   6285  990205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell50   5006   6256  990234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell56   5006   6256  990234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990234p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell76   5006   6256  990234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 990351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell50   4889   6139  990351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_35\/clock_0               macrocell50         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 990351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell56   4889   6139  990351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_41\/clock_0               macrocell56         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 990351p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6139
-------------------------------------   ---- 
End-of-path arrival time (ps)           6139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell76   4889   6139  990351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_61\/clock_0               macrocell76         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990496p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell59   4744   5994  990496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_44\/clock_0               macrocell59         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990496p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell78   4744   5994  990496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_63\/clock_0               macrocell78         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell16   4742   5992  990498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_1\/clock_0                macrocell16         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 990498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell17   4742   5992  990498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_2\/clock_0                macrocell17         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 990498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell18   4742   5992  990498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_3\/clock_0                macrocell18         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 990498p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell22   4742   5992  990498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_7\/clock_0                macrocell22         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 990508p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell31   4732   5982  990508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_16\/clock_0               macrocell31         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990508p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell33   4732   5982  990508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_18\/clock_0               macrocell33         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 990508p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell57   4732   5982  990508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_42\/clock_0               macrocell57         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 990508p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q         macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell75   4732   5982  990508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_60\/clock_0               macrocell75         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell15   4728   5978  990512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_0\/clock_0                macrocell15         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell19   4728   5978  990512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_4\/clock_0                macrocell19         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 990512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell20   4728   5978  990512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_5\/clock_0                macrocell20         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 990512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/clock_0                 macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_0\/q        macrocell14   1250   1250  964823  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell21   4728   5978  990512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_6\/clock_0                macrocell21         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 990864p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell40   4376   5626  990864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_25\/clock_0               macrocell40         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 990864p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5626
-------------------------------------   ---- 
End-of-path arrival time (ps)           5626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell63   4376   5626  990864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_48\/clock_0               macrocell63         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 990865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell34   4375   5625  990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 990865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell44   4375   5625  990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 990865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell66   4375   5625  990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 990865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell77   4375   5625  990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 990865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell36   4375   5625  990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_21\/clock_0               macrocell36         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 990865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell61   4375   5625  990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_46\/clock_0               macrocell61         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 990865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell64   4375   5625  990865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_49\/clock_0               macrocell64         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 990867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q        macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell24   4373   5623  990867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_9\/clock_0                macrocell24         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 990867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell25   4373   5623  990867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_10\/clock_0               macrocell25         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell54   4373   5623  990867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_39\/clock_0               macrocell54         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 990867p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell55   4373   5623  990867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_40\/clock_0               macrocell55         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 991003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell26   4237   5487  991003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_11\/clock_0               macrocell26         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 991003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell32   4237   5487  991003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_17\/clock_0               macrocell32         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 991003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5487
-------------------------------------   ---- 
End-of-path arrival time (ps)           5487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/q         macrocell13   1250   1250  969095  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell62   4237   5487  991003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_47\/clock_0               macrocell62         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 991014p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell34   4226   5476  991014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_19\/clock_0               macrocell34         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 991014p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell44   4226   5476  991014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_29\/clock_0               macrocell44         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 991014p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell66   4226   5476  991014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_51\/clock_0               macrocell66         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 991014p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5476
-------------------------------------   ---- 
End-of-path arrival time (ps)           5476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell77   4226   5476  991014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_62\/clock_0               macrocell77         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991022p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_2\/q         macrocell12   1250   1250  966604  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell71   4218   5468  991022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991030p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/clock_0                 macrocell10         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:AMuxHw_2_Decoder_old_id_4\/q         macrocell10   1250   1250  966519  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell71   4210   5460  991030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_one_hot_56\/clock_0               macrocell71         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 991761p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  970503  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell13   2789   4729  991761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:AMuxHw_2_Decoder_old_id_1\/clock_0                 macrocell13         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 992838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5062
-------------------------------------   ---- 
End-of-path arrival time (ps)           5062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992838  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clk_en      statuscell1    3852   5062  992838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:nrq_reg\/q
Path End       : Net_13/main_1
Capture Clock  : Net_13/clock_0
Path slack     : 993003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:nrq_reg\/q  macrocell81   1250   1250  993003  RISE       1
Net_13/main_1                macrocell79   2237   3487  993003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_13/q
Path End       : \ADC_IR:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_IR:bSAR_SEQ:EOCSts\/clock
Path slack     : 993436p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
Net_13/q                           macrocell79   1250   1250  993436  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/status_0  statuscell1   4814   6064  993436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:EOCSts\/clock                             statuscell1         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 993765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4135
-------------------------------------   ---- 
End-of-path arrival time (ps)           4135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  992838  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     2925   4135  993765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:ChannelCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_13/clk_en
Capture Clock  : Net_13/clock_0
Path slack     : 993822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992838  RISE       1
Net_13/clk_en                        macrocell79    2868   4078  993822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_13/clock_0                                             macrocell79         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_IR:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_IR:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_IR:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 993822p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (ADC_IR_IntClock:R#1 vs. ADC_IR_IntClock:R#2)   1000000
- Setup time                                                     -2100
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                  997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4078
-------------------------------------   ---- 
End-of-path arrival time (ps)           4078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:CtrlReg\/clock                            controlcell1        0      0  RISE       1

Data path
pin name                             model name    delay     AT   slack  edge  Fanout
-----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_IR:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  992838  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clk_en     macrocell81    2868   4078  993822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\ADC_IR:bSAR_SEQ:nrq_reg\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988694p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q        macrocell82     1250   1250  49988694  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   3996   5246  49988694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49988933p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10567
-------------------------------------   ----- 
End-of-path arrival time (ps)           10567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  49988933  RISE       1
\MotorControl:PWMUDB:status_2\/main_1          macrocell4      2684   4974  49988933  RISE       1
\MotorControl:PWMUDB:status_2\/q               macrocell4      3350   8324  49988933  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2243  10567  49988933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorControl:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 49988963p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 49993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  49988933  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2687   4977  49988963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:status_0\/main_1
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49989950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49989950  RISE       1
\MotorControl:PWMUDB:status_0\/main_1        macrocell85     4030   6540  49989950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_260/main_1
Capture Clock  : Net_260/clock_0
Path slack     : 49990006p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6484
-------------------------------------   ---- 
End-of-path arrival time (ps)           6484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49989950  RISE       1
Net_260/main_1                               macrocell87     3974   6484  49990006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_260/clock_0                                            macrocell87         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \MotorControl:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorControl:PWMUDB:prevCompare1\/clock_0
Path slack     : 49990479p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  49989950  RISE       1
\MotorControl:PWMUDB:prevCompare1\/main_0    macrocell83     3501   6011  49990479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell83         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_260/main_0
Capture Clock  : Net_260/clock_0
Path slack     : 49991259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  49988694  RISE       1
Net_260/main_0                          macrocell87   3981   5231  49991259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_260/clock_0                                            macrocell87         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:runmode_enable\/q
Path End       : Net_261/main_0
Capture Clock  : Net_261/clock_0
Path slack     : 49991259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:runmode_enable\/q  macrocell82   1250   1250  49988694  RISE       1
Net_261/main_0                          macrocell88   3981   5231  49991259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_261/clock_0                                            macrocell88         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare1\/q
Path End       : \MotorControl:PWMUDB:status_0\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_0\/clock_0
Path slack     : 49992995p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare1\/clock_0                 macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare1\/q   macrocell83   1250   1250  49992995  RISE       1
\MotorControl:PWMUDB:status_0\/main_0  macrocell85   2245   3495  49992995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MotorControl:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorControl:PWMUDB:runmode_enable\/clock_0
Path slack     : 49993001p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk1:ctrlreg\/clock                controlcell2        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  49993001  RISE       1
\MotorControl:PWMUDB:runmode_enable\/main_0      macrocell82    2279   3489  49993001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:runmode_enable\/clock_0               macrocell82         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:prevCompare2\/q
Path End       : \MotorControl:PWMUDB:status_1\/main_0
Capture Clock  : \MotorControl:PWMUDB:status_1\/clock_0
Path slack     : 49993008p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 49996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3482
-------------------------------------   ---- 
End-of-path arrival time (ps)           3482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:prevCompare2\/clock_0                 macrocell84         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:prevCompare2\/q   macrocell84   1250   1250  49993008  RISE       1
\MotorControl:PWMUDB:status_1\/main_0  macrocell86   2232   3482  49993008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_0\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995987p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_0\/clock_0                     macrocell85         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_0\/q               macrocell85    1250   1250  49995987  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2263   3513  49995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorControl:PWMUDB:status_1\/q
Path End       : \MotorControl:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \MotorControl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 49995997p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   50000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 49999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:status_1\/clock_0                     macrocell86         0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\MotorControl:PWMUDB:status_1\/q               macrocell86    1250   1250  49995997  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2253   3503  49995997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorControl:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

