5 12 101 3 *
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd trigger1.vcd -o trigger1.cdd -v trigger1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" trigger1.v 8 27 1
2 1 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 3080006 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 10 3080009 1 0 0 0 1 17 1 1 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" trigger1.v 0 16 1
2 2 13 10004 1 3c 1012 0 0 1 1 a
2 3 14 30003 0 1 1000 0 0 1 1 b
2 4 14 30003 1 29 1002 3 0 1 18 0 1 0 0 0 0
2 5 15 10004 0 3c 1012 0 0 1 1 a
4 5 0 0 0
4 4 0 5 0
4 2 11 4 4
3 1 main.$u1 "main.$u1" trigger1.v 0 25 1
