// Seed: 3961583772
module module_0 ();
  wire id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    .id_39(id_22),
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    module_1,
    id_36,
    id_37,
    id_38
);
  output wire id_38;
  input wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  output wire id_29;
  inout wire id_28;
  inout uwire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  inout wire id_18;
  output logic [7:0] id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ;
  wire id_62;
  id_63 :
  assert property (@(posedge -1) 1 == id_39)
  else $signed(42);
  ;
  parameter id_64 = !1;
  assign id_17[1] = id_61 - id_14;
  assign id_27 = 1 == 1;
endmodule
