#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Nov  1 21:57:30 2021
# Process ID: 23256
# Current directory: C:/Users/Karloz/Desktop/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26760 C:\Users\Karloz\Desktop\ALU\ALU.xpr
# Log file: C:/Users/Karloz/Desktop/ALU/vivado.log
# Journal file: C:/Users/Karloz/Desktop/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karloz/Desktop/ALU/ALU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: alu
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1289.188 ; gain = 169.266
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:156]
INFO: [Synth 8-6157] synthesizing module 'add_sub' [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:58]
INFO: [Synth 8-6157] synthesizing module 'adder_4' [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:14]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_4' (2#1) [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:14]
INFO: [Synth 8-6155] done synthesizing module 'add_sub' (3#1) [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:58]
INFO: [Synth 8-6157] synthesizing module 'baseop' [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:113]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:128]
INFO: [Synth 8-6155] done synthesizing module 'baseop' (4#1) [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:113]
INFO: [Synth 8-6155] done synthesizing module 'alu' (5#1) [C:/Users/Karloz/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:156]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.605 ; gain = 206.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.605 ; gain = 206.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1326.605 ; gain = 206.684
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Karloz/Desktop/ALU/ALU.srcs/constrs_1/new/ALU.xdc]
Finished Parsing XDC File [C:/Users/Karloz/Desktop/ALU/ALU.srcs/constrs_1/new/ALU.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 1550.426 ; gain = 430.504
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.426 ; gain = 628.188
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  1 22:01:37 2021...
