@W: MT462 :"e:\embedded\projects\pocp\lab06\src\lifo.vhd":71:7:71:34|Net RDP\.un24_wr appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\embedded\projects\pocp\lab06\src\lifo.vhd":31:25:31:25|Net un1_wr_4 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\embedded\projects\pocp\lab06\src\lifo.vhd":31:25:31:25|Net un1_wr_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\embedded\projects\pocp\lab06\src\lifo.vhd":31:25:31:25|Net un1_wr_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\embedded\projects\pocp\lab06\src\lifo.vhd":31:25:31:25|Net un1_wr_7 appears to be an unidentified clock source. Assuming default frequency. 
@W: FX845 |Cannot determine Xilinx version. Please check Xilinx environment variable. Writing UCF for version ISE 11.1
@W: MT420 |Found inferred clock LIFO|CLK with period 9.27ns. Please declare a user-defined clock on object "p:CLK"
