//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32688072
// Cuda compilation tools, release 12.1, V12.1.105
// Based on NVVM 7.0.1
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii

.visible .entry _Z23L0CacheSize_test_kernel6float4iPjS0_Pfii(
	.param .align 16 .b8 _Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_0[16],
	.param .u32 _Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_1,
	.param .u64 _Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_2,
	.param .u64 _Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_3,
	.param .u64 _Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_4,
	.param .u32 _Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_5,
	.param .u32 _Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_6
)
{
	.reg .pred 	%p<15>;
	.reg .f32 	%f<35>;
	.reg .b32 	%r<39>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r15, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_1];
	ld.param.u64 	%rd1, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_2];
	ld.param.u64 	%rd2, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_3];
	ld.param.u64 	%rd3, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_4];
	ld.param.u32 	%r18, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_5];
	ld.param.u32 	%r16, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_6];
	ld.param.f32 	%f34, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_0];
	ld.param.f32 	%f2, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_0+4];
	ld.param.f32 	%f3, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_0+8];
	ld.param.f32 	%f4, [_Z23L0CacheSize_test_kernel6float4iPjS0_Pfii_param_0+12];
	mov.u32 	%r19, %tid.x;
	shr.s32 	%r20, %r19, 5;
	// begin inline asm
	mov.u32 %r17, %clock;
	// end inline asm
	setp.eq.s32 	%p1, %r20, %r18;
	@%p1 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_1;

$L__BB0_8:
	setp.lt.s32 	%p9, %r15, 1;
	@%p9 bra 	$L__BB0_15;

	add.s32 	%r24, %r15, -1;
	and.b32  	%r38, %r15, 3;
	setp.lt.u32 	%p10, %r24, 3;
	@%p10 bra 	$L__BB0_12;

	sub.s32 	%r37, %r15, %r38;

$L__BB0_11:
	.pragma "nounroll";
	fma.rn.f32 	%f23, %f34, %f3, %f2;
	fma.rn.f32 	%f24, %f23, %f3, %f2;
	fma.rn.f32 	%f25, %f24, %f3, %f2;
	fma.rn.f32 	%f34, %f25, %f3, %f2;
	add.s32 	%r37, %r37, -4;
	setp.ne.s32 	%p11, %r37, 0;
	@%p11 bra 	$L__BB0_11;

$L__BB0_12:
	setp.eq.s32 	%p12, %r38, 0;
	@%p12 bra 	$L__BB0_15;

$L__BB0_14:
	.pragma "nounroll";
	fma.rn.f32 	%f34, %f34, %f3, %f2;
	add.s32 	%r38, %r38, -1;
	setp.ne.s32 	%p13, %r38, 0;
	@%p13 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_15;

$L__BB0_1:
	setp.ne.s32 	%p2, %r20, %r16;
	setp.lt.s32 	%p3, %r15, 1;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB0_15;

	add.s32 	%r23, %r15, -1;
	and.b32  	%r36, %r15, 3;
	setp.lt.u32 	%p5, %r23, 3;
	@%p5 bra 	$L__BB0_5;

	sub.s32 	%r35, %r15, %r36;

$L__BB0_4:
	.pragma "nounroll";
	fma.rn.f32 	%f19, %f34, %f3, %f4;
	fma.rn.f32 	%f20, %f19, %f3, %f4;
	fma.rn.f32 	%f21, %f20, %f3, %f4;
	fma.rn.f32 	%f34, %f21, %f3, %f4;
	add.s32 	%r35, %r35, -4;
	setp.ne.s32 	%p6, %r35, 0;
	@%p6 bra 	$L__BB0_4;

$L__BB0_5:
	setp.eq.s32 	%p7, %r36, 0;
	@%p7 bra 	$L__BB0_15;

$L__BB0_7:
	.pragma "nounroll";
	fma.rn.f32 	%f34, %f34, %f3, %f4;
	add.s32 	%r36, %r36, -1;
	setp.eq.s32 	%p8, %r36, 0;
	@%p8 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_7;

$L__BB0_15:
	// begin inline asm
	mov.u32 %r25, %clock;
	// end inline asm
	and.b32  	%r27, %r19, 31;
	setp.ne.s32 	%p14, %r27, 0;
	@%p14 bra 	$L__BB0_17;

	mov.u32 	%r28, %ctaid.x;
	mov.u32 	%r29, %ntid.x;
	mul.lo.s32 	%r30, %r28, %r29;
	shr.s32 	%r31, %r30, 5;
	add.s32 	%r34, %r31, %r20;
	cvta.to.global.u64 	%rd4, %rd3;
	mul.wide.s32 	%rd5, %r34, 4;
	add.s64 	%rd6, %rd4, %rd5;
	st.global.f32 	[%rd6], %f34;
	cvta.to.global.u64 	%rd7, %rd1;
	add.s64 	%rd8, %rd7, %rd5;
	st.global.u32 	[%rd8], %r17;
	cvta.to.global.u64 	%rd9, %rd2;
	add.s64 	%rd10, %rd9, %rd5;
	st.global.u32 	[%rd10], %r25;

$L__BB0_17:
	ret;

}

