
Microcontrollers-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e1e8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  0800e378  0800e378  0000f378  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6a8  0800e6a8  00010334  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e6a8  0800e6a8  0000f6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e6b0  0800e6b0  00010334  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6b0  0800e6b0  0000f6b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e6b4  0800e6b4  0000f6b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000334  20000000  0800e6b8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010334  2**0
                  CONTENTS
 10 .bss          00000714  20000334  20000334  00010334  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a48  20000a48  00010334  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010334  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c51f  00000000  00000000  00010364  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e92  00000000  00000000  0002c883  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019c0  00000000  00000000  00030718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000013ed  00000000  00000000  000320d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026a26  00000000  00000000  000334c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020529  00000000  00000000  00059eeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2396  00000000  00000000  0007a414  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015c7aa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007650  00000000  00000000  0015c7f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  00163e40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000334 	.word	0x20000334
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e360 	.word	0x0800e360

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000338 	.word	0x20000338
 80001cc:	0800e360 	.word	0x0800e360

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c60:	f000 b988 	b.w	8000f74 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f806 	bl	8000c7c <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__udivmoddi4>:
 8000c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c80:	9d08      	ldr	r5, [sp, #32]
 8000c82:	468e      	mov	lr, r1
 8000c84:	4604      	mov	r4, r0
 8000c86:	4688      	mov	r8, r1
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d14a      	bne.n	8000d22 <__udivmoddi4+0xa6>
 8000c8c:	428a      	cmp	r2, r1
 8000c8e:	4617      	mov	r7, r2
 8000c90:	d962      	bls.n	8000d58 <__udivmoddi4+0xdc>
 8000c92:	fab2 f682 	clz	r6, r2
 8000c96:	b14e      	cbz	r6, 8000cac <__udivmoddi4+0x30>
 8000c98:	f1c6 0320 	rsb	r3, r6, #32
 8000c9c:	fa01 f806 	lsl.w	r8, r1, r6
 8000ca0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca4:	40b7      	lsls	r7, r6
 8000ca6:	ea43 0808 	orr.w	r8, r3, r8
 8000caa:	40b4      	lsls	r4, r6
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	fa1f fc87 	uxth.w	ip, r7
 8000cb4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb8:	0c23      	lsrs	r3, r4, #16
 8000cba:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cbe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cc2:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d909      	bls.n	8000cde <__udivmoddi4+0x62>
 8000cca:	18fb      	adds	r3, r7, r3
 8000ccc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cd0:	f080 80ea 	bcs.w	8000ea8 <__udivmoddi4+0x22c>
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	f240 80e7 	bls.w	8000ea8 <__udivmoddi4+0x22c>
 8000cda:	3902      	subs	r1, #2
 8000cdc:	443b      	add	r3, r7
 8000cde:	1a9a      	subs	r2, r3, r2
 8000ce0:	b2a3      	uxth	r3, r4
 8000ce2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cf2:	459c      	cmp	ip, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x8e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfc:	f080 80d6 	bcs.w	8000eac <__udivmoddi4+0x230>
 8000d00:	459c      	cmp	ip, r3
 8000d02:	f240 80d3 	bls.w	8000eac <__udivmoddi4+0x230>
 8000d06:	443b      	add	r3, r7
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0e:	eba3 030c 	sub.w	r3, r3, ip
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa2>
 8000d16:	40f3      	lsrs	r3, r6
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xb6>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb0>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x14c>
 8000d3a:	4573      	cmp	r3, lr
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xc8>
 8000d3e:	4282      	cmp	r2, r0
 8000d40:	f200 8105 	bhi.w	8000f4e <__udivmoddi4+0x2d2>
 8000d44:	1a84      	subs	r4, r0, r2
 8000d46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	4690      	mov	r8, r2
 8000d4e:	2d00      	cmp	r5, #0
 8000d50:	d0e5      	beq.n	8000d1e <__udivmoddi4+0xa2>
 8000d52:	e9c5 4800 	strd	r4, r8, [r5]
 8000d56:	e7e2      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000d58:	2a00      	cmp	r2, #0
 8000d5a:	f000 8090 	beq.w	8000e7e <__udivmoddi4+0x202>
 8000d5e:	fab2 f682 	clz	r6, r2
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f040 80a4 	bne.w	8000eb0 <__udivmoddi4+0x234>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	0c03      	lsrs	r3, r0, #16
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	b280      	uxth	r0, r0
 8000d72:	b2bc      	uxth	r4, r7
 8000d74:	2101      	movs	r1, #1
 8000d76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d82:	fb04 f20c 	mul.w	r2, r4, ip
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x11e>
 8000d8a:	18fb      	adds	r3, r7, r3
 8000d8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d90:	d202      	bcs.n	8000d98 <__udivmoddi4+0x11c>
 8000d92:	429a      	cmp	r2, r3
 8000d94:	f200 80e0 	bhi.w	8000f58 <__udivmoddi4+0x2dc>
 8000d98:	46c4      	mov	ip, r8
 8000d9a:	1a9b      	subs	r3, r3, r2
 8000d9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000da0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da8:	fb02 f404 	mul.w	r4, r2, r4
 8000dac:	429c      	cmp	r4, r3
 8000dae:	d907      	bls.n	8000dc0 <__udivmoddi4+0x144>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x142>
 8000db8:	429c      	cmp	r4, r3
 8000dba:	f200 80ca 	bhi.w	8000f52 <__udivmoddi4+0x2d6>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	1b1b      	subs	r3, r3, r4
 8000dc2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x98>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd8:	fa20 f306 	lsr.w	r3, r0, r6
 8000ddc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000de0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de4:	4323      	orrs	r3, r4
 8000de6:	fa00 f801 	lsl.w	r8, r0, r1
 8000dea:	fa1f fc87 	uxth.w	ip, r7
 8000dee:	fbbe f0f9 	udiv	r0, lr, r9
 8000df2:	0c1c      	lsrs	r4, r3, #16
 8000df4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dfc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e00:	45a6      	cmp	lr, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d909      	bls.n	8000e1c <__udivmoddi4+0x1a0>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0e:	f080 809c 	bcs.w	8000f4a <__udivmoddi4+0x2ce>
 8000e12:	45a6      	cmp	lr, r4
 8000e14:	f240 8099 	bls.w	8000f4a <__udivmoddi4+0x2ce>
 8000e18:	3802      	subs	r0, #2
 8000e1a:	443c      	add	r4, r7
 8000e1c:	eba4 040e 	sub.w	r4, r4, lr
 8000e20:	fa1f fe83 	uxth.w	lr, r3
 8000e24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e28:	fb09 4413 	mls	r4, r9, r3, r4
 8000e2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e34:	45a4      	cmp	ip, r4
 8000e36:	d908      	bls.n	8000e4a <__udivmoddi4+0x1ce>
 8000e38:	193c      	adds	r4, r7, r4
 8000e3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3e:	f080 8082 	bcs.w	8000f46 <__udivmoddi4+0x2ca>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d97f      	bls.n	8000f46 <__udivmoddi4+0x2ca>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4e:	eba4 040c 	sub.w	r4, r4, ip
 8000e52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e56:	4564      	cmp	r4, ip
 8000e58:	4673      	mov	r3, lr
 8000e5a:	46e1      	mov	r9, ip
 8000e5c:	d362      	bcc.n	8000f24 <__udivmoddi4+0x2a8>
 8000e5e:	d05f      	beq.n	8000f20 <__udivmoddi4+0x2a4>
 8000e60:	b15d      	cbz	r5, 8000e7a <__udivmoddi4+0x1fe>
 8000e62:	ebb8 0203 	subs.w	r2, r8, r3
 8000e66:	eb64 0409 	sbc.w	r4, r4, r9
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000e72:	431e      	orrs	r6, r3
 8000e74:	40cc      	lsrs	r4, r1
 8000e76:	e9c5 6400 	strd	r6, r4, [r5]
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	e74f      	b.n	8000d1e <__udivmoddi4+0xa2>
 8000e7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e82:	0c01      	lsrs	r1, r0, #16
 8000e84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e88:	b280      	uxth	r0, r0
 8000e8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8e:	463b      	mov	r3, r7
 8000e90:	4638      	mov	r0, r7
 8000e92:	463c      	mov	r4, r7
 8000e94:	46b8      	mov	r8, r7
 8000e96:	46be      	mov	lr, r7
 8000e98:	2620      	movs	r6, #32
 8000e9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ea2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea6:	e766      	b.n	8000d76 <__udivmoddi4+0xfa>
 8000ea8:	4601      	mov	r1, r0
 8000eaa:	e718      	b.n	8000cde <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e72c      	b.n	8000d0a <__udivmoddi4+0x8e>
 8000eb0:	f1c6 0220 	rsb	r2, r6, #32
 8000eb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb8:	40b7      	lsls	r7, r6
 8000eba:	40b1      	lsls	r1, r6
 8000ebc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000eca:	b2bc      	uxth	r4, r7
 8000ecc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ed0:	0c11      	lsrs	r1, r2, #16
 8000ed2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed6:	fb08 f904 	mul.w	r9, r8, r4
 8000eda:	40b0      	lsls	r0, r6
 8000edc:	4589      	cmp	r9, r1
 8000ede:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ee2:	b280      	uxth	r0, r0
 8000ee4:	d93e      	bls.n	8000f64 <__udivmoddi4+0x2e8>
 8000ee6:	1879      	adds	r1, r7, r1
 8000ee8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000eec:	d201      	bcs.n	8000ef2 <__udivmoddi4+0x276>
 8000eee:	4589      	cmp	r9, r1
 8000ef0:	d81f      	bhi.n	8000f32 <__udivmoddi4+0x2b6>
 8000ef2:	eba1 0109 	sub.w	r1, r1, r9
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f02:	b292      	uxth	r2, r2
 8000f04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f08:	4542      	cmp	r2, r8
 8000f0a:	d229      	bcs.n	8000f60 <__udivmoddi4+0x2e4>
 8000f0c:	18ba      	adds	r2, r7, r2
 8000f0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f12:	d2c4      	bcs.n	8000e9e <__udivmoddi4+0x222>
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d2c2      	bcs.n	8000e9e <__udivmoddi4+0x222>
 8000f18:	f1a9 0102 	sub.w	r1, r9, #2
 8000f1c:	443a      	add	r2, r7
 8000f1e:	e7be      	b.n	8000e9e <__udivmoddi4+0x222>
 8000f20:	45f0      	cmp	r8, lr
 8000f22:	d29d      	bcs.n	8000e60 <__udivmoddi4+0x1e4>
 8000f24:	ebbe 0302 	subs.w	r3, lr, r2
 8000f28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f2c:	3801      	subs	r0, #1
 8000f2e:	46e1      	mov	r9, ip
 8000f30:	e796      	b.n	8000e60 <__udivmoddi4+0x1e4>
 8000f32:	eba7 0909 	sub.w	r9, r7, r9
 8000f36:	4449      	add	r1, r9
 8000f38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f40:	fb09 f804 	mul.w	r8, r9, r4
 8000f44:	e7db      	b.n	8000efe <__udivmoddi4+0x282>
 8000f46:	4673      	mov	r3, lr
 8000f48:	e77f      	b.n	8000e4a <__udivmoddi4+0x1ce>
 8000f4a:	4650      	mov	r0, sl
 8000f4c:	e766      	b.n	8000e1c <__udivmoddi4+0x1a0>
 8000f4e:	4608      	mov	r0, r1
 8000f50:	e6fd      	b.n	8000d4e <__udivmoddi4+0xd2>
 8000f52:	443b      	add	r3, r7
 8000f54:	3a02      	subs	r2, #2
 8000f56:	e733      	b.n	8000dc0 <__udivmoddi4+0x144>
 8000f58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f5c:	443b      	add	r3, r7
 8000f5e:	e71c      	b.n	8000d9a <__udivmoddi4+0x11e>
 8000f60:	4649      	mov	r1, r9
 8000f62:	e79c      	b.n	8000e9e <__udivmoddi4+0x222>
 8000f64:	eba1 0109 	sub.w	r1, r1, r9
 8000f68:	46c4      	mov	ip, r8
 8000f6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6e:	fb09 f804 	mul.w	r8, r9, r4
 8000f72:	e7c4      	b.n	8000efe <__udivmoddi4+0x282>

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <leer_pulsado>:
#define BTN_LONGPRESS_MS 2000u


// devuelve 1 si esta pulsado, 0 si esta suelto (independiente de si es activo LOW/HIGH)
static uint8_t leer_pulsado(const Boton *b)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
    uint8_t nivel = (HAL_GPIO_ReadPin(b->port, b->pin) != GPIO_PIN_RESET) ? 1u : 0u;   //leemos PIN y convertimos a 1 o 0
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	889b      	ldrh	r3, [r3, #4]
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4610      	mov	r0, r2
 8000f8c:	f003 fc06 	bl	800479c <HAL_GPIO_ReadPin>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <leer_pulsado+0x22>
 8000f96:	2301      	movs	r3, #1
 8000f98:	e000      	b.n	8000f9c <leer_pulsado+0x24>
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	73fb      	strb	r3, [r7, #15]
    return (nivel == b->pressed_level) ? 1u : 0u;									   //convertimos -> pulsado siempre = 1, suelto siempre = 0
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	799b      	ldrb	r3, [r3, #6]
 8000fa2:	7bfa      	ldrb	r2, [r7, #15]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d101      	bne.n	8000fac <leer_pulsado+0x34>
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e000      	b.n	8000fae <leer_pulsado+0x36>
 8000fac:	2300      	movs	r3, #0
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	3710      	adds	r7, #16
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}

08000fb6 <Boton_Init>:

//inicializa los botones, asigna atributos
void Boton_Init(Boton *b, GPIO_TypeDef *port, uint16_t pin, uint8_t pressed_level)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b084      	sub	sp, #16
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	60f8      	str	r0, [r7, #12]
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	4611      	mov	r1, r2
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	80fb      	strh	r3, [r7, #6]
 8000fc8:	4613      	mov	r3, r2
 8000fca:	717b      	strb	r3, [r7, #5]
    memset(b, 0, sizeof(*b)); //limpia estructura
 8000fcc:	221c      	movs	r2, #28
 8000fce:	2100      	movs	r1, #0
 8000fd0:	68f8      	ldr	r0, [r7, #12]
 8000fd2:	f00b fa51 	bl	800c478 <memset>

    b->port = port;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	68ba      	ldr	r2, [r7, #8]
 8000fda:	601a      	str	r2, [r3, #0]
    b->pin  = pin;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	88fa      	ldrh	r2, [r7, #6]
 8000fe0:	809a      	strh	r2, [r3, #4]
    b->pressed_level = pressed_level;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
 8000fe4:	797a      	ldrb	r2, [r7, #5]
 8000fe6:	719a      	strb	r2, [r3, #6]

    // estado inicial
    b->boton_presionado = leer_pulsado(b);              //leemos estado actual del boton
 8000fe8:	68f8      	ldr	r0, [r7, #12]
 8000fea:	f7ff ffc5 	bl	8000f78 <leer_pulsado>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	71da      	strb	r2, [r3, #7]
    b->boton_deb        = b->boton_presionado;			//asignaciones iniciales para evitar incongruencias entre variables al inicializar
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	79da      	ldrb	r2, [r3, #7]
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	721a      	strb	r2, [r3, #8]

    b->presionado = b->boton_deb;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	7a1a      	ldrb	r2, [r3, #8]
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	741a      	strb	r2, [r3, #16]
    b->flag_pulso_largo = 0u;
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	2200      	movs	r2, #0
 800100a:	761a      	strb	r2, [r3, #24]
}
 800100c:	bf00      	nop
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <Boton_Update>:
{
    return b->presionado;
}

BtnEvent Boton_Update(Boton *b, uint32_t now_ms)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
 800101c:	6039      	str	r1, [r7, #0]
    BtnEvent ev = BTN_EVENT_NONE;
 800101e:	2300      	movs	r3, #0
 8001020:	73fb      	strb	r3, [r7, #15]
    uint8_t raw = leer_pulsado(b);
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f7ff ffa8 	bl	8000f78 <leer_pulsado>
 8001028:	4603      	mov	r3, r0
 800102a:	73bb      	strb	r3, [r7, #14]

    //comprobamos si se ha pulsado el boton y actualizamos
    if (raw != b->boton_presionado) {
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	79db      	ldrb	r3, [r3, #7]
 8001030:	7bba      	ldrb	r2, [r7, #14]
 8001032:	429a      	cmp	r2, r3
 8001034:	d005      	beq.n	8001042 <Boton_Update+0x2e>
        b->boton_presionado = raw;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	7bba      	ldrb	r2, [r7, #14]
 800103a:	71da      	strb	r2, [r3, #7]
        b->t_last_change_ms = now_ms;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	683a      	ldr	r2, [r7, #0]
 8001040:	60da      	str	r2, [r3, #12]
    }

    // debouncer: aceptamos cambio si la seal es establa durante 30 ms (BTN_DEBOUNCE_MS)
    if ((now_ms - b->t_last_change_ms) >= BTN_DEBOUNCE_MS && b->boton_deb != raw) {
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	683a      	ldr	r2, [r7, #0]
 8001048:	1ad3      	subs	r3, r2, r3
 800104a:	2b1d      	cmp	r3, #29
 800104c:	d922      	bls.n	8001094 <Boton_Update+0x80>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	7a1b      	ldrb	r3, [r3, #8]
 8001052:	7bba      	ldrb	r2, [r7, #14]
 8001054:	429a      	cmp	r2, r3
 8001056:	d01d      	beq.n	8001094 <Boton_Update+0x80>
        b->boton_deb = raw;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	7bba      	ldrb	r2, [r7, #14]
 800105c:	721a      	strb	r2, [r3, #8]

        if (b->boton_deb) {
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	7a1b      	ldrb	r3, [r3, #8]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d009      	beq.n	800107a <Boton_Update+0x66>
            //comprobamos si sigue pulsado
            b->presionado = 1u;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2201      	movs	r2, #1
 800106a:	741a      	strb	r2, [r3, #16]
            b->t_press_start_ms = now_ms;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	615a      	str	r2, [r3, #20]
            b->flag_pulso_largo = 0u;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2200      	movs	r2, #0
 8001076:	761a      	strb	r2, [r3, #24]
 8001078:	e00c      	b.n	8001094 <Boton_Update+0x80>
        } else {
            //si estaba pulsado y soltamos -> pulso corto
            if (b->presionado && !b->flag_pulso_largo) {
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	7c1b      	ldrb	r3, [r3, #16]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d005      	beq.n	800108e <Boton_Update+0x7a>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	7e1b      	ldrb	r3, [r3, #24]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d101      	bne.n	800108e <Boton_Update+0x7a>
                ev = BTN_EVENT_SHORT;
 800108a:	2301      	movs	r3, #1
 800108c:	73fb      	strb	r3, [r7, #15]
            }
            b->presionado = 0u;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2200      	movs	r2, #0
 8001092:	741a      	strb	r2, [r3, #16]
        }
    }

    //comprobamos si es un pulso largo, y si no habia pulso largo ya establecido -> pulso largo
    if (b->presionado && !b->flag_pulso_largo &&
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7c1b      	ldrb	r3, [r3, #16]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d00f      	beq.n	80010bc <Boton_Update+0xa8>
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	7e1b      	ldrb	r3, [r3, #24]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d10b      	bne.n	80010bc <Boton_Update+0xa8>
        (now_ms - b->t_press_start_ms) >= BTN_LONGPRESS_MS) {
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	695b      	ldr	r3, [r3, #20]
 80010a8:	683a      	ldr	r2, [r7, #0]
 80010aa:	1ad3      	subs	r3, r2, r3
    if (b->presionado && !b->flag_pulso_largo &&
 80010ac:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80010b0:	d304      	bcc.n	80010bc <Boton_Update+0xa8>

        b->flag_pulso_largo = 1u;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2201      	movs	r2, #1
 80010b6:	761a      	strb	r2, [r3, #24]
        ev = BTN_EVENT_LONG;
 80010b8:	2302      	movs	r3, #2
 80010ba:	73fb      	strb	r3, [r7, #15]
    }

    return ev;
 80010bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <ILI9341_Init>:
static void DC_H(void);
static void LED_H(void);

// Initialization
void ILI9341_Init(void)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	af00      	add	r7, sp, #0
	ILI9341_Reset();
 80010ca:	f000 f97d 	bl	80013c8 <ILI9341_Reset>
	ILI9341_SoftReset();
 80010ce:	f000 f98d 	bl	80013ec <ILI9341_SoftReset>

	/* Power Control A */
	LCD_WR_REG(0xCB);
 80010d2:	20cb      	movs	r0, #203	@ 0xcb
 80010d4:	f000 f9a4 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80010d8:	2039      	movs	r0, #57	@ 0x39
 80010da:	f000 f9bb 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80010de:	202c      	movs	r0, #44	@ 0x2c
 80010e0:	f000 f9b8 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80010e4:	2000      	movs	r0, #0
 80010e6:	f000 f9b5 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80010ea:	2034      	movs	r0, #52	@ 0x34
 80010ec:	f000 f9b2 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80010f0:	2002      	movs	r0, #2
 80010f2:	f000 f9af 	bl	8001454 <LCD_WR_DATA>
	/* Power Control B */
	LCD_WR_REG(0xCF);
 80010f6:	20cf      	movs	r0, #207	@ 0xcf
 80010f8:	f000 f992 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80010fc:	2000      	movs	r0, #0
 80010fe:	f000 f9a9 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001102:	20c1      	movs	r0, #193	@ 0xc1
 8001104:	f000 f9a6 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x30);
 8001108:	2030      	movs	r0, #48	@ 0x30
 800110a:	f000 f9a3 	bl	8001454 <LCD_WR_DATA>
	/* Driver timing control A */
	LCD_WR_REG(0xE8);
 800110e:	20e8      	movs	r0, #232	@ 0xe8
 8001110:	f000 f986 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001114:	2085      	movs	r0, #133	@ 0x85
 8001116:	f000 f99d 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800111a:	2000      	movs	r0, #0
 800111c:	f000 f99a 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x78);
 8001120:	2078      	movs	r0, #120	@ 0x78
 8001122:	f000 f997 	bl	8001454 <LCD_WR_DATA>
	/* Driver timing control B */
	LCD_WR_REG(0xEA);
 8001126:	20ea      	movs	r0, #234	@ 0xea
 8001128:	f000 f97a 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800112c:	2000      	movs	r0, #0
 800112e:	f000 f991 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001132:	2000      	movs	r0, #0
 8001134:	f000 f98e 	bl	8001454 <LCD_WR_DATA>
	/* Power on Sequence control */
	LCD_WR_REG(0xED);
 8001138:	20ed      	movs	r0, #237	@ 0xed
 800113a:	f000 f971 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800113e:	2064      	movs	r0, #100	@ 0x64
 8001140:	f000 f988 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001144:	2003      	movs	r0, #3
 8001146:	f000 f985 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x12);
 800114a:	2012      	movs	r0, #18
 800114c:	f000 f982 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x81);
 8001150:	2081      	movs	r0, #129	@ 0x81
 8001152:	f000 f97f 	bl	8001454 <LCD_WR_DATA>
	/* Pump ratio control */
	LCD_WR_REG(0xF7);
 8001156:	20f7      	movs	r0, #247	@ 0xf7
 8001158:	f000 f962 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 800115c:	2020      	movs	r0, #32
 800115e:	f000 f979 	bl	8001454 <LCD_WR_DATA>
	/* Power Control 1 */
	LCD_WR_REG(0xC0);
 8001162:	20c0      	movs	r0, #192	@ 0xc0
 8001164:	f000 f95c 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8001168:	2010      	movs	r0, #16
 800116a:	f000 f973 	bl	8001454 <LCD_WR_DATA>
	/* Power Control 2 */
	LCD_WR_REG(0xC1);
 800116e:	20c1      	movs	r0, #193	@ 0xc1
 8001170:	f000 f956 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x10);
 8001174:	2010      	movs	r0, #16
 8001176:	f000 f96d 	bl	8001454 <LCD_WR_DATA>
	/* VCOM Control 1 */
	LCD_WR_REG(0xC5);
 800117a:	20c5      	movs	r0, #197	@ 0xc5
 800117c:	f000 f950 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x3E);
 8001180:	203e      	movs	r0, #62	@ 0x3e
 8001182:	f000 f967 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001186:	2028      	movs	r0, #40	@ 0x28
 8001188:	f000 f964 	bl	8001454 <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0xC7);
 800118c:	20c7      	movs	r0, #199	@ 0xc7
 800118e:	f000 f947 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x86);
 8001192:	2086      	movs	r0, #134	@ 0x86
 8001194:	f000 f95e 	bl	8001454 <LCD_WR_DATA>
	/* VCOM Control 2 */
	LCD_WR_REG(0x36);
 8001198:	2036      	movs	r0, #54	@ 0x36
 800119a:	f000 f941 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x48);
 800119e:	2048      	movs	r0, #72	@ 0x48
 80011a0:	f000 f958 	bl	8001454 <LCD_WR_DATA>
	/* Pixel Format Set */
	LCD_WR_REG(0x3A);
 80011a4:	203a      	movs	r0, #58	@ 0x3a
 80011a6:	f000 f93b 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x55);    //16bit
 80011aa:	2055      	movs	r0, #85	@ 0x55
 80011ac:	f000 f952 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80011b0:	20b1      	movs	r0, #177	@ 0xb1
 80011b2:	f000 f935 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011b6:	2000      	movs	r0, #0
 80011b8:	f000 f94c 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x18);
 80011bc:	2018      	movs	r0, #24
 80011be:	f000 f949 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
	LCD_WR_DATA(0x00);
	LCD_WR_DATA(0x20); // Little Endian
#endif
	/* Display Function Control */
	LCD_WR_REG(0xB6);
 80011c2:	20b6      	movs	r0, #182	@ 0xb6
 80011c4:	f000 f92c 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x08);
 80011c8:	2008      	movs	r0, #8
 80011ca:	f000 f943 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x82);
 80011ce:	2082      	movs	r0, #130	@ 0x82
 80011d0:	f000 f940 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x27);
 80011d4:	2027      	movs	r0, #39	@ 0x27
 80011d6:	f000 f93d 	bl	8001454 <LCD_WR_DATA>
	/* 3GAMMA FUNCTION DISABLE */
	LCD_WR_REG(0xF2);
 80011da:	20f2      	movs	r0, #242	@ 0xf2
 80011dc:	f000 f920 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80011e0:	2000      	movs	r0, #0
 80011e2:	f000 f937 	bl	8001454 <LCD_WR_DATA>
	/* GAMMA CURVE SELECTED */
	LCD_WR_REG(0x26); //Gamma set
 80011e6:	2026      	movs	r0, #38	@ 0x26
 80011e8:	f000 f91a 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x01); 	//Gamma Curve (G2.2)
 80011ec:	2001      	movs	r0, #1
 80011ee:	f000 f931 	bl	8001454 <LCD_WR_DATA>
	//Positive Gamma  Correction
	LCD_WR_REG(0xE0);
 80011f2:	20e0      	movs	r0, #224	@ 0xe0
 80011f4:	f000 f914 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80011f8:	200f      	movs	r0, #15
 80011fa:	f000 f92b 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 80011fe:	2031      	movs	r0, #49	@ 0x31
 8001200:	f000 f928 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001204:	202b      	movs	r0, #43	@ 0x2b
 8001206:	f000 f925 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 800120a:	200c      	movs	r0, #12
 800120c:	f000 f922 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001210:	200e      	movs	r0, #14
 8001212:	f000 f91f 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001216:	2008      	movs	r0, #8
 8001218:	f000 f91c 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x4E);
 800121c:	204e      	movs	r0, #78	@ 0x4e
 800121e:	f000 f919 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0xF1);
 8001222:	20f1      	movs	r0, #241	@ 0xf1
 8001224:	f000 f916 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x37);
 8001228:	2037      	movs	r0, #55	@ 0x37
 800122a:	f000 f913 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800122e:	2007      	movs	r0, #7
 8001230:	f000 f910 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001234:	2010      	movs	r0, #16
 8001236:	f000 f90d 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 800123a:	2003      	movs	r0, #3
 800123c:	f000 f90a 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001240:	200e      	movs	r0, #14
 8001242:	f000 f907 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x09);
 8001246:	2009      	movs	r0, #9
 8001248:	f000 f904 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800124c:	2000      	movs	r0, #0
 800124e:	f000 f901 	bl	8001454 <LCD_WR_DATA>
	//Negative Gamma  Correction
	LCD_WR_REG(0xE1);
 8001252:	20e1      	movs	r0, #225	@ 0xe1
 8001254:	f000 f8e4 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001258:	2000      	movs	r0, #0
 800125a:	f000 f8fb 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 800125e:	200e      	movs	r0, #14
 8001260:	f000 f8f8 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x14);
 8001264:	2014      	movs	r0, #20
 8001266:	f000 f8f5 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 800126a:	2003      	movs	r0, #3
 800126c:	f000 f8f2 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001270:	2011      	movs	r0, #17
 8001272:	f000 f8ef 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001276:	2007      	movs	r0, #7
 8001278:	f000 f8ec 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 800127c:	2031      	movs	r0, #49	@ 0x31
 800127e:	f000 f8e9 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001282:	20c1      	movs	r0, #193	@ 0xc1
 8001284:	f000 f8e6 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x48);
 8001288:	2048      	movs	r0, #72	@ 0x48
 800128a:	f000 f8e3 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800128e:	2008      	movs	r0, #8
 8001290:	f000 f8e0 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001294:	200f      	movs	r0, #15
 8001296:	f000 f8dd 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x0C);
 800129a:	200c      	movs	r0, #12
 800129c:	f000 f8da 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x31);
 80012a0:	2031      	movs	r0, #49	@ 0x31
 80012a2:	f000 f8d7 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x36);
 80012a6:	2036      	movs	r0, #54	@ 0x36
 80012a8:	f000 f8d4 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80012ac:	200f      	movs	r0, #15
 80012ae:	f000 f8d1 	bl	8001454 <LCD_WR_DATA>
	//EXIT SLEEP
	LCD_WR_REG(0x11);
 80012b2:	2011      	movs	r0, #17
 80012b4:	f000 f8b4 	bl	8001420 <LCD_WR_REG>

	HAL_Delay(120);
 80012b8:	2078      	movs	r0, #120	@ 0x78
 80012ba:	f002 fb21 	bl	8003900 <HAL_Delay>

	//TURN ON DISPLAY
	LCD_WR_REG(0x29);
 80012be:	2029      	movs	r0, #41	@ 0x29
 80012c0:	f000 f8ae 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(0x2C);
 80012c4:	202c      	movs	r0, #44	@ 0x2c
 80012c6:	f000 f8c5 	bl	8001454 <LCD_WR_DATA>

	LCD_direction(ROTATE_270);
 80012ca:	2003      	movs	r0, #3
 80012cc:	f000 f8dc 	bl	8001488 <LCD_direction>

}
 80012d0:	bf00      	nop
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <ILI9341_SetWindow>:

void ILI9341_SetWindow(uint16_t start_x, uint16_t start_y, uint16_t end_x, uint16_t end_y)
{
 80012d4:	b590      	push	{r4, r7, lr}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	4604      	mov	r4, r0
 80012dc:	4608      	mov	r0, r1
 80012de:	4611      	mov	r1, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	4623      	mov	r3, r4
 80012e4:	80fb      	strh	r3, [r7, #6]
 80012e6:	4603      	mov	r3, r0
 80012e8:	80bb      	strh	r3, [r7, #4]
 80012ea:	460b      	mov	r3, r1
 80012ec:	807b      	strh	r3, [r7, #2]
 80012ee:	4613      	mov	r3, r2
 80012f0:	803b      	strh	r3, [r7, #0]
	// Set Window
	LCD_WR_REG(0x2a);
 80012f2:	202a      	movs	r0, #42	@ 0x2a
 80012f4:	f000 f894 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(start_x >> 8);
 80012f8:	88fb      	ldrh	r3, [r7, #6]
 80012fa:	0a1b      	lsrs	r3, r3, #8
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	4618      	mov	r0, r3
 8001302:	f000 f8a7 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_x);
 8001306:	88fb      	ldrh	r3, [r7, #6]
 8001308:	b2db      	uxtb	r3, r3
 800130a:	4618      	mov	r0, r3
 800130c:	f000 f8a2 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(end_x >> 8);
 8001310:	887b      	ldrh	r3, [r7, #2]
 8001312:	0a1b      	lsrs	r3, r3, #8
 8001314:	b29b      	uxth	r3, r3
 8001316:	b2db      	uxtb	r3, r3
 8001318:	4618      	mov	r0, r3
 800131a:	f000 f89b 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_x);
 800131e:	887b      	ldrh	r3, [r7, #2]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	4618      	mov	r0, r3
 8001324:	f000 f896 	bl	8001454 <LCD_WR_DATA>

	LCD_WR_REG(0x2b);
 8001328:	202b      	movs	r0, #43	@ 0x2b
 800132a:	f000 f879 	bl	8001420 <LCD_WR_REG>
	LCD_WR_DATA(start_y >> 8);
 800132e:	88bb      	ldrh	r3, [r7, #4]
 8001330:	0a1b      	lsrs	r3, r3, #8
 8001332:	b29b      	uxth	r3, r3
 8001334:	b2db      	uxtb	r3, r3
 8001336:	4618      	mov	r0, r3
 8001338:	f000 f88c 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & start_y);
 800133c:	88bb      	ldrh	r3, [r7, #4]
 800133e:	b2db      	uxtb	r3, r3
 8001340:	4618      	mov	r0, r3
 8001342:	f000 f887 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(end_y >> 8);
 8001346:	883b      	ldrh	r3, [r7, #0]
 8001348:	0a1b      	lsrs	r3, r3, #8
 800134a:	b29b      	uxth	r3, r3
 800134c:	b2db      	uxtb	r3, r3
 800134e:	4618      	mov	r0, r3
 8001350:	f000 f880 	bl	8001454 <LCD_WR_DATA>
	LCD_WR_DATA(0xFF & end_y);
 8001354:	883b      	ldrh	r3, [r7, #0]
 8001356:	b2db      	uxtb	r3, r3
 8001358:	4618      	mov	r0, r3
 800135a:	f000 f87b 	bl	8001454 <LCD_WR_DATA>

}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	bd90      	pop	{r4, r7, pc}
	...

08001368 <ILI9341_WritePixel>:

void ILI9341_WritePixel(uint16_t x, uint16_t y, uint16_t color)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	80fb      	strh	r3, [r7, #6]
 8001372:	460b      	mov	r3, r1
 8001374:	80bb      	strh	r3, [r7, #4]
 8001376:	4613      	mov	r3, r2
 8001378:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	data[0] = color >> 8;
 800137a:	887b      	ldrh	r3, [r7, #2]
 800137c:	0a1b      	lsrs	r3, r3, #8
 800137e:	b29b      	uxth	r3, r3
 8001380:	b2db      	uxtb	r3, r3
 8001382:	733b      	strb	r3, [r7, #12]
	data[1] = color;
 8001384:	887b      	ldrh	r3, [r7, #2]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	737b      	strb	r3, [r7, #13]
	ILI9341_SetWindow(x, y, x, y);
 800138a:	88bb      	ldrh	r3, [r7, #4]
 800138c:	88fa      	ldrh	r2, [r7, #6]
 800138e:	88b9      	ldrh	r1, [r7, #4]
 8001390:	88f8      	ldrh	r0, [r7, #6]
 8001392:	f7ff ff9f 	bl	80012d4 <ILI9341_SetWindow>
	// Enable to access GRAM
	LCD_WR_REG(0x2c);
 8001396:	202c      	movs	r0, #44	@ 0x2c
 8001398:	f000 f842 	bl	8001420 <LCD_WR_REG>
	DC_H();
 800139c:	f000 f8d8 	bl	8001550 <DC_H>
	if (HAL_SPI_Transmit(&hspi2, data, 2, 1000) != HAL_OK) {
 80013a0:	f107 010c 	add.w	r1, r7, #12
 80013a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013a8:	2202      	movs	r2, #2
 80013aa:	4806      	ldr	r0, [pc, #24]	@ (80013c4 <ILI9341_WritePixel+0x5c>)
 80013ac:	f004 ff2f 	bl	800620e <HAL_SPI_Transmit>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <ILI9341_WritePixel+0x52>
		Error_Handler();
 80013b6:	f001 f835 	bl	8002424 <Error_Handler>
	}
}
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200004bc 	.word	0x200004bc

080013c8 <ILI9341_Reset>:
	__HAL_SPI_ENABLE(&hspi2);
#endif
}

void ILI9341_Reset(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	RESET_L();
 80013cc:	f000 f890 	bl	80014f0 <RESET_L>
	HAL_Delay(100);
 80013d0:	2064      	movs	r0, #100	@ 0x64
 80013d2:	f002 fa95 	bl	8003900 <HAL_Delay>
	RESET_H();
 80013d6:	f000 f897 	bl	8001508 <RESET_H>
	HAL_Delay(100);
 80013da:	2064      	movs	r0, #100	@ 0x64
 80013dc:	f002 fa90 	bl	8003900 <HAL_Delay>
	CS_L();
 80013e0:	f000 f89e 	bl	8001520 <CS_L>
	LED_H();
 80013e4:	f000 f8c0 	bl	8001568 <LED_H>
}
 80013e8:	bf00      	nop
 80013ea:	bd80      	pop	{r7, pc}

080013ec <ILI9341_SoftReset>:

void ILI9341_SoftReset(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
	uint8_t cmd;
	cmd = 0x01; //Software reset
 80013f2:	2301      	movs	r3, #1
 80013f4:	71fb      	strb	r3, [r7, #7]
	DC_L();
 80013f6:	f000 f89f 	bl	8001538 <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &cmd, 1, 1000) != HAL_OK) {
 80013fa:	1df9      	adds	r1, r7, #7
 80013fc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001400:	2201      	movs	r2, #1
 8001402:	4806      	ldr	r0, [pc, #24]	@ (800141c <ILI9341_SoftReset+0x30>)
 8001404:	f004 ff03 	bl	800620e <HAL_SPI_Transmit>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <ILI9341_SoftReset+0x26>
		Error_Handler();
 800140e:	f001 f809 	bl	8002424 <Error_Handler>
	}
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	200004bc 	.word	0x200004bc

08001420 <LCD_WR_REG>:


void LCD_WR_REG(uint8_t data)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
	DC_L();
 800142a:	f000 f885 	bl	8001538 <DC_L>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 800142e:	1df9      	adds	r1, r7, #7
 8001430:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001434:	2201      	movs	r2, #1
 8001436:	4806      	ldr	r0, [pc, #24]	@ (8001450 <LCD_WR_REG+0x30>)
 8001438:	f004 fee9 	bl	800620e <HAL_SPI_Transmit>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <LCD_WR_REG+0x26>
		Error_Handler();
 8001442:	f000 ffef 	bl	8002424 <Error_Handler>
	}
}
 8001446:	bf00      	nop
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	200004bc 	.word	0x200004bc

08001454 <LCD_WR_DATA>:

static void LCD_WR_DATA(uint8_t data)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
	DC_H();
 800145e:	f000 f877 	bl	8001550 <DC_H>
	if (HAL_SPI_Transmit(&hspi2, &data, 1, 1000) != HAL_OK) {
 8001462:	1df9      	adds	r1, r7, #7
 8001464:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001468:	2201      	movs	r2, #1
 800146a:	4806      	ldr	r0, [pc, #24]	@ (8001484 <LCD_WR_DATA+0x30>)
 800146c:	f004 fecf 	bl	800620e <HAL_SPI_Transmit>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <LCD_WR_DATA+0x26>
		Error_Handler();
 8001476:	f000 ffd5 	bl	8002424 <Error_Handler>
	}
}
 800147a:	bf00      	nop
 800147c:	3708      	adds	r7, #8
 800147e:	46bd      	mov	sp, r7
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	200004bc 	.word	0x200004bc

08001488 <LCD_direction>:
    }
}


static void LCD_direction(LCD_Horizontal_t direction)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
	switch (direction) {
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	2b03      	cmp	r3, #3
 8001496:	d827      	bhi.n	80014e8 <LCD_direction+0x60>
 8001498:	a201      	add	r2, pc, #4	@ (adr r2, 80014a0 <LCD_direction+0x18>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	080014b1 	.word	0x080014b1
 80014a4:	080014bf 	.word	0x080014bf
 80014a8:	080014cd 	.word	0x080014cd
 80014ac:	080014db 	.word	0x080014db
	case ROTATE_0:
		LCD_WR_REG(0x36);
 80014b0:	2036      	movs	r0, #54	@ 0x36
 80014b2:	f7ff ffb5 	bl	8001420 <LCD_WR_REG>
		LCD_WR_DATA(0x48);
 80014b6:	2048      	movs	r0, #72	@ 0x48
 80014b8:	f7ff ffcc 	bl	8001454 <LCD_WR_DATA>
		break;
 80014bc:	e014      	b.n	80014e8 <LCD_direction+0x60>
	case ROTATE_90:
		LCD_WR_REG(0x36);
 80014be:	2036      	movs	r0, #54	@ 0x36
 80014c0:	f7ff ffae 	bl	8001420 <LCD_WR_REG>
		LCD_WR_DATA(0x28);
 80014c4:	2028      	movs	r0, #40	@ 0x28
 80014c6:	f7ff ffc5 	bl	8001454 <LCD_WR_DATA>
		break;
 80014ca:	e00d      	b.n	80014e8 <LCD_direction+0x60>
	case ROTATE_180:
		LCD_WR_REG(0x36);
 80014cc:	2036      	movs	r0, #54	@ 0x36
 80014ce:	f7ff ffa7 	bl	8001420 <LCD_WR_REG>
		LCD_WR_DATA(0x88);
 80014d2:	2088      	movs	r0, #136	@ 0x88
 80014d4:	f7ff ffbe 	bl	8001454 <LCD_WR_DATA>
		break;
 80014d8:	e006      	b.n	80014e8 <LCD_direction+0x60>
	case ROTATE_270:
		LCD_WR_REG(0x36);
 80014da:	2036      	movs	r0, #54	@ 0x36
 80014dc:	f7ff ffa0 	bl	8001420 <LCD_WR_REG>
		LCD_WR_DATA(0xE8);
 80014e0:	20e8      	movs	r0, #232	@ 0xe8
 80014e2:	f7ff ffb7 	bl	8001454 <LCD_WR_DATA>
		break;
 80014e6:	bf00      	nop
	}
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <RESET_L>:

static void RESET_L(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014fa:	4802      	ldr	r0, [pc, #8]	@ (8001504 <RESET_L+0x14>)
 80014fc:	f003 f966 	bl	80047cc <HAL_GPIO_WritePin>
}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40020c00 	.word	0x40020c00

08001508 <RESET_H>:

static void RESET_H(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PANTALLA_GPIO_Port, RST_PANTALLA_Pin, GPIO_PIN_SET);
 800150c:	2201      	movs	r2, #1
 800150e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001512:	4802      	ldr	r0, [pc, #8]	@ (800151c <RESET_H+0x14>)
 8001514:	f003 f95a 	bl	80047cc <HAL_GPIO_WritePin>
}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40020c00 	.word	0x40020c00

08001520 <CS_L>:

static void CS_L(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PANTALLA_GPIO_Port, CS_PANTALLA_Pin, GPIO_PIN_RESET);
 8001524:	2200      	movs	r2, #0
 8001526:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800152a:	4802      	ldr	r0, [pc, #8]	@ (8001534 <CS_L+0x14>)
 800152c:	f003 f94e 	bl	80047cc <HAL_GPIO_WritePin>
}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}
 8001534:	40020c00 	.word	0x40020c00

08001538 <DC_L>:

static void DC_L(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_RESET);
 800153c:	2200      	movs	r2, #0
 800153e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001542:	4802      	ldr	r0, [pc, #8]	@ (800154c <DC_L+0x14>)
 8001544:	f003 f942 	bl	80047cc <HAL_GPIO_WritePin>
}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40020c00 	.word	0x40020c00

08001550 <DC_H>:

static void DC_H(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DC_PANTALLA_GPIO_Port, DC_PANTALLA_Pin, GPIO_PIN_SET);
 8001554:	2201      	movs	r2, #1
 8001556:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800155a:	4802      	ldr	r0, [pc, #8]	@ (8001564 <DC_H+0x14>)
 800155c:	f003 f936 	bl	80047cc <HAL_GPIO_WritePin>
}
 8001560:	bf00      	nop
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40020c00 	.word	0x40020c00

08001568 <LED_H>:

static void LED_H(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
}
 800156c:	bf00      	nop
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <make_line>:
static uint32_t t_ultima_act = 0; //tiempo de ultima actuaizacion del display


// se encarga de hacer lineas de 16 bits +1 para \0
static void make_line(char out[LCD_COLS + 1], const char *in)
{
 8001576:	b480      	push	{r7}
 8001578:	b085      	sub	sp, #20
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
 800157e:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < LCD_COLS; i++) out[i] = ' ';
 8001580:	2300      	movs	r3, #0
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	e007      	b.n	8001596 <make_line+0x20>
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	687a      	ldr	r2, [r7, #4]
 800158a:	4413      	add	r3, r2
 800158c:	2220      	movs	r2, #32
 800158e:	701a      	strb	r2, [r3, #0]
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	3301      	adds	r3, #1
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2b0f      	cmp	r3, #15
 800159a:	ddf4      	ble.n	8001586 <make_line+0x10>
    out[LCD_COLS] = '\0';
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	3310      	adds	r3, #16
 80015a0:	2200      	movs	r2, #0
 80015a2:	701a      	strb	r2, [r3, #0]

    if (!in) return;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d017      	beq.n	80015da <make_line+0x64>

    for (int i = 0; i < LCD_COLS && in[i] != '\0'; i++)
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
 80015ae:	e00a      	b.n	80015c6 <make_line+0x50>
        out[i] = in[i];
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	441a      	add	r2, r3
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	6879      	ldr	r1, [r7, #4]
 80015ba:	440b      	add	r3, r1
 80015bc:	7812      	ldrb	r2, [r2, #0]
 80015be:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < LCD_COLS && in[i] != '\0'; i++)
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	3301      	adds	r3, #1
 80015c4:	60bb      	str	r3, [r7, #8]
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	2b0f      	cmp	r3, #15
 80015ca:	dc07      	bgt.n	80015dc <make_line+0x66>
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	4413      	add	r3, r2
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1eb      	bne.n	80015b0 <make_line+0x3a>
 80015d8:	e000      	b.n	80015dc <make_line+0x66>
    if (!in) return;
 80015da:	bf00      	nop
}
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
	...

080015e8 <print_row>:


// funcion que imprime en el display la linea definitiva usando la libreria liquidcrystal
static void print_row(uint8_t row)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
    HD44780_SetCursor(0, row);
 80015f2:	79fb      	ldrb	r3, [r7, #7]
 80015f4:	4619      	mov	r1, r3
 80015f6:	2000      	movs	r0, #0
 80015f8:	f000 f98a 	bl	8001910 <HD44780_SetCursor>
    HD44780_PrintStr(display_buf[row]);
 80015fc:	79fa      	ldrb	r2, [r7, #7]
 80015fe:	4613      	mov	r3, r2
 8001600:	011b      	lsls	r3, r3, #4
 8001602:	4413      	add	r3, r2
 8001604:	4a06      	ldr	r2, [pc, #24]	@ (8001620 <print_row+0x38>)
 8001606:	4413      	add	r3, r2
 8001608:	4618      	mov	r0, r3
 800160a:	f000 f9f3 	bl	80019f4 <HD44780_PrintStr>
    cambio_pendt[row] = 0;
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	4a04      	ldr	r2, [pc, #16]	@ (8001624 <print_row+0x3c>)
 8001612:	2100      	movs	r1, #0
 8001614:	54d1      	strb	r1, [r2, r3]
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000350 	.word	0x20000350
 8001624:	20000374 	.word	0x20000374

08001628 <LCD_Init>:


// inicializa el display usando libreria y lineas vacas
void LCD_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
    HD44780_Init(2);
 800162e:	2002      	movs	r0, #2
 8001630:	f000 f8d4 	bl	80017dc <HD44780_Init>
    HD44780_Clear();
 8001634:	f000 f956 	bl	80018e4 <HD44780_Clear>

    for (uint8_t r = 0; r < LCD_ROWS; r++) {
 8001638:	2300      	movs	r3, #0
 800163a:	71fb      	strb	r3, [r7, #7]
 800163c:	e010      	b.n	8001660 <LCD_Init+0x38>
        make_line(display_buf[r], "");
 800163e:	79fa      	ldrb	r2, [r7, #7]
 8001640:	4613      	mov	r3, r2
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	4413      	add	r3, r2
 8001646:	4a0b      	ldr	r2, [pc, #44]	@ (8001674 <LCD_Init+0x4c>)
 8001648:	4413      	add	r3, r2
 800164a:	490b      	ldr	r1, [pc, #44]	@ (8001678 <LCD_Init+0x50>)
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff ff92 	bl	8001576 <make_line>
        cambio_pendt[r] = 1;                      // forzamos actualizacion del display
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	4a09      	ldr	r2, [pc, #36]	@ (800167c <LCD_Init+0x54>)
 8001656:	2101      	movs	r1, #1
 8001658:	54d1      	strb	r1, [r2, r3]
    for (uint8_t r = 0; r < LCD_ROWS; r++) {
 800165a:	79fb      	ldrb	r3, [r7, #7]
 800165c:	3301      	adds	r3, #1
 800165e:	71fb      	strb	r3, [r7, #7]
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d9eb      	bls.n	800163e <LCD_Init+0x16>
    }

    t_ultima_act = 0;
 8001666:	4b06      	ldr	r3, [pc, #24]	@ (8001680 <LCD_Init+0x58>)
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
}
 800166c:	bf00      	nop
 800166e:	3708      	adds	r7, #8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000350 	.word	0x20000350
 8001678:	0800e378 	.word	0x0800e378
 800167c:	20000374 	.word	0x20000374
 8001680:	20000378 	.word	0x20000378

08001684 <LCD_Task>:


// funcion que llama a print_row para imprimir
void LCD_Task(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800168a:	f002 f92d 	bl	80038e8 <HAL_GetTick>
 800168e:	6038      	str	r0, [r7, #0]
    if ((now - t_ultima_act) < 2) return; //comprobamos que no han pasado menos de 2 ms antes de la ultima actuaizacion
 8001690:	4b10      	ldr	r3, [pc, #64]	@ (80016d4 <LCD_Task+0x50>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	2b01      	cmp	r3, #1
 800169a:	d916      	bls.n	80016ca <LCD_Task+0x46>

    for (uint8_t r = 0; r < LCD_ROWS; r++) {
 800169c:	2300      	movs	r3, #0
 800169e:	71fb      	strb	r3, [r7, #7]
 80016a0:	e00f      	b.n	80016c2 <LCD_Task+0x3e>
        if (cambio_pendt[r]) {   // si hay cambio pendiente, imprimimos
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	4a0c      	ldr	r2, [pc, #48]	@ (80016d8 <LCD_Task+0x54>)
 80016a6:	5cd3      	ldrb	r3, [r2, r3]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d007      	beq.n	80016bc <LCD_Task+0x38>
            print_row(r);
 80016ac:	79fb      	ldrb	r3, [r7, #7]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff ff9a 	bl	80015e8 <print_row>
            t_ultima_act = now;
 80016b4:	4a07      	ldr	r2, [pc, #28]	@ (80016d4 <LCD_Task+0x50>)
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	6013      	str	r3, [r2, #0]
            return;
 80016ba:	e007      	b.n	80016cc <LCD_Task+0x48>
    for (uint8_t r = 0; r < LCD_ROWS; r++) {
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	3301      	adds	r3, #1
 80016c0:	71fb      	strb	r3, [r7, #7]
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d9ec      	bls.n	80016a2 <LCD_Task+0x1e>
 80016c8:	e000      	b.n	80016cc <LCD_Task+0x48>
    if ((now - t_ultima_act) < 2) return; //comprobamos que no han pasado menos de 2 ms antes de la ultima actuaizacion
 80016ca:	bf00      	nop
        }
    }
}
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	20000378 	.word	0x20000378
 80016d8:	20000374 	.word	0x20000374

080016dc <LCD_PrintfLine>:


//funcion para imprimir texto (printf normal pero indicando linea)
void LCD_PrintfLine(uint8_t row, const char *text)
{
 80016dc:	b5b0      	push	{r4, r5, r7, lr}
 80016de:	b088      	sub	sp, #32
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	6039      	str	r1, [r7, #0]
 80016e6:	71fb      	strb	r3, [r7, #7]
    if (row >= LCD_ROWS) return; //comprobamos que row es valido
 80016e8:	79fb      	ldrb	r3, [r7, #7]
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d829      	bhi.n	8001742 <LCD_PrintfLine+0x66>
    						     //si el texto introducido (cols) es mayor que 16 bits se truncar -> igual en todas las funciones printf
    char tmp[LCD_COLS + 1];
    make_line(tmp, text);
 80016ee:	f107 030c 	add.w	r3, r7, #12
 80016f2:	6839      	ldr	r1, [r7, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff ff3e 	bl	8001576 <make_line>

    if (strncmp(tmp, display_buf[row], LCD_COLS) == 0) return; //si ya est impreso (igual) descartamos
 80016fa:	79fa      	ldrb	r2, [r7, #7]
 80016fc:	4613      	mov	r3, r2
 80016fe:	011b      	lsls	r3, r3, #4
 8001700:	4413      	add	r3, r2
 8001702:	4a13      	ldr	r2, [pc, #76]	@ (8001750 <LCD_PrintfLine+0x74>)
 8001704:	1899      	adds	r1, r3, r2
 8001706:	f107 030c 	add.w	r3, r7, #12
 800170a:	2210      	movs	r2, #16
 800170c:	4618      	mov	r0, r3
 800170e:	f00a febb 	bl	800c488 <strncmp>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d016      	beq.n	8001746 <LCD_PrintfLine+0x6a>

    memcpy(display_buf[row], tmp, LCD_COLS + 1); // si no, almacenamos en buffer
 8001718:	79fa      	ldrb	r2, [r7, #7]
 800171a:	4613      	mov	r3, r2
 800171c:	011b      	lsls	r3, r3, #4
 800171e:	4413      	add	r3, r2
 8001720:	4a0b      	ldr	r2, [pc, #44]	@ (8001750 <LCD_PrintfLine+0x74>)
 8001722:	4413      	add	r3, r2
 8001724:	461d      	mov	r5, r3
 8001726:	f107 040c 	add.w	r4, r7, #12
 800172a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800172c:	6028      	str	r0, [r5, #0]
 800172e:	6069      	str	r1, [r5, #4]
 8001730:	60aa      	str	r2, [r5, #8]
 8001732:	60eb      	str	r3, [r5, #12]
 8001734:	7823      	ldrb	r3, [r4, #0]
 8001736:	742b      	strb	r3, [r5, #16]
    cambio_pendt[row] = 1;
 8001738:	79fb      	ldrb	r3, [r7, #7]
 800173a:	4a06      	ldr	r2, [pc, #24]	@ (8001754 <LCD_PrintfLine+0x78>)
 800173c:	2101      	movs	r1, #1
 800173e:	54d1      	strb	r1, [r2, r3]
 8001740:	e002      	b.n	8001748 <LCD_PrintfLine+0x6c>
    if (row >= LCD_ROWS) return; //comprobamos que row es valido
 8001742:	bf00      	nop
 8001744:	e000      	b.n	8001748 <LCD_PrintfLine+0x6c>
    if (strncmp(tmp, display_buf[row], LCD_COLS) == 0) return; //si ya est impreso (igual) descartamos
 8001746:	bf00      	nop
}
 8001748:	3720      	adds	r7, #32
 800174a:	46bd      	mov	sp, r7
 800174c:	bdb0      	pop	{r4, r5, r7, pc}
 800174e:	bf00      	nop
 8001750:	20000350 	.word	0x20000350
 8001754:	20000374 	.word	0x20000374

08001758 <LCD_PrintfVar>:


// funcion para imprimir texto y variable
void LCD_PrintfVar(uint8_t row, const char *formato, uint32_t value)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b094      	sub	sp, #80	@ 0x50
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	60b9      	str	r1, [r7, #8]
 8001762:	607a      	str	r2, [r7, #4]
 8001764:	73fb      	strb	r3, [r7, #15]
    if (row >= LCD_ROWS) return;
 8001766:	7bfb      	ldrb	r3, [r7, #15]
 8001768:	2b01      	cmp	r3, #1
 800176a:	d80e      	bhi.n	800178a <LCD_PrintfVar+0x32>

    char text[64];
    snprintf(text, sizeof(text), formato, (unsigned)value);
 800176c:	f107 0010 	add.w	r0, r7, #16
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	68ba      	ldr	r2, [r7, #8]
 8001774:	2140      	movs	r1, #64	@ 0x40
 8001776:	f00a fe49 	bl	800c40c <sniprintf>

    LCD_PrintfLine(row, text);
 800177a:	f107 0210 	add.w	r2, r7, #16
 800177e:	7bfb      	ldrb	r3, [r7, #15]
 8001780:	4611      	mov	r1, r2
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff ffaa 	bl	80016dc <LCD_PrintfLine>
 8001788:	e000      	b.n	800178c <LCD_PrintfVar+0x34>
    if (row >= LCD_ROWS) return;
 800178a:	bf00      	nop
}
 800178c:	3750      	adds	r7, #80	@ 0x50
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
	...

08001794 <LCD_PrintfStr>:


// funcion para imprimir texto y string
void LCD_PrintfStr(uint8_t row, const char *formato, const char *value)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b094      	sub	sp, #80	@ 0x50
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	60b9      	str	r1, [r7, #8]
 800179e:	607a      	str	r2, [r7, #4]
 80017a0:	73fb      	strb	r3, [r7, #15]
    if (row >= LCD_ROWS) return;
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d813      	bhi.n	80017d0 <LCD_PrintfStr+0x3c>

    char text[64];
    snprintf(text, sizeof(text), formato, value ? value : "");
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d001      	beq.n	80017b2 <LCD_PrintfStr+0x1e>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	e000      	b.n	80017b4 <LCD_PrintfStr+0x20>
 80017b2:	4b09      	ldr	r3, [pc, #36]	@ (80017d8 <LCD_PrintfStr+0x44>)
 80017b4:	f107 0010 	add.w	r0, r7, #16
 80017b8:	68ba      	ldr	r2, [r7, #8]
 80017ba:	2140      	movs	r1, #64	@ 0x40
 80017bc:	f00a fe26 	bl	800c40c <sniprintf>

    LCD_PrintfLine(row, text);
 80017c0:	f107 0210 	add.w	r2, r7, #16
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
 80017c6:	4611      	mov	r1, r2
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff ff87 	bl	80016dc <LCD_PrintfLine>
 80017ce:	e000      	b.n	80017d2 <LCD_PrintfStr+0x3e>
    if (row >= LCD_ROWS) return;
 80017d0:	bf00      	nop
}
 80017d2:	3750      	adds	r7, #80	@ 0x50
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	0800e378 	.word	0x0800e378

080017dc <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 80017e6:	4a38      	ldr	r2, [pc, #224]	@ (80018c8 <HD44780_Init+0xec>)
 80017e8:	79fb      	ldrb	r3, [r7, #7]
 80017ea:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 80017ec:	4b37      	ldr	r3, [pc, #220]	@ (80018cc <HD44780_Init+0xf0>)
 80017ee:	2208      	movs	r2, #8
 80017f0:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 80017f2:	4b37      	ldr	r3, [pc, #220]	@ (80018d0 <HD44780_Init+0xf4>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 80017f8:	4b33      	ldr	r3, [pc, #204]	@ (80018c8 <HD44780_Init+0xec>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d907      	bls.n	8001810 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8001800:	4b33      	ldr	r3, [pc, #204]	@ (80018d0 <HD44780_Init+0xf4>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	f043 0308 	orr.w	r3, r3, #8
 8001808:	b2da      	uxtb	r2, r3
 800180a:	4b31      	ldr	r3, [pc, #196]	@ (80018d0 <HD44780_Init+0xf4>)
 800180c:	701a      	strb	r2, [r3, #0]
 800180e:	e006      	b.n	800181e <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8001810:	4b2f      	ldr	r3, [pc, #188]	@ (80018d0 <HD44780_Init+0xf4>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	f043 0304 	orr.w	r3, r3, #4
 8001818:	b2da      	uxtb	r2, r3
 800181a:	4b2d      	ldr	r3, [pc, #180]	@ (80018d0 <HD44780_Init+0xf4>)
 800181c:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800181e:	f000 f987 	bl	8001b30 <DelayInit>
  HAL_Delay(50);
 8001822:	2032      	movs	r0, #50	@ 0x32
 8001824:	f002 f86c 	bl	8003900 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8001828:	4b28      	ldr	r3, [pc, #160]	@ (80018cc <HD44780_Init+0xf0>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4618      	mov	r0, r3
 800182e:	f000 f945 	bl	8001abc <ExpanderWrite>
  HAL_Delay(1000);
 8001832:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001836:	f002 f863 	bl	8003900 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800183a:	2030      	movs	r0, #48	@ 0x30
 800183c:	f000 f92c 	bl	8001a98 <Write4Bits>
  DelayUS(4500);
 8001840:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001844:	f000 f99e 	bl	8001b84 <DelayUS>

  Write4Bits(0x03 << 4);
 8001848:	2030      	movs	r0, #48	@ 0x30
 800184a:	f000 f925 	bl	8001a98 <Write4Bits>
  DelayUS(4500);
 800184e:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001852:	f000 f997 	bl	8001b84 <DelayUS>

  Write4Bits(0x03 << 4);
 8001856:	2030      	movs	r0, #48	@ 0x30
 8001858:	f000 f91e 	bl	8001a98 <Write4Bits>
  DelayUS(4500);
 800185c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8001860:	f000 f990 	bl	8001b84 <DelayUS>

  Write4Bits(0x02 << 4);
 8001864:	2020      	movs	r0, #32
 8001866:	f000 f917 	bl	8001a98 <Write4Bits>
  DelayUS(100);
 800186a:	2064      	movs	r0, #100	@ 0x64
 800186c:	f000 f98a 	bl	8001b84 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8001870:	4b17      	ldr	r3, [pc, #92]	@ (80018d0 <HD44780_Init+0xf4>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	f043 0320 	orr.w	r3, r3, #32
 8001878:	b2db      	uxtb	r3, r3
 800187a:	4618      	mov	r0, r3
 800187c:	f000 f8cf 	bl	8001a1e <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001880:	4b14      	ldr	r3, [pc, #80]	@ (80018d4 <HD44780_Init+0xf8>)
 8001882:	2204      	movs	r2, #4
 8001884:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8001886:	f000 f875 	bl	8001974 <HD44780_Display>
  HD44780_Clear();
 800188a:	f000 f82b 	bl	80018e4 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800188e:	4b12      	ldr	r3, [pc, #72]	@ (80018d8 <HD44780_Init+0xfc>)
 8001890:	2202      	movs	r2, #2
 8001892:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8001894:	4b10      	ldr	r3, [pc, #64]	@ (80018d8 <HD44780_Init+0xfc>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	f043 0304 	orr.w	r3, r3, #4
 800189c:	b2db      	uxtb	r3, r3
 800189e:	4618      	mov	r0, r3
 80018a0:	f000 f8bd 	bl	8001a1e <SendCommand>
  DelayUS(4500);
 80018a4:	f241 1094 	movw	r0, #4500	@ 0x1194
 80018a8:	f000 f96c 	bl	8001b84 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 80018ac:	490b      	ldr	r1, [pc, #44]	@ (80018dc <HD44780_Init+0x100>)
 80018ae:	2000      	movs	r0, #0
 80018b0:	f000 f876 	bl	80019a0 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 80018b4:	490a      	ldr	r1, [pc, #40]	@ (80018e0 <HD44780_Init+0x104>)
 80018b6:	2001      	movs	r0, #1
 80018b8:	f000 f872 	bl	80019a0 <HD44780_CreateSpecialChar>

  HD44780_Home();
 80018bc:	f000 f81d 	bl	80018fa <HD44780_Home>
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	2000037f 	.word	0x2000037f
 80018cc:	20000380 	.word	0x20000380
 80018d0:	2000037c 	.word	0x2000037c
 80018d4:	2000037d 	.word	0x2000037d
 80018d8:	2000037e 	.word	0x2000037e
 80018dc:	20000000 	.word	0x20000000
 80018e0:	20000008 	.word	0x20000008

080018e4 <HD44780_Clear>:

void HD44780_Clear()
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 80018e8:	2001      	movs	r0, #1
 80018ea:	f000 f898 	bl	8001a1e <SendCommand>
  DelayUS(2000);
 80018ee:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80018f2:	f000 f947 	bl	8001b84 <DelayUS>
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HD44780_Home>:

void HD44780_Home()
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 80018fe:	2002      	movs	r0, #2
 8001900:	f000 f88d 	bl	8001a1e <SendCommand>
  DelayUS(2000);
 8001904:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001908:	f000 f93c 	bl	8001b84 <DelayUS>
}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}

08001910 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001910:	b590      	push	{r4, r7, lr}
 8001912:	b087      	sub	sp, #28
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	460a      	mov	r2, r1
 800191a:	71fb      	strb	r3, [r7, #7]
 800191c:	4613      	mov	r3, r2
 800191e:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001920:	4b12      	ldr	r3, [pc, #72]	@ (800196c <HD44780_SetCursor+0x5c>)
 8001922:	f107 0408 	add.w	r4, r7, #8
 8001926:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001928:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 800192c:	4b10      	ldr	r3, [pc, #64]	@ (8001970 <HD44780_SetCursor+0x60>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	79ba      	ldrb	r2, [r7, #6]
 8001932:	429a      	cmp	r2, r3
 8001934:	d303      	bcc.n	800193e <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8001936:	4b0e      	ldr	r3, [pc, #56]	@ (8001970 <HD44780_SetCursor+0x60>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	3b01      	subs	r3, #1
 800193c:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800193e:	79bb      	ldrb	r3, [r7, #6]
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	3318      	adds	r3, #24
 8001944:	443b      	add	r3, r7
 8001946:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800194a:	b2da      	uxtb	r2, r3
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	4413      	add	r3, r2
 8001950:	b2db      	uxtb	r3, r3
 8001952:	b25b      	sxtb	r3, r3
 8001954:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001958:	b25b      	sxtb	r3, r3
 800195a:	b2db      	uxtb	r3, r3
 800195c:	4618      	mov	r0, r3
 800195e:	f000 f85e 	bl	8001a1e <SendCommand>
}
 8001962:	bf00      	nop
 8001964:	371c      	adds	r7, #28
 8001966:	46bd      	mov	sp, r7
 8001968:	bd90      	pop	{r4, r7, pc}
 800196a:	bf00      	nop
 800196c:	0800e37c 	.word	0x0800e37c
 8001970:	2000037f 	.word	0x2000037f

08001974 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8001978:	4b08      	ldr	r3, [pc, #32]	@ (800199c <HD44780_Display+0x28>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	f043 0304 	orr.w	r3, r3, #4
 8001980:	b2da      	uxtb	r2, r3
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HD44780_Display+0x28>)
 8001984:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8001986:	4b05      	ldr	r3, [pc, #20]	@ (800199c <HD44780_Display+0x28>)
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	f043 0308 	orr.w	r3, r3, #8
 800198e:	b2db      	uxtb	r3, r3
 8001990:	4618      	mov	r0, r3
 8001992:	f000 f844 	bl	8001a1e <SendCommand>
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	2000037d 	.word	0x2000037d

080019a0 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	4603      	mov	r3, r0
 80019a8:	6039      	str	r1, [r7, #0]
 80019aa:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80019b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	b25b      	sxtb	r3, r3
 80019bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	4618      	mov	r0, r3
 80019c6:	f000 f82a 	bl	8001a1e <SendCommand>
  for (int i=0; i<8; i++)
 80019ca:	2300      	movs	r3, #0
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	e009      	b.n	80019e4 <HD44780_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	683a      	ldr	r2, [r7, #0]
 80019d4:	4413      	add	r3, r2
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	4618      	mov	r0, r3
 80019da:	f000 f82e 	bl	8001a3a <SendChar>
  for (int i=0; i<8; i++)
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	3301      	adds	r3, #1
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	2b07      	cmp	r3, #7
 80019e8:	ddf2      	ble.n	80019d0 <HD44780_CreateSpecialChar+0x30>
  }
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 80019fc:	e006      	b.n	8001a0c <HD44780_PrintStr+0x18>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	1c5a      	adds	r2, r3, #1
 8001a02:	607a      	str	r2, [r7, #4]
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f000 f817 	bl	8001a3a <SendChar>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d1f4      	bne.n	80019fe <HD44780_PrintStr+0xa>
}
 8001a14:	bf00      	nop
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	4603      	mov	r3, r0
 8001a26:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 f812 	bl	8001a56 <Send>
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}

08001a3a <SendChar>:

static void SendChar(uint8_t ch)
{
 8001a3a:	b580      	push	{r7, lr}
 8001a3c:	b082      	sub	sp, #8
 8001a3e:	af00      	add	r7, sp, #0
 8001a40:	4603      	mov	r3, r0
 8001a42:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	2101      	movs	r1, #1
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f000 f804 	bl	8001a56 <Send>
}
 8001a4e:	bf00      	nop
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}

08001a56 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b084      	sub	sp, #16
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	460a      	mov	r2, r1
 8001a60:	71fb      	strb	r3, [r7, #7]
 8001a62:	4613      	mov	r3, r2
 8001a64:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	f023 030f 	bic.w	r3, r3, #15
 8001a6c:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	011b      	lsls	r3, r3, #4
 8001a72:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8001a74:	7bfa      	ldrb	r2, [r7, #15]
 8001a76:	79bb      	ldrb	r3, [r7, #6]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f000 f80b 	bl	8001a98 <Write4Bits>
  Write4Bits((lownib)|mode);
 8001a82:	7bba      	ldrb	r2, [r7, #14]
 8001a84:	79bb      	ldrb	r3, [r7, #6]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f000 f804 	bl	8001a98 <Write4Bits>
}
 8001a90:	bf00      	nop
 8001a92:	3710      	adds	r7, #16
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f000 f809 	bl	8001abc <ExpanderWrite>
  PulseEnable(value);
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f000 f821 	bl	8001af4 <PulseEnable>
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af02      	add	r7, sp, #8
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8001ac6:	4b09      	ldr	r3, [pc, #36]	@ (8001aec <ExpanderWrite+0x30>)
 8001ac8:	781a      	ldrb	r2, [r3, #0]
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c2, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8001ad2:	f107 020f 	add.w	r2, r7, #15
 8001ad6:	230a      	movs	r3, #10
 8001ad8:	9300      	str	r3, [sp, #0]
 8001ada:	2301      	movs	r3, #1
 8001adc:	214e      	movs	r1, #78	@ 0x4e
 8001ade:	4804      	ldr	r0, [pc, #16]	@ (8001af0 <ExpanderWrite+0x34>)
 8001ae0:	f002 ffd2 	bl	8004a88 <HAL_I2C_Master_Transmit>
}
 8001ae4:	bf00      	nop
 8001ae6:	3710      	adds	r7, #16
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000380 	.word	0x20000380
 8001af0:	20000468 	.word	0x20000468

08001af4 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff ffd8 	bl	8001abc <ExpanderWrite>
  DelayUS(20);
 8001b0c:	2014      	movs	r0, #20
 8001b0e:	f000 f839 	bl	8001b84 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001b12:	79fb      	ldrb	r3, [r7, #7]
 8001b14:	f023 0304 	bic.w	r3, r3, #4
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff ffce 	bl	8001abc <ExpanderWrite>
  DelayUS(20);
 8001b20:	2014      	movs	r0, #20
 8001b22:	f000 f82f 	bl	8001b84 <DelayUS>
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <DelayInit>:

static void DelayInit(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001b34:	4b11      	ldr	r3, [pc, #68]	@ (8001b7c <DelayInit+0x4c>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	4a10      	ldr	r2, [pc, #64]	@ (8001b7c <DelayInit+0x4c>)
 8001b3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b3e:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001b40:	4b0e      	ldr	r3, [pc, #56]	@ (8001b7c <DelayInit+0x4c>)
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	4a0d      	ldr	r2, [pc, #52]	@ (8001b7c <DelayInit+0x4c>)
 8001b46:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b4a:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b80 <DelayInit+0x50>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a0b      	ldr	r2, [pc, #44]	@ (8001b80 <DelayInit+0x50>)
 8001b52:	f023 0301 	bic.w	r3, r3, #1
 8001b56:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001b58:	4b09      	ldr	r3, [pc, #36]	@ (8001b80 <DelayInit+0x50>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a08      	ldr	r2, [pc, #32]	@ (8001b80 <DelayInit+0x50>)
 8001b5e:	f043 0301 	orr.w	r3, r3, #1
 8001b62:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001b64:	4b06      	ldr	r3, [pc, #24]	@ (8001b80 <DelayInit+0x50>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001b6a:	bf00      	nop
  __ASM volatile ("NOP");
 8001b6c:	bf00      	nop
  __ASM volatile ("NOP");
 8001b6e:	bf00      	nop
}
 8001b70:	bf00      	nop
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	e000edf0 	.word	0xe000edf0
 8001b80:	e0001000 	.word	0xe0001000

08001b84 <DelayUS>:

static void DelayUS(uint32_t us) {
 8001b84:	b480      	push	{r7}
 8001b86:	b087      	sub	sp, #28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8001b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc8 <DelayUS+0x44>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a0e      	ldr	r2, [pc, #56]	@ (8001bcc <DelayUS+0x48>)
 8001b92:	fba2 2303 	umull	r2, r3, r2, r3
 8001b96:	0c9a      	lsrs	r2, r3, #18
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	fb02 f303 	mul.w	r3, r2, r3
 8001b9e:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <DelayUS+0x4c>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8001ba6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <DelayUS+0x4c>)
 8001ba8:	685a      	ldr	r2, [r3, #4]
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	697a      	ldr	r2, [r7, #20]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d8f6      	bhi.n	8001ba6 <DelayUS+0x22>
}
 8001bb8:	bf00      	nop
 8001bba:	bf00      	nop
 8001bbc:	371c      	adds	r7, #28
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	2000001c 	.word	0x2000001c
 8001bcc:	431bde83 	.word	0x431bde83
 8001bd0:	e0001000 	.word	0xe0001000

08001bd4 <ADC_IRQHandler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Potenciometro ADC
void ADC_IRQHandler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  HAL_ADC_IRQHandler(&hadc1);
 8001bd8:	4803      	ldr	r0, [pc, #12]	@ (8001be8 <ADC_IRQHandler+0x14>)
 8001bda:	f001 ffd7 	bl	8003b8c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001bde:	4803      	ldr	r0, [pc, #12]	@ (8001bec <ADC_IRQHandler+0x18>)
 8001be0:	f001 ffd4 	bl	8003b8c <HAL_ADC_IRQHandler>
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000384 	.word	0x20000384
 8001bec:	200003cc 	.word	0x200003cc

08001bf0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a10      	ldr	r2, [pc, #64]	@ (8001c40 <HAL_ADC_ConvCpltCallback+0x50>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d10a      	bne.n	8001c18 <HAL_ADC_ConvCpltCallback+0x28>
  {
    lectura_pote_1 = (uint16_t)HAL_ADC_GetValue(hadc);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f002 f8d2 	bl	8003dac <HAL_ADC_GetValue>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8001c44 <HAL_ADC_ConvCpltCallback+0x54>)
 8001c0e:	801a      	strh	r2, [r3, #0]
    adc_ready_1 = 1;
 8001c10:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <HAL_ADC_ConvCpltCallback+0x58>)
 8001c12:	2201      	movs	r2, #1
 8001c14:	701a      	strb	r2, [r3, #0]
  {
    lectura_pote_2 = (uint16_t)HAL_ADC_GetValue(hadc);
    adc_ready_2 = 1;
    //HAL_ADC_Start_IT(&hadc2);
  }
}
 8001c16:	e00e      	b.n	8001c36 <HAL_ADC_ConvCpltCallback+0x46>
  else if (hadc->Instance == ADC2)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a0b      	ldr	r2, [pc, #44]	@ (8001c4c <HAL_ADC_ConvCpltCallback+0x5c>)
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d109      	bne.n	8001c36 <HAL_ADC_ConvCpltCallback+0x46>
    lectura_pote_2 = (uint16_t)HAL_ADC_GetValue(hadc);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f002 f8c2 	bl	8003dac <HAL_ADC_GetValue>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	b29a      	uxth	r2, r3
 8001c2c:	4b08      	ldr	r3, [pc, #32]	@ (8001c50 <HAL_ADC_ConvCpltCallback+0x60>)
 8001c2e:	801a      	strh	r2, [r3, #0]
    adc_ready_2 = 1;
 8001c30:	4b08      	ldr	r3, [pc, #32]	@ (8001c54 <HAL_ADC_ConvCpltCallback+0x64>)
 8001c32:	2201      	movs	r2, #1
 8001c34:	701a      	strb	r2, [r3, #0]
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40012000 	.word	0x40012000
 8001c44:	2000057e 	.word	0x2000057e
 8001c48:	20000582 	.word	0x20000582
 8001c4c:	40012100 	.word	0x40012100
 8001c50:	20000580 	.word	0x20000580
 8001c54:	20000583 	.word	0x20000583

08001c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c5e:	f001 fddd 	bl	800381c <HAL_Init>
  //int angulo_Laser_Horizontal = 1000;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c62:	f000 f8fb 	bl	8001e5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c66:	f000 fb51 	bl	800230c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001c6a:	f000 fa05 	bl	8002078 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001c6e:	f000 fa5f 	bl	8002130 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001c72:	f000 f95d 	bl	8001f30 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001c76:	f000 f9ad 	bl	8001fd4 <MX_ADC2_Init>
  MX_I2C2_Init();
 8001c7a:	f000 fa2b 	bl	80020d4 <MX_I2C2_Init>
  MX_TIM1_Init();
 8001c7e:	f000 fa8d 	bl	800219c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);	// Posicion del radar
 8001c82:	2100      	movs	r1, #0
 8001c84:	485f      	ldr	r0, [pc, #380]	@ (8001e04 <main+0x1ac>)
 8001c86:	f004 fd8b 	bl	80067a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);	// Posicion horizontal del laser
 8001c8a:	2104      	movs	r1, #4
 8001c8c:	485d      	ldr	r0, [pc, #372]	@ (8001e04 <main+0x1ac>)
 8001c8e:	f004 fd87 	bl	80067a0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);	// Posicion verticar del laser
 8001c92:	2108      	movs	r1, #8
 8001c94:	485b      	ldr	r0, [pc, #364]	@ (8001e04 <main+0x1ac>)
 8001c96:	f004 fd83 	bl	80067a0 <HAL_TIM_PWM_Start>

  pool_init();
 8001c9a:	f001 f99f 	bl	8002fdc <pool_init>
  mapa_init();
 8001c9e:	f000 fbe5 	bl	800246c <mapa_init>
  LidarPreparacionFuncionamiento(&hi2c1);
 8001ca2:	4859      	ldr	r0, [pc, #356]	@ (8001e08 <main+0x1b0>)
 8001ca4:	f001 fb26 	bl	80032f4 <LidarPreparacionFuncionamiento>

  //Potenciometro ADC
  HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001ca8:	2012      	movs	r0, #18
 8001caa:	f002 fbc0 	bl	800442e <HAL_NVIC_EnableIRQ>

  if (HAL_ADC_Start_IT(&hadc1) != HAL_OK)
 8001cae:	4857      	ldr	r0, [pc, #348]	@ (8001e0c <main+0x1b4>)
 8001cb0:	f001 fe8e 	bl	80039d0 <HAL_ADC_Start_IT>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <main+0x66>
  {
	  Error_Handler();
 8001cba:	f000 fbb3 	bl	8002424 <Error_Handler>
  }
  if (HAL_ADC_Start_IT(&hadc2) != HAL_OK)
 8001cbe:	4854      	ldr	r0, [pc, #336]	@ (8001e10 <main+0x1b8>)
 8001cc0:	f001 fe86 	bl	80039d0 <HAL_ADC_Start_IT>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d001      	beq.n	8001cce <main+0x76>
  {
  	  Error_Handler();
 8001cca:	f000 fbab 	bl	8002424 <Error_Handler>
  }



  //Botones
  Boton_Init(&b_cambio_menu, GPIOC, Btn_1_Pin, 0);             //pull-up interno
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cd4:	494f      	ldr	r1, [pc, #316]	@ (8001e14 <main+0x1bc>)
 8001cd6:	4850      	ldr	r0, [pc, #320]	@ (8001e18 <main+0x1c0>)
 8001cd8:	f7ff f96d 	bl	8000fb6 <Boton_Init>
  Boton_Init(&b_seleccion_menu,  GPIOC, Btn_2_Pin, 0);         //pull-up interno
 8001cdc:	2300      	movs	r3, #0
 8001cde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ce2:	494c      	ldr	r1, [pc, #304]	@ (8001e14 <main+0x1bc>)
 8001ce4:	484d      	ldr	r0, [pc, #308]	@ (8001e1c <main+0x1c4>)
 8001ce6:	f7ff f966 	bl	8000fb6 <Boton_Init>
  Boton_Init(&b_seleccion_objetivo,  GPIOA, Btn_3_Pin, 0);     //pull-up interno
 8001cea:	2300      	movs	r3, #0
 8001cec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cf0:	494b      	ldr	r1, [pc, #300]	@ (8001e20 <main+0x1c8>)
 8001cf2:	484c      	ldr	r0, [pc, #304]	@ (8001e24 <main+0x1cc>)
 8001cf4:	f7ff f95f 	bl	8000fb6 <Boton_Init>
  Boton_Init(&b_disparo,  GPIOA, Btn_4_Pin, 0);                //pull-up interno
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cfe:	4948      	ldr	r1, [pc, #288]	@ (8001e20 <main+0x1c8>)
 8001d00:	4849      	ldr	r0, [pc, #292]	@ (8001e28 <main+0x1d0>)
 8001d02:	f7ff f958 	bl	8000fb6 <Boton_Init>
  Boton_Init(&b_RESET,  GPIOC, Btn_4_Pin, 0);                  //pull-up interno
 8001d06:	2300      	movs	r3, #0
 8001d08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d0c:	4941      	ldr	r1, [pc, #260]	@ (8001e14 <main+0x1bc>)
 8001d0e:	4847      	ldr	r0, [pc, #284]	@ (8001e2c <main+0x1d4>)
 8001d10:	f7ff f951 	bl	8000fb6 <Boton_Init>

  //Inicializacion archivos LCD
  HD44780_Init(2);
 8001d14:	2002      	movs	r0, #2
 8001d16:	f7ff fd61 	bl	80017dc <HD44780_Init>
  LCD_Init();
 8001d1a:	f7ff fc85 	bl	8001628 <LCD_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	movimiento_radar(&htim1, 5);	// mueve un step el motor
 8001d1e:	2105      	movs	r1, #5
 8001d20:	4838      	ldr	r0, [pc, #224]	@ (8001e04 <main+0x1ac>)
 8001d22:	f001 f875 	bl	8002e10 <movimiento_radar>
	LidarMedir(&RangingData);		// el sensor mide la distancia
 8001d26:	4842      	ldr	r0, [pc, #264]	@ (8001e30 <main+0x1d8>)
 8001d28:	f001 fad2 	bl	80032d0 <LidarMedir>


//-------------------------CODE POTES (INTERRUPCIONES) ----------------------------------

    //prueba potes
    if (adc_ready_1)
 8001d2c:	4b41      	ldr	r3, [pc, #260]	@ (8001e34 <main+0x1dc>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d014      	beq.n	8001d60 <main+0x108>
    {
    	adc_ready_1 = 0;
 8001d36:	4b3f      	ldr	r3, [pc, #252]	@ (8001e34 <main+0x1dc>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	701a      	strb	r2, [r3, #0]
    	grados_rot = (uint16_t)((lectura_pote_1 * 2500U) / 4095U);
 8001d3c:	4b3e      	ldr	r3, [pc, #248]	@ (8001e38 <main+0x1e0>)
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	461a      	mov	r2, r3
 8001d44:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001d48:	fb03 f202 	mul.w	r2, r3, r2
 8001d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e3c <main+0x1e4>)
 8001d4e:	fba3 1302 	umull	r1, r3, r3, r2
 8001d52:	1ad2      	subs	r2, r2, r3
 8001d54:	0852      	lsrs	r2, r2, #1
 8001d56:	4413      	add	r3, r2
 8001d58:	0adb      	lsrs	r3, r3, #11
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	4b38      	ldr	r3, [pc, #224]	@ (8001e40 <main+0x1e8>)
 8001d5e:	801a      	strh	r2, [r3, #0]
    }
    if (adc_ready_2)
 8001d60:	4b38      	ldr	r3, [pc, #224]	@ (8001e44 <main+0x1ec>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d014      	beq.n	8001d94 <main+0x13c>
    {
        adc_ready_2 = 0;
 8001d6a:	4b36      	ldr	r3, [pc, #216]	@ (8001e44 <main+0x1ec>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	701a      	strb	r2, [r3, #0]
        distancia_maxima = (uint16_t)((lectura_pote_2 * 300U) / 4095U);
 8001d70:	4b35      	ldr	r3, [pc, #212]	@ (8001e48 <main+0x1f0>)
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	b29b      	uxth	r3, r3
 8001d76:	461a      	mov	r2, r3
 8001d78:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8001d7c:	fb03 f202 	mul.w	r2, r3, r2
 8001d80:	4b2e      	ldr	r3, [pc, #184]	@ (8001e3c <main+0x1e4>)
 8001d82:	fba3 1302 	umull	r1, r3, r3, r2
 8001d86:	1ad2      	subs	r2, r2, r3
 8001d88:	0852      	lsrs	r2, r2, #1
 8001d8a:	4413      	add	r3, r2
 8001d8c:	0adb      	lsrs	r3, r3, #11
 8001d8e:	b29a      	uxth	r2, r3
 8001d90:	4b2e      	ldr	r3, [pc, #184]	@ (8001e4c <main+0x1f4>)
 8001d92:	801a      	strh	r2, [r3, #0]
    }
    static uint32_t t_adc = 0;

    //hacemos que se relancen las interrupciones cada 10ms para no comer la CPU
    if (HAL_GetTick() - t_adc >= 10) {
 8001d94:	f001 fda8 	bl	80038e8 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	4b2d      	ldr	r3, [pc, #180]	@ (8001e50 <main+0x1f8>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b09      	cmp	r3, #9
 8001da2:	d90a      	bls.n	8001dba <main+0x162>
      t_adc = HAL_GetTick();
 8001da4:	f001 fda0 	bl	80038e8 <HAL_GetTick>
 8001da8:	4603      	mov	r3, r0
 8001daa:	4a29      	ldr	r2, [pc, #164]	@ (8001e50 <main+0x1f8>)
 8001dac:	6013      	str	r3, [r2, #0]
      HAL_ADC_Start_IT(&hadc1);
 8001dae:	4817      	ldr	r0, [pc, #92]	@ (8001e0c <main+0x1b4>)
 8001db0:	f001 fe0e 	bl	80039d0 <HAL_ADC_Start_IT>
      HAL_ADC_Start_IT(&hadc2);
 8001db4:	4816      	ldr	r0, [pc, #88]	@ (8001e10 <main+0x1b8>)
 8001db6:	f001 fe0b 	bl	80039d0 <HAL_ADC_Start_IT>

//---------------------------------------------------------------------------------------


    //las cositas de ainara
    	laser_rotacion_mode( &htim1 , &flag_boton_siguiente_objetivo, &flag_disparo);
 8001dba:	4a26      	ldr	r2, [pc, #152]	@ (8001e54 <main+0x1fc>)
 8001dbc:	4926      	ldr	r1, [pc, #152]	@ (8001e58 <main+0x200>)
 8001dbe:	4811      	ldr	r0, [pc, #68]	@ (8001e04 <main+0x1ac>)
 8001dc0:	f000 ffe6 	bl	8002d90 <laser_rotacion_mode>
    	radar_rotacion_mode(grados_rot);
 8001dc4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e40 <main+0x1e8>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f001 f885 	bl	8002ed8 <radar_rotacion_mode>
        mapa_dibuja(); //dibuja los objetivos
 8001dce:	f000 fd83 	bl	80028d8 <mapa_dibuja>

//---------------------------------------------------------------------------------------


    //usamos los botones para interactuar con el menu
    uint32_t now = HAL_GetTick();
 8001dd2:	f001 fd89 	bl	80038e8 <HAL_GetTick>
 8001dd6:	6078      	str	r0, [r7, #4]
   	BtnEvent evM = Boton_Update(&b_cambio_menu, now);
 8001dd8:	6879      	ldr	r1, [r7, #4]
 8001dda:	480f      	ldr	r0, [pc, #60]	@ (8001e18 <main+0x1c0>)
 8001ddc:	f7ff f91a 	bl	8001014 <Boton_Update>
 8001de0:	4603      	mov	r3, r0
 8001de2:	70fb      	strb	r3, [r7, #3]
   	BtnEvent evS = Boton_Update(&b_seleccion_menu,  now);
 8001de4:	6879      	ldr	r1, [r7, #4]
 8001de6:	480d      	ldr	r0, [pc, #52]	@ (8001e1c <main+0x1c4>)
 8001de8:	f7ff f914 	bl	8001014 <Boton_Update>
 8001dec:	4603      	mov	r3, r0
 8001dee:	70bb      	strb	r3, [r7, #2]

   	//actualizamos menu
   	Menus_Task(evM, evS, now);
 8001df0:	78b9      	ldrb	r1, [r7, #2]
 8001df2:	78fb      	ldrb	r3, [r7, #3]
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f000 fea8 	bl	8002b4c <Menus_Task>

   	//actualizamos LCD para mostrar cambios
   	LCD_Task();
 8001dfc:	f7ff fc42 	bl	8001684 <LCD_Task>
  {
 8001e00:	e78d      	b.n	8001d1e <main+0xc6>
 8001e02:	bf00      	nop
 8001e04:	20000514 	.word	0x20000514
 8001e08:	20000414 	.word	0x20000414
 8001e0c:	20000384 	.word	0x20000384
 8001e10:	200003cc 	.word	0x200003cc
 8001e14:	40020800 	.word	0x40020800
 8001e18:	20000584 	.word	0x20000584
 8001e1c:	200005a0 	.word	0x200005a0
 8001e20:	40020000 	.word	0x40020000
 8001e24:	200005bc 	.word	0x200005bc
 8001e28:	200005d8 	.word	0x200005d8
 8001e2c:	200005f4 	.word	0x200005f4
 8001e30:	2000055c 	.word	0x2000055c
 8001e34:	20000582 	.word	0x20000582
 8001e38:	2000057e 	.word	0x2000057e
 8001e3c:	00100101 	.word	0x00100101
 8001e40:	2000057a 	.word	0x2000057a
 8001e44:	20000583 	.word	0x20000583
 8001e48:	20000580 	.word	0x20000580
 8001e4c:	2000057c 	.word	0x2000057c
 8001e50:	20000610 	.word	0x20000610
 8001e54:	20000579 	.word	0x20000579
 8001e58:	20000578 	.word	0x20000578

08001e5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b094      	sub	sp, #80	@ 0x50
 8001e60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e62:	f107 0320 	add.w	r3, r7, #32
 8001e66:	2230      	movs	r2, #48	@ 0x30
 8001e68:	2100      	movs	r1, #0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f00a fb04 	bl	800c478 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e80:	2300      	movs	r3, #0
 8001e82:	60bb      	str	r3, [r7, #8]
 8001e84:	4b28      	ldr	r3, [pc, #160]	@ (8001f28 <SystemClock_Config+0xcc>)
 8001e86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e88:	4a27      	ldr	r2, [pc, #156]	@ (8001f28 <SystemClock_Config+0xcc>)
 8001e8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e90:	4b25      	ldr	r3, [pc, #148]	@ (8001f28 <SystemClock_Config+0xcc>)
 8001e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e98:	60bb      	str	r3, [r7, #8]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	607b      	str	r3, [r7, #4]
 8001ea0:	4b22      	ldr	r3, [pc, #136]	@ (8001f2c <SystemClock_Config+0xd0>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a21      	ldr	r2, [pc, #132]	@ (8001f2c <SystemClock_Config+0xd0>)
 8001ea6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eaa:	6013      	str	r3, [r2, #0]
 8001eac:	4b1f      	ldr	r3, [pc, #124]	@ (8001f2c <SystemClock_Config+0xd0>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eb4:	607b      	str	r3, [r7, #4]
 8001eb6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ec0:	2310      	movs	r3, #16
 8001ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001ecc:	2308      	movs	r3, #8
 8001ece:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001ed0:	2332      	movs	r3, #50	@ 0x32
 8001ed2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ed8:	2307      	movs	r3, #7
 8001eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001edc:	f107 0320 	add.w	r3, r7, #32
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f003 fc87 	bl	80057f4 <HAL_RCC_OscConfig>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001eec:	f000 fa9a 	bl	8002424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ef0:	230f      	movs	r3, #15
 8001ef2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001efc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f00:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f06:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001f08:	f107 030c 	add.w	r3, r7, #12
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f003 fee8 	bl	8005ce4 <HAL_RCC_ClockConfig>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f1a:	f000 fa83 	bl	8002424 <Error_Handler>
  }
}
 8001f1e:	bf00      	nop
 8001f20:	3750      	adds	r7, #80	@ 0x50
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40007000 	.word	0x40007000

08001f30 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f36:	463b      	mov	r3, r7
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
 8001f3c:	605a      	str	r2, [r3, #4]
 8001f3e:	609a      	str	r2, [r3, #8]
 8001f40:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001f42:	4b21      	ldr	r3, [pc, #132]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f44:	4a21      	ldr	r2, [pc, #132]	@ (8001fcc <MX_ADC1_Init+0x9c>)
 8001f46:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001f48:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f4a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001f4e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001f50:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001f56:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f58:	2204      	movs	r2, #4
 8001f5a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f62:	4b19      	ldr	r3, [pc, #100]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f6a:	4b17      	ldr	r3, [pc, #92]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f70:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f72:	4a17      	ldr	r2, [pc, #92]	@ (8001fd0 <MX_ADC1_Init+0xa0>)
 8001f74:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f76:	4b14      	ldr	r3, [pc, #80]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001f7c:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f82:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f90:	480d      	ldr	r0, [pc, #52]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001f92:	f001 fcd9 	bl	8003948 <HAL_ADC_Init>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001f9c:	f000 fa42 	bl	8002424 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001fa8:	2304      	movs	r3, #4
 8001faa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fac:	463b      	mov	r3, r7
 8001fae:	4619      	mov	r1, r3
 8001fb0:	4805      	ldr	r0, [pc, #20]	@ (8001fc8 <MX_ADC1_Init+0x98>)
 8001fb2:	f001 ff1d 	bl	8003df0 <HAL_ADC_ConfigChannel>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001fbc:	f000 fa32 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001fc0:	bf00      	nop
 8001fc2:	3710      	adds	r7, #16
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	20000384 	.word	0x20000384
 8001fcc:	40012000 	.word	0x40012000
 8001fd0:	0f000001 	.word	0x0f000001

08001fd4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001fda:	463b      	mov	r3, r7
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	605a      	str	r2, [r3, #4]
 8001fe2:	609a      	str	r2, [r3, #8]
 8001fe4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001fe6:	4b21      	ldr	r3, [pc, #132]	@ (800206c <MX_ADC2_Init+0x98>)
 8001fe8:	4a21      	ldr	r2, [pc, #132]	@ (8002070 <MX_ADC2_Init+0x9c>)
 8001fea:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001fec:	4b1f      	ldr	r3, [pc, #124]	@ (800206c <MX_ADC2_Init+0x98>)
 8001fee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ff2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001ff4:	4b1d      	ldr	r3, [pc, #116]	@ (800206c <MX_ADC2_Init+0x98>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 8001ffa:	4b1c      	ldr	r3, [pc, #112]	@ (800206c <MX_ADC2_Init+0x98>)
 8001ffc:	2204      	movs	r2, #4
 8001ffe:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002000:	4b1a      	ldr	r3, [pc, #104]	@ (800206c <MX_ADC2_Init+0x98>)
 8002002:	2200      	movs	r2, #0
 8002004:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8002006:	4b19      	ldr	r3, [pc, #100]	@ (800206c <MX_ADC2_Init+0x98>)
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800200e:	4b17      	ldr	r3, [pc, #92]	@ (800206c <MX_ADC2_Init+0x98>)
 8002010:	2200      	movs	r2, #0
 8002012:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002014:	4b15      	ldr	r3, [pc, #84]	@ (800206c <MX_ADC2_Init+0x98>)
 8002016:	4a17      	ldr	r2, [pc, #92]	@ (8002074 <MX_ADC2_Init+0xa0>)
 8002018:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800201a:	4b14      	ldr	r3, [pc, #80]	@ (800206c <MX_ADC2_Init+0x98>)
 800201c:	2200      	movs	r2, #0
 800201e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8002020:	4b12      	ldr	r3, [pc, #72]	@ (800206c <MX_ADC2_Init+0x98>)
 8002022:	2201      	movs	r2, #1
 8002024:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8002026:	4b11      	ldr	r3, [pc, #68]	@ (800206c <MX_ADC2_Init+0x98>)
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800202e:	4b0f      	ldr	r3, [pc, #60]	@ (800206c <MX_ADC2_Init+0x98>)
 8002030:	2201      	movs	r2, #1
 8002032:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002034:	480d      	ldr	r0, [pc, #52]	@ (800206c <MX_ADC2_Init+0x98>)
 8002036:	f001 fc87 	bl	8003948 <HAL_ADC_Init>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d001      	beq.n	8002044 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8002040:	f000 f9f0 	bl	8002424 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002044:	2303      	movs	r3, #3
 8002046:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002048:	2301      	movs	r3, #1
 800204a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 800204c:	2304      	movs	r3, #4
 800204e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002050:	463b      	mov	r3, r7
 8002052:	4619      	mov	r1, r3
 8002054:	4805      	ldr	r0, [pc, #20]	@ (800206c <MX_ADC2_Init+0x98>)
 8002056:	f001 fecb 	bl	8003df0 <HAL_ADC_ConfigChannel>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8002060:	f000 f9e0 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002064:	bf00      	nop
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	200003cc 	.word	0x200003cc
 8002070:	40012100 	.word	0x40012100
 8002074:	0f000001 	.word	0x0f000001

08002078 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800207c:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <MX_I2C1_Init+0x50>)
 800207e:	4a13      	ldr	r2, [pc, #76]	@ (80020cc <MX_I2C1_Init+0x54>)
 8002080:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002082:	4b11      	ldr	r3, [pc, #68]	@ (80020c8 <MX_I2C1_Init+0x50>)
 8002084:	4a12      	ldr	r2, [pc, #72]	@ (80020d0 <MX_I2C1_Init+0x58>)
 8002086:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002088:	4b0f      	ldr	r3, [pc, #60]	@ (80020c8 <MX_I2C1_Init+0x50>)
 800208a:	2200      	movs	r2, #0
 800208c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800208e:	4b0e      	ldr	r3, [pc, #56]	@ (80020c8 <MX_I2C1_Init+0x50>)
 8002090:	2200      	movs	r2, #0
 8002092:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002094:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <MX_I2C1_Init+0x50>)
 8002096:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800209a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800209c:	4b0a      	ldr	r3, [pc, #40]	@ (80020c8 <MX_I2C1_Init+0x50>)
 800209e:	2200      	movs	r2, #0
 80020a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020a2:	4b09      	ldr	r3, [pc, #36]	@ (80020c8 <MX_I2C1_Init+0x50>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020a8:	4b07      	ldr	r3, [pc, #28]	@ (80020c8 <MX_I2C1_Init+0x50>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020ae:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <MX_I2C1_Init+0x50>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020b4:	4804      	ldr	r0, [pc, #16]	@ (80020c8 <MX_I2C1_Init+0x50>)
 80020b6:	f002 fba3 	bl	8004800 <HAL_I2C_Init>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d001      	beq.n	80020c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80020c0:	f000 f9b0 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020c4:	bf00      	nop
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000414 	.word	0x20000414
 80020cc:	40005400 	.word	0x40005400
 80020d0:	000186a0 	.word	0x000186a0

080020d4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80020d8:	4b12      	ldr	r3, [pc, #72]	@ (8002124 <MX_I2C2_Init+0x50>)
 80020da:	4a13      	ldr	r2, [pc, #76]	@ (8002128 <MX_I2C2_Init+0x54>)
 80020dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80020de:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <MX_I2C2_Init+0x50>)
 80020e0:	4a12      	ldr	r2, [pc, #72]	@ (800212c <MX_I2C2_Init+0x58>)
 80020e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020e4:	4b0f      	ldr	r3, [pc, #60]	@ (8002124 <MX_I2C2_Init+0x50>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80020ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002124 <MX_I2C2_Init+0x50>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002124 <MX_I2C2_Init+0x50>)
 80020f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80020f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002124 <MX_I2C2_Init+0x50>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80020fe:	4b09      	ldr	r3, [pc, #36]	@ (8002124 <MX_I2C2_Init+0x50>)
 8002100:	2200      	movs	r2, #0
 8002102:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002104:	4b07      	ldr	r3, [pc, #28]	@ (8002124 <MX_I2C2_Init+0x50>)
 8002106:	2200      	movs	r2, #0
 8002108:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800210a:	4b06      	ldr	r3, [pc, #24]	@ (8002124 <MX_I2C2_Init+0x50>)
 800210c:	2200      	movs	r2, #0
 800210e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002110:	4804      	ldr	r0, [pc, #16]	@ (8002124 <MX_I2C2_Init+0x50>)
 8002112:	f002 fb75 	bl	8004800 <HAL_I2C_Init>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800211c:	f000 f982 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002120:	bf00      	nop
 8002122:	bd80      	pop	{r7, pc}
 8002124:	20000468 	.word	0x20000468
 8002128:	40005800 	.word	0x40005800
 800212c:	000186a0 	.word	0x000186a0

08002130 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002134:	4b17      	ldr	r3, [pc, #92]	@ (8002194 <MX_SPI2_Init+0x64>)
 8002136:	4a18      	ldr	r2, [pc, #96]	@ (8002198 <MX_SPI2_Init+0x68>)
 8002138:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800213a:	4b16      	ldr	r3, [pc, #88]	@ (8002194 <MX_SPI2_Init+0x64>)
 800213c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002140:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002142:	4b14      	ldr	r3, [pc, #80]	@ (8002194 <MX_SPI2_Init+0x64>)
 8002144:	2200      	movs	r2, #0
 8002146:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002148:	4b12      	ldr	r3, [pc, #72]	@ (8002194 <MX_SPI2_Init+0x64>)
 800214a:	2200      	movs	r2, #0
 800214c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800214e:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <MX_SPI2_Init+0x64>)
 8002150:	2200      	movs	r2, #0
 8002152:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002154:	4b0f      	ldr	r3, [pc, #60]	@ (8002194 <MX_SPI2_Init+0x64>)
 8002156:	2200      	movs	r2, #0
 8002158:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <MX_SPI2_Init+0x64>)
 800215c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002160:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002162:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <MX_SPI2_Init+0x64>)
 8002164:	2200      	movs	r2, #0
 8002166:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002168:	4b0a      	ldr	r3, [pc, #40]	@ (8002194 <MX_SPI2_Init+0x64>)
 800216a:	2200      	movs	r2, #0
 800216c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800216e:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <MX_SPI2_Init+0x64>)
 8002170:	2200      	movs	r2, #0
 8002172:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002174:	4b07      	ldr	r3, [pc, #28]	@ (8002194 <MX_SPI2_Init+0x64>)
 8002176:	2200      	movs	r2, #0
 8002178:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800217a:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <MX_SPI2_Init+0x64>)
 800217c:	220a      	movs	r2, #10
 800217e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002180:	4804      	ldr	r0, [pc, #16]	@ (8002194 <MX_SPI2_Init+0x64>)
 8002182:	f003 ffbb 	bl	80060fc <HAL_SPI_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800218c:	f000 f94a 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002190:	bf00      	nop
 8002192:	bd80      	pop	{r7, pc}
 8002194:	200004bc 	.word	0x200004bc
 8002198:	40003800 	.word	0x40003800

0800219c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b096      	sub	sp, #88	@ 0x58
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021a2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	605a      	str	r2, [r3, #4]
 80021ac:	609a      	str	r2, [r3, #8]
 80021ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021b0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]
 80021b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021be:	2200      	movs	r2, #0
 80021c0:	601a      	str	r2, [r3, #0]
 80021c2:	605a      	str	r2, [r3, #4]
 80021c4:	609a      	str	r2, [r3, #8]
 80021c6:	60da      	str	r2, [r3, #12]
 80021c8:	611a      	str	r2, [r3, #16]
 80021ca:	615a      	str	r2, [r3, #20]
 80021cc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	2220      	movs	r2, #32
 80021d2:	2100      	movs	r1, #0
 80021d4:	4618      	mov	r0, r3
 80021d6:	f00a f94f 	bl	800c478 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021da:	4b4a      	ldr	r3, [pc, #296]	@ (8002304 <MX_TIM1_Init+0x168>)
 80021dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002308 <MX_TIM1_Init+0x16c>)
 80021de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 80021e0:	4b48      	ldr	r3, [pc, #288]	@ (8002304 <MX_TIM1_Init+0x168>)
 80021e2:	2218      	movs	r2, #24
 80021e4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021e6:	4b47      	ldr	r3, [pc, #284]	@ (8002304 <MX_TIM1_Init+0x168>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80021ec:	4b45      	ldr	r3, [pc, #276]	@ (8002304 <MX_TIM1_Init+0x168>)
 80021ee:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80021f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021f4:	4b43      	ldr	r3, [pc, #268]	@ (8002304 <MX_TIM1_Init+0x168>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80021fa:	4b42      	ldr	r3, [pc, #264]	@ (8002304 <MX_TIM1_Init+0x168>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002200:	4b40      	ldr	r3, [pc, #256]	@ (8002304 <MX_TIM1_Init+0x168>)
 8002202:	2200      	movs	r2, #0
 8002204:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002206:	483f      	ldr	r0, [pc, #252]	@ (8002304 <MX_TIM1_Init+0x168>)
 8002208:	f004 fa22 	bl	8006650 <HAL_TIM_Base_Init>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002212:	f000 f907 	bl	8002424 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002216:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800221a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800221c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002220:	4619      	mov	r1, r3
 8002222:	4838      	ldr	r0, [pc, #224]	@ (8002304 <MX_TIM1_Init+0x168>)
 8002224:	f004 fc46 	bl	8006ab4 <HAL_TIM_ConfigClockSource>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800222e:	f000 f8f9 	bl	8002424 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002232:	4834      	ldr	r0, [pc, #208]	@ (8002304 <MX_TIM1_Init+0x168>)
 8002234:	f004 fa5b 	bl	80066ee <HAL_TIM_PWM_Init>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800223e:	f000 f8f1 	bl	8002424 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002242:	2300      	movs	r3, #0
 8002244:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002246:	2300      	movs	r3, #0
 8002248:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800224a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800224e:	4619      	mov	r1, r3
 8002250:	482c      	ldr	r0, [pc, #176]	@ (8002304 <MX_TIM1_Init+0x168>)
 8002252:	f005 f80d 	bl	8007270 <HAL_TIMEx_MasterConfigSynchronization>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800225c:	f000 f8e2 	bl	8002424 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002260:	2360      	movs	r3, #96	@ 0x60
 8002262:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8002264:	2300      	movs	r3, #0
 8002266:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002268:	2300      	movs	r3, #0
 800226a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800226c:	2300      	movs	r3, #0
 800226e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002270:	2300      	movs	r3, #0
 8002272:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002274:	2300      	movs	r3, #0
 8002276:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002278:	2300      	movs	r3, #0
 800227a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800227c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002280:	2200      	movs	r2, #0
 8002282:	4619      	mov	r1, r3
 8002284:	481f      	ldr	r0, [pc, #124]	@ (8002304 <MX_TIM1_Init+0x168>)
 8002286:	f004 fb53 	bl	8006930 <HAL_TIM_PWM_ConfigChannel>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002290:	f000 f8c8 	bl	8002424 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002294:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002298:	2204      	movs	r2, #4
 800229a:	4619      	mov	r1, r3
 800229c:	4819      	ldr	r0, [pc, #100]	@ (8002304 <MX_TIM1_Init+0x168>)
 800229e:	f004 fb47 	bl	8006930 <HAL_TIM_PWM_ConfigChannel>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d001      	beq.n	80022ac <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80022a8:	f000 f8bc 	bl	8002424 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022b0:	2208      	movs	r2, #8
 80022b2:	4619      	mov	r1, r3
 80022b4:	4813      	ldr	r0, [pc, #76]	@ (8002304 <MX_TIM1_Init+0x168>)
 80022b6:	f004 fb3b 	bl	8006930 <HAL_TIM_PWM_ConfigChannel>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80022c0:	f000 f8b0 	bl	8002424 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80022c4:	2300      	movs	r3, #0
 80022c6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80022c8:	2300      	movs	r3, #0
 80022ca:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80022cc:	2300      	movs	r3, #0
 80022ce:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80022d0:	2300      	movs	r3, #0
 80022d2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80022d4:	2300      	movs	r3, #0
 80022d6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80022d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80022dc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022de:	2300      	movs	r3, #0
 80022e0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80022e2:	1d3b      	adds	r3, r7, #4
 80022e4:	4619      	mov	r1, r3
 80022e6:	4807      	ldr	r0, [pc, #28]	@ (8002304 <MX_TIM1_Init+0x168>)
 80022e8:	f005 f83e 	bl	8007368 <HAL_TIMEx_ConfigBreakDeadTime>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 80022f2:	f000 f897 	bl	8002424 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80022f6:	4803      	ldr	r0, [pc, #12]	@ (8002304 <MX_TIM1_Init+0x168>)
 80022f8:	f001 f9b4 	bl	8003664 <HAL_TIM_MspPostInit>

}
 80022fc:	bf00      	nop
 80022fe:	3758      	adds	r7, #88	@ 0x58
 8002300:	46bd      	mov	sp, r7
 8002302:	bd80      	pop	{r7, pc}
 8002304:	20000514 	.word	0x20000514
 8002308:	40010000 	.word	0x40010000

0800230c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b08a      	sub	sp, #40	@ 0x28
 8002310:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002312:	f107 0314 	add.w	r3, r7, #20
 8002316:	2200      	movs	r2, #0
 8002318:	601a      	str	r2, [r3, #0]
 800231a:	605a      	str	r2, [r3, #4]
 800231c:	609a      	str	r2, [r3, #8]
 800231e:	60da      	str	r2, [r3, #12]
 8002320:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]
 8002326:	4b3b      	ldr	r3, [pc, #236]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232a:	4a3a      	ldr	r2, [pc, #232]	@ (8002414 <MX_GPIO_Init+0x108>)
 800232c:	f043 0301 	orr.w	r3, r3, #1
 8002330:	6313      	str	r3, [r2, #48]	@ 0x30
 8002332:	4b38      	ldr	r3, [pc, #224]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	613b      	str	r3, [r7, #16]
 800233c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800233e:	2300      	movs	r3, #0
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	4b34      	ldr	r3, [pc, #208]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002346:	4a33      	ldr	r2, [pc, #204]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002348:	f043 0310 	orr.w	r3, r3, #16
 800234c:	6313      	str	r3, [r2, #48]	@ 0x30
 800234e:	4b31      	ldr	r3, [pc, #196]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002352:	f003 0310 	and.w	r3, r3, #16
 8002356:	60fb      	str	r3, [r7, #12]
 8002358:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800235a:	2300      	movs	r3, #0
 800235c:	60bb      	str	r3, [r7, #8]
 800235e:	4b2d      	ldr	r3, [pc, #180]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002362:	4a2c      	ldr	r2, [pc, #176]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002364:	f043 0302 	orr.w	r3, r3, #2
 8002368:	6313      	str	r3, [r2, #48]	@ 0x30
 800236a:	4b2a      	ldr	r3, [pc, #168]	@ (8002414 <MX_GPIO_Init+0x108>)
 800236c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	60bb      	str	r3, [r7, #8]
 8002374:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
 800237a:	4b26      	ldr	r3, [pc, #152]	@ (8002414 <MX_GPIO_Init+0x108>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	4a25      	ldr	r2, [pc, #148]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002380:	f043 0308 	orr.w	r3, r3, #8
 8002384:	6313      	str	r3, [r2, #48]	@ 0x30
 8002386:	4b23      	ldr	r3, [pc, #140]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	607b      	str	r3, [r7, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	603b      	str	r3, [r7, #0]
 8002396:	4b1f      	ldr	r3, [pc, #124]	@ (8002414 <MX_GPIO_Init+0x108>)
 8002398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800239a:	4a1e      	ldr	r2, [pc, #120]	@ (8002414 <MX_GPIO_Init+0x108>)
 800239c:	f043 0304 	orr.w	r3, r3, #4
 80023a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80023a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002414 <MX_GPIO_Init+0x108>)
 80023a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a6:	f003 0304 	and.w	r3, r3, #4
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RST_PANTALLA_Pin|DC_PANTALLA_Pin|CS_PANTALLA_Pin|Lidar_xshutdown_Pin, GPIO_PIN_RESET);
 80023ae:	2200      	movs	r2, #0
 80023b0:	f44f 61e4 	mov.w	r1, #1824	@ 0x720
 80023b4:	4818      	ldr	r0, [pc, #96]	@ (8002418 <MX_GPIO_Init+0x10c>)
 80023b6:	f002 fa09 	bl	80047cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RST_PANTALLA_Pin DC_PANTALLA_Pin CS_PANTALLA_Pin Lidar_xshutdown_Pin */
  GPIO_InitStruct.Pin = RST_PANTALLA_Pin|DC_PANTALLA_Pin|CS_PANTALLA_Pin|Lidar_xshutdown_Pin;
 80023ba:	f44f 63e4 	mov.w	r3, #1824	@ 0x720
 80023be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c0:	2301      	movs	r3, #1
 80023c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c8:	2300      	movs	r3, #0
 80023ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023cc:	f107 0314 	add.w	r3, r7, #20
 80023d0:	4619      	mov	r1, r3
 80023d2:	4811      	ldr	r0, [pc, #68]	@ (8002418 <MX_GPIO_Init+0x10c>)
 80023d4:	f002 f846 	bl	8004464 <HAL_GPIO_Init>

  /*Configure GPIO pins : Btn_RESET_Pin Btn_1_Pin Btn_2_Pin */
  GPIO_InitStruct.Pin = Btn_RESET_Pin|Btn_1_Pin|Btn_2_Pin;
 80023d8:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80023dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023de:	2300      	movs	r3, #0
 80023e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023e2:	2301      	movs	r3, #1
 80023e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023e6:	f107 0314 	add.w	r3, r7, #20
 80023ea:	4619      	mov	r1, r3
 80023ec:	480b      	ldr	r0, [pc, #44]	@ (800241c <MX_GPIO_Init+0x110>)
 80023ee:	f002 f839 	bl	8004464 <HAL_GPIO_Init>

  /*Configure GPIO pins : Btn_3_Pin Btn_4_Pin */
  GPIO_InitStruct.Pin = Btn_3_Pin|Btn_4_Pin;
 80023f2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80023f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f8:	2300      	movs	r3, #0
 80023fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023fc:	2301      	movs	r3, #1
 80023fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	4619      	mov	r1, r3
 8002406:	4806      	ldr	r0, [pc, #24]	@ (8002420 <MX_GPIO_Init+0x114>)
 8002408:	f002 f82c 	bl	8004464 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800240c:	bf00      	nop
 800240e:	3728      	adds	r7, #40	@ 0x28
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40023800 	.word	0x40023800
 8002418:	40020c00 	.word	0x40020c00
 800241c:	40020800 	.word	0x40020800
 8002420:	40020000 	.word	0x40020000

08002424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002428:	b672      	cpsid	i
}
 800242a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800242c:	bf00      	nop
 800242e:	e7fd      	b.n	800242c <Error_Handler+0x8>

08002430 <mapa_limites>:
#include <stdlib.h>
#include <math.h>


static bool mapa_limites(int x, int y)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
    return (x >= 0 && y >= 0 && x < (int)TAM_PANT_W && y < (int)TAM_PANT_H);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	db0b      	blt.n	8002458 <mapa_limites+0x28>
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	db08      	blt.n	8002458 <mapa_limites+0x28>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800244c:	da04      	bge.n	8002458 <mapa_limites+0x28>
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	2bef      	cmp	r3, #239	@ 0xef
 8002452:	dc01      	bgt.n	8002458 <mapa_limites+0x28>
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <mapa_limites+0x2a>
 8002458:	2300      	movs	r3, #0
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	b2db      	uxtb	r3, r3
}
 8002460:	4618      	mov	r0, r3
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <mapa_init>:


void mapa_init(void){
 800246c:	b580      	push	{r7, lr}
 800246e:	b08c      	sub	sp, #48	@ 0x30
 8002470:	af02      	add	r7, sp, #8
	ILI9341_Init();
 8002472:	f7fe fe28 	bl	80010c6 <ILI9341_Init>
	mapa_rectangulo(40, 0, TAM_PANT_W-80, TAM_PANT_H, FONDO); //cuadrado
 8002476:	f644 2364 	movw	r3, #19044	@ 0x4a64
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	23f0      	movs	r3, #240	@ 0xf0
 800247e:	22f0      	movs	r2, #240	@ 0xf0
 8002480:	2100      	movs	r1, #0
 8002482:	2028      	movs	r0, #40	@ 0x28
 8002484:	f000 f832 	bl	80024ec <mapa_rectangulo>

	    mapa_dibuja_cuz(TAM_PANT_W / 2, TAM_PANT_H / 2, true);//habra simbolo para radar
 8002488:	2201      	movs	r2, #1
 800248a:	2178      	movs	r1, #120	@ 0x78
 800248c:	20a0      	movs	r0, #160	@ 0xa0
 800248e:	f000 f8fb 	bl	8002688 <mapa_dibuja_cuz>
		//codigo de prueba

	    Posicion p1;
		Posicion p2;
		Posicion p3;
	    p1.angulo=90.0f;
 8002492:	4b11      	ldr	r3, [pc, #68]	@ (80024d8 <mapa_init+0x6c>)
 8002494:	623b      	str	r3, [r7, #32]
	    p2.angulo=0.0f;
 8002496:	f04f 0300 	mov.w	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
	    p3.angulo=270.0f;
 800249c:	4b0f      	ldr	r3, [pc, #60]	@ (80024dc <mapa_init+0x70>)
 800249e:	60bb      	str	r3, [r7, #8]
	    p1.distancia=20.0f;
 80024a0:	4b0f      	ldr	r3, [pc, #60]	@ (80024e0 <mapa_init+0x74>)
 80024a2:	61fb      	str	r3, [r7, #28]
	    p2.distancia=1500.0f;
 80024a4:	4b0f      	ldr	r3, [pc, #60]	@ (80024e4 <mapa_init+0x78>)
 80024a6:	613b      	str	r3, [r7, #16]
	    p3.distancia=1400.0f;
 80024a8:	4b0f      	ldr	r3, [pc, #60]	@ (80024e8 <mapa_init+0x7c>)
 80024aa:	607b      	str	r3, [r7, #4]

	    mapa_dibuja_cuz_g(&p1);
 80024ac:	f107 031c 	add.w	r3, r7, #28
 80024b0:	4618      	mov	r0, r3
 80024b2:	f000 f8cf 	bl	8002654 <mapa_dibuja_cuz_g>
	    mapa_dibuja_cuz_g(&p2);
 80024b6:	f107 0310 	add.w	r3, r7, #16
 80024ba:	4618      	mov	r0, r3
 80024bc:	f000 f8ca 	bl	8002654 <mapa_dibuja_cuz_g>
	    mapa_dibuja_cuz_g(&p3);
 80024c0:	1d3b      	adds	r3, r7, #4
 80024c2:	4618      	mov	r0, r3
 80024c4:	f000 f8c6 	bl	8002654 <mapa_dibuja_cuz_g>
	    mapa_borra_cuz(&p3);
 80024c8:	1d3b      	adds	r3, r7, #4
 80024ca:	4618      	mov	r0, r3
 80024cc:	f000 f954 	bl	8002778 <mapa_borra_cuz>

}
 80024d0:	bf00      	nop
 80024d2:	3728      	adds	r7, #40	@ 0x28
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	42b40000 	.word	0x42b40000
 80024dc:	43870000 	.word	0x43870000
 80024e0:	41a00000 	.word	0x41a00000
 80024e4:	44bb8000 	.word	0x44bb8000
 80024e8:	44af0000 	.word	0x44af0000

080024ec <mapa_rectangulo>:

void mapa_rectangulo(int x, int y, int w, int h, uint16_t color){
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
 80024f8:	603b      	str	r3, [r7, #0]

	//respeto de margenes
	if (w == 0 || h == 0) return;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d03f      	beq.n	8002580 <mapa_rectangulo+0x94>
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d03c      	beq.n	8002580 <mapa_rectangulo+0x94>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800250c:	da3a      	bge.n	8002584 <mapa_rectangulo+0x98>
 800250e:	68bb      	ldr	r3, [r7, #8]
 8002510:	2bef      	cmp	r3, #239	@ 0xef
 8002512:	dc37      	bgt.n	8002584 <mapa_rectangulo+0x98>
	if (x + w > TAM_PANT_W) w = TAM_PANT_W - x;
 8002514:	68fa      	ldr	r2, [r7, #12]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4413      	add	r3, r2
 800251a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800251e:	dd03      	ble.n	8002528 <mapa_rectangulo+0x3c>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8002526:	607b      	str	r3, [r7, #4]
	if (y + h > TAM_PANT_H) h = TAM_PANT_H - y;
 8002528:	68ba      	ldr	r2, [r7, #8]
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	4413      	add	r3, r2
 800252e:	2bf0      	cmp	r3, #240	@ 0xf0
 8002530:	dd03      	ble.n	800253a <mapa_rectangulo+0x4e>
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8002538:	603b      	str	r3, [r7, #0]


	for (uint16_t yy = 0; yy < h; yy++) {
 800253a:	2300      	movs	r3, #0
 800253c:	82fb      	strh	r3, [r7, #22]
 800253e:	e01a      	b.n	8002576 <mapa_rectangulo+0x8a>
	        for (uint16_t xx = 0; xx < w; xx++) {
 8002540:	2300      	movs	r3, #0
 8002542:	82bb      	strh	r3, [r7, #20]
 8002544:	e010      	b.n	8002568 <mapa_rectangulo+0x7c>
	            ILI9341_WritePixel(x + xx, y + yy, color);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	b29a      	uxth	r2, r3
 800254a:	8abb      	ldrh	r3, [r7, #20]
 800254c:	4413      	add	r3, r2
 800254e:	b298      	uxth	r0, r3
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	b29a      	uxth	r2, r3
 8002554:	8afb      	ldrh	r3, [r7, #22]
 8002556:	4413      	add	r3, r2
 8002558:	b29b      	uxth	r3, r3
 800255a:	8c3a      	ldrh	r2, [r7, #32]
 800255c:	4619      	mov	r1, r3
 800255e:	f7fe ff03 	bl	8001368 <ILI9341_WritePixel>
	        for (uint16_t xx = 0; xx < w; xx++) {
 8002562:	8abb      	ldrh	r3, [r7, #20]
 8002564:	3301      	adds	r3, #1
 8002566:	82bb      	strh	r3, [r7, #20]
 8002568:	8abb      	ldrh	r3, [r7, #20]
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	429a      	cmp	r2, r3
 800256e:	dcea      	bgt.n	8002546 <mapa_rectangulo+0x5a>
	for (uint16_t yy = 0; yy < h; yy++) {
 8002570:	8afb      	ldrh	r3, [r7, #22]
 8002572:	3301      	adds	r3, #1
 8002574:	82fb      	strh	r3, [r7, #22]
 8002576:	8afb      	ldrh	r3, [r7, #22]
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	429a      	cmp	r2, r3
 800257c:	dce0      	bgt.n	8002540 <mapa_rectangulo+0x54>
 800257e:	e002      	b.n	8002586 <mapa_rectangulo+0x9a>
	if (w == 0 || h == 0) return;
 8002580:	bf00      	nop
 8002582:	e000      	b.n	8002586 <mapa_rectangulo+0x9a>
	if (x >= TAM_PANT_W || y >= TAM_PANT_H) return;
 8002584:	bf00      	nop
	        }
	    }
}
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <mapa_dibuja_linea>:

void mapa_dibuja_linea(int x0, int y0, int x1, int y1, uint16_t color){
 800258c:	b580      	push	{r7, lr}
 800258e:	b08a      	sub	sp, #40	@ 0x28
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
 8002598:	603b      	str	r3, [r7, #0]

	//SE UTILIZA ALGORITMO DE BRESENHAM
	int dx=	abs(x1 - x0);;
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	bfb8      	it	lt
 80025a4:	425b      	neglt	r3, r3
 80025a6:	61bb      	str	r3, [r7, #24]
	int dy=	abs(y1 - y0);;
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	bfb8      	it	lt
 80025b2:	425b      	neglt	r3, r3
 80025b4:	617b      	str	r3, [r7, #20]
	int sx=1;
 80025b6:	2301      	movs	r3, #1
 80025b8:	627b      	str	r3, [r7, #36]	@ 0x24
	int sy=1;
 80025ba:	2301      	movs	r3, #1
 80025bc:	623b      	str	r3, [r7, #32]

	if (x0 > x1) sx = -1;
 80025be:	68fa      	ldr	r2, [r7, #12]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	dd02      	ble.n	80025cc <mapa_dibuja_linea+0x40>
 80025c6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ca:	627b      	str	r3, [r7, #36]	@ 0x24
	if (y0 > y1) sy = -1;
 80025cc:	68ba      	ldr	r2, [r7, #8]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	429a      	cmp	r2, r3
 80025d2:	dd02      	ble.n	80025da <mapa_dibuja_linea+0x4e>
 80025d4:	f04f 33ff 	mov.w	r3, #4294967295
 80025d8:	623b      	str	r3, [r7, #32]

	int err = dx - dy;
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	61fb      	str	r3, [r7, #28]

    while (1) {
        if (mapa_limites(x0, y0)) {
 80025e2:	68b9      	ldr	r1, [r7, #8]
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f7ff ff23 	bl	8002430 <mapa_limites>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d007      	beq.n	8002600 <mapa_dibuja_linea+0x74>
            ILI9341_WritePixel((int)x0, (int)y0, color);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	b291      	uxth	r1, r2
 80025f8:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7fe feb4 	bl	8001368 <ILI9341_WritePixel>
        }
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	429a      	cmp	r2, r3
 8002606:	d103      	bne.n	8002610 <mapa_dibuja_linea+0x84>
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d01c      	beq.n	800264a <mapa_dibuja_linea+0xbe>

        int e2 = 2 * err;
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	613b      	str	r3, [r7, #16]
        if (e2 > -dy) {
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	425b      	negs	r3, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	429a      	cmp	r2, r3
 800261e:	dd07      	ble.n	8002630 <mapa_dibuja_linea+0xa4>
        	err -= dy;
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	61fb      	str	r3, [r7, #28]
        	x0 += sx;
 8002628:	68fa      	ldr	r2, [r7, #12]
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	4413      	add	r3, r2
 800262e:	60fb      	str	r3, [r7, #12]
        }
        if (e2 < dx) {
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	429a      	cmp	r2, r3
 8002636:	dad4      	bge.n	80025e2 <mapa_dibuja_linea+0x56>
        	err += dx;
 8002638:	69fa      	ldr	r2, [r7, #28]
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	4413      	add	r3, r2
 800263e:	61fb      	str	r3, [r7, #28]
        	y0 += sy;
 8002640:	68ba      	ldr	r2, [r7, #8]
 8002642:	6a3b      	ldr	r3, [r7, #32]
 8002644:	4413      	add	r3, r2
 8002646:	60bb      	str	r3, [r7, #8]
    while (1) {
 8002648:	e7cb      	b.n	80025e2 <mapa_dibuja_linea+0x56>
        if (x0 == x1 && y0 == y1) break; //condicion de salida
 800264a:	bf00      	nop
        }
    }
}
 800264c:	bf00      	nop
 800264e:	3728      	adds	r7, #40	@ 0x28
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <mapa_dibuja_cuz_g>:



void mapa_dibuja_cuz_g(Posicion *pos){
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	int coordenadas[2];
	mapa_pasar_coordenadas(pos, coordenadas);
 800265c:	f107 0308 	add.w	r3, r7, #8
 8002660:	4619      	mov	r1, r3
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f8a4 	bl	80027b0 <mapa_pasar_coordenadas>
	int x=coordenadas[0];
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	617b      	str	r3, [r7, #20]
	int y=coordenadas[1];
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	613b      	str	r3, [r7, #16]
	mapa_dibuja_cuz(x, y, pos->marcado);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	7a1b      	ldrb	r3, [r3, #8]
 8002674:	461a      	mov	r2, r3
 8002676:	6939      	ldr	r1, [r7, #16]
 8002678:	6978      	ldr	r0, [r7, #20]
 800267a:	f000 f805 	bl	8002688 <mapa_dibuja_cuz>
}
 800267e:	bf00      	nop
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <mapa_dibuja_cuz>:


void mapa_dibuja_cuz(int x, int y, uint8_t marcado){
 8002688:	b590      	push	{r4, r7, lr}
 800268a:	b089      	sub	sp, #36	@ 0x24
 800268c:	af02      	add	r7, sp, #8
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	4613      	mov	r3, r2
 8002694:	71fb      	strb	r3, [r7, #7]
	uint16_t color;
	switch (marcado) {
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	2b03      	cmp	r3, #3
 800269a:	d81a      	bhi.n	80026d2 <mapa_dibuja_cuz+0x4a>
 800269c:	a201      	add	r2, pc, #4	@ (adr r2, 80026a4 <mapa_dibuja_cuz+0x1c>)
 800269e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a2:	bf00      	nop
 80026a4:	080026b5 	.word	0x080026b5
 80026a8:	080026bb 	.word	0x080026bb
 80026ac:	080026c3 	.word	0x080026c3
 80026b0:	080026cb 	.word	0x080026cb
		case 0: //objetivo normal
			color=NEGRO;
 80026b4:	2300      	movs	r3, #0
 80026b6:	82fb      	strh	r3, [r7, #22]
			break;
 80026b8:	e00b      	b.n	80026d2 <mapa_dibuja_cuz+0x4a>
		case 1: //objetivo marcado por la torreta
			color=ROJO;
 80026ba:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80026be:	82fb      	strh	r3, [r7, #22]
			break;
 80026c0:	e007      	b.n	80026d2 <mapa_dibuja_cuz+0x4a>
		case 2: //objetivo abatido
			color=GRIS;
 80026c2:	f248 4310 	movw	r3, #33808	@ 0x8410
 80026c6:	82fb      	strh	r3, [r7, #22]
			break;
 80026c8:	e003      	b.n	80026d2 <mapa_dibuja_cuz+0x4a>
		case 3: //borrado
			color=FONDO;
 80026ca:	f644 2364 	movw	r3, #19044	@ 0x4a64
 80026ce:	82fb      	strh	r3, [r7, #22]
			break;
 80026d0:	bf00      	nop
	}

	mapa_dibuja_linea(x-4, y-4, x+4, y+4, color);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	1f18      	subs	r0, r3, #4
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1f19      	subs	r1, r3, #4
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	1d1a      	adds	r2, r3, #4
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	1d1c      	adds	r4, r3, #4
 80026e2:	8afb      	ldrh	r3, [r7, #22]
 80026e4:	9300      	str	r3, [sp, #0]
 80026e6:	4623      	mov	r3, r4
 80026e8:	f7ff ff50 	bl	800258c <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y-4, x+5, y+4, color);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	1ed8      	subs	r0, r3, #3
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	1f19      	subs	r1, r3, #4
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	1d5a      	adds	r2, r3, #5
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	1d1c      	adds	r4, r3, #4
 80026fc:	8afb      	ldrh	r3, [r7, #22]
 80026fe:	9300      	str	r3, [sp, #0]
 8002700:	4623      	mov	r3, r4
 8002702:	f7ff ff43 	bl	800258c <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y-4, x+3, y+4, color);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	1f58      	subs	r0, r3, #5
 800270a:	68bb      	ldr	r3, [r7, #8]
 800270c:	1f19      	subs	r1, r3, #4
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	1cda      	adds	r2, r3, #3
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	1d1c      	adds	r4, r3, #4
 8002716:	8afb      	ldrh	r3, [r7, #22]
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	4623      	mov	r3, r4
 800271c:	f7ff ff36 	bl	800258c <mapa_dibuja_linea>

	mapa_dibuja_linea(x-4, y+4, x+4, y-4, color);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	1f18      	subs	r0, r3, #4
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	1d19      	adds	r1, r3, #4
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	1d1a      	adds	r2, r3, #4
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	1f1c      	subs	r4, r3, #4
 8002730:	8afb      	ldrh	r3, [r7, #22]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	4623      	mov	r3, r4
 8002736:	f7ff ff29 	bl	800258c <mapa_dibuja_linea>
	mapa_dibuja_linea(x-3, y+4, x+5, y-4, color);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	1ed8      	subs	r0, r3, #3
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	1d19      	adds	r1, r3, #4
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	1d5a      	adds	r2, r3, #5
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	1f1c      	subs	r4, r3, #4
 800274a:	8afb      	ldrh	r3, [r7, #22]
 800274c:	9300      	str	r3, [sp, #0]
 800274e:	4623      	mov	r3, r4
 8002750:	f7ff ff1c 	bl	800258c <mapa_dibuja_linea>
	mapa_dibuja_linea(x-5, y+4, x+3, y-4, color);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	1f58      	subs	r0, r3, #5
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	1d19      	adds	r1, r3, #4
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	1cda      	adds	r2, r3, #3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	1f1c      	subs	r4, r3, #4
 8002764:	8afb      	ldrh	r3, [r7, #22]
 8002766:	9300      	str	r3, [sp, #0]
 8002768:	4623      	mov	r3, r4
 800276a:	f7ff ff0f 	bl	800258c <mapa_dibuja_linea>

}
 800276e:	bf00      	nop
 8002770:	371c      	adds	r7, #28
 8002772:	46bd      	mov	sp, r7
 8002774:	bd90      	pop	{r4, r7, pc}
 8002776:	bf00      	nop

08002778 <mapa_borra_cuz>:

void mapa_borra_cuz(Posicion *pos){
 8002778:	b580      	push	{r7, lr}
 800277a:	b088      	sub	sp, #32
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
	//pinta una cruz del color del fondo encima
	uint8_t i = 3; //indicador de que tiene que ser el color fondo
 8002780:	2303      	movs	r3, #3
 8002782:	77fb      	strb	r3, [r7, #31]

	int coordenadas[2];
	mapa_pasar_coordenadas(pos, coordenadas);
 8002784:	f107 030c 	add.w	r3, r7, #12
 8002788:	4619      	mov	r1, r3
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f810 	bl	80027b0 <mapa_pasar_coordenadas>
	int x=coordenadas[0];
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	61bb      	str	r3, [r7, #24]
	int y=coordenadas[1];
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	617b      	str	r3, [r7, #20]

	mapa_dibuja_cuz(x, y, i);
 8002798:	7ffb      	ldrb	r3, [r7, #31]
 800279a:	461a      	mov	r2, r3
 800279c:	6979      	ldr	r1, [r7, #20]
 800279e:	69b8      	ldr	r0, [r7, #24]
 80027a0:	f7ff ff72 	bl	8002688 <mapa_dibuja_cuz>
}
 80027a4:	bf00      	nop
 80027a6:	3720      	adds	r7, #32
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	0000      	movs	r0, r0
	...

080027b0 <mapa_pasar_coordenadas>:


//recibe posicion y devuelve puntero a un array de coordenas
void mapa_pasar_coordenadas(Posicion *pos, int coordenadas[2]){
 80027b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80027b4:	b086      	sub	sp, #24
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
 80027ba:	6039      	str	r1, [r7, #0]
	//el centro de la pantalla
	int x0 = 40 + (int)(TAM_PANT_W - 80) / 2;
 80027bc:	23a0      	movs	r3, #160	@ 0xa0
 80027be:	617b      	str	r3, [r7, #20]
	int y0 = (int)TAM_PANT_H / 2;
 80027c0:	2378      	movs	r3, #120	@ 0x78
 80027c2:	613b      	str	r3, [r7, #16]

	//MAXIMA DISTANCIA DE DETECCION 1500, MAXIMOS PIXELES 240 (el radar esta en el centro 120), se hace conversion de distancia
	float d=pos->distancia;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	60fb      	str	r3, [r7, #12]
	d=(d*(TAM_PANT_H-10)/2)/DISTANCIA_DE_DETECCION;
 80027ca:	edd7 7a03 	vldr	s15, [r7, #12]
 80027ce:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80028d0 <mapa_pasar_coordenadas+0x120>
 80027d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027d6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80027da:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80027de:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80028d4 <mapa_pasar_coordenadas+0x124>
 80027e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80027e6:	edc7 7a03 	vstr	s15, [r7, #12]

	coordenadas[0]=x0+(d)*cos((pos->angulo)* (M_PI / 180.0)); //x
 80027ea:	6978      	ldr	r0, [r7, #20]
 80027ec:	f7fd fe92 	bl	8000514 <__aeabi_i2d>
 80027f0:	4604      	mov	r4, r0
 80027f2:	460d      	mov	r5, r1
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f7fd fe9f 	bl	8000538 <__aeabi_f2d>
 80027fa:	4680      	mov	r8, r0
 80027fc:	4689      	mov	r9, r1
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	4618      	mov	r0, r3
 8002804:	f7fd fe98 	bl	8000538 <__aeabi_f2d>
 8002808:	a32f      	add	r3, pc, #188	@ (adr r3, 80028c8 <mapa_pasar_coordenadas+0x118>)
 800280a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800280e:	f7fd feeb 	bl	80005e8 <__aeabi_dmul>
 8002812:	4602      	mov	r2, r0
 8002814:	460b      	mov	r3, r1
 8002816:	ec43 2b17 	vmov	d7, r2, r3
 800281a:	eeb0 0a47 	vmov.f32	s0, s14
 800281e:	eef0 0a67 	vmov.f32	s1, s15
 8002822:	f00a fac5 	bl	800cdb0 <cos>
 8002826:	ec53 2b10 	vmov	r2, r3, d0
 800282a:	4640      	mov	r0, r8
 800282c:	4649      	mov	r1, r9
 800282e:	f7fd fedb 	bl	80005e8 <__aeabi_dmul>
 8002832:	4602      	mov	r2, r0
 8002834:	460b      	mov	r3, r1
 8002836:	4620      	mov	r0, r4
 8002838:	4629      	mov	r1, r5
 800283a:	f7fd fd1f 	bl	800027c <__adddf3>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	4610      	mov	r0, r2
 8002844:	4619      	mov	r1, r3
 8002846:	f7fe f969 	bl	8000b1c <__aeabi_d2iz>
 800284a:	4602      	mov	r2, r0
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	601a      	str	r2, [r3, #0]
	coordenadas[1]=y0-(d)*sin((pos->angulo)* (M_PI / 180.0)); //y
 8002850:	6938      	ldr	r0, [r7, #16]
 8002852:	f7fd fe5f 	bl	8000514 <__aeabi_i2d>
 8002856:	4604      	mov	r4, r0
 8002858:	460d      	mov	r5, r1
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f7fd fe6c 	bl	8000538 <__aeabi_f2d>
 8002860:	4680      	mov	r8, r0
 8002862:	4689      	mov	r9, r1
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	4618      	mov	r0, r3
 800286a:	f7fd fe65 	bl	8000538 <__aeabi_f2d>
 800286e:	a316      	add	r3, pc, #88	@ (adr r3, 80028c8 <mapa_pasar_coordenadas+0x118>)
 8002870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002874:	f7fd feb8 	bl	80005e8 <__aeabi_dmul>
 8002878:	4602      	mov	r2, r0
 800287a:	460b      	mov	r3, r1
 800287c:	ec43 2b17 	vmov	d7, r2, r3
 8002880:	eeb0 0a47 	vmov.f32	s0, s14
 8002884:	eef0 0a67 	vmov.f32	s1, s15
 8002888:	f00a fae6 	bl	800ce58 <sin>
 800288c:	ec53 2b10 	vmov	r2, r3, d0
 8002890:	4640      	mov	r0, r8
 8002892:	4649      	mov	r1, r9
 8002894:	f7fd fea8 	bl	80005e8 <__aeabi_dmul>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4620      	mov	r0, r4
 800289e:	4629      	mov	r1, r5
 80028a0:	f7fd fcea 	bl	8000278 <__aeabi_dsub>
 80028a4:	4602      	mov	r2, r0
 80028a6:	460b      	mov	r3, r1
 80028a8:	4610      	mov	r0, r2
 80028aa:	4619      	mov	r1, r3
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	1d1c      	adds	r4, r3, #4
 80028b0:	f7fe f934 	bl	8000b1c <__aeabi_d2iz>
 80028b4:	4603      	mov	r3, r0
 80028b6:	6023      	str	r3, [r4, #0]

}
 80028b8:	bf00      	nop
 80028ba:	3718      	adds	r7, #24
 80028bc:	46bd      	mov	sp, r7
 80028be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80028c2:	bf00      	nop
 80028c4:	f3af 8000 	nop.w
 80028c8:	a2529d39 	.word	0xa2529d39
 80028cc:	3f91df46 	.word	0x3f91df46
 80028d0:	43660000 	.word	0x43660000
 80028d4:	44bb8000 	.word	0x44bb8000

080028d8 <mapa_dibuja>:

void mapa_dibuja(void){
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 80028de:	2300      	movs	r3, #0
 80028e0:	71fb      	strb	r3, [r7, #7]
 80028e2:	e011      	b.n	8002908 <mapa_dibuja+0x30>
			if (objetivo_hueco_usado(i)) {
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f000 fc3e 	bl	8003168 <objetivo_hueco_usado>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d007      	beq.n	8002902 <mapa_dibuja+0x2a>
				Posicion *p = objetivo(i);
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	4618      	mov	r0, r3
 80028f6:	f000 fc51 	bl	800319c <objetivo>
 80028fa:	6038      	str	r0, [r7, #0]
			    mapa_dibuja_cuz_g(p);
 80028fc:	6838      	ldr	r0, [r7, #0]
 80028fe:	f7ff fea9 	bl	8002654 <mapa_dibuja_cuz_g>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	3301      	adds	r3, #1
 8002906:	71fb      	strb	r3, [r7, #7]
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	2b13      	cmp	r3, #19
 800290c:	d9ea      	bls.n	80028e4 <mapa_dibuja+0xc>
			}
		}
}
 800290e:	bf00      	nop
 8002910:	bf00      	nop
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <fire_str>:
// previews (lo que ves mientras decides)
static uint8_t m2_preview = 0; // 0=MANUAL, 1=AUTO
static uint8_t m3_preview = 0; // 0=90, 1=180, 2=MANUAL

static const char *fire_str(FireMode m)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
    return (m == FIRE_AUTO) ? "AUTO" : "MANUAL";
 8002922:	79fb      	ldrb	r3, [r7, #7]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d101      	bne.n	800292c <fire_str+0x14>
 8002928:	4b04      	ldr	r3, [pc, #16]	@ (800293c <fire_str+0x24>)
 800292a:	e000      	b.n	800292e <fire_str+0x16>
 800292c:	4b04      	ldr	r3, [pc, #16]	@ (8002940 <fire_str+0x28>)
}
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	0800e38c 	.word	0x0800e38c
 8002940:	0800e394 	.word	0x0800e394

08002944 <rot_str>:

static const char *rot_str(RotMode r)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	71fb      	strb	r3, [r7, #7]
    switch (r) {
 800294e:	79fb      	ldrb	r3, [r7, #7]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d002      	beq.n	800295a <rot_str+0x16>
 8002954:	2b01      	cmp	r3, #1
 8002956:	d002      	beq.n	800295e <rot_str+0x1a>
 8002958:	e003      	b.n	8002962 <rot_str+0x1e>
        case ROT_360:    return "360";
 800295a:	4b05      	ldr	r3, [pc, #20]	@ (8002970 <rot_str+0x2c>)
 800295c:	e002      	b.n	8002964 <rot_str+0x20>
        case ROT_180:    return "180";
 800295e:	4b05      	ldr	r3, [pc, #20]	@ (8002974 <rot_str+0x30>)
 8002960:	e000      	b.n	8002964 <rot_str+0x20>
        default:         return "MANUAL";
 8002962:	4b05      	ldr	r3, [pc, #20]	@ (8002978 <rot_str+0x34>)
    }
}
 8002964:	4618      	mov	r0, r3
 8002966:	370c      	adds	r7, #12
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr
 8002970:	0800e39c 	.word	0x0800e39c
 8002974:	0800e3a0 	.word	0x0800e3a0
 8002978:	0800e394 	.word	0x0800e394

0800297c <m2_preview_str>:

static const char *m2_preview_str(uint8_t pv)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	71fb      	strb	r3, [r7, #7]
    return (pv == 1) ? "AUTO" : "MANUAL";
 8002986:	79fb      	ldrb	r3, [r7, #7]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d101      	bne.n	8002990 <m2_preview_str+0x14>
 800298c:	4b04      	ldr	r3, [pc, #16]	@ (80029a0 <m2_preview_str+0x24>)
 800298e:	e000      	b.n	8002992 <m2_preview_str+0x16>
 8002990:	4b04      	ldr	r3, [pc, #16]	@ (80029a4 <m2_preview_str+0x28>)
}
 8002992:	4618      	mov	r0, r3
 8002994:	370c      	adds	r7, #12
 8002996:	46bd      	mov	sp, r7
 8002998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	0800e38c 	.word	0x0800e38c
 80029a4:	0800e394 	.word	0x0800e394

080029a8 <m3_preview_str>:

static const char *m3_preview_str(uint8_t pv)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
    if (pv == 0) return "360";
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d101      	bne.n	80029bc <m3_preview_str+0x14>
 80029b8:	4b06      	ldr	r3, [pc, #24]	@ (80029d4 <m3_preview_str+0x2c>)
 80029ba:	e005      	b.n	80029c8 <m3_preview_str+0x20>
    if (pv == 1) return "180";
 80029bc:	79fb      	ldrb	r3, [r7, #7]
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d101      	bne.n	80029c6 <m3_preview_str+0x1e>
 80029c2:	4b05      	ldr	r3, [pc, #20]	@ (80029d8 <m3_preview_str+0x30>)
 80029c4:	e000      	b.n	80029c8 <m3_preview_str+0x20>
    return "MANUAL";
 80029c6:	4b05      	ldr	r3, [pc, #20]	@ (80029dc <m3_preview_str+0x34>)
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	370c      	adds	r7, #12
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr
 80029d4:	0800e39c 	.word	0x0800e39c
 80029d8:	0800e3a0 	.word	0x0800e3a0
 80029dc:	0800e394 	.word	0x0800e394

080029e0 <sync_previews_with_selected>:

static void sync_previews_with_selected(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
    // Al entrar a cada men, el preview empieza en lo ya seleccionado (UX ms lgica)
    m2_preview = (laser_get_estado() == FIRE_AUTO) ? 1u : 0u;
 80029e4:	f000 f974 	bl	8002cd0 <laser_get_estado>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d101      	bne.n	80029f2 <sync_previews_with_selected+0x12>
 80029ee:	2201      	movs	r2, #1
 80029f0:	e000      	b.n	80029f4 <sync_previews_with_selected+0x14>
 80029f2:	2200      	movs	r2, #0
 80029f4:	4b04      	ldr	r3, [pc, #16]	@ (8002a08 <sync_previews_with_selected+0x28>)
 80029f6:	701a      	strb	r2, [r3, #0]
    m3_preview = (uint8_t)radar_get_estado(); // enum 0..2
 80029f8:	f000 fa62 	bl	8002ec0 <radar_get_estado>
 80029fc:	4603      	mov	r3, r0
 80029fe:	461a      	mov	r2, r3
 8002a00:	4b02      	ldr	r3, [pc, #8]	@ (8002a0c <sync_previews_with_selected+0x2c>)
 8002a02:	701a      	strb	r2, [r3, #0]
}
 8002a04:	bf00      	nop
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	20000615 	.word	0x20000615
 8002a0c:	20000616 	.word	0x20000616

08002a10 <Menus_Draw>:

static void Menus_Draw(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
    switch (menu_actual)
 8002a14:	4b3d      	ldr	r3, [pc, #244]	@ (8002b0c <Menus_Draw+0xfc>)
 8002a16:	781b      	ldrb	r3, [r3, #0]
 8002a18:	2b03      	cmp	r3, #3
 8002a1a:	d875      	bhi.n	8002b08 <Menus_Draw+0xf8>
 8002a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a24 <Menus_Draw+0x14>)
 8002a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a22:	bf00      	nop
 8002a24:	08002a35 	.word	0x08002a35
 8002a28:	08002a4f 	.word	0x08002a4f
 8002a2c:	08002a7f 	.word	0x08002a7f
 8002a30:	08002aaf 	.word	0x08002aaf
    {
        case MENU_1:
            LCD_PrintfVar(0, "NUM OBJETIV: %3u", (uint32_t)objetivo_objetivos_total);
 8002a34:	4b36      	ldr	r3, [pc, #216]	@ (8002b10 <Menus_Draw+0x100>)
 8002a36:	461a      	mov	r2, r3
 8002a38:	4936      	ldr	r1, [pc, #216]	@ (8002b14 <Menus_Draw+0x104>)
 8002a3a:	2000      	movs	r0, #0
 8002a3c:	f7fe fe8c 	bl	8001758 <LCD_PrintfVar>
            LCD_PrintfVar(1, "NUM ABATIDOS: %3u", (uint32_t)objetivo_abatidos_total);
 8002a40:	4b35      	ldr	r3, [pc, #212]	@ (8002b18 <Menus_Draw+0x108>)
 8002a42:	461a      	mov	r2, r3
 8002a44:	4935      	ldr	r1, [pc, #212]	@ (8002b1c <Menus_Draw+0x10c>)
 8002a46:	2001      	movs	r0, #1
 8002a48:	f7fe fe86 	bl	8001758 <LCD_PrintfVar>
            break;
 8002a4c:	e05c      	b.n	8002b08 <Menus_Draw+0xf8>

        case MENU_2:
            // Arriba: seleccionado real
            LCD_PrintfStr(0, "MODO DISP:%s", fire_str(laser_get_estado()));
 8002a4e:	f000 f93f 	bl	8002cd0 <laser_get_estado>
 8002a52:	4603      	mov	r3, r0
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff ff5f 	bl	8002918 <fire_str>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	4930      	ldr	r1, [pc, #192]	@ (8002b20 <Menus_Draw+0x110>)
 8002a60:	2000      	movs	r0, #0
 8002a62:	f7fe fe97 	bl	8001794 <LCD_PrintfStr>
            // Abajo: preview (cambia con corto)
            LCD_PrintfStr(1, "->%s 2s=OK", m2_preview_str(m2_preview));
 8002a66:	4b2f      	ldr	r3, [pc, #188]	@ (8002b24 <Menus_Draw+0x114>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff ff86 	bl	800297c <m2_preview_str>
 8002a70:	4603      	mov	r3, r0
 8002a72:	461a      	mov	r2, r3
 8002a74:	492c      	ldr	r1, [pc, #176]	@ (8002b28 <Menus_Draw+0x118>)
 8002a76:	2001      	movs	r0, #1
 8002a78:	f7fe fe8c 	bl	8001794 <LCD_PrintfStr>
            break;
 8002a7c:	e044      	b.n	8002b08 <Menus_Draw+0xf8>

        case MENU_3:
            // Arriba: seleccionado real
            LCD_PrintfStr(0, "ROTACION: %s", rot_str(radar_get_estado()));
 8002a7e:	f000 fa1f 	bl	8002ec0 <radar_get_estado>
 8002a82:	4603      	mov	r3, r0
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff5d 	bl	8002944 <rot_str>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	4927      	ldr	r1, [pc, #156]	@ (8002b2c <Menus_Draw+0x11c>)
 8002a90:	2000      	movs	r0, #0
 8002a92:	f7fe fe7f 	bl	8001794 <LCD_PrintfStr>
            // Abajo: preview (cambia con corto)
            LCD_PrintfStr(1, "->%s 2s=OK", m3_preview_str(m3_preview));
 8002a96:	4b26      	ldr	r3, [pc, #152]	@ (8002b30 <Menus_Draw+0x120>)
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ff84 	bl	80029a8 <m3_preview_str>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	461a      	mov	r2, r3
 8002aa4:	4920      	ldr	r1, [pc, #128]	@ (8002b28 <Menus_Draw+0x118>)
 8002aa6:	2001      	movs	r0, #1
 8002aa8:	f7fe fe74 	bl	8001794 <LCD_PrintfStr>
            break;
 8002aac:	e02c      	b.n	8002b08 <Menus_Draw+0xf8>

        case MENU_4:
            // Men 4: ngulo actual (usamos grados_rot)
            LCD_PrintfLine(0, "ANGULO ROTACION");
 8002aae:	4921      	ldr	r1, [pc, #132]	@ (8002b34 <Menus_Draw+0x124>)
 8002ab0:	2000      	movs	r0, #0
 8002ab2:	f7fe fe13 	bl	80016dc <LCD_PrintfLine>
            LCD_PrintfVar (1, "GRADOS: %3u", (uint32_t)((grados_rot - 500.0) * 360.0 / 2000.0));
 8002ab6:	4b20      	ldr	r3, [pc, #128]	@ (8002b38 <Menus_Draw+0x128>)
 8002ab8:	881b      	ldrh	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fd fd2a 	bl	8000514 <__aeabi_i2d>
 8002ac0:	f04f 0200 	mov.w	r2, #0
 8002ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8002b3c <Menus_Draw+0x12c>)
 8002ac6:	f7fd fbd7 	bl	8000278 <__aeabi_dsub>
 8002aca:	4602      	mov	r2, r0
 8002acc:	460b      	mov	r3, r1
 8002ace:	4610      	mov	r0, r2
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	f04f 0200 	mov.w	r2, #0
 8002ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b40 <Menus_Draw+0x130>)
 8002ad8:	f7fd fd86 	bl	80005e8 <__aeabi_dmul>
 8002adc:	4602      	mov	r2, r0
 8002ade:	460b      	mov	r3, r1
 8002ae0:	4610      	mov	r0, r2
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	f04f 0200 	mov.w	r2, #0
 8002ae8:	4b16      	ldr	r3, [pc, #88]	@ (8002b44 <Menus_Draw+0x134>)
 8002aea:	f7fd fea7 	bl	800083c <__aeabi_ddiv>
 8002aee:	4602      	mov	r2, r0
 8002af0:	460b      	mov	r3, r1
 8002af2:	4610      	mov	r0, r2
 8002af4:	4619      	mov	r1, r3
 8002af6:	f7fe f839 	bl	8000b6c <__aeabi_d2uiz>
 8002afa:	4603      	mov	r3, r0
 8002afc:	461a      	mov	r2, r3
 8002afe:	4912      	ldr	r1, [pc, #72]	@ (8002b48 <Menus_Draw+0x138>)
 8002b00:	2001      	movs	r0, #1
 8002b02:	f7fe fe29 	bl	8001758 <LCD_PrintfVar>
            break;
 8002b06:	bf00      	nop
    }
}
 8002b08:	bf00      	nop
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20000614 	.word	0x20000614
 8002b10:	080031e1 	.word	0x080031e1
 8002b14:	0800e3a4 	.word	0x0800e3a4
 8002b18:	080031f9 	.word	0x080031f9
 8002b1c:	0800e3b8 	.word	0x0800e3b8
 8002b20:	0800e3cc 	.word	0x0800e3cc
 8002b24:	20000615 	.word	0x20000615
 8002b28:	0800e3dc 	.word	0x0800e3dc
 8002b2c:	0800e3e8 	.word	0x0800e3e8
 8002b30:	20000616 	.word	0x20000616
 8002b34:	0800e3f8 	.word	0x0800e3f8
 8002b38:	2000057a 	.word	0x2000057a
 8002b3c:	407f4000 	.word	0x407f4000
 8002b40:	40768000 	.word	0x40768000
 8002b44:	409f4000 	.word	0x409f4000
 8002b48:	0800e408 	.word	0x0800e408

08002b4c <Menus_Task>:
    Menus_Draw();
    LCD_Task();
}

void Menus_Task(BtnEvent evMenu, BtnEvent evSel, uint32_t now_ms)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b084      	sub	sp, #16
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	4603      	mov	r3, r0
 8002b54:	603a      	str	r2, [r7, #0]
 8002b56:	71fb      	strb	r3, [r7, #7]
 8002b58:	460b      	mov	r3, r1
 8002b5a:	71bb      	strb	r3, [r7, #6]
    static uint32_t last_refresh_ms = 0;
    uint8_t redraw = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	73fb      	strb	r3, [r7, #15]

    // PD0: cambiar men con pulsacin corta (ahora 4 mens)
    if (evMenu == BTN_EVENT_SHORT) {
 8002b60:	79fb      	ldrb	r3, [r7, #7]
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d118      	bne.n	8002b98 <Menus_Task+0x4c>
        menu_actual = (Menu)((menu_actual + 1) % 4);
 8002b66:	4b3d      	ldr	r3, [pc, #244]	@ (8002c5c <Menus_Task+0x110>)
 8002b68:	781b      	ldrb	r3, [r3, #0]
 8002b6a:	3301      	adds	r3, #1
 8002b6c:	425a      	negs	r2, r3
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	f002 0203 	and.w	r2, r2, #3
 8002b76:	bf58      	it	pl
 8002b78:	4253      	negpl	r3, r2
 8002b7a:	b2da      	uxtb	r2, r3
 8002b7c:	4b37      	ldr	r3, [pc, #220]	@ (8002c5c <Menus_Task+0x110>)
 8002b7e:	701a      	strb	r2, [r3, #0]

        // Al entrar en menu 2/3, sincroniza preview con lo seleccionado
        if (menu_actual == MENU_2 || menu_actual == MENU_3) {
 8002b80:	4b36      	ldr	r3, [pc, #216]	@ (8002c5c <Menus_Task+0x110>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d003      	beq.n	8002b90 <Menus_Task+0x44>
 8002b88:	4b34      	ldr	r3, [pc, #208]	@ (8002c5c <Menus_Task+0x110>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b02      	cmp	r3, #2
 8002b8e:	d101      	bne.n	8002b94 <Menus_Task+0x48>
            sync_previews_with_selected();
 8002b90:	f7ff ff26 	bl	80029e0 <sync_previews_with_selected>
        }

        redraw = 1;
 8002b94:	2301      	movs	r3, #1
 8002b96:	73fb      	strb	r3, [r7, #15]
    }

    // PD1: segn men
    if (menu_actual == MENU_2)
 8002b98:	4b30      	ldr	r3, [pc, #192]	@ (8002c5c <Menus_Task+0x110>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d120      	bne.n	8002be2 <Menus_Task+0x96>
    {
        if (evSel == BTN_EVENT_SHORT) {
 8002ba0:	79bb      	ldrb	r3, [r7, #6]
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d10d      	bne.n	8002bc2 <Menus_Task+0x76>
            m2_preview = (uint8_t)((m2_preview + 1) % 2);
 8002ba6:	4b2e      	ldr	r3, [pc, #184]	@ (8002c60 <Menus_Task+0x114>)
 8002ba8:	781b      	ldrb	r3, [r3, #0]
 8002baa:	3301      	adds	r3, #1
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	f003 0301 	and.w	r3, r3, #1
 8002bb2:	bfb8      	it	lt
 8002bb4:	425b      	neglt	r3, r3
 8002bb6:	b2da      	uxtb	r2, r3
 8002bb8:	4b29      	ldr	r3, [pc, #164]	@ (8002c60 <Menus_Task+0x114>)
 8002bba:	701a      	strb	r2, [r3, #0]
            redraw = 1;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	73fb      	strb	r3, [r7, #15]
 8002bc0:	e032      	b.n	8002c28 <Menus_Task+0xdc>
        } else if (evSel == BTN_EVENT_LONG) {
 8002bc2:	79bb      	ldrb	r3, [r7, #6]
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d12f      	bne.n	8002c28 <Menus_Task+0xdc>
        	laser_set_estado((m2_preview == 0) ? FIRE_MANUAL : FIRE_AUTO);
 8002bc8:	4b25      	ldr	r3, [pc, #148]	@ (8002c60 <Menus_Task+0x114>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	bf14      	ite	ne
 8002bd0:	2301      	movne	r3, #1
 8002bd2:	2300      	moveq	r3, #0
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 f86a 	bl	8002cb0 <laser_set_estado>
            redraw = 1;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	73fb      	strb	r3, [r7, #15]
 8002be0:	e022      	b.n	8002c28 <Menus_Task+0xdc>
        }
    }
    else if (menu_actual == MENU_3)
 8002be2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c5c <Menus_Task+0x110>)
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d11e      	bne.n	8002c28 <Menus_Task+0xdc>
    {
        if (evSel == BTN_EVENT_SHORT) {
 8002bea:	79bb      	ldrb	r3, [r7, #6]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d111      	bne.n	8002c14 <Menus_Task+0xc8>
            m3_preview = (uint8_t)((m3_preview + 1) % 3);
 8002bf0:	4b1c      	ldr	r3, [pc, #112]	@ (8002c64 <Menus_Task+0x118>)
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	1c5a      	adds	r2, r3, #1
 8002bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c68 <Menus_Task+0x11c>)
 8002bf8:	fb83 3102 	smull	r3, r1, r3, r2
 8002bfc:	17d3      	asrs	r3, r2, #31
 8002bfe:	1ac9      	subs	r1, r1, r3
 8002c00:	460b      	mov	r3, r1
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	440b      	add	r3, r1
 8002c06:	1ad1      	subs	r1, r2, r3
 8002c08:	b2ca      	uxtb	r2, r1
 8002c0a:	4b16      	ldr	r3, [pc, #88]	@ (8002c64 <Menus_Task+0x118>)
 8002c0c:	701a      	strb	r2, [r3, #0]
            redraw = 1;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	73fb      	strb	r3, [r7, #15]
 8002c12:	e009      	b.n	8002c28 <Menus_Task+0xdc>
        } else if (evSel == BTN_EVENT_LONG) {
 8002c14:	79bb      	ldrb	r3, [r7, #6]
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d106      	bne.n	8002c28 <Menus_Task+0xdc>
        	radar_set_estado((RotMode)m3_preview) ;
 8002c1a:	4b12      	ldr	r3, [pc, #72]	@ (8002c64 <Menus_Task+0x118>)
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f000 f93e 	bl	8002ea0 <radar_set_estado>
            redraw = 1;
 8002c24:	2301      	movs	r3, #1
 8002c26:	73fb      	strb	r3, [r7, #15]
        }
    }
    // MENU_4: no hace falta accin con SELECT (solo muestra)

    // Refresco automtico para que mens 1 y 4 reflejen cambios sin pulsar
    if (!redraw && (now_ms - last_refresh_ms) >= 200u) {
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10a      	bne.n	8002c44 <Menus_Task+0xf8>
 8002c2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c6c <Menus_Task+0x120>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	2bc7      	cmp	r3, #199	@ 0xc7
 8002c38:	d904      	bls.n	8002c44 <Menus_Task+0xf8>
        last_refresh_ms = now_ms;
 8002c3a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c6c <Menus_Task+0x120>)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	6013      	str	r3, [r2, #0]
        redraw = 1;
 8002c40:	2301      	movs	r3, #1
 8002c42:	73fb      	strb	r3, [r7, #15]
    }

    if (redraw) {
 8002c44:	7bfb      	ldrb	r3, [r7, #15]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <Menus_Task+0x102>
        Menus_Draw();
 8002c4a:	f7ff fee1 	bl	8002a10 <Menus_Draw>
    }

    LCD_Task();
 8002c4e:	f7fe fd19 	bl	8001684 <LCD_Task>
}
 8002c52:	bf00      	nop
 8002c54:	3710      	adds	r7, #16
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20000614 	.word	0x20000614
 8002c60:	20000615 	.word	0x20000615
 8002c64:	20000616 	.word	0x20000616
 8002c68:	55555556 	.word	0x55555556
 8002c6c:	20000618 	.word	0x20000618

08002c70 <set_servo_laser_horizontal>:
static FireMode estado_actual;
#define distancia_Laser_Sensor 82 // mm
#define PI 3.141592

void set_servo_laser_horizontal(TIM_HandleTypeDef *htim, uint16_t us)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	460b      	mov	r3, r1
 8002c7a:	807b      	strh	r3, [r7, #2]
	// Establece la posicion del motor horizontal del laser
  __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, us);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	887a      	ldrh	r2, [r7, #2]
 8002c82:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <set_servo_laser_vertical>:

void set_servo_laser_vertical(TIM_HandleTypeDef *htim, uint16_t us){
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	460b      	mov	r3, r1
 8002c9a:	807b      	strh	r3, [r7, #2]
	// Establece la posicion del motor horizontal del laser
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, us);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	887a      	ldrh	r2, [r7, #2]
 8002ca2:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8002ca4:	bf00      	nop
 8002ca6:	370c      	adds	r7, #12
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <laser_set_estado>:

void laser_set_estado(FireMode r){
 8002cb0:	b480      	push	{r7}
 8002cb2:	b083      	sub	sp, #12
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	71fb      	strb	r3, [r7, #7]
	estado_actual=r;
 8002cba:	4a04      	ldr	r2, [pc, #16]	@ (8002ccc <laser_set_estado+0x1c>)
 8002cbc:	79fb      	ldrb	r3, [r7, #7]
 8002cbe:	7013      	strb	r3, [r2, #0]
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr
 8002ccc:	2000061c 	.word	0x2000061c

08002cd0 <laser_get_estado>:

FireMode laser_get_estado(void){
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
	return estado_actual;
 8002cd4:	4b03      	ldr	r3, [pc, #12]	@ (8002ce4 <laser_get_estado+0x14>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	2000061c 	.word	0x2000061c

08002ce8 <laser_apuntar>:


void laser_apuntar(TIM_HandleTypeDef *htim){
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
	Posicion* Objetivo;
	Objetivo = get_Objetivo();
 8002cf0:	f000 f9bc 	bl	800306c <get_Objetivo>
 8002cf4:	6178      	str	r0, [r7, #20]

	if (Objetivo != NULL) {
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d03d      	beq.n	8002d78 <laser_apuntar+0x90>
		uint16_t angulo_Laser_Horizontal = transforma_a_entero(Objetivo->angulo);
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d02:	eeb0 0a67 	vmov.f32	s0, s15
 8002d06:	f000 f90f 	bl	8002f28 <transforma_a_entero>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	827b      	strh	r3, [r7, #18]
	    set_servo_laser_horizontal(htim, angulo_Laser_Horizontal);
 8002d0e:	8a7b      	ldrh	r3, [r7, #18]
 8002d10:	4619      	mov	r1, r3
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff ffac 	bl	8002c70 <set_servo_laser_horizontal>

	    uint16_t angulo_Laser_Vertical_radianes = atan2(Objetivo->distancia ,distancia_Laser_Sensor);
 8002d18:	697b      	ldr	r3, [r7, #20]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7fd fc0b 	bl	8000538 <__aeabi_f2d>
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	ed9f 1b16 	vldr	d1, [pc, #88]	@ 8002d80 <laser_apuntar+0x98>
 8002d2a:	ec43 2b10 	vmov	d0, r2, r3
 8002d2e:	f00a f83b 	bl	800cda8 <atan2>
 8002d32:	ec53 2b10 	vmov	r2, r3, d0
 8002d36:	4610      	mov	r0, r2
 8002d38:	4619      	mov	r1, r3
 8002d3a:	f7fd ff17 	bl	8000b6c <__aeabi_d2uiz>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	823b      	strh	r3, [r7, #16]
	    uint16_t angulo_Laser_Vertical = transforma_a_entero(angulo_Laser_Vertical_radianes * (360u/(2*PI)));
 8002d42:	8a3b      	ldrh	r3, [r7, #16]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7fd fbe5 	bl	8000514 <__aeabi_i2d>
 8002d4a:	a30f      	add	r3, pc, #60	@ (adr r3, 8002d88 <laser_apuntar+0xa0>)
 8002d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d50:	f7fd fc4a 	bl	80005e8 <__aeabi_dmul>
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	4610      	mov	r0, r2
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	f7fd ff26 	bl	8000bac <__aeabi_d2f>
 8002d60:	4603      	mov	r3, r0
 8002d62:	ee00 3a10 	vmov	s0, r3
 8002d66:	f000 f8df 	bl	8002f28 <transforma_a_entero>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	81fb      	strh	r3, [r7, #14]
	    set_servo_laser_vertical(htim, angulo_Laser_Vertical);
 8002d6e:	89fb      	ldrh	r3, [r7, #14]
 8002d70:	4619      	mov	r1, r3
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff ff8c 	bl	8002c90 <set_servo_laser_vertical>
	}

}
 8002d78:	bf00      	nop
 8002d7a:	3718      	adds	r7, #24
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	00000000 	.word	0x00000000
 8002d84:	40548000 	.word	0x40548000
 8002d88:	7e61df46 	.word	0x7e61df46
 8002d8c:	404ca5dc 	.word	0x404ca5dc

08002d90 <laser_rotacion_mode>:


void laser_rotacion_mode(TIM_HandleTypeDef *htim ,uint8_t* flag_boton_siguiente_objetivo, uint8_t* flag_disparo){
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
	switch (estado_actual) {
 8002d9c:	4b13      	ldr	r3, [pc, #76]	@ (8002dec <laser_rotacion_mode+0x5c>)
 8002d9e:	781b      	ldrb	r3, [r3, #0]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d002      	beq.n	8002daa <laser_rotacion_mode+0x1a>
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d00b      	beq.n	8002dc0 <laser_rotacion_mode+0x30>
				laser_apuntar(htim);
				*flag_disparo=0;
			}
			break;
	}
}
 8002da8:	e01c      	b.n	8002de4 <laser_rotacion_mode+0x54>
			if (*flag_boton_siguiente_objetivo==1){
 8002daa:	68bb      	ldr	r3, [r7, #8]
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d115      	bne.n	8002dde <laser_rotacion_mode+0x4e>
				laser_apuntar(htim);
 8002db2:	68f8      	ldr	r0, [r7, #12]
 8002db4:	f7ff ff98 	bl	8002ce8 <laser_apuntar>
				*flag_boton_siguiente_objetivo=0;
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	701a      	strb	r2, [r3, #0]
			break;
 8002dbe:	e00e      	b.n	8002dde <laser_rotacion_mode+0x4e>
			if (*flag_disparo){
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00c      	beq.n	8002de2 <laser_rotacion_mode+0x52>
				HAL_Delay(500);
 8002dc8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002dcc:	f000 fd98 	bl	8003900 <HAL_Delay>
				laser_apuntar(htim);
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f7ff ff89 	bl	8002ce8 <laser_apuntar>
				*flag_disparo=0;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	701a      	strb	r2, [r3, #0]
			break;
 8002ddc:	e001      	b.n	8002de2 <laser_rotacion_mode+0x52>
			break;
 8002dde:	bf00      	nop
 8002de0:	e000      	b.n	8002de4 <laser_rotacion_mode+0x54>
			break;
 8002de2:	bf00      	nop
}
 8002de4:	bf00      	nop
 8002de6:	3710      	adds	r7, #16
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	2000061c 	.word	0x2000061c

08002df0 <set_servo_radar>:
static uint16_t angulo_Radar_Horizontal = 500u; //giro min
static uint8_t flag_Sentido_Horario = 1;


void set_servo_radar(TIM_HandleTypeDef *htim, uint16_t us)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	807b      	strh	r3, [r7, #2]
	// Establece la posicion del motor DEL CANAL 1
    __HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, us);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	887a      	ldrh	r2, [r7, #2]
 8002e02:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002e04:	bf00      	nop
 8002e06:	370c      	adds	r7, #12
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0e:	4770      	bx	lr

08002e10 <movimiento_radar>:

void movimiento_radar(TIM_HandleTypeDef *htim, uint16_t step)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	807b      	strh	r3, [r7, #2]
	// Evolucion de la posicion del motor por pasos
	// Si se quiere hacer un control ms fino de la posicion se puede reducir el paso pero ira mas lento
    if (flag_Sentido_Horario) angulo_Radar_Horizontal += step;
 8002e1c:	4b1c      	ldr	r3, [pc, #112]	@ (8002e90 <movimiento_radar+0x80>)
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d007      	beq.n	8002e34 <movimiento_radar+0x24>
 8002e24:	4b1b      	ldr	r3, [pc, #108]	@ (8002e94 <movimiento_radar+0x84>)
 8002e26:	881a      	ldrh	r2, [r3, #0]
 8002e28:	887b      	ldrh	r3, [r7, #2]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	b29a      	uxth	r2, r3
 8002e2e:	4b19      	ldr	r3, [pc, #100]	@ (8002e94 <movimiento_radar+0x84>)
 8002e30:	801a      	strh	r2, [r3, #0]
 8002e32:	e006      	b.n	8002e42 <movimiento_radar+0x32>
    else                      angulo_Radar_Horizontal -= step;
 8002e34:	4b17      	ldr	r3, [pc, #92]	@ (8002e94 <movimiento_radar+0x84>)
 8002e36:	881a      	ldrh	r2, [r3, #0]
 8002e38:	887b      	ldrh	r3, [r7, #2]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	4b15      	ldr	r3, [pc, #84]	@ (8002e94 <movimiento_radar+0x84>)
 8002e40:	801a      	strh	r2, [r3, #0]

    // un ligero control de errores para que no se pase del giro maximo/minimo permitido, y si llega al giro maximo/minimo cambia el sentido de rotacion
    if (angulo_Radar_Horizontal >= GIRO_MAX) { angulo_Radar_Horizontal = GIRO_MAX; flag_Sentido_Horario = 0; }
 8002e42:	4b14      	ldr	r3, [pc, #80]	@ (8002e94 <movimiento_radar+0x84>)
 8002e44:	881a      	ldrh	r2, [r3, #0]
 8002e46:	4b14      	ldr	r3, [pc, #80]	@ (8002e98 <movimiento_radar+0x88>)
 8002e48:	881b      	ldrh	r3, [r3, #0]
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d306      	bcc.n	8002e5c <movimiento_radar+0x4c>
 8002e4e:	4b12      	ldr	r3, [pc, #72]	@ (8002e98 <movimiento_radar+0x88>)
 8002e50:	881a      	ldrh	r2, [r3, #0]
 8002e52:	4b10      	ldr	r3, [pc, #64]	@ (8002e94 <movimiento_radar+0x84>)
 8002e54:	801a      	strh	r2, [r3, #0]
 8002e56:	4b0e      	ldr	r3, [pc, #56]	@ (8002e90 <movimiento_radar+0x80>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	701a      	strb	r2, [r3, #0]
    if (angulo_Radar_Horizontal <= GIRO_MIN) { angulo_Radar_Horizontal = GIRO_MIN; flag_Sentido_Horario = 1; }
 8002e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002e94 <movimiento_radar+0x84>)
 8002e5e:	881a      	ldrh	r2, [r3, #0]
 8002e60:	4b0e      	ldr	r3, [pc, #56]	@ (8002e9c <movimiento_radar+0x8c>)
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d806      	bhi.n	8002e76 <movimiento_radar+0x66>
 8002e68:	4b0c      	ldr	r3, [pc, #48]	@ (8002e9c <movimiento_radar+0x8c>)
 8002e6a:	881a      	ldrh	r2, [r3, #0]
 8002e6c:	4b09      	ldr	r3, [pc, #36]	@ (8002e94 <movimiento_radar+0x84>)
 8002e6e:	801a      	strh	r2, [r3, #0]
 8002e70:	4b07      	ldr	r3, [pc, #28]	@ (8002e90 <movimiento_radar+0x80>)
 8002e72:	2201      	movs	r2, #1
 8002e74:	701a      	strb	r2, [r3, #0]

    // Establece la posicion del motor
    set_servo_radar(htim, angulo_Radar_Horizontal);
 8002e76:	4b07      	ldr	r3, [pc, #28]	@ (8002e94 <movimiento_radar+0x84>)
 8002e78:	881b      	ldrh	r3, [r3, #0]
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	f7ff ffb7 	bl	8002df0 <set_servo_radar>

    // Pequeo delay para asegurarnos de que el motor llega a la posicion antes de proceder al siguiente paso en el main
    HAL_Delay(5);
 8002e82:	2005      	movs	r0, #5
 8002e84:	f000 fd3c 	bl	8003900 <HAL_Delay>
}
 8002e88:	bf00      	nop
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20000016 	.word	0x20000016
 8002e94:	20000014 	.word	0x20000014
 8002e98:	20000012 	.word	0x20000012
 8002e9c:	20000010 	.word	0x20000010

08002ea0 <radar_set_estado>:

// Getter para el angulo del radar
uint16_t radar_get_angulo(void) { return angulo_Radar_Horizontal; }

void radar_set_estado(RotMode r){
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	71fb      	strb	r3, [r7, #7]
	estado_actual=r;
 8002eaa:	4a04      	ldr	r2, [pc, #16]	@ (8002ebc <radar_set_estado+0x1c>)
 8002eac:	79fb      	ldrb	r3, [r7, #7]
 8002eae:	7013      	strb	r3, [r2, #0]
}
 8002eb0:	bf00      	nop
 8002eb2:	370c      	adds	r7, #12
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr
 8002ebc:	2000061d 	.word	0x2000061d

08002ec0 <radar_get_estado>:


RotMode radar_get_estado(void){
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0
	return estado_actual;
 8002ec4:	4b03      	ldr	r3, [pc, #12]	@ (8002ed4 <radar_get_estado+0x14>)
 8002ec6:	781b      	ldrb	r3, [r3, #0]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	2000061d 	.word	0x2000061d

08002ed8 <radar_rotacion_mode>:

void radar_rotacion_mode(uint16_t grados_rot){
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	4603      	mov	r3, r0
 8002ee0:	80fb      	strh	r3, [r7, #6]
	switch (estado_actual) {
 8002ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8002f20 <radar_rotacion_mode+0x48>)
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b02      	cmp	r3, #2
 8002ee8:	d010      	beq.n	8002f0c <radar_rotacion_mode+0x34>
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	dc12      	bgt.n	8002f14 <radar_rotacion_mode+0x3c>
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d002      	beq.n	8002ef8 <radar_rotacion_mode+0x20>
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d005      	beq.n	8002f02 <radar_rotacion_mode+0x2a>
			break;
		case ROT_MANUAL:
			GIRO_MAX=grados_rot;
			break;
	}
}
 8002ef6:	e00d      	b.n	8002f14 <radar_rotacion_mode+0x3c>
			GIRO_MAX=2500;
 8002ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8002f24 <radar_rotacion_mode+0x4c>)
 8002efa:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8002efe:	801a      	strh	r2, [r3, #0]
			break;
 8002f00:	e008      	b.n	8002f14 <radar_rotacion_mode+0x3c>
			GIRO_MAX=1500;
 8002f02:	4b08      	ldr	r3, [pc, #32]	@ (8002f24 <radar_rotacion_mode+0x4c>)
 8002f04:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8002f08:	801a      	strh	r2, [r3, #0]
			break;
 8002f0a:	e003      	b.n	8002f14 <radar_rotacion_mode+0x3c>
			GIRO_MAX=grados_rot;
 8002f0c:	4a05      	ldr	r2, [pc, #20]	@ (8002f24 <radar_rotacion_mode+0x4c>)
 8002f0e:	88fb      	ldrh	r3, [r7, #6]
 8002f10:	8013      	strh	r3, [r2, #0]
			break;
 8002f12:	bf00      	nop
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	2000061d 	.word	0x2000061d
 8002f24:	20000012 	.word	0x20000012

08002f28 <transforma_a_entero>:
		if (angulo>2500){return 360.0f;}
		return resultado;
}

//Transformacion de grados a el valor entre 1000 (0) y 2000 (360) Se necesita  fuera asi que sin static
uint16_t transforma_a_entero(float angulo){
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	ed87 0a01 	vstr	s0, [r7, #4]
	float resultado = (500.0 + (angulo * 2000.0 / 360.0));
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7fd fb00 	bl	8000538 <__aeabi_f2d>
 8002f38:	f04f 0200 	mov.w	r2, #0
 8002f3c:	4b20      	ldr	r3, [pc, #128]	@ (8002fc0 <transforma_a_entero+0x98>)
 8002f3e:	f7fd fb53 	bl	80005e8 <__aeabi_dmul>
 8002f42:	4602      	mov	r2, r0
 8002f44:	460b      	mov	r3, r1
 8002f46:	4610      	mov	r0, r2
 8002f48:	4619      	mov	r1, r3
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002fc4 <transforma_a_entero+0x9c>)
 8002f50:	f7fd fc74 	bl	800083c <__aeabi_ddiv>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4610      	mov	r0, r2
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	f04f 0200 	mov.w	r2, #0
 8002f60:	4b19      	ldr	r3, [pc, #100]	@ (8002fc8 <transforma_a_entero+0xa0>)
 8002f62:	f7fd f98b 	bl	800027c <__adddf3>
 8002f66:	4602      	mov	r2, r0
 8002f68:	460b      	mov	r3, r1
 8002f6a:	4610      	mov	r0, r2
 8002f6c:	4619      	mov	r1, r3
 8002f6e:	f7fd fe1d 	bl	8000bac <__aeabi_d2f>
 8002f72:	4603      	mov	r3, r0
 8002f74:	60fb      	str	r3, [r7, #12]

		if (resultado < 500.0f) resultado = 500.0f;
 8002f76:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f7a:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8002fcc <transforma_a_entero+0xa4>
 8002f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f86:	d501      	bpl.n	8002f8c <transforma_a_entero+0x64>
 8002f88:	4b11      	ldr	r3, [pc, #68]	@ (8002fd0 <transforma_a_entero+0xa8>)
 8002f8a:	60fb      	str	r3, [r7, #12]
		if (resultado > 2500.0f) resultado = 2500.0f;
 8002f8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f90:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002fd4 <transforma_a_entero+0xac>
 8002f94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f9c:	dd01      	ble.n	8002fa2 <transforma_a_entero+0x7a>
 8002f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8002fd8 <transforma_a_entero+0xb0>)
 8002fa0:	60fb      	str	r3, [r7, #12]

		return (uint16_t)(resultado + 0.5f); //+0.5f es para evitar truncamientos raros en el cast
 8002fa2:	edd7 7a03 	vldr	s15, [r7, #12]
 8002fa6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002faa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002fae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fb2:	ee17 3a90 	vmov	r3, s15
 8002fb6:	b29b      	uxth	r3, r3
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3710      	adds	r7, #16
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	409f4000 	.word	0x409f4000
 8002fc4:	40768000 	.word	0x40768000
 8002fc8:	407f4000 	.word	0x407f4000
 8002fcc:	43fa0000 	.word	0x43fa0000
 8002fd0:	43fa0000 	.word	0x43fa0000
 8002fd4:	451c4000 	.word	0x451c4000
 8002fd8:	451c4000 	.word	0x451c4000

08002fdc <pool_init>:


void pool_init(void){
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	71fb      	strb	r3, [r7, #7]
 8002fe6:	e025      	b.n	8003034 <pool_init+0x58>
		huecos_ocupados[i] = 0u;
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	4a1b      	ldr	r2, [pc, #108]	@ (8003058 <pool_init+0x7c>)
 8002fec:	2100      	movs	r1, #0
 8002fee:	54d1      	strb	r1, [r2, r3]
		datos[i].distancia = 0.0f;
 8002ff0:	79fa      	ldrb	r2, [r7, #7]
 8002ff2:	491a      	ldr	r1, [pc, #104]	@ (800305c <pool_init+0x80>)
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	4413      	add	r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	f04f 0200 	mov.w	r2, #0
 8003002:	601a      	str	r2, [r3, #0]
		datos[i].angulo = 0.0f;
 8003004:	79fa      	ldrb	r2, [r7, #7]
 8003006:	4915      	ldr	r1, [pc, #84]	@ (800305c <pool_init+0x80>)
 8003008:	4613      	mov	r3, r2
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	4413      	add	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	3304      	adds	r3, #4
 8003014:	f04f 0200 	mov.w	r2, #0
 8003018:	601a      	str	r2, [r3, #0]
	    datos[i].marcado=0u;
 800301a:	79fa      	ldrb	r2, [r7, #7]
 800301c:	490f      	ldr	r1, [pc, #60]	@ (800305c <pool_init+0x80>)
 800301e:	4613      	mov	r3, r2
 8003020:	005b      	lsls	r3, r3, #1
 8003022:	4413      	add	r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	440b      	add	r3, r1
 8003028:	3308      	adds	r3, #8
 800302a:	2200      	movs	r2, #0
 800302c:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	3301      	adds	r3, #1
 8003032:	71fb      	strb	r3, [r7, #7]
 8003034:	79fb      	ldrb	r3, [r7, #7]
 8003036:	2b13      	cmp	r3, #19
 8003038:	d9d6      	bls.n	8002fe8 <pool_init+0xc>
	}
	numero_huecos = MAXIMO_OBJETIVOS;
 800303a:	4b09      	ldr	r3, [pc, #36]	@ (8003060 <pool_init+0x84>)
 800303c:	2214      	movs	r2, #20
 800303e:	701a      	strb	r2, [r3, #0]
	numero_objetivos = 0u;
 8003040:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <pool_init+0x88>)
 8003042:	2200      	movs	r2, #0
 8003044:	701a      	strb	r2, [r3, #0]
	numero_abatidos = 0u;
 8003046:	4b08      	ldr	r3, [pc, #32]	@ (8003068 <pool_init+0x8c>)
 8003048:	2200      	movs	r2, #0
 800304a:	701a      	strb	r2, [r3, #0]
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr
 8003058:	20000710 	.word	0x20000710
 800305c:	20000620 	.word	0x20000620
 8003060:	20000724 	.word	0x20000724
 8003064:	20000725 	.word	0x20000725
 8003068:	20000726 	.word	0x20000726

0800306c <get_Objetivo>:

/////////////////////////////////
// Para buscar un objetivo y fijarlo con el laser he creado esta funcin.
// La variable j es static para no perder la cuenta cuando se devuelva un objetivo de todos los posibles para en otra iteracion poder apuntar al siguiente de la lista.
Posicion* get_Objetivo(){
 800306c:	b480      	push	{r7}
 800306e:	b083      	sub	sp, #12
 8003070:	af00      	add	r7, sp, #0
	static uint8_t j = 0u;

	    if (numero_huecos == MAXIMO_OBJETIVOS) {
 8003072:	4b38      	ldr	r3, [pc, #224]	@ (8003154 <get_Objetivo+0xe8>)
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	2b14      	cmp	r3, #20
 8003078:	d101      	bne.n	800307e <get_Objetivo+0x12>
	        return NULL; // no hay objetivos
 800307a:	2300      	movs	r3, #0
 800307c:	e064      	b.n	8003148 <get_Objetivo+0xdc>
	    }

	    if(datos[j].marcado==1u){datos[j].marcado=0u;} //se desmarca el objetivo anterior (solo se puede marcar un objetivo)
 800307e:	4b36      	ldr	r3, [pc, #216]	@ (8003158 <get_Objetivo+0xec>)
 8003080:	781b      	ldrb	r3, [r3, #0]
 8003082:	4619      	mov	r1, r3
 8003084:	4a35      	ldr	r2, [pc, #212]	@ (800315c <get_Objetivo+0xf0>)
 8003086:	460b      	mov	r3, r1
 8003088:	005b      	lsls	r3, r3, #1
 800308a:	440b      	add	r3, r1
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	4413      	add	r3, r2
 8003090:	3308      	adds	r3, #8
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d10b      	bne.n	80030b0 <get_Objetivo+0x44>
 8003098:	4b2f      	ldr	r3, [pc, #188]	@ (8003158 <get_Objetivo+0xec>)
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	4619      	mov	r1, r3
 800309e:	4a2f      	ldr	r2, [pc, #188]	@ (800315c <get_Objetivo+0xf0>)
 80030a0:	460b      	mov	r3, r1
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	440b      	add	r3, r1
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	4413      	add	r3, r2
 80030aa:	3308      	adds	r3, #8
 80030ac:	2200      	movs	r2, #0
 80030ae:	701a      	strb	r2, [r3, #0]
	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 80030b0:	2300      	movs	r3, #0
 80030b2:	71fb      	strb	r3, [r7, #7]
 80030b4:	e044      	b.n	8003140 <get_Objetivo+0xd4>
	        uint8_t idx = (uint8_t)((j + k) % MAXIMO_OBJETIVOS);
 80030b6:	4b28      	ldr	r3, [pc, #160]	@ (8003158 <get_Objetivo+0xec>)
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	461a      	mov	r2, r3
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	4413      	add	r3, r2
 80030c0:	4619      	mov	r1, r3
 80030c2:	4b27      	ldr	r3, [pc, #156]	@ (8003160 <get_Objetivo+0xf4>)
 80030c4:	fba3 2301 	umull	r2, r3, r3, r1
 80030c8:	091a      	lsrs	r2, r3, #4
 80030ca:	4613      	mov	r3, r2
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	4413      	add	r3, r2
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	1aca      	subs	r2, r1, r3
 80030d4:	4613      	mov	r3, r2
 80030d6:	71bb      	strb	r3, [r7, #6]
	        if (huecos_ocupados[idx] == 1u) {
 80030d8:	79bb      	ldrb	r3, [r7, #6]
 80030da:	4a22      	ldr	r2, [pc, #136]	@ (8003164 <get_Objetivo+0xf8>)
 80030dc:	5cd3      	ldrb	r3, [r2, r3]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d12b      	bne.n	800313a <get_Objetivo+0xce>

	        	//si el objetivo encontrado esta abatido, si es asi, pasa al siguiente
	        	if (datos[idx].marcado==2u){continue;}
 80030e2:	79ba      	ldrb	r2, [r7, #6]
 80030e4:	491d      	ldr	r1, [pc, #116]	@ (800315c <get_Objetivo+0xf0>)
 80030e6:	4613      	mov	r3, r2
 80030e8:	005b      	lsls	r3, r3, #1
 80030ea:	4413      	add	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	440b      	add	r3, r1
 80030f0:	3308      	adds	r3, #8
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d01f      	beq.n	8003138 <get_Objetivo+0xcc>

	            j = (uint8_t)((idx + 1u) % MAXIMO_OBJETIVOS);	 // siguiente para la prxima vez
 80030f8:	79bb      	ldrb	r3, [r7, #6]
 80030fa:	1c59      	adds	r1, r3, #1
 80030fc:	4b18      	ldr	r3, [pc, #96]	@ (8003160 <get_Objetivo+0xf4>)
 80030fe:	fba3 2301 	umull	r2, r3, r3, r1
 8003102:	091a      	lsrs	r2, r3, #4
 8003104:	4613      	mov	r3, r2
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	1aca      	subs	r2, r1, r3
 800310e:	b2d2      	uxtb	r2, r2
 8003110:	4b11      	ldr	r3, [pc, #68]	@ (8003158 <get_Objetivo+0xec>)
 8003112:	701a      	strb	r2, [r3, #0]
	            datos[idx].marcado=1u; //se marca como objetivo
 8003114:	79ba      	ldrb	r2, [r7, #6]
 8003116:	4911      	ldr	r1, [pc, #68]	@ (800315c <get_Objetivo+0xf0>)
 8003118:	4613      	mov	r3, r2
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	4413      	add	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	3308      	adds	r3, #8
 8003124:	2201      	movs	r2, #1
 8003126:	701a      	strb	r2, [r3, #0]
	            return &datos[idx];
 8003128:	79ba      	ldrb	r2, [r7, #6]
 800312a:	4613      	mov	r3, r2
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	4413      	add	r3, r2
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	4a0a      	ldr	r2, [pc, #40]	@ (800315c <get_Objetivo+0xf0>)
 8003134:	4413      	add	r3, r2
 8003136:	e007      	b.n	8003148 <get_Objetivo+0xdc>
	        	if (datos[idx].marcado==2u){continue;}
 8003138:	bf00      	nop
	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 800313a:	79fb      	ldrb	r3, [r7, #7]
 800313c:	3301      	adds	r3, #1
 800313e:	71fb      	strb	r3, [r7, #7]
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	2b13      	cmp	r3, #19
 8003144:	d9b7      	bls.n	80030b6 <get_Objetivo+0x4a>
	        }
	    }

	    return NULL;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	20000724 	.word	0x20000724
 8003158:	20000727 	.word	0x20000727
 800315c:	20000620 	.word	0x20000620
 8003160:	cccccccd 	.word	0xcccccccd
 8003164:	20000710 	.word	0x20000710

08003168 <objetivo_hueco_usado>:
}

/////////////////////////////////
//mira si el hueco esta ocupado
//muy importante para recorrer el vector y saltarse el hueco vacio
bool objetivo_hueco_usado(uint8_t indice){
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return false; }
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	2b13      	cmp	r3, #19
 8003176:	d901      	bls.n	800317c <objetivo_hueco_usado+0x14>
 8003178:	2300      	movs	r3, #0
 800317a:	e007      	b.n	800318c <objetivo_hueco_usado+0x24>
	    return (huecos_ocupados[indice] == 1u);
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	4a06      	ldr	r2, [pc, #24]	@ (8003198 <objetivo_hueco_usado+0x30>)
 8003180:	5cd3      	ldrb	r3, [r2, r3]
 8003182:	2b01      	cmp	r3, #1
 8003184:	bf0c      	ite	eq
 8003186:	2301      	moveq	r3, #1
 8003188:	2300      	movne	r3, #0
 800318a:	b2db      	uxtb	r3, r3
}
 800318c:	4618      	mov	r0, r3
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr
 8003198:	20000710 	.word	0x20000710

0800319c <objetivo>:

/////////////////////////////////
//devuelve la informacion de posicion
//si hubiese indice concreto se busca direcctamnete si no hay que ir uno a uno
Posicion* objetivo(uint8_t indice){
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	4603      	mov	r3, r0
 80031a4:	71fb      	strb	r3, [r7, #7]
	if (indice >= MAXIMO_OBJETIVOS){ return NULL;}
 80031a6:	79fb      	ldrb	r3, [r7, #7]
 80031a8:	2b13      	cmp	r3, #19
 80031aa:	d901      	bls.n	80031b0 <objetivo+0x14>
 80031ac:	2300      	movs	r3, #0
 80031ae:	e00d      	b.n	80031cc <objetivo+0x30>
	if (huecos_ocupados[indice] == 0u){ return NULL; }
 80031b0:	79fb      	ldrb	r3, [r7, #7]
 80031b2:	4a09      	ldr	r2, [pc, #36]	@ (80031d8 <objetivo+0x3c>)
 80031b4:	5cd3      	ldrb	r3, [r2, r3]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <objetivo+0x22>
 80031ba:	2300      	movs	r3, #0
 80031bc:	e006      	b.n	80031cc <objetivo+0x30>
	    return &datos[indice];
 80031be:	79fa      	ldrb	r2, [r7, #7]
 80031c0:	4613      	mov	r3, r2
 80031c2:	005b      	lsls	r3, r3, #1
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4a04      	ldr	r2, [pc, #16]	@ (80031dc <objetivo+0x40>)
 80031ca:	4413      	add	r3, r2
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr
 80031d8:	20000710 	.word	0x20000710
 80031dc:	20000620 	.word	0x20000620

080031e0 <objetivo_objetivos_total>:

uint8_t objetivo_capacidad_total(void){ return MAXIMO_OBJETIVOS; }
uint8_t objetivo_objetivos_total(void){ return numero_objetivos; }
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	4b03      	ldr	r3, [pc, #12]	@ (80031f4 <objetivo_objetivos_total+0x14>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	4618      	mov	r0, r3
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	20000725 	.word	0x20000725

080031f8 <objetivo_abatidos_total>:
uint8_t objetivo_abatidos_total(void){ return numero_abatidos; }
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	4b03      	ldr	r3, [pc, #12]	@ (800320c <objetivo_abatidos_total+0x14>)
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop
 800320c:	20000726 	.word	0x20000726

08003210 <LidarInit>:

static VL53L0X_Dev_t vl53l0x_c;		//static para poder usar desde cualquier parte de aqui
static VL53L0X_DEV Dev = &vl53l0x_c;

// Inicializacion del sensor (vena as por defecto en github, me funciona asi que prefiero no tocarlo)
static void LidarInit() {
 8003210:	b580      	push	{r7, lr}
 8003212:	b082      	sub	sp, #8
 8003214:	af00      	add	r7, sp, #0
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;
	VL53L0X_WaitDeviceBooted( Dev );
 8003216:	4b2d      	ldr	r3, [pc, #180]	@ (80032cc <LidarInit+0xbc>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4618      	mov	r0, r3
 800321c:	f004 fc06 	bl	8007a2c <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit( Dev );
 8003220:	4b2a      	ldr	r3, [pc, #168]	@ (80032cc <LidarInit+0xbc>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4618      	mov	r0, r3
 8003226:	f004 f91d 	bl	8007464 <VL53L0X_DataInit>
	VL53L0X_StaticInit( Dev );
 800322a:	4b28      	ldr	r3, [pc, #160]	@ (80032cc <LidarInit+0xbc>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f004 fa7c 	bl	800772c <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8003234:	4b25      	ldr	r3, [pc, #148]	@ (80032cc <LidarInit+0xbc>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	1c7a      	adds	r2, r7, #1
 800323a:	1cb9      	adds	r1, r7, #2
 800323c:	4618      	mov	r0, r3
 800323e:	f005 f913 	bl	8008468 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8003242:	4b22      	ldr	r3, [pc, #136]	@ (80032cc <LidarInit+0xbc>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	1cfa      	adds	r2, r7, #3
 8003248:	1d39      	adds	r1, r7, #4
 800324a:	4618      	mov	r0, r3
 800324c:	f005 fd8e 	bl	8008d6c <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8003250:	4b1e      	ldr	r3, [pc, #120]	@ (80032cc <LidarInit+0xbc>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2100      	movs	r1, #0
 8003256:	4618      	mov	r0, r3
 8003258:	f004 fc86 	bl	8007b68 <VL53L0X_SetDeviceMode>

	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 800325c:	4b1b      	ldr	r3, [pc, #108]	@ (80032cc <LidarInit+0xbc>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2201      	movs	r2, #1
 8003262:	2100      	movs	r1, #0
 8003264:	4618      	mov	r0, r3
 8003266:	f004 fef9 	bl	800805c <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 800326a:	4b18      	ldr	r3, [pc, #96]	@ (80032cc <LidarInit+0xbc>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2201      	movs	r2, #1
 8003270:	2101      	movs	r1, #1
 8003272:	4618      	mov	r0, r3
 8003274:	f004 fef2 	bl	800805c <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8003278:	4b14      	ldr	r3, [pc, #80]	@ (80032cc <LidarInit+0xbc>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f641 1299 	movw	r2, #6553	@ 0x1999
 8003280:	2101      	movs	r1, #1
 8003282:	4618      	mov	r0, r3
 8003284:	f004 ff9a 	bl	80081bc <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8003288:	4b10      	ldr	r3, [pc, #64]	@ (80032cc <LidarInit+0xbc>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 8003290:	2100      	movs	r1, #0
 8003292:	4618      	mov	r0, r3
 8003294:	f004 ff92 	bl	80081bc <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8003298:	4b0c      	ldr	r3, [pc, #48]	@ (80032cc <LidarInit+0xbc>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f248 01e8 	movw	r1, #33000	@ 0x80e8
 80032a0:	4618      	mov	r0, r3
 80032a2:	f004 fcbf 	bl	8007c24 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 80032a6:	4b09      	ldr	r3, [pc, #36]	@ (80032cc <LidarInit+0xbc>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	2212      	movs	r2, #18
 80032ac:	2100      	movs	r1, #0
 80032ae:	4618      	mov	r0, r3
 80032b0:	f004 fcde 	bl	8007c70 <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 80032b4:	4b05      	ldr	r3, [pc, #20]	@ (80032cc <LidarInit+0xbc>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	220e      	movs	r2, #14
 80032ba:	2101      	movs	r1, #1
 80032bc:	4618      	mov	r0, r3
 80032be:	f004 fcd7 	bl	8007c70 <VL53L0X_SetVcselPulsePeriod>
}
 80032c2:	bf00      	nop
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20000018 	.word	0x20000018

080032d0 <LidarMedir>:

// Funcion para obtener la distancia de que detecta el sensor
VL53L0X_Error LidarMedir(VL53L0X_RangingMeasurementData_t *out)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
    return VL53L0X_PerformSingleRangingMeasurement(Dev, out);
 80032d8:	4b05      	ldr	r3, [pc, #20]	@ (80032f0 <LidarMedir+0x20>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4618      	mov	r0, r3
 80032e0:	f005 fb5c 	bl	800899c <VL53L0X_PerformSingleRangingMeasurement>
 80032e4:	4603      	mov	r3, r0
    // Delay para seguridad
    HAL_Delay(5);
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3708      	adds	r7, #8
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	20000018 	.word	0x20000018

080032f4 <LidarPreparacionFuncionamiento>:

// Funcion para arrancar el sensor con los parametros que establece la funcion LidarInit()
// Fijarse en que se le pasa como argumento el I2C al que pertenezca el sensor, ya que es necesario saber a cual I2C pertenece para prepararlo para poder obtener I2cHandle y I2cDevAddr
void LidarPreparacionFuncionamiento(I2C_HandleTypeDef *hi2c){
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
	Dev->I2cHandle = hi2c;
 80032fc:	4b16      	ldr	r3, [pc, #88]	@ (8003358 <LidarPreparacionFuncionamiento+0x64>)
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
	Dev->I2cDevAddr = 0x52;					// Direccion inicial del sensor
 8003306:	4b14      	ldr	r3, [pc, #80]	@ (8003358 <LidarPreparacionFuncionamiento+0x64>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2252      	movs	r2, #82	@ 0x52
 800330c:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160

	// Resetea el xshut cada vez que enra en funcionamiento para evitar fallos
	HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_RESET);
 8003310:	2200      	movs	r2, #0
 8003312:	2120      	movs	r1, #32
 8003314:	4811      	ldr	r0, [pc, #68]	@ (800335c <LidarPreparacionFuncionamiento+0x68>)
 8003316:	f001 fa59 	bl	80047cc <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800331a:	2032      	movs	r0, #50	@ 0x32
 800331c:	f000 faf0 	bl	8003900 <HAL_Delay>
	HAL_GPIO_WritePin(Lidar_xshutdown_GPIO_Port, Lidar_xshutdown_Pin, GPIO_PIN_SET);
 8003320:	2201      	movs	r2, #1
 8003322:	2120      	movs	r1, #32
 8003324:	480d      	ldr	r0, [pc, #52]	@ (800335c <LidarPreparacionFuncionamiento+0x68>)
 8003326:	f001 fa51 	bl	80047cc <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800332a:	2032      	movs	r0, #50	@ 0x32
 800332c:	f000 fae8 	bl	8003900 <HAL_Delay>

	LidarInit();							// Inicializa el sensor
 8003330:	f7ff ff6e 	bl	8003210 <LidarInit>

	VL53L0X_SetDeviceAddress(Dev, 0x62);	//Establece la direccion en la que se guardan los datos en 0x62
 8003334:	4b08      	ldr	r3, [pc, #32]	@ (8003358 <LidarPreparacionFuncionamiento+0x64>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	2162      	movs	r1, #98	@ 0x62
 800333a:	4618      	mov	r0, r3
 800333c:	f004 f879 	bl	8007432 <VL53L0X_SetDeviceAddress>
	HAL_Delay(10);
 8003340:	200a      	movs	r0, #10
 8003342:	f000 fadd 	bl	8003900 <HAL_Delay>
	Dev->I2cDevAddr = 0x62;					// Direccion del sensor en la que mide sus datos
 8003346:	4b04      	ldr	r3, [pc, #16]	@ (8003358 <LidarPreparacionFuncionamiento+0x64>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2262      	movs	r2, #98	@ 0x62
 800334c:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}
 8003358:	20000018 	.word	0x20000018
 800335c:	40020c00 	.word	0x40020c00

08003360 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003366:	2300      	movs	r3, #0
 8003368:	607b      	str	r3, [r7, #4]
 800336a:	4b10      	ldr	r3, [pc, #64]	@ (80033ac <HAL_MspInit+0x4c>)
 800336c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800336e:	4a0f      	ldr	r2, [pc, #60]	@ (80033ac <HAL_MspInit+0x4c>)
 8003370:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003374:	6453      	str	r3, [r2, #68]	@ 0x44
 8003376:	4b0d      	ldr	r3, [pc, #52]	@ (80033ac <HAL_MspInit+0x4c>)
 8003378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800337a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800337e:	607b      	str	r3, [r7, #4]
 8003380:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003382:	2300      	movs	r3, #0
 8003384:	603b      	str	r3, [r7, #0]
 8003386:	4b09      	ldr	r3, [pc, #36]	@ (80033ac <HAL_MspInit+0x4c>)
 8003388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338a:	4a08      	ldr	r2, [pc, #32]	@ (80033ac <HAL_MspInit+0x4c>)
 800338c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003390:	6413      	str	r3, [r2, #64]	@ 0x40
 8003392:	4b06      	ldr	r3, [pc, #24]	@ (80033ac <HAL_MspInit+0x4c>)
 8003394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339a:	603b      	str	r3, [r7, #0]
 800339c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800339e:	2007      	movs	r0, #7
 80033a0:	f001 f81e 	bl	80043e0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033a4:	bf00      	nop
 80033a6:	3708      	adds	r7, #8
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40023800 	.word	0x40023800

080033b0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b08c      	sub	sp, #48	@ 0x30
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b8:	f107 031c 	add.w	r3, r7, #28
 80033bc:	2200      	movs	r2, #0
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	605a      	str	r2, [r3, #4]
 80033c2:	609a      	str	r2, [r3, #8]
 80033c4:	60da      	str	r2, [r3, #12]
 80033c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a2e      	ldr	r2, [pc, #184]	@ (8003488 <HAL_ADC_MspInit+0xd8>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d128      	bne.n	8003424 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80033d2:	2300      	movs	r3, #0
 80033d4:	61bb      	str	r3, [r7, #24]
 80033d6:	4b2d      	ldr	r3, [pc, #180]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 80033d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033da:	4a2c      	ldr	r2, [pc, #176]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 80033dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033e0:	6453      	str	r3, [r2, #68]	@ 0x44
 80033e2:	4b2a      	ldr	r3, [pc, #168]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 80033e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ea:	61bb      	str	r3, [r7, #24]
 80033ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ee:	2300      	movs	r3, #0
 80033f0:	617b      	str	r3, [r7, #20]
 80033f2:	4b26      	ldr	r3, [pc, #152]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 80033f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f6:	4a25      	ldr	r2, [pc, #148]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 80033f8:	f043 0301 	orr.w	r3, r3, #1
 80033fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80033fe:	4b23      	ldr	r3, [pc, #140]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 8003400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003402:	f003 0301 	and.w	r3, r3, #1
 8003406:	617b      	str	r3, [r7, #20]
 8003408:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800340a:	2304      	movs	r3, #4
 800340c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800340e:	2303      	movs	r3, #3
 8003410:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003412:	2300      	movs	r3, #0
 8003414:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003416:	f107 031c 	add.w	r3, r7, #28
 800341a:	4619      	mov	r1, r3
 800341c:	481c      	ldr	r0, [pc, #112]	@ (8003490 <HAL_ADC_MspInit+0xe0>)
 800341e:	f001 f821 	bl	8004464 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003422:	e02c      	b.n	800347e <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a1a      	ldr	r2, [pc, #104]	@ (8003494 <HAL_ADC_MspInit+0xe4>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d127      	bne.n	800347e <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	4b16      	ldr	r3, [pc, #88]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 8003434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003436:	4a15      	ldr	r2, [pc, #84]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 8003438:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800343c:	6453      	str	r3, [r2, #68]	@ 0x44
 800343e:	4b13      	ldr	r3, [pc, #76]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 8003440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003442:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	60fb      	str	r3, [r7, #12]
 800344e:	4b0f      	ldr	r3, [pc, #60]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	4a0e      	ldr	r2, [pc, #56]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 8003454:	f043 0301 	orr.w	r3, r3, #1
 8003458:	6313      	str	r3, [r2, #48]	@ 0x30
 800345a:	4b0c      	ldr	r3, [pc, #48]	@ (800348c <HAL_ADC_MspInit+0xdc>)
 800345c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345e:	f003 0301 	and.w	r3, r3, #1
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003466:	2308      	movs	r3, #8
 8003468:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800346a:	2303      	movs	r3, #3
 800346c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346e:	2300      	movs	r3, #0
 8003470:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003472:	f107 031c 	add.w	r3, r7, #28
 8003476:	4619      	mov	r1, r3
 8003478:	4805      	ldr	r0, [pc, #20]	@ (8003490 <HAL_ADC_MspInit+0xe0>)
 800347a:	f000 fff3 	bl	8004464 <HAL_GPIO_Init>
}
 800347e:	bf00      	nop
 8003480:	3730      	adds	r7, #48	@ 0x30
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	40012000 	.word	0x40012000
 800348c:	40023800 	.word	0x40023800
 8003490:	40020000 	.word	0x40020000
 8003494:	40012100 	.word	0x40012100

08003498 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b08c      	sub	sp, #48	@ 0x30
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034a0:	f107 031c 	add.w	r3, r7, #28
 80034a4:	2200      	movs	r2, #0
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	605a      	str	r2, [r3, #4]
 80034aa:	609a      	str	r2, [r3, #8]
 80034ac:	60da      	str	r2, [r3, #12]
 80034ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a32      	ldr	r2, [pc, #200]	@ (8003580 <HAL_I2C_MspInit+0xe8>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d12c      	bne.n	8003514 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034ba:	2300      	movs	r3, #0
 80034bc:	61bb      	str	r3, [r7, #24]
 80034be:	4b31      	ldr	r3, [pc, #196]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 80034c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c2:	4a30      	ldr	r2, [pc, #192]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 80034c4:	f043 0302 	orr.w	r3, r3, #2
 80034c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80034ca:	4b2e      	ldr	r3, [pc, #184]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 80034cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	61bb      	str	r3, [r7, #24]
 80034d4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034d6:	23c0      	movs	r3, #192	@ 0xc0
 80034d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034da:	2312      	movs	r3, #18
 80034dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034de:	2300      	movs	r3, #0
 80034e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034e2:	2303      	movs	r3, #3
 80034e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80034e6:	2304      	movs	r3, #4
 80034e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034ea:	f107 031c 	add.w	r3, r7, #28
 80034ee:	4619      	mov	r1, r3
 80034f0:	4825      	ldr	r0, [pc, #148]	@ (8003588 <HAL_I2C_MspInit+0xf0>)
 80034f2:	f000 ffb7 	bl	8004464 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	4b22      	ldr	r3, [pc, #136]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	4a21      	ldr	r2, [pc, #132]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 8003500:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003504:	6413      	str	r3, [r2, #64]	@ 0x40
 8003506:	4b1f      	ldr	r3, [pc, #124]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 8003508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800350a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800350e:	617b      	str	r3, [r7, #20]
 8003510:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003512:	e031      	b.n	8003578 <HAL_I2C_MspInit+0xe0>
  else if(hi2c->Instance==I2C2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a1c      	ldr	r2, [pc, #112]	@ (800358c <HAL_I2C_MspInit+0xf4>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d12c      	bne.n	8003578 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	613b      	str	r3, [r7, #16]
 8003522:	4b18      	ldr	r3, [pc, #96]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	4a17      	ldr	r2, [pc, #92]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 8003528:	f043 0302 	orr.w	r3, r3, #2
 800352c:	6313      	str	r3, [r2, #48]	@ 0x30
 800352e:	4b15      	ldr	r3, [pc, #84]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 8003530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	613b      	str	r3, [r7, #16]
 8003538:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800353a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800353e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003540:	2312      	movs	r3, #18
 8003542:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003544:	2300      	movs	r3, #0
 8003546:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003548:	2303      	movs	r3, #3
 800354a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800354c:	2304      	movs	r3, #4
 800354e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003550:	f107 031c 	add.w	r3, r7, #28
 8003554:	4619      	mov	r1, r3
 8003556:	480c      	ldr	r0, [pc, #48]	@ (8003588 <HAL_I2C_MspInit+0xf0>)
 8003558:	f000 ff84 	bl	8004464 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800355c:	2300      	movs	r3, #0
 800355e:	60fb      	str	r3, [r7, #12]
 8003560:	4b08      	ldr	r3, [pc, #32]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 8003562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003564:	4a07      	ldr	r2, [pc, #28]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 8003566:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800356a:	6413      	str	r3, [r2, #64]	@ 0x40
 800356c:	4b05      	ldr	r3, [pc, #20]	@ (8003584 <HAL_I2C_MspInit+0xec>)
 800356e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003570:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	68fb      	ldr	r3, [r7, #12]
}
 8003578:	bf00      	nop
 800357a:	3730      	adds	r7, #48	@ 0x30
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40005400 	.word	0x40005400
 8003584:	40023800 	.word	0x40023800
 8003588:	40020400 	.word	0x40020400
 800358c:	40005800 	.word	0x40005800

08003590 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b08a      	sub	sp, #40	@ 0x28
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003598:	f107 0314 	add.w	r3, r7, #20
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]
 80035a0:	605a      	str	r2, [r3, #4]
 80035a2:	609a      	str	r2, [r3, #8]
 80035a4:	60da      	str	r2, [r3, #12]
 80035a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a19      	ldr	r2, [pc, #100]	@ (8003614 <HAL_SPI_MspInit+0x84>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d12c      	bne.n	800360c <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80035b2:	2300      	movs	r3, #0
 80035b4:	613b      	str	r3, [r7, #16]
 80035b6:	4b18      	ldr	r3, [pc, #96]	@ (8003618 <HAL_SPI_MspInit+0x88>)
 80035b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ba:	4a17      	ldr	r2, [pc, #92]	@ (8003618 <HAL_SPI_MspInit+0x88>)
 80035bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80035c2:	4b15      	ldr	r3, [pc, #84]	@ (8003618 <HAL_SPI_MspInit+0x88>)
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	4b11      	ldr	r3, [pc, #68]	@ (8003618 <HAL_SPI_MspInit+0x88>)
 80035d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d6:	4a10      	ldr	r2, [pc, #64]	@ (8003618 <HAL_SPI_MspInit+0x88>)
 80035d8:	f043 0302 	orr.w	r3, r3, #2
 80035dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80035de:	4b0e      	ldr	r3, [pc, #56]	@ (8003618 <HAL_SPI_MspInit+0x88>)
 80035e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	60fb      	str	r3, [r7, #12]
 80035e8:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80035ea:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80035ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f0:	2302      	movs	r3, #2
 80035f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f4:	2300      	movs	r3, #0
 80035f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035f8:	2303      	movs	r3, #3
 80035fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80035fc:	2305      	movs	r3, #5
 80035fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003600:	f107 0314 	add.w	r3, r7, #20
 8003604:	4619      	mov	r1, r3
 8003606:	4805      	ldr	r0, [pc, #20]	@ (800361c <HAL_SPI_MspInit+0x8c>)
 8003608:	f000 ff2c 	bl	8004464 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800360c:	bf00      	nop
 800360e:	3728      	adds	r7, #40	@ 0x28
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40003800 	.word	0x40003800
 8003618:	40023800 	.word	0x40023800
 800361c:	40020400 	.word	0x40020400

08003620 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003620:	b480      	push	{r7}
 8003622:	b085      	sub	sp, #20
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a0b      	ldr	r2, [pc, #44]	@ (800365c <HAL_TIM_Base_MspInit+0x3c>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d10d      	bne.n	800364e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	60fb      	str	r3, [r7, #12]
 8003636:	4b0a      	ldr	r3, [pc, #40]	@ (8003660 <HAL_TIM_Base_MspInit+0x40>)
 8003638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800363a:	4a09      	ldr	r2, [pc, #36]	@ (8003660 <HAL_TIM_Base_MspInit+0x40>)
 800363c:	f043 0301 	orr.w	r3, r3, #1
 8003640:	6453      	str	r3, [r2, #68]	@ 0x44
 8003642:	4b07      	ldr	r3, [pc, #28]	@ (8003660 <HAL_TIM_Base_MspInit+0x40>)
 8003644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	60fb      	str	r3, [r7, #12]
 800364c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800364e:	bf00      	nop
 8003650:	3714      	adds	r7, #20
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
 800365a:	bf00      	nop
 800365c:	40010000 	.word	0x40010000
 8003660:	40023800 	.word	0x40023800

08003664 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800366c:	f107 030c 	add.w	r3, r7, #12
 8003670:	2200      	movs	r2, #0
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	605a      	str	r2, [r3, #4]
 8003676:	609a      	str	r2, [r3, #8]
 8003678:	60da      	str	r2, [r3, #12]
 800367a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a12      	ldr	r2, [pc, #72]	@ (80036cc <HAL_TIM_MspPostInit+0x68>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d11e      	bne.n	80036c4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003686:	2300      	movs	r3, #0
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	4b11      	ldr	r3, [pc, #68]	@ (80036d0 <HAL_TIM_MspPostInit+0x6c>)
 800368c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368e:	4a10      	ldr	r2, [pc, #64]	@ (80036d0 <HAL_TIM_MspPostInit+0x6c>)
 8003690:	f043 0310 	orr.w	r3, r3, #16
 8003694:	6313      	str	r3, [r2, #48]	@ 0x30
 8003696:	4b0e      	ldr	r3, [pc, #56]	@ (80036d0 <HAL_TIM_MspPostInit+0x6c>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369a:	f003 0310 	and.w	r3, r3, #16
 800369e:	60bb      	str	r3, [r7, #8]
 80036a0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 80036a2:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 80036a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036a8:	2302      	movs	r3, #2
 80036aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b0:	2300      	movs	r3, #0
 80036b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80036b4:	2301      	movs	r3, #1
 80036b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80036b8:	f107 030c 	add.w	r3, r7, #12
 80036bc:	4619      	mov	r1, r3
 80036be:	4805      	ldr	r0, [pc, #20]	@ (80036d4 <HAL_TIM_MspPostInit+0x70>)
 80036c0:	f000 fed0 	bl	8004464 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80036c4:	bf00      	nop
 80036c6:	3720      	adds	r7, #32
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40010000 	.word	0x40010000
 80036d0:	40023800 	.word	0x40023800
 80036d4:	40021000 	.word	0x40021000

080036d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80036dc:	bf00      	nop
 80036de:	e7fd      	b.n	80036dc <NMI_Handler+0x4>

080036e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036e4:	bf00      	nop
 80036e6:	e7fd      	b.n	80036e4 <HardFault_Handler+0x4>

080036e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036ec:	bf00      	nop
 80036ee:	e7fd      	b.n	80036ec <MemManage_Handler+0x4>

080036f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036f4:	bf00      	nop
 80036f6:	e7fd      	b.n	80036f4 <BusFault_Handler+0x4>

080036f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036fc:	bf00      	nop
 80036fe:	e7fd      	b.n	80036fc <UsageFault_Handler+0x4>

08003700 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003704:	bf00      	nop
 8003706:	46bd      	mov	sp, r7
 8003708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370c:	4770      	bx	lr

0800370e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800370e:	b480      	push	{r7}
 8003710:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003712:	bf00      	nop
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr

0800372a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800372e:	f000 f8c7 	bl	80038c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003732:	bf00      	nop
 8003734:	bd80      	pop	{r7, pc}
	...

08003738 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b086      	sub	sp, #24
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003740:	4a14      	ldr	r2, [pc, #80]	@ (8003794 <_sbrk+0x5c>)
 8003742:	4b15      	ldr	r3, [pc, #84]	@ (8003798 <_sbrk+0x60>)
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800374c:	4b13      	ldr	r3, [pc, #76]	@ (800379c <_sbrk+0x64>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d102      	bne.n	800375a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003754:	4b11      	ldr	r3, [pc, #68]	@ (800379c <_sbrk+0x64>)
 8003756:	4a12      	ldr	r2, [pc, #72]	@ (80037a0 <_sbrk+0x68>)
 8003758:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800375a:	4b10      	ldr	r3, [pc, #64]	@ (800379c <_sbrk+0x64>)
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4413      	add	r3, r2
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	429a      	cmp	r2, r3
 8003766:	d207      	bcs.n	8003778 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003768:	f008 fea0 	bl	800c4ac <__errno>
 800376c:	4603      	mov	r3, r0
 800376e:	220c      	movs	r2, #12
 8003770:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003772:	f04f 33ff 	mov.w	r3, #4294967295
 8003776:	e009      	b.n	800378c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003778:	4b08      	ldr	r3, [pc, #32]	@ (800379c <_sbrk+0x64>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800377e:	4b07      	ldr	r3, [pc, #28]	@ (800379c <_sbrk+0x64>)
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4413      	add	r3, r2
 8003786:	4a05      	ldr	r2, [pc, #20]	@ (800379c <_sbrk+0x64>)
 8003788:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800378a:	68fb      	ldr	r3, [r7, #12]
}
 800378c:	4618      	mov	r0, r3
 800378e:	3718      	adds	r7, #24
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	20020000 	.word	0x20020000
 8003798:	00000400 	.word	0x00000400
 800379c:	200008b8 	.word	0x200008b8
 80037a0:	20000a48 	.word	0x20000a48

080037a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037a4:	b480      	push	{r7}
 80037a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037a8:	4b06      	ldr	r3, [pc, #24]	@ (80037c4 <SystemInit+0x20>)
 80037aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ae:	4a05      	ldr	r2, [pc, #20]	@ (80037c4 <SystemInit+0x20>)
 80037b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80037b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80037b8:	bf00      	nop
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop
 80037c4:	e000ed00 	.word	0xe000ed00

080037c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80037c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003800 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80037cc:	f7ff ffea 	bl	80037a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80037d0:	480c      	ldr	r0, [pc, #48]	@ (8003804 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80037d2:	490d      	ldr	r1, [pc, #52]	@ (8003808 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80037d4:	4a0d      	ldr	r2, [pc, #52]	@ (800380c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80037d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037d8:	e002      	b.n	80037e0 <LoopCopyDataInit>

080037da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037de:	3304      	adds	r3, #4

080037e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037e4:	d3f9      	bcc.n	80037da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003810 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80037e8:	4c0a      	ldr	r4, [pc, #40]	@ (8003814 <LoopFillZerobss+0x22>)
  movs r3, #0
 80037ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037ec:	e001      	b.n	80037f2 <LoopFillZerobss>

080037ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037f0:	3204      	adds	r2, #4

080037f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037f4:	d3fb      	bcc.n	80037ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80037f6:	f008 fe5f 	bl	800c4b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80037fa:	f7fe fa2d 	bl	8001c58 <main>
  bx  lr    
 80037fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003800:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003804:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003808:	20000334 	.word	0x20000334
  ldr r2, =_sidata
 800380c:	0800e6b8 	.word	0x0800e6b8
  ldr r2, =_sbss
 8003810:	20000334 	.word	0x20000334
  ldr r4, =_ebss
 8003814:	20000a48 	.word	0x20000a48

08003818 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003818:	e7fe      	b.n	8003818 <CAN1_RX0_IRQHandler>
	...

0800381c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003820:	4b0e      	ldr	r3, [pc, #56]	@ (800385c <HAL_Init+0x40>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a0d      	ldr	r2, [pc, #52]	@ (800385c <HAL_Init+0x40>)
 8003826:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800382a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800382c:	4b0b      	ldr	r3, [pc, #44]	@ (800385c <HAL_Init+0x40>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a0a      	ldr	r2, [pc, #40]	@ (800385c <HAL_Init+0x40>)
 8003832:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003836:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003838:	4b08      	ldr	r3, [pc, #32]	@ (800385c <HAL_Init+0x40>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a07      	ldr	r2, [pc, #28]	@ (800385c <HAL_Init+0x40>)
 800383e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003842:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003844:	2003      	movs	r0, #3
 8003846:	f000 fdcb 	bl	80043e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800384a:	2000      	movs	r0, #0
 800384c:	f000 f808 	bl	8003860 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003850:	f7ff fd86 	bl	8003360 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40023c00 	.word	0x40023c00

08003860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003868:	4b12      	ldr	r3, [pc, #72]	@ (80038b4 <HAL_InitTick+0x54>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	4b12      	ldr	r3, [pc, #72]	@ (80038b8 <HAL_InitTick+0x58>)
 800386e:	781b      	ldrb	r3, [r3, #0]
 8003870:	4619      	mov	r1, r3
 8003872:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003876:	fbb3 f3f1 	udiv	r3, r3, r1
 800387a:	fbb2 f3f3 	udiv	r3, r2, r3
 800387e:	4618      	mov	r0, r3
 8003880:	f000 fde3 	bl	800444a <HAL_SYSTICK_Config>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e00e      	b.n	80038ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b0f      	cmp	r3, #15
 8003892:	d80a      	bhi.n	80038aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003894:	2200      	movs	r2, #0
 8003896:	6879      	ldr	r1, [r7, #4]
 8003898:	f04f 30ff 	mov.w	r0, #4294967295
 800389c:	f000 fdab 	bl	80043f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80038a0:	4a06      	ldr	r2, [pc, #24]	@ (80038bc <HAL_InitTick+0x5c>)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	e000      	b.n	80038ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3708      	adds	r7, #8
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	2000001c 	.word	0x2000001c
 80038b8:	20000024 	.word	0x20000024
 80038bc:	20000020 	.word	0x20000020

080038c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038c0:	b480      	push	{r7}
 80038c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038c4:	4b06      	ldr	r3, [pc, #24]	@ (80038e0 <HAL_IncTick+0x20>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	461a      	mov	r2, r3
 80038ca:	4b06      	ldr	r3, [pc, #24]	@ (80038e4 <HAL_IncTick+0x24>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4413      	add	r3, r2
 80038d0:	4a04      	ldr	r2, [pc, #16]	@ (80038e4 <HAL_IncTick+0x24>)
 80038d2:	6013      	str	r3, [r2, #0]
}
 80038d4:	bf00      	nop
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr
 80038de:	bf00      	nop
 80038e0:	20000024 	.word	0x20000024
 80038e4:	200008bc 	.word	0x200008bc

080038e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038e8:	b480      	push	{r7}
 80038ea:	af00      	add	r7, sp, #0
  return uwTick;
 80038ec:	4b03      	ldr	r3, [pc, #12]	@ (80038fc <HAL_GetTick+0x14>)
 80038ee:	681b      	ldr	r3, [r3, #0]
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	200008bc 	.word	0x200008bc

08003900 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003908:	f7ff ffee 	bl	80038e8 <HAL_GetTick>
 800390c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003918:	d005      	beq.n	8003926 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800391a:	4b0a      	ldr	r3, [pc, #40]	@ (8003944 <HAL_Delay+0x44>)
 800391c:	781b      	ldrb	r3, [r3, #0]
 800391e:	461a      	mov	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	4413      	add	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003926:	bf00      	nop
 8003928:	f7ff ffde 	bl	80038e8 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	429a      	cmp	r2, r3
 8003936:	d8f7      	bhi.n	8003928 <HAL_Delay+0x28>
  {
  }
}
 8003938:	bf00      	nop
 800393a:	bf00      	nop
 800393c:	3710      	adds	r7, #16
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	20000024 	.word	0x20000024

08003948 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003950:	2300      	movs	r3, #0
 8003952:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d101      	bne.n	800395e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
 800395c:	e033      	b.n	80039c6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	2b00      	cmp	r3, #0
 8003964:	d109      	bne.n	800397a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7ff fd22 	bl	80033b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	f003 0310 	and.w	r3, r3, #16
 8003982:	2b00      	cmp	r3, #0
 8003984:	d118      	bne.n	80039b8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800398e:	f023 0302 	bic.w	r3, r3, #2
 8003992:	f043 0202 	orr.w	r2, r3, #2
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 fb4a 	bl	8004034 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039aa:	f023 0303 	bic.w	r3, r3, #3
 80039ae:	f043 0201 	orr.w	r2, r3, #1
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	641a      	str	r2, [r3, #64]	@ 0x40
 80039b6:	e001      	b.n	80039bc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80039c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3710      	adds	r7, #16
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
	...

080039d0 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80039d8:	2300      	movs	r3, #0
 80039da:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d101      	bne.n	80039ea <HAL_ADC_Start_IT+0x1a>
 80039e6:	2302      	movs	r3, #2
 80039e8:	e0bd      	b.n	8003b66 <HAL_ADC_Start_IT+0x196>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2201      	movs	r2, #1
 80039ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d018      	beq.n	8003a32 <HAL_ADC_Start_IT+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0201 	orr.w	r2, r2, #1
 8003a0e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003a10:	4b58      	ldr	r3, [pc, #352]	@ (8003b74 <HAL_ADC_Start_IT+0x1a4>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a58      	ldr	r2, [pc, #352]	@ (8003b78 <HAL_ADC_Start_IT+0x1a8>)
 8003a16:	fba2 2303 	umull	r2, r3, r2, r3
 8003a1a:	0c9a      	lsrs	r2, r3, #18
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	005b      	lsls	r3, r3, #1
 8003a20:	4413      	add	r3, r2
 8003a22:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003a24:	e002      	b.n	8003a2c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1f9      	bne.n	8003a26 <HAL_ADC_Start_IT+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	f040 8085 	bne.w	8003b4c <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003a4a:	f023 0301 	bic.w	r3, r3, #1
 8003a4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d007      	beq.n	8003a74 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a68:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003a6c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a80:	d106      	bne.n	8003a90 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a86:	f023 0206 	bic.w	r2, r3, #6
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	645a      	str	r2, [r3, #68]	@ 0x44
 8003a8e:	e002      	b.n	8003a96 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2200      	movs	r2, #0
 8003a94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a9e:	4b37      	ldr	r3, [pc, #220]	@ (8003b7c <HAL_ADC_Start_IT+0x1ac>)
 8003aa0:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003aaa:	601a      	str	r2, [r3, #0]

    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6812      	ldr	r2, [r2, #0]
 8003ab6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003aba:	f043 0320 	orr.w	r3, r3, #32
 8003abe:	6053      	str	r3, [r2, #4]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d12a      	bne.n	8003b22 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a2b      	ldr	r2, [pc, #172]	@ (8003b80 <HAL_ADC_Start_IT+0x1b0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d015      	beq.n	8003b02 <HAL_ADC_Start_IT+0x132>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a2a      	ldr	r2, [pc, #168]	@ (8003b84 <HAL_ADC_Start_IT+0x1b4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d105      	bne.n	8003aec <HAL_ADC_Start_IT+0x11c>
 8003ae0:	4b26      	ldr	r3, [pc, #152]	@ (8003b7c <HAL_ADC_Start_IT+0x1ac>)
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f003 031f 	and.w	r3, r3, #31
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00a      	beq.n	8003b02 <HAL_ADC_Start_IT+0x132>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a25      	ldr	r2, [pc, #148]	@ (8003b88 <HAL_ADC_Start_IT+0x1b8>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d136      	bne.n	8003b64 <HAL_ADC_Start_IT+0x194>
 8003af6:	4b21      	ldr	r3, [pc, #132]	@ (8003b7c <HAL_ADC_Start_IT+0x1ac>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f003 0310 	and.w	r3, r3, #16
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d130      	bne.n	8003b64 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d129      	bne.n	8003b64 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	689a      	ldr	r2, [r3, #8]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	e020      	b.n	8003b64 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a16      	ldr	r2, [pc, #88]	@ (8003b80 <HAL_ADC_Start_IT+0x1b0>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d11b      	bne.n	8003b64 <HAL_ADC_Start_IT+0x194>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d114      	bne.n	8003b64 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	689a      	ldr	r2, [r3, #8]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003b48:	609a      	str	r2, [r3, #8]
 8003b4a:	e00b      	b.n	8003b64 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b50:	f043 0210 	orr.w	r2, r3, #16
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b5c:	f043 0201 	orr.w	r2, r3, #1
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8003b64:	2300      	movs	r3, #0
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3714      	adds	r7, #20
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b70:	4770      	bx	lr
 8003b72:	bf00      	nop
 8003b74:	2000001c 	.word	0x2000001c
 8003b78:	431bde83 	.word	0x431bde83
 8003b7c:	40012300 	.word	0x40012300
 8003b80:	40012000 	.word	0x40012000
 8003b84:	40012100 	.word	0x40012100
 8003b88:	40012200 	.word	0x40012200

08003b8c <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f003 0302 	and.w	r3, r3, #2
 8003bb2:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	f003 0320 	and.w	r3, r3, #32
 8003bba:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d049      	beq.n	8003c56 <HAL_ADC_IRQHandler+0xca>
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d046      	beq.n	8003c56 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bcc:	f003 0310 	and.w	r3, r3, #16
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d105      	bne.n	8003be0 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d12b      	bne.n	8003c46 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d127      	bne.n	8003c46 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfc:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d006      	beq.n	8003c12 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d119      	bne.n	8003c46 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	685a      	ldr	r2, [r3, #4]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f022 0220 	bic.w	r2, r2, #32
 8003c20:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c26:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c32:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d105      	bne.n	8003c46 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3e:	f043 0201 	orr.w	r2, r3, #1
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	f7fd ffd2 	bl	8001bf0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f06f 0212 	mvn.w	r2, #18
 8003c54:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f003 0304 	and.w	r3, r3, #4
 8003c5c:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c64:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d057      	beq.n	8003d1c <HAL_ADC_IRQHandler+0x190>
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d054      	beq.n	8003d1c <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	f003 0310 	and.w	r3, r3, #16
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d105      	bne.n	8003c8a <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c82:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d139      	bne.n	8003d0c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d006      	beq.n	8003cb4 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d12b      	bne.n	8003d0c <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d124      	bne.n	8003d0c <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d11d      	bne.n	8003d0c <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d119      	bne.n	8003d0c <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685a      	ldr	r2, [r3, #4]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ce6:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d105      	bne.n	8003d0c <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d04:	f043 0201 	orr.w	r2, r3, #1
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 fa8d 	bl	800422c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f06f 020c 	mvn.w	r2, #12
 8003d1a:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d2a:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d017      	beq.n	8003d62 <HAL_ADC_IRQHandler+0x1d6>
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d014      	beq.n	8003d62 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d10d      	bne.n	8003d62 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d4a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 f837 	bl	8003dc6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f06f 0201 	mvn.w	r2, #1
 8003d60:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f003 0320 	and.w	r3, r3, #32
 8003d68:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003d70:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d015      	beq.n	8003da4 <HAL_ADC_IRQHandler+0x218>
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d012      	beq.n	8003da4 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d82:	f043 0202 	orr.w	r2, r3, #2
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f06f 0220 	mvn.w	r2, #32
 8003d92:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 f820 	bl	8003dda <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f06f 0220 	mvn.w	r2, #32
 8003da2:	601a      	str	r2, [r3, #0]
  }
}
 8003da4:	bf00      	nop
 8003da6:	3718      	adds	r7, #24
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b083      	sub	sp, #12
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	370c      	adds	r7, #12
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr

08003dc6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd8:	4770      	bx	lr

08003dda <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003dda:	b480      	push	{r7}
 8003ddc:	b083      	sub	sp, #12
 8003dde:	af00      	add	r7, sp, #0
 8003de0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003de2:	bf00      	nop
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
	...

08003df0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b085      	sub	sp, #20
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d101      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x1c>
 8003e08:	2302      	movs	r3, #2
 8003e0a:	e105      	b.n	8004018 <HAL_ADC_ConfigChannel+0x228>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b09      	cmp	r3, #9
 8003e1a:	d925      	bls.n	8003e68 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68d9      	ldr	r1, [r3, #12]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	b29b      	uxth	r3, r3
 8003e28:	461a      	mov	r2, r3
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	4413      	add	r3, r2
 8003e30:	3b1e      	subs	r3, #30
 8003e32:	2207      	movs	r2, #7
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	43da      	mvns	r2, r3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	400a      	ands	r2, r1
 8003e40:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	68d9      	ldr	r1, [r3, #12]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	689a      	ldr	r2, [r3, #8]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	b29b      	uxth	r3, r3
 8003e52:	4618      	mov	r0, r3
 8003e54:	4603      	mov	r3, r0
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	4403      	add	r3, r0
 8003e5a:	3b1e      	subs	r3, #30
 8003e5c:	409a      	lsls	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	430a      	orrs	r2, r1
 8003e64:	60da      	str	r2, [r3, #12]
 8003e66:	e022      	b.n	8003eae <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6919      	ldr	r1, [r3, #16]
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	461a      	mov	r2, r3
 8003e76:	4613      	mov	r3, r2
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	4413      	add	r3, r2
 8003e7c:	2207      	movs	r2, #7
 8003e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e82:	43da      	mvns	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	400a      	ands	r2, r1
 8003e8a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6919      	ldr	r1, [r3, #16]
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	689a      	ldr	r2, [r3, #8]
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	4403      	add	r3, r0
 8003ea4:	409a      	lsls	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	2b06      	cmp	r3, #6
 8003eb4:	d824      	bhi.n	8003f00 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685a      	ldr	r2, [r3, #4]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	4413      	add	r3, r2
 8003ec6:	3b05      	subs	r3, #5
 8003ec8:	221f      	movs	r2, #31
 8003eca:	fa02 f303 	lsl.w	r3, r2, r3
 8003ece:	43da      	mvns	r2, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	400a      	ands	r2, r1
 8003ed6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	4613      	mov	r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	4413      	add	r3, r2
 8003ef0:	3b05      	subs	r3, #5
 8003ef2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	635a      	str	r2, [r3, #52]	@ 0x34
 8003efe:	e04c      	b.n	8003f9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b0c      	cmp	r3, #12
 8003f06:	d824      	bhi.n	8003f52 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	685a      	ldr	r2, [r3, #4]
 8003f12:	4613      	mov	r3, r2
 8003f14:	009b      	lsls	r3, r3, #2
 8003f16:	4413      	add	r3, r2
 8003f18:	3b23      	subs	r3, #35	@ 0x23
 8003f1a:	221f      	movs	r2, #31
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	43da      	mvns	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	400a      	ands	r2, r1
 8003f28:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	4618      	mov	r0, r3
 8003f38:	683b      	ldr	r3, [r7, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	4413      	add	r3, r2
 8003f42:	3b23      	subs	r3, #35	@ 0x23
 8003f44:	fa00 f203 	lsl.w	r2, r0, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f50:	e023      	b.n	8003f9a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	4413      	add	r3, r2
 8003f62:	3b41      	subs	r3, #65	@ 0x41
 8003f64:	221f      	movs	r2, #31
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	43da      	mvns	r2, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	400a      	ands	r2, r1
 8003f72:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	4618      	mov	r0, r3
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685a      	ldr	r2, [r3, #4]
 8003f86:	4613      	mov	r3, r2
 8003f88:	009b      	lsls	r3, r3, #2
 8003f8a:	4413      	add	r3, r2
 8003f8c:	3b41      	subs	r3, #65	@ 0x41
 8003f8e:	fa00 f203 	lsl.w	r2, r0, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	430a      	orrs	r2, r1
 8003f98:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003f9a:	4b22      	ldr	r3, [pc, #136]	@ (8004024 <HAL_ADC_ConfigChannel+0x234>)
 8003f9c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a21      	ldr	r2, [pc, #132]	@ (8004028 <HAL_ADC_ConfigChannel+0x238>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d109      	bne.n	8003fbc <HAL_ADC_ConfigChannel+0x1cc>
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	2b12      	cmp	r3, #18
 8003fae:	d105      	bne.n	8003fbc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a19      	ldr	r2, [pc, #100]	@ (8004028 <HAL_ADC_ConfigChannel+0x238>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d123      	bne.n	800400e <HAL_ADC_ConfigChannel+0x21e>
 8003fc6:	683b      	ldr	r3, [r7, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2b10      	cmp	r3, #16
 8003fcc:	d003      	beq.n	8003fd6 <HAL_ADC_ConfigChannel+0x1e6>
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	2b11      	cmp	r3, #17
 8003fd4:	d11b      	bne.n	800400e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2b10      	cmp	r3, #16
 8003fe8:	d111      	bne.n	800400e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003fea:	4b10      	ldr	r3, [pc, #64]	@ (800402c <HAL_ADC_ConfigChannel+0x23c>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a10      	ldr	r2, [pc, #64]	@ (8004030 <HAL_ADC_ConfigChannel+0x240>)
 8003ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff4:	0c9a      	lsrs	r2, r3, #18
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	4413      	add	r3, r2
 8003ffc:	005b      	lsls	r3, r3, #1
 8003ffe:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004000:	e002      	b.n	8004008 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	3b01      	subs	r3, #1
 8004006:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f9      	bne.n	8004002 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	3714      	adds	r7, #20
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr
 8004024:	40012300 	.word	0x40012300
 8004028:	40012000 	.word	0x40012000
 800402c:	2000001c 	.word	0x2000001c
 8004030:	431bde83 	.word	0x431bde83

08004034 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004034:	b480      	push	{r7}
 8004036:	b085      	sub	sp, #20
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800403c:	4b79      	ldr	r3, [pc, #484]	@ (8004224 <ADC_Init+0x1f0>)
 800403e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	431a      	orrs	r2, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	685a      	ldr	r2, [r3, #4]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004068:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	6859      	ldr	r1, [r3, #4]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	021a      	lsls	r2, r3, #8
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	430a      	orrs	r2, r1
 800407c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800408c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6859      	ldr	r1, [r3, #4]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689a      	ldr	r2, [r3, #8]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	689a      	ldr	r2, [r3, #8]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80040ae:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6899      	ldr	r1, [r3, #8]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	68da      	ldr	r2, [r3, #12]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	430a      	orrs	r2, r1
 80040c0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c6:	4a58      	ldr	r2, [pc, #352]	@ (8004228 <ADC_Init+0x1f4>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d022      	beq.n	8004112 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80040da:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6899      	ldr	r1, [r3, #8]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	689a      	ldr	r2, [r3, #8]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80040fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6899      	ldr	r1, [r3, #8]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	609a      	str	r2, [r3, #8]
 8004110:	e00f      	b.n	8004132 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	689a      	ldr	r2, [r3, #8]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004120:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	689a      	ldr	r2, [r3, #8]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004130:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f022 0202 	bic.w	r2, r2, #2
 8004140:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	6899      	ldr	r1, [r3, #8]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	7e1b      	ldrb	r3, [r3, #24]
 800414c:	005a      	lsls	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	430a      	orrs	r2, r1
 8004154:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f893 3020 	ldrb.w	r3, [r3, #32]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d01b      	beq.n	8004198 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800416e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	685a      	ldr	r2, [r3, #4]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800417e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6859      	ldr	r1, [r3, #4]
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418a:	3b01      	subs	r3, #1
 800418c:	035a      	lsls	r2, r3, #13
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	430a      	orrs	r2, r1
 8004194:	605a      	str	r2, [r3, #4]
 8004196:	e007      	b.n	80041a8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	685a      	ldr	r2, [r3, #4]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041a6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80041b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69db      	ldr	r3, [r3, #28]
 80041c2:	3b01      	subs	r3, #1
 80041c4:	051a      	lsls	r2, r3, #20
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	430a      	orrs	r2, r1
 80041cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	689a      	ldr	r2, [r3, #8]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80041dc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	6899      	ldr	r1, [r3, #8]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80041ea:	025a      	lsls	r2, r3, #9
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	430a      	orrs	r2, r1
 80041f2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	689a      	ldr	r2, [r3, #8]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004202:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	6899      	ldr	r1, [r3, #8]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	029a      	lsls	r2, r3, #10
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	430a      	orrs	r2, r1
 8004216:	609a      	str	r2, [r3, #8]
}
 8004218:	bf00      	nop
 800421a:	3714      	adds	r7, #20
 800421c:	46bd      	mov	sp, r7
 800421e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004222:	4770      	bx	lr
 8004224:	40012300 	.word	0x40012300
 8004228:	0f000001 	.word	0x0f000001

0800422c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	f003 0307 	and.w	r3, r3, #7
 800424e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004250:	4b0c      	ldr	r3, [pc, #48]	@ (8004284 <__NVIC_SetPriorityGrouping+0x44>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004256:	68ba      	ldr	r2, [r7, #8]
 8004258:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800425c:	4013      	ands	r3, r2
 800425e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004268:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800426c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004270:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004272:	4a04      	ldr	r2, [pc, #16]	@ (8004284 <__NVIC_SetPriorityGrouping+0x44>)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	60d3      	str	r3, [r2, #12]
}
 8004278:	bf00      	nop
 800427a:	3714      	adds	r7, #20
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	e000ed00 	.word	0xe000ed00

08004288 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800428c:	4b04      	ldr	r3, [pc, #16]	@ (80042a0 <__NVIC_GetPriorityGrouping+0x18>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	0a1b      	lsrs	r3, r3, #8
 8004292:	f003 0307 	and.w	r3, r3, #7
}
 8004296:	4618      	mov	r0, r3
 8004298:	46bd      	mov	sp, r7
 800429a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429e:	4770      	bx	lr
 80042a0:	e000ed00 	.word	0xe000ed00

080042a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	db0b      	blt.n	80042ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80042b6:	79fb      	ldrb	r3, [r7, #7]
 80042b8:	f003 021f 	and.w	r2, r3, #31
 80042bc:	4907      	ldr	r1, [pc, #28]	@ (80042dc <__NVIC_EnableIRQ+0x38>)
 80042be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c2:	095b      	lsrs	r3, r3, #5
 80042c4:	2001      	movs	r0, #1
 80042c6:	fa00 f202 	lsl.w	r2, r0, r2
 80042ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80042ce:	bf00      	nop
 80042d0:	370c      	adds	r7, #12
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	e000e100 	.word	0xe000e100

080042e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	4603      	mov	r3, r0
 80042e8:	6039      	str	r1, [r7, #0]
 80042ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	db0a      	blt.n	800430a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	490c      	ldr	r1, [pc, #48]	@ (800432c <__NVIC_SetPriority+0x4c>)
 80042fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042fe:	0112      	lsls	r2, r2, #4
 8004300:	b2d2      	uxtb	r2, r2
 8004302:	440b      	add	r3, r1
 8004304:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004308:	e00a      	b.n	8004320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	b2da      	uxtb	r2, r3
 800430e:	4908      	ldr	r1, [pc, #32]	@ (8004330 <__NVIC_SetPriority+0x50>)
 8004310:	79fb      	ldrb	r3, [r7, #7]
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	3b04      	subs	r3, #4
 8004318:	0112      	lsls	r2, r2, #4
 800431a:	b2d2      	uxtb	r2, r2
 800431c:	440b      	add	r3, r1
 800431e:	761a      	strb	r2, [r3, #24]
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr
 800432c:	e000e100 	.word	0xe000e100
 8004330:	e000ed00 	.word	0xe000ed00

08004334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004334:	b480      	push	{r7}
 8004336:	b089      	sub	sp, #36	@ 0x24
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f003 0307 	and.w	r3, r3, #7
 8004346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004348:	69fb      	ldr	r3, [r7, #28]
 800434a:	f1c3 0307 	rsb	r3, r3, #7
 800434e:	2b04      	cmp	r3, #4
 8004350:	bf28      	it	cs
 8004352:	2304      	movcs	r3, #4
 8004354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	3304      	adds	r3, #4
 800435a:	2b06      	cmp	r3, #6
 800435c:	d902      	bls.n	8004364 <NVIC_EncodePriority+0x30>
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	3b03      	subs	r3, #3
 8004362:	e000      	b.n	8004366 <NVIC_EncodePriority+0x32>
 8004364:	2300      	movs	r3, #0
 8004366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004368:	f04f 32ff 	mov.w	r2, #4294967295
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43da      	mvns	r2, r3
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	401a      	ands	r2, r3
 8004378:	697b      	ldr	r3, [r7, #20]
 800437a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800437c:	f04f 31ff 	mov.w	r1, #4294967295
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	fa01 f303 	lsl.w	r3, r1, r3
 8004386:	43d9      	mvns	r1, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800438c:	4313      	orrs	r3, r2
         );
}
 800438e:	4618      	mov	r0, r3
 8004390:	3724      	adds	r7, #36	@ 0x24
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
	...

0800439c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b082      	sub	sp, #8
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3b01      	subs	r3, #1
 80043a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043ac:	d301      	bcc.n	80043b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80043ae:	2301      	movs	r3, #1
 80043b0:	e00f      	b.n	80043d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80043b2:	4a0a      	ldr	r2, [pc, #40]	@ (80043dc <SysTick_Config+0x40>)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	3b01      	subs	r3, #1
 80043b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80043ba:	210f      	movs	r1, #15
 80043bc:	f04f 30ff 	mov.w	r0, #4294967295
 80043c0:	f7ff ff8e 	bl	80042e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80043c4:	4b05      	ldr	r3, [pc, #20]	@ (80043dc <SysTick_Config+0x40>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80043ca:	4b04      	ldr	r3, [pc, #16]	@ (80043dc <SysTick_Config+0x40>)
 80043cc:	2207      	movs	r2, #7
 80043ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80043d0:	2300      	movs	r3, #0
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	3708      	adds	r7, #8
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	e000e010 	.word	0xe000e010

080043e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b082      	sub	sp, #8
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f7ff ff29 	bl	8004240 <__NVIC_SetPriorityGrouping>
}
 80043ee:	bf00      	nop
 80043f0:	3708      	adds	r7, #8
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b086      	sub	sp, #24
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	4603      	mov	r3, r0
 80043fe:	60b9      	str	r1, [r7, #8]
 8004400:	607a      	str	r2, [r7, #4]
 8004402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004404:	2300      	movs	r3, #0
 8004406:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004408:	f7ff ff3e 	bl	8004288 <__NVIC_GetPriorityGrouping>
 800440c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	68b9      	ldr	r1, [r7, #8]
 8004412:	6978      	ldr	r0, [r7, #20]
 8004414:	f7ff ff8e 	bl	8004334 <NVIC_EncodePriority>
 8004418:	4602      	mov	r2, r0
 800441a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800441e:	4611      	mov	r1, r2
 8004420:	4618      	mov	r0, r3
 8004422:	f7ff ff5d 	bl	80042e0 <__NVIC_SetPriority>
}
 8004426:	bf00      	nop
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	b082      	sub	sp, #8
 8004432:	af00      	add	r7, sp, #0
 8004434:	4603      	mov	r3, r0
 8004436:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004438:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800443c:	4618      	mov	r0, r3
 800443e:	f7ff ff31 	bl	80042a4 <__NVIC_EnableIRQ>
}
 8004442:	bf00      	nop
 8004444:	3708      	adds	r7, #8
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b082      	sub	sp, #8
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f7ff ffa2 	bl	800439c <SysTick_Config>
 8004458:	4603      	mov	r3, r0
}
 800445a:	4618      	mov	r0, r3
 800445c:	3708      	adds	r7, #8
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004464:	b480      	push	{r7}
 8004466:	b089      	sub	sp, #36	@ 0x24
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
 800446c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800446e:	2300      	movs	r3, #0
 8004470:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004472:	2300      	movs	r3, #0
 8004474:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004476:	2300      	movs	r3, #0
 8004478:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800447a:	2300      	movs	r3, #0
 800447c:	61fb      	str	r3, [r7, #28]
 800447e:	e16b      	b.n	8004758 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004480:	2201      	movs	r2, #1
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	697a      	ldr	r2, [r7, #20]
 8004490:	4013      	ands	r3, r2
 8004492:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	429a      	cmp	r2, r3
 800449a:	f040 815a 	bne.w	8004752 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f003 0303 	and.w	r3, r3, #3
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d005      	beq.n	80044b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d130      	bne.n	8004518 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	005b      	lsls	r3, r3, #1
 80044c0:	2203      	movs	r2, #3
 80044c2:	fa02 f303 	lsl.w	r3, r2, r3
 80044c6:	43db      	mvns	r3, r3
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	4013      	ands	r3, r2
 80044cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	68da      	ldr	r2, [r3, #12]
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	fa02 f303 	lsl.w	r3, r2, r3
 80044da:	69ba      	ldr	r2, [r7, #24]
 80044dc:	4313      	orrs	r3, r2
 80044de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69ba      	ldr	r2, [r7, #24]
 80044e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044ec:	2201      	movs	r2, #1
 80044ee:	69fb      	ldr	r3, [r7, #28]
 80044f0:	fa02 f303 	lsl.w	r3, r2, r3
 80044f4:	43db      	mvns	r3, r3
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	4013      	ands	r3, r2
 80044fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	f003 0201 	and.w	r2, r3, #1
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	fa02 f303 	lsl.w	r3, r2, r3
 800450c:	69ba      	ldr	r2, [r7, #24]
 800450e:	4313      	orrs	r3, r2
 8004510:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	69ba      	ldr	r2, [r7, #24]
 8004516:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f003 0303 	and.w	r3, r3, #3
 8004520:	2b03      	cmp	r3, #3
 8004522:	d017      	beq.n	8004554 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	005b      	lsls	r3, r3, #1
 800452e:	2203      	movs	r2, #3
 8004530:	fa02 f303 	lsl.w	r3, r2, r3
 8004534:	43db      	mvns	r3, r3
 8004536:	69ba      	ldr	r2, [r7, #24]
 8004538:	4013      	ands	r3, r2
 800453a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4313      	orrs	r3, r2
 800454c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	69ba      	ldr	r2, [r7, #24]
 8004552:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f003 0303 	and.w	r3, r3, #3
 800455c:	2b02      	cmp	r3, #2
 800455e:	d123      	bne.n	80045a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	08da      	lsrs	r2, r3, #3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	3208      	adds	r2, #8
 8004568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800456c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	f003 0307 	and.w	r3, r3, #7
 8004574:	009b      	lsls	r3, r3, #2
 8004576:	220f      	movs	r2, #15
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	43db      	mvns	r3, r3
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	4013      	ands	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	691a      	ldr	r2, [r3, #16]
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	f003 0307 	and.w	r3, r3, #7
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	69ba      	ldr	r2, [r7, #24]
 8004596:	4313      	orrs	r3, r2
 8004598:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	08da      	lsrs	r2, r3, #3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	3208      	adds	r2, #8
 80045a2:	69b9      	ldr	r1, [r7, #24]
 80045a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	2203      	movs	r2, #3
 80045b4:	fa02 f303 	lsl.w	r3, r2, r3
 80045b8:	43db      	mvns	r3, r3
 80045ba:	69ba      	ldr	r2, [r7, #24]
 80045bc:	4013      	ands	r3, r2
 80045be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	f003 0203 	and.w	r2, r3, #3
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	fa02 f303 	lsl.w	r3, r2, r3
 80045d0:	69ba      	ldr	r2, [r7, #24]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 80b4 	beq.w	8004752 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ea:	2300      	movs	r3, #0
 80045ec:	60fb      	str	r3, [r7, #12]
 80045ee:	4b60      	ldr	r3, [pc, #384]	@ (8004770 <HAL_GPIO_Init+0x30c>)
 80045f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f2:	4a5f      	ldr	r2, [pc, #380]	@ (8004770 <HAL_GPIO_Init+0x30c>)
 80045f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80045fa:	4b5d      	ldr	r3, [pc, #372]	@ (8004770 <HAL_GPIO_Init+0x30c>)
 80045fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004602:	60fb      	str	r3, [r7, #12]
 8004604:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004606:	4a5b      	ldr	r2, [pc, #364]	@ (8004774 <HAL_GPIO_Init+0x310>)
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	089b      	lsrs	r3, r3, #2
 800460c:	3302      	adds	r3, #2
 800460e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004612:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	f003 0303 	and.w	r3, r3, #3
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	220f      	movs	r2, #15
 800461e:	fa02 f303 	lsl.w	r3, r2, r3
 8004622:	43db      	mvns	r3, r3
 8004624:	69ba      	ldr	r2, [r7, #24]
 8004626:	4013      	ands	r3, r2
 8004628:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a52      	ldr	r2, [pc, #328]	@ (8004778 <HAL_GPIO_Init+0x314>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d02b      	beq.n	800468a <HAL_GPIO_Init+0x226>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a51      	ldr	r2, [pc, #324]	@ (800477c <HAL_GPIO_Init+0x318>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d025      	beq.n	8004686 <HAL_GPIO_Init+0x222>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a50      	ldr	r2, [pc, #320]	@ (8004780 <HAL_GPIO_Init+0x31c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d01f      	beq.n	8004682 <HAL_GPIO_Init+0x21e>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a4f      	ldr	r2, [pc, #316]	@ (8004784 <HAL_GPIO_Init+0x320>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d019      	beq.n	800467e <HAL_GPIO_Init+0x21a>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a4e      	ldr	r2, [pc, #312]	@ (8004788 <HAL_GPIO_Init+0x324>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d013      	beq.n	800467a <HAL_GPIO_Init+0x216>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a4d      	ldr	r2, [pc, #308]	@ (800478c <HAL_GPIO_Init+0x328>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d00d      	beq.n	8004676 <HAL_GPIO_Init+0x212>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a4c      	ldr	r2, [pc, #304]	@ (8004790 <HAL_GPIO_Init+0x32c>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d007      	beq.n	8004672 <HAL_GPIO_Init+0x20e>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a4b      	ldr	r2, [pc, #300]	@ (8004794 <HAL_GPIO_Init+0x330>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d101      	bne.n	800466e <HAL_GPIO_Init+0x20a>
 800466a:	2307      	movs	r3, #7
 800466c:	e00e      	b.n	800468c <HAL_GPIO_Init+0x228>
 800466e:	2308      	movs	r3, #8
 8004670:	e00c      	b.n	800468c <HAL_GPIO_Init+0x228>
 8004672:	2306      	movs	r3, #6
 8004674:	e00a      	b.n	800468c <HAL_GPIO_Init+0x228>
 8004676:	2305      	movs	r3, #5
 8004678:	e008      	b.n	800468c <HAL_GPIO_Init+0x228>
 800467a:	2304      	movs	r3, #4
 800467c:	e006      	b.n	800468c <HAL_GPIO_Init+0x228>
 800467e:	2303      	movs	r3, #3
 8004680:	e004      	b.n	800468c <HAL_GPIO_Init+0x228>
 8004682:	2302      	movs	r3, #2
 8004684:	e002      	b.n	800468c <HAL_GPIO_Init+0x228>
 8004686:	2301      	movs	r3, #1
 8004688:	e000      	b.n	800468c <HAL_GPIO_Init+0x228>
 800468a:	2300      	movs	r3, #0
 800468c:	69fa      	ldr	r2, [r7, #28]
 800468e:	f002 0203 	and.w	r2, r2, #3
 8004692:	0092      	lsls	r2, r2, #2
 8004694:	4093      	lsls	r3, r2
 8004696:	69ba      	ldr	r2, [r7, #24]
 8004698:	4313      	orrs	r3, r2
 800469a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800469c:	4935      	ldr	r1, [pc, #212]	@ (8004774 <HAL_GPIO_Init+0x310>)
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	089b      	lsrs	r3, r3, #2
 80046a2:	3302      	adds	r3, #2
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80046aa:	4b3b      	ldr	r3, [pc, #236]	@ (8004798 <HAL_GPIO_Init+0x334>)
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	43db      	mvns	r3, r3
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	4013      	ands	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046ce:	4a32      	ldr	r2, [pc, #200]	@ (8004798 <HAL_GPIO_Init+0x334>)
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046d4:	4b30      	ldr	r3, [pc, #192]	@ (8004798 <HAL_GPIO_Init+0x334>)
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	43db      	mvns	r3, r3
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	4013      	ands	r3, r2
 80046e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046f8:	4a27      	ldr	r2, [pc, #156]	@ (8004798 <HAL_GPIO_Init+0x334>)
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046fe:	4b26      	ldr	r3, [pc, #152]	@ (8004798 <HAL_GPIO_Init+0x334>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	43db      	mvns	r3, r3
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	4013      	ands	r3, r2
 800470c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d003      	beq.n	8004722 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	4313      	orrs	r3, r2
 8004720:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004722:	4a1d      	ldr	r2, [pc, #116]	@ (8004798 <HAL_GPIO_Init+0x334>)
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004728:	4b1b      	ldr	r3, [pc, #108]	@ (8004798 <HAL_GPIO_Init+0x334>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	43db      	mvns	r3, r3
 8004732:	69ba      	ldr	r2, [r7, #24]
 8004734:	4013      	ands	r3, r2
 8004736:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d003      	beq.n	800474c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004744:	69ba      	ldr	r2, [r7, #24]
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	4313      	orrs	r3, r2
 800474a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800474c:	4a12      	ldr	r2, [pc, #72]	@ (8004798 <HAL_GPIO_Init+0x334>)
 800474e:	69bb      	ldr	r3, [r7, #24]
 8004750:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004752:	69fb      	ldr	r3, [r7, #28]
 8004754:	3301      	adds	r3, #1
 8004756:	61fb      	str	r3, [r7, #28]
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	2b0f      	cmp	r3, #15
 800475c:	f67f ae90 	bls.w	8004480 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004760:	bf00      	nop
 8004762:	bf00      	nop
 8004764:	3724      	adds	r7, #36	@ 0x24
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	40023800 	.word	0x40023800
 8004774:	40013800 	.word	0x40013800
 8004778:	40020000 	.word	0x40020000
 800477c:	40020400 	.word	0x40020400
 8004780:	40020800 	.word	0x40020800
 8004784:	40020c00 	.word	0x40020c00
 8004788:	40021000 	.word	0x40021000
 800478c:	40021400 	.word	0x40021400
 8004790:	40021800 	.word	0x40021800
 8004794:	40021c00 	.word	0x40021c00
 8004798:	40013c00 	.word	0x40013c00

0800479c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800479c:	b480      	push	{r7}
 800479e:	b085      	sub	sp, #20
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	460b      	mov	r3, r1
 80047a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	691a      	ldr	r2, [r3, #16]
 80047ac:	887b      	ldrh	r3, [r7, #2]
 80047ae:	4013      	ands	r3, r2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d002      	beq.n	80047ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80047b4:	2301      	movs	r3, #1
 80047b6:	73fb      	strb	r3, [r7, #15]
 80047b8:	e001      	b.n	80047be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047ba:	2300      	movs	r3, #0
 80047bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047be:	7bfb      	ldrb	r3, [r7, #15]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b083      	sub	sp, #12
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	807b      	strh	r3, [r7, #2]
 80047d8:	4613      	mov	r3, r2
 80047da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047dc:	787b      	ldrb	r3, [r7, #1]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047e2:	887a      	ldrh	r2, [r7, #2]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80047e8:	e003      	b.n	80047f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80047ea:	887b      	ldrh	r3, [r7, #2]
 80047ec:	041a      	lsls	r2, r3, #16
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	619a      	str	r2, [r3, #24]
}
 80047f2:	bf00      	nop
 80047f4:	370c      	adds	r7, #12
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
	...

08004800 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d101      	bne.n	8004812 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e12b      	b.n	8004a6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d106      	bne.n	800482c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7fe fe36 	bl	8003498 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2224      	movs	r2, #36	@ 0x24
 8004830:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f022 0201 	bic.w	r2, r2, #1
 8004842:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004852:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004862:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004864:	f001 fc36 	bl	80060d4 <HAL_RCC_GetPCLK1Freq>
 8004868:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	4a81      	ldr	r2, [pc, #516]	@ (8004a74 <HAL_I2C_Init+0x274>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d807      	bhi.n	8004884 <HAL_I2C_Init+0x84>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	4a80      	ldr	r2, [pc, #512]	@ (8004a78 <HAL_I2C_Init+0x278>)
 8004878:	4293      	cmp	r3, r2
 800487a:	bf94      	ite	ls
 800487c:	2301      	movls	r3, #1
 800487e:	2300      	movhi	r3, #0
 8004880:	b2db      	uxtb	r3, r3
 8004882:	e006      	b.n	8004892 <HAL_I2C_Init+0x92>
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4a7d      	ldr	r2, [pc, #500]	@ (8004a7c <HAL_I2C_Init+0x27c>)
 8004888:	4293      	cmp	r3, r2
 800488a:	bf94      	ite	ls
 800488c:	2301      	movls	r3, #1
 800488e:	2300      	movhi	r3, #0
 8004890:	b2db      	uxtb	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d001      	beq.n	800489a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e0e7      	b.n	8004a6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	4a78      	ldr	r2, [pc, #480]	@ (8004a80 <HAL_I2C_Init+0x280>)
 800489e:	fba2 2303 	umull	r2, r3, r2, r3
 80048a2:	0c9b      	lsrs	r3, r3, #18
 80048a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	4a6a      	ldr	r2, [pc, #424]	@ (8004a74 <HAL_I2C_Init+0x274>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d802      	bhi.n	80048d4 <HAL_I2C_Init+0xd4>
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	3301      	adds	r3, #1
 80048d2:	e009      	b.n	80048e8 <HAL_I2C_Init+0xe8>
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80048da:	fb02 f303 	mul.w	r3, r2, r3
 80048de:	4a69      	ldr	r2, [pc, #420]	@ (8004a84 <HAL_I2C_Init+0x284>)
 80048e0:	fba2 2303 	umull	r2, r3, r2, r3
 80048e4:	099b      	lsrs	r3, r3, #6
 80048e6:	3301      	adds	r3, #1
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	6812      	ldr	r2, [r2, #0]
 80048ec:	430b      	orrs	r3, r1
 80048ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	69db      	ldr	r3, [r3, #28]
 80048f6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80048fa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	495c      	ldr	r1, [pc, #368]	@ (8004a74 <HAL_I2C_Init+0x274>)
 8004904:	428b      	cmp	r3, r1
 8004906:	d819      	bhi.n	800493c <HAL_I2C_Init+0x13c>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	1e59      	subs	r1, r3, #1
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	005b      	lsls	r3, r3, #1
 8004912:	fbb1 f3f3 	udiv	r3, r1, r3
 8004916:	1c59      	adds	r1, r3, #1
 8004918:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800491c:	400b      	ands	r3, r1
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00a      	beq.n	8004938 <HAL_I2C_Init+0x138>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	1e59      	subs	r1, r3, #1
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004930:	3301      	adds	r3, #1
 8004932:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004936:	e051      	b.n	80049dc <HAL_I2C_Init+0x1dc>
 8004938:	2304      	movs	r3, #4
 800493a:	e04f      	b.n	80049dc <HAL_I2C_Init+0x1dc>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d111      	bne.n	8004968 <HAL_I2C_Init+0x168>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	1e58      	subs	r0, r3, #1
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6859      	ldr	r1, [r3, #4]
 800494c:	460b      	mov	r3, r1
 800494e:	005b      	lsls	r3, r3, #1
 8004950:	440b      	add	r3, r1
 8004952:	fbb0 f3f3 	udiv	r3, r0, r3
 8004956:	3301      	adds	r3, #1
 8004958:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800495c:	2b00      	cmp	r3, #0
 800495e:	bf0c      	ite	eq
 8004960:	2301      	moveq	r3, #1
 8004962:	2300      	movne	r3, #0
 8004964:	b2db      	uxtb	r3, r3
 8004966:	e012      	b.n	800498e <HAL_I2C_Init+0x18e>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	1e58      	subs	r0, r3, #1
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6859      	ldr	r1, [r3, #4]
 8004970:	460b      	mov	r3, r1
 8004972:	009b      	lsls	r3, r3, #2
 8004974:	440b      	add	r3, r1
 8004976:	0099      	lsls	r1, r3, #2
 8004978:	440b      	add	r3, r1
 800497a:	fbb0 f3f3 	udiv	r3, r0, r3
 800497e:	3301      	adds	r3, #1
 8004980:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004984:	2b00      	cmp	r3, #0
 8004986:	bf0c      	ite	eq
 8004988:	2301      	moveq	r3, #1
 800498a:	2300      	movne	r3, #0
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b00      	cmp	r3, #0
 8004990:	d001      	beq.n	8004996 <HAL_I2C_Init+0x196>
 8004992:	2301      	movs	r3, #1
 8004994:	e022      	b.n	80049dc <HAL_I2C_Init+0x1dc>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d10e      	bne.n	80049bc <HAL_I2C_Init+0x1bc>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	1e58      	subs	r0, r3, #1
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6859      	ldr	r1, [r3, #4]
 80049a6:	460b      	mov	r3, r1
 80049a8:	005b      	lsls	r3, r3, #1
 80049aa:	440b      	add	r3, r1
 80049ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80049b0:	3301      	adds	r3, #1
 80049b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049ba:	e00f      	b.n	80049dc <HAL_I2C_Init+0x1dc>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	1e58      	subs	r0, r3, #1
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6859      	ldr	r1, [r3, #4]
 80049c4:	460b      	mov	r3, r1
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	440b      	add	r3, r1
 80049ca:	0099      	lsls	r1, r3, #2
 80049cc:	440b      	add	r3, r1
 80049ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80049d2:	3301      	adds	r3, #1
 80049d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049d8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049dc:	6879      	ldr	r1, [r7, #4]
 80049de:	6809      	ldr	r1, [r1, #0]
 80049e0:	4313      	orrs	r3, r2
 80049e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	69da      	ldr	r2, [r3, #28]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	431a      	orrs	r2, r3
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004a0a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	6911      	ldr	r1, [r2, #16]
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	68d2      	ldr	r2, [r2, #12]
 8004a16:	4311      	orrs	r1, r2
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	6812      	ldr	r2, [r2, #0]
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	695a      	ldr	r2, [r3, #20]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	431a      	orrs	r2, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f042 0201 	orr.w	r2, r2, #1
 8004a4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2220      	movs	r2, #32
 8004a56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3710      	adds	r7, #16
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}
 8004a72:	bf00      	nop
 8004a74:	000186a0 	.word	0x000186a0
 8004a78:	001e847f 	.word	0x001e847f
 8004a7c:	003d08ff 	.word	0x003d08ff
 8004a80:	431bde83 	.word	0x431bde83
 8004a84:	10624dd3 	.word	0x10624dd3

08004a88 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b088      	sub	sp, #32
 8004a8c:	af02      	add	r7, sp, #8
 8004a8e:	60f8      	str	r0, [r7, #12]
 8004a90:	607a      	str	r2, [r7, #4]
 8004a92:	461a      	mov	r2, r3
 8004a94:	460b      	mov	r3, r1
 8004a96:	817b      	strh	r3, [r7, #10]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a9c:	f7fe ff24 	bl	80038e8 <HAL_GetTick>
 8004aa0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b20      	cmp	r3, #32
 8004aac:	f040 80e0 	bne.w	8004c70 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	9300      	str	r3, [sp, #0]
 8004ab4:	2319      	movs	r3, #25
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	4970      	ldr	r1, [pc, #448]	@ (8004c7c <HAL_I2C_Master_Transmit+0x1f4>)
 8004aba:	68f8      	ldr	r0, [r7, #12]
 8004abc:	f000 fc64 	bl	8005388 <I2C_WaitOnFlagUntilTimeout>
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d001      	beq.n	8004aca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	e0d3      	b.n	8004c72 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d101      	bne.n	8004ad8 <HAL_I2C_Master_Transmit+0x50>
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e0cc      	b.n	8004c72 <HAL_I2C_Master_Transmit+0x1ea>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0301 	and.w	r3, r3, #1
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d007      	beq.n	8004afe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f042 0201 	orr.w	r2, r2, #1
 8004afc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b0c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2221      	movs	r2, #33	@ 0x21
 8004b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2210      	movs	r2, #16
 8004b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	893a      	ldrh	r2, [r7, #8]
 8004b2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	4a50      	ldr	r2, [pc, #320]	@ (8004c80 <HAL_I2C_Master_Transmit+0x1f8>)
 8004b3e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004b40:	8979      	ldrh	r1, [r7, #10]
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	6a3a      	ldr	r2, [r7, #32]
 8004b46:	68f8      	ldr	r0, [r7, #12]
 8004b48:	f000 face 	bl	80050e8 <I2C_MasterRequestWrite>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d001      	beq.n	8004b56 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e08d      	b.n	8004c72 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b56:	2300      	movs	r3, #0
 8004b58:	613b      	str	r3, [r7, #16]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	695b      	ldr	r3, [r3, #20]
 8004b60:	613b      	str	r3, [r7, #16]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004b6c:	e066      	b.n	8004c3c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b6e:	697a      	ldr	r2, [r7, #20]
 8004b70:	6a39      	ldr	r1, [r7, #32]
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f000 fd22 	bl	80055bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d00d      	beq.n	8004b9a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	2b04      	cmp	r3, #4
 8004b84:	d107      	bne.n	8004b96 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b96:	2301      	movs	r3, #1
 8004b98:	e06b      	b.n	8004c72 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9e:	781a      	ldrb	r2, [r3, #0]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	b29a      	uxth	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	695b      	ldr	r3, [r3, #20]
 8004bd0:	f003 0304 	and.w	r3, r3, #4
 8004bd4:	2b04      	cmp	r3, #4
 8004bd6:	d11b      	bne.n	8004c10 <HAL_I2C_Master_Transmit+0x188>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d017      	beq.n	8004c10 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be4:	781a      	ldrb	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf0:	1c5a      	adds	r2, r3, #1
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	3b01      	subs	r3, #1
 8004bfe:	b29a      	uxth	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	b29a      	uxth	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c10:	697a      	ldr	r2, [r7, #20]
 8004c12:	6a39      	ldr	r1, [r7, #32]
 8004c14:	68f8      	ldr	r0, [r7, #12]
 8004c16:	f000 fd19 	bl	800564c <I2C_WaitOnBTFFlagUntilTimeout>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00d      	beq.n	8004c3c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c24:	2b04      	cmp	r3, #4
 8004c26:	d107      	bne.n	8004c38 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c36:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e01a      	b.n	8004c72 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d194      	bne.n	8004b6e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2220      	movs	r2, #32
 8004c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	e000      	b.n	8004c72 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004c70:	2302      	movs	r3, #2
  }
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3718      	adds	r7, #24
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	00100002 	.word	0x00100002
 8004c80:	ffff0000 	.word	0xffff0000

08004c84 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b08c      	sub	sp, #48	@ 0x30
 8004c88:	af02      	add	r7, sp, #8
 8004c8a:	60f8      	str	r0, [r7, #12]
 8004c8c:	607a      	str	r2, [r7, #4]
 8004c8e:	461a      	mov	r2, r3
 8004c90:	460b      	mov	r3, r1
 8004c92:	817b      	strh	r3, [r7, #10]
 8004c94:	4613      	mov	r3, r2
 8004c96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c98:	f7fe fe26 	bl	80038e8 <HAL_GetTick>
 8004c9c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	2b20      	cmp	r3, #32
 8004ca8:	f040 8217 	bne.w	80050da <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cae:	9300      	str	r3, [sp, #0]
 8004cb0:	2319      	movs	r3, #25
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	497c      	ldr	r1, [pc, #496]	@ (8004ea8 <HAL_I2C_Master_Receive+0x224>)
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f000 fb66 	bl	8005388 <I2C_WaitOnFlagUntilTimeout>
 8004cbc:	4603      	mov	r3, r0
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d001      	beq.n	8004cc6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004cc2:	2302      	movs	r3, #2
 8004cc4:	e20a      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d101      	bne.n	8004cd4 <HAL_I2C_Master_Receive+0x50>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	e203      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0301 	and.w	r3, r3, #1
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d007      	beq.n	8004cfa <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 0201 	orr.w	r2, r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2222      	movs	r2, #34	@ 0x22
 8004d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2210      	movs	r2, #16
 8004d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	893a      	ldrh	r2, [r7, #8]
 8004d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	4a5c      	ldr	r2, [pc, #368]	@ (8004eac <HAL_I2C_Master_Receive+0x228>)
 8004d3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004d3c:	8979      	ldrh	r1, [r7, #10]
 8004d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d42:	68f8      	ldr	r0, [r7, #12]
 8004d44:	f000 fa52 	bl	80051ec <I2C_MasterRequestRead>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d001      	beq.n	8004d52 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e1c4      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d113      	bne.n	8004d82 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	623b      	str	r3, [r7, #32]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	623b      	str	r3, [r7, #32]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	623b      	str	r3, [r7, #32]
 8004d6e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d7e:	601a      	str	r2, [r3, #0]
 8004d80:	e198      	b.n	80050b4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d11b      	bne.n	8004dc2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	61fb      	str	r3, [r7, #28]
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	695b      	ldr	r3, [r3, #20]
 8004da4:	61fb      	str	r3, [r7, #28]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	61fb      	str	r3, [r7, #28]
 8004dae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dbe:	601a      	str	r2, [r3, #0]
 8004dc0:	e178      	b.n	80050b4 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d11b      	bne.n	8004e02 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dd8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004de8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dea:	2300      	movs	r3, #0
 8004dec:	61bb      	str	r3, [r7, #24]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	61bb      	str	r3, [r7, #24]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	61bb      	str	r3, [r7, #24]
 8004dfe:	69bb      	ldr	r3, [r7, #24]
 8004e00:	e158      	b.n	80050b4 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004e10:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e12:	2300      	movs	r3, #0
 8004e14:	617b      	str	r3, [r7, #20]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	695b      	ldr	r3, [r3, #20]
 8004e1c:	617b      	str	r3, [r7, #20]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	617b      	str	r3, [r7, #20]
 8004e26:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e28:	e144      	b.n	80050b4 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2e:	2b03      	cmp	r3, #3
 8004e30:	f200 80f1 	bhi.w	8005016 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d123      	bne.n	8004e84 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e3e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004e40:	68f8      	ldr	r0, [r7, #12]
 8004e42:	f000 fc4b 	bl	80056dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d001      	beq.n	8004e50 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e145      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	691a      	ldr	r2, [r3, #16]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e5a:	b2d2      	uxtb	r2, r2
 8004e5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e62:	1c5a      	adds	r2, r3, #1
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	3b01      	subs	r3, #1
 8004e7c:	b29a      	uxth	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e82:	e117      	b.n	80050b4 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d14e      	bne.n	8004f2a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	9300      	str	r3, [sp, #0]
 8004e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e92:	2200      	movs	r2, #0
 8004e94:	4906      	ldr	r1, [pc, #24]	@ (8004eb0 <HAL_I2C_Master_Receive+0x22c>)
 8004e96:	68f8      	ldr	r0, [r7, #12]
 8004e98:	f000 fa76 	bl	8005388 <I2C_WaitOnFlagUntilTimeout>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d008      	beq.n	8004eb4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e11a      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
 8004ea6:	bf00      	nop
 8004ea8:	00100002 	.word	0x00100002
 8004eac:	ffff0000 	.word	0xffff0000
 8004eb0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ec2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	691a      	ldr	r2, [r3, #16]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	b2d2      	uxtb	r2, r2
 8004ed0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ed6:	1c5a      	adds	r2, r3, #1
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	b29a      	uxth	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	691a      	ldr	r2, [r3, #16]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f00:	b2d2      	uxtb	r2, r2
 8004f02:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f08:	1c5a      	adds	r2, r3, #1
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f12:	3b01      	subs	r3, #1
 8004f14:	b29a      	uxth	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f28:	e0c4      	b.n	80050b4 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f30:	2200      	movs	r2, #0
 8004f32:	496c      	ldr	r1, [pc, #432]	@ (80050e4 <HAL_I2C_Master_Receive+0x460>)
 8004f34:	68f8      	ldr	r0, [r7, #12]
 8004f36:	f000 fa27 	bl	8005388 <I2C_WaitOnFlagUntilTimeout>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e0cb      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	691a      	ldr	r2, [r3, #16]
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5e:	b2d2      	uxtb	r2, r2
 8004f60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f70:	3b01      	subs	r3, #1
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f7c:	b29b      	uxth	r3, r3
 8004f7e:	3b01      	subs	r3, #1
 8004f80:	b29a      	uxth	r2, r3
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	4955      	ldr	r1, [pc, #340]	@ (80050e4 <HAL_I2C_Master_Receive+0x460>)
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f000 f9f9 	bl	8005388 <I2C_WaitOnFlagUntilTimeout>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d001      	beq.n	8004fa0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	e09d      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004fae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	691a      	ldr	r2, [r3, #16]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fba:	b2d2      	uxtb	r2, r2
 8004fbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc2:	1c5a      	adds	r2, r3, #1
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	691a      	ldr	r2, [r3, #16]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fec:	b2d2      	uxtb	r2, r2
 8004fee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ff4:	1c5a      	adds	r2, r3, #1
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ffe:	3b01      	subs	r3, #1
 8005000:	b29a      	uxth	r2, r3
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800500a:	b29b      	uxth	r3, r3
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005014:	e04e      	b.n	80050b4 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005016:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005018:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800501a:	68f8      	ldr	r0, [r7, #12]
 800501c:	f000 fb5e 	bl	80056dc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e058      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	691a      	ldr	r2, [r3, #16]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005034:	b2d2      	uxtb	r2, r2
 8005036:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005046:	3b01      	subs	r3, #1
 8005048:	b29a      	uxth	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	f003 0304 	and.w	r3, r3, #4
 8005066:	2b04      	cmp	r3, #4
 8005068:	d124      	bne.n	80050b4 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800506e:	2b03      	cmp	r3, #3
 8005070:	d107      	bne.n	8005082 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005080:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	691a      	ldr	r2, [r3, #16]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508c:	b2d2      	uxtb	r2, r2
 800508e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005094:	1c5a      	adds	r2, r3, #1
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	3b01      	subs	r3, #1
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f47f aeb6 	bne.w	8004e2a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2220      	movs	r2, #32
 80050c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2200      	movs	r2, #0
 80050d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	e000      	b.n	80050dc <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80050da:	2302      	movs	r3, #2
  }
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3728      	adds	r7, #40	@ 0x28
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	00010004 	.word	0x00010004

080050e8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b088      	sub	sp, #32
 80050ec:	af02      	add	r7, sp, #8
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	607a      	str	r2, [r7, #4]
 80050f2:	603b      	str	r3, [r7, #0]
 80050f4:	460b      	mov	r3, r1
 80050f6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	2b08      	cmp	r3, #8
 8005102:	d006      	beq.n	8005112 <I2C_MasterRequestWrite+0x2a>
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	2b01      	cmp	r3, #1
 8005108:	d003      	beq.n	8005112 <I2C_MasterRequestWrite+0x2a>
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005110:	d108      	bne.n	8005124 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005120:	601a      	str	r2, [r3, #0]
 8005122:	e00b      	b.n	800513c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005128:	2b12      	cmp	r3, #18
 800512a:	d107      	bne.n	800513c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800513a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	9300      	str	r3, [sp, #0]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	f000 f91d 	bl	8005388 <I2C_WaitOnFlagUntilTimeout>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d00d      	beq.n	8005170 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800515e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005162:	d103      	bne.n	800516c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800516a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800516c:	2303      	movs	r3, #3
 800516e:	e035      	b.n	80051dc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005178:	d108      	bne.n	800518c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800517a:	897b      	ldrh	r3, [r7, #10]
 800517c:	b2db      	uxtb	r3, r3
 800517e:	461a      	mov	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005188:	611a      	str	r2, [r3, #16]
 800518a:	e01b      	b.n	80051c4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800518c:	897b      	ldrh	r3, [r7, #10]
 800518e:	11db      	asrs	r3, r3, #7
 8005190:	b2db      	uxtb	r3, r3
 8005192:	f003 0306 	and.w	r3, r3, #6
 8005196:	b2db      	uxtb	r3, r3
 8005198:	f063 030f 	orn	r3, r3, #15
 800519c:	b2da      	uxtb	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	490e      	ldr	r1, [pc, #56]	@ (80051e4 <I2C_MasterRequestWrite+0xfc>)
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 f966 	bl	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80051b6:	2301      	movs	r3, #1
 80051b8:	e010      	b.n	80051dc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80051ba:	897b      	ldrh	r3, [r7, #10]
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	687a      	ldr	r2, [r7, #4]
 80051c8:	4907      	ldr	r1, [pc, #28]	@ (80051e8 <I2C_MasterRequestWrite+0x100>)
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f000 f956 	bl	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d001      	beq.n	80051da <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80051d6:	2301      	movs	r3, #1
 80051d8:	e000      	b.n	80051dc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3718      	adds	r7, #24
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	00010008 	.word	0x00010008
 80051e8:	00010002 	.word	0x00010002

080051ec <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b088      	sub	sp, #32
 80051f0:	af02      	add	r7, sp, #8
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	607a      	str	r2, [r7, #4]
 80051f6:	603b      	str	r3, [r7, #0]
 80051f8:	460b      	mov	r3, r1
 80051fa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005200:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005210:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2b08      	cmp	r3, #8
 8005216:	d006      	beq.n	8005226 <I2C_MasterRequestRead+0x3a>
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d003      	beq.n	8005226 <I2C_MasterRequestRead+0x3a>
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005224:	d108      	bne.n	8005238 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005234:	601a      	str	r2, [r3, #0]
 8005236:	e00b      	b.n	8005250 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800523c:	2b11      	cmp	r3, #17
 800523e:	d107      	bne.n	8005250 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800524e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 f893 	bl	8005388 <I2C_WaitOnFlagUntilTimeout>
 8005262:	4603      	mov	r3, r0
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00d      	beq.n	8005284 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005272:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005276:	d103      	bne.n	8005280 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800527e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005280:	2303      	movs	r3, #3
 8005282:	e079      	b.n	8005378 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800528c:	d108      	bne.n	80052a0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800528e:	897b      	ldrh	r3, [r7, #10]
 8005290:	b2db      	uxtb	r3, r3
 8005292:	f043 0301 	orr.w	r3, r3, #1
 8005296:	b2da      	uxtb	r2, r3
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	611a      	str	r2, [r3, #16]
 800529e:	e05f      	b.n	8005360 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80052a0:	897b      	ldrh	r3, [r7, #10]
 80052a2:	11db      	asrs	r3, r3, #7
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	f003 0306 	and.w	r3, r3, #6
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	f063 030f 	orn	r3, r3, #15
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	4930      	ldr	r1, [pc, #192]	@ (8005380 <I2C_MasterRequestRead+0x194>)
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 f8dc 	bl	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e054      	b.n	8005378 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80052ce:	897b      	ldrh	r3, [r7, #10]
 80052d0:	b2da      	uxtb	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	687a      	ldr	r2, [r7, #4]
 80052dc:	4929      	ldr	r1, [pc, #164]	@ (8005384 <I2C_MasterRequestRead+0x198>)
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 f8cc 	bl	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e044      	b.n	8005378 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052ee:	2300      	movs	r3, #0
 80052f0:	613b      	str	r3, [r7, #16]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	613b      	str	r3, [r7, #16]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	613b      	str	r3, [r7, #16]
 8005302:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005312:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f000 f831 	bl	8005388 <I2C_WaitOnFlagUntilTimeout>
 8005326:	4603      	mov	r3, r0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d00d      	beq.n	8005348 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005336:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800533a:	d103      	bne.n	8005344 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005342:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005344:	2303      	movs	r3, #3
 8005346:	e017      	b.n	8005378 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8005348:	897b      	ldrh	r3, [r7, #10]
 800534a:	11db      	asrs	r3, r3, #7
 800534c:	b2db      	uxtb	r3, r3
 800534e:	f003 0306 	and.w	r3, r3, #6
 8005352:	b2db      	uxtb	r3, r3
 8005354:	f063 030e 	orn	r3, r3, #14
 8005358:	b2da      	uxtb	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	4907      	ldr	r1, [pc, #28]	@ (8005384 <I2C_MasterRequestRead+0x198>)
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 f888 	bl	800547c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d001      	beq.n	8005376 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e000      	b.n	8005378 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3718      	adds	r7, #24
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	00010008 	.word	0x00010008
 8005384:	00010002 	.word	0x00010002

08005388 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	603b      	str	r3, [r7, #0]
 8005394:	4613      	mov	r3, r2
 8005396:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005398:	e048      	b.n	800542c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a0:	d044      	beq.n	800542c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a2:	f7fe faa1 	bl	80038e8 <HAL_GetTick>
 80053a6:	4602      	mov	r2, r0
 80053a8:	69bb      	ldr	r3, [r7, #24]
 80053aa:	1ad3      	subs	r3, r2, r3
 80053ac:	683a      	ldr	r2, [r7, #0]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d302      	bcc.n	80053b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d139      	bne.n	800542c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	0c1b      	lsrs	r3, r3, #16
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d10d      	bne.n	80053de <I2C_WaitOnFlagUntilTimeout+0x56>
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	43da      	mvns	r2, r3
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	4013      	ands	r3, r2
 80053ce:	b29b      	uxth	r3, r3
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	bf0c      	ite	eq
 80053d4:	2301      	moveq	r3, #1
 80053d6:	2300      	movne	r3, #0
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	461a      	mov	r2, r3
 80053dc:	e00c      	b.n	80053f8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	43da      	mvns	r2, r3
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	4013      	ands	r3, r2
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	bf0c      	ite	eq
 80053f0:	2301      	moveq	r3, #1
 80053f2:	2300      	movne	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	461a      	mov	r2, r3
 80053f8:	79fb      	ldrb	r3, [r7, #7]
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d116      	bne.n	800542c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005418:	f043 0220 	orr.w	r2, r3, #32
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e023      	b.n	8005474 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	0c1b      	lsrs	r3, r3, #16
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b01      	cmp	r3, #1
 8005434:	d10d      	bne.n	8005452 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	43da      	mvns	r2, r3
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	4013      	ands	r3, r2
 8005442:	b29b      	uxth	r3, r3
 8005444:	2b00      	cmp	r3, #0
 8005446:	bf0c      	ite	eq
 8005448:	2301      	moveq	r3, #1
 800544a:	2300      	movne	r3, #0
 800544c:	b2db      	uxtb	r3, r3
 800544e:	461a      	mov	r2, r3
 8005450:	e00c      	b.n	800546c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	699b      	ldr	r3, [r3, #24]
 8005458:	43da      	mvns	r2, r3
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	4013      	ands	r3, r2
 800545e:	b29b      	uxth	r3, r3
 8005460:	2b00      	cmp	r3, #0
 8005462:	bf0c      	ite	eq
 8005464:	2301      	moveq	r3, #1
 8005466:	2300      	movne	r3, #0
 8005468:	b2db      	uxtb	r3, r3
 800546a:	461a      	mov	r2, r3
 800546c:	79fb      	ldrb	r3, [r7, #7]
 800546e:	429a      	cmp	r2, r3
 8005470:	d093      	beq.n	800539a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005472:	2300      	movs	r3, #0
}
 8005474:	4618      	mov	r0, r3
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}

0800547c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b084      	sub	sp, #16
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800548a:	e071      	b.n	8005570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695b      	ldr	r3, [r3, #20]
 8005492:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800549a:	d123      	bne.n	80054e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054aa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80054b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2220      	movs	r2, #32
 80054c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d0:	f043 0204 	orr.w	r2, r3, #4
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e067      	b.n	80055b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ea:	d041      	beq.n	8005570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054ec:	f7fe f9fc 	bl	80038e8 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d302      	bcc.n	8005502 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d136      	bne.n	8005570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	0c1b      	lsrs	r3, r3, #16
 8005506:	b2db      	uxtb	r3, r3
 8005508:	2b01      	cmp	r3, #1
 800550a:	d10c      	bne.n	8005526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	695b      	ldr	r3, [r3, #20]
 8005512:	43da      	mvns	r2, r3
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4013      	ands	r3, r2
 8005518:	b29b      	uxth	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	bf14      	ite	ne
 800551e:	2301      	movne	r3, #1
 8005520:	2300      	moveq	r3, #0
 8005522:	b2db      	uxtb	r3, r3
 8005524:	e00b      	b.n	800553e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	43da      	mvns	r2, r3
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	4013      	ands	r3, r2
 8005532:	b29b      	uxth	r3, r3
 8005534:	2b00      	cmp	r3, #0
 8005536:	bf14      	ite	ne
 8005538:	2301      	movne	r3, #1
 800553a:	2300      	moveq	r3, #0
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b00      	cmp	r3, #0
 8005540:	d016      	beq.n	8005570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2220      	movs	r2, #32
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555c:	f043 0220 	orr.w	r2, r3, #32
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2200      	movs	r2, #0
 8005568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	e021      	b.n	80055b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	0c1b      	lsrs	r3, r3, #16
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b01      	cmp	r3, #1
 8005578:	d10c      	bne.n	8005594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	43da      	mvns	r2, r3
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	4013      	ands	r3, r2
 8005586:	b29b      	uxth	r3, r3
 8005588:	2b00      	cmp	r3, #0
 800558a:	bf14      	ite	ne
 800558c:	2301      	movne	r3, #1
 800558e:	2300      	moveq	r3, #0
 8005590:	b2db      	uxtb	r3, r3
 8005592:	e00b      	b.n	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	43da      	mvns	r2, r3
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4013      	ands	r3, r2
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	bf14      	ite	ne
 80055a6:	2301      	movne	r3, #1
 80055a8:	2300      	moveq	r3, #0
 80055aa:	b2db      	uxtb	r3, r3
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f47f af6d 	bne.w	800548c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055c8:	e034      	b.n	8005634 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f000 f8e3 	bl	8005796 <I2C_IsAcknowledgeFailed>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d001      	beq.n	80055da <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e034      	b.n	8005644 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e0:	d028      	beq.n	8005634 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e2:	f7fe f981 	bl	80038e8 <HAL_GetTick>
 80055e6:	4602      	mov	r2, r0
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	1ad3      	subs	r3, r2, r3
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d302      	bcc.n	80055f8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d11d      	bne.n	8005634 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005602:	2b80      	cmp	r3, #128	@ 0x80
 8005604:	d016      	beq.n	8005634 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2220      	movs	r2, #32
 8005610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005620:	f043 0220 	orr.w	r2, r3, #32
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2200      	movs	r2, #0
 800562c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e007      	b.n	8005644 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695b      	ldr	r3, [r3, #20]
 800563a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800563e:	2b80      	cmp	r3, #128	@ 0x80
 8005640:	d1c3      	bne.n	80055ca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3710      	adds	r7, #16
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005658:	e034      	b.n	80056c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f000 f89b 	bl	8005796 <I2C_IsAcknowledgeFailed>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	d001      	beq.n	800566a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e034      	b.n	80056d4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005670:	d028      	beq.n	80056c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005672:	f7fe f939 	bl	80038e8 <HAL_GetTick>
 8005676:	4602      	mov	r2, r0
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	1ad3      	subs	r3, r2, r3
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	429a      	cmp	r2, r3
 8005680:	d302      	bcc.n	8005688 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d11d      	bne.n	80056c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	f003 0304 	and.w	r3, r3, #4
 8005692:	2b04      	cmp	r3, #4
 8005694:	d016      	beq.n	80056c4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2220      	movs	r2, #32
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056b0:	f043 0220 	orr.w	r2, r3, #32
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e007      	b.n	80056d4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	f003 0304 	and.w	r3, r3, #4
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	d1c3      	bne.n	800565a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056e8:	e049      	b.n	800577e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	695b      	ldr	r3, [r3, #20]
 80056f0:	f003 0310 	and.w	r3, r3, #16
 80056f4:	2b10      	cmp	r3, #16
 80056f6:	d119      	bne.n	800572c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f06f 0210 	mvn.w	r2, #16
 8005700:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	2200      	movs	r2, #0
 8005706:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2200      	movs	r2, #0
 8005714:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e030      	b.n	800578e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800572c:	f7fe f8dc 	bl	80038e8 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	429a      	cmp	r2, r3
 800573a:	d302      	bcc.n	8005742 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	2b00      	cmp	r3, #0
 8005740:	d11d      	bne.n	800577e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	695b      	ldr	r3, [r3, #20]
 8005748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800574c:	2b40      	cmp	r3, #64	@ 0x40
 800574e:	d016      	beq.n	800577e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2220      	movs	r2, #32
 800575a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576a:	f043 0220 	orr.w	r2, r3, #32
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e007      	b.n	800578e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	695b      	ldr	r3, [r3, #20]
 8005784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005788:	2b40      	cmp	r3, #64	@ 0x40
 800578a:	d1ae      	bne.n	80056ea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800578c:	2300      	movs	r3, #0
}
 800578e:	4618      	mov	r0, r3
 8005790:	3710      	adds	r7, #16
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	695b      	ldr	r3, [r3, #20]
 80057a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057ac:	d11b      	bne.n	80057e6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80057b6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2220      	movs	r2, #32
 80057c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d2:	f043 0204 	orr.w	r2, r3, #4
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e000      	b.n	80057e8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057e6:	2300      	movs	r3, #0
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	370c      	adds	r7, #12
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d101      	bne.n	8005806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e267      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0301 	and.w	r3, r3, #1
 800580e:	2b00      	cmp	r3, #0
 8005810:	d075      	beq.n	80058fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005812:	4b88      	ldr	r3, [pc, #544]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	f003 030c 	and.w	r3, r3, #12
 800581a:	2b04      	cmp	r3, #4
 800581c:	d00c      	beq.n	8005838 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800581e:	4b85      	ldr	r3, [pc, #532]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005826:	2b08      	cmp	r3, #8
 8005828:	d112      	bne.n	8005850 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800582a:	4b82      	ldr	r3, [pc, #520]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005832:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005836:	d10b      	bne.n	8005850 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005838:	4b7e      	ldr	r3, [pc, #504]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005840:	2b00      	cmp	r3, #0
 8005842:	d05b      	beq.n	80058fc <HAL_RCC_OscConfig+0x108>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d157      	bne.n	80058fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e242      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005858:	d106      	bne.n	8005868 <HAL_RCC_OscConfig+0x74>
 800585a:	4b76      	ldr	r3, [pc, #472]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a75      	ldr	r2, [pc, #468]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005864:	6013      	str	r3, [r2, #0]
 8005866:	e01d      	b.n	80058a4 <HAL_RCC_OscConfig+0xb0>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005870:	d10c      	bne.n	800588c <HAL_RCC_OscConfig+0x98>
 8005872:	4b70      	ldr	r3, [pc, #448]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a6f      	ldr	r2, [pc, #444]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005878:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800587c:	6013      	str	r3, [r2, #0]
 800587e:	4b6d      	ldr	r3, [pc, #436]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a6c      	ldr	r2, [pc, #432]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005884:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005888:	6013      	str	r3, [r2, #0]
 800588a:	e00b      	b.n	80058a4 <HAL_RCC_OscConfig+0xb0>
 800588c:	4b69      	ldr	r3, [pc, #420]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4a68      	ldr	r2, [pc, #416]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005892:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005896:	6013      	str	r3, [r2, #0]
 8005898:	4b66      	ldr	r3, [pc, #408]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a65      	ldr	r2, [pc, #404]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 800589e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	685b      	ldr	r3, [r3, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d013      	beq.n	80058d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ac:	f7fe f81c 	bl	80038e8 <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058b4:	f7fe f818 	bl	80038e8 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b64      	cmp	r3, #100	@ 0x64
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e207      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80058c6:	4b5b      	ldr	r3, [pc, #364]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0f0      	beq.n	80058b4 <HAL_RCC_OscConfig+0xc0>
 80058d2:	e014      	b.n	80058fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058d4:	f7fe f808 	bl	80038e8 <HAL_GetTick>
 80058d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058da:	e008      	b.n	80058ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80058dc:	f7fe f804 	bl	80038e8 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	2b64      	cmp	r3, #100	@ 0x64
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e1f3      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ee:	4b51      	ldr	r3, [pc, #324]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d1f0      	bne.n	80058dc <HAL_RCC_OscConfig+0xe8>
 80058fa:	e000      	b.n	80058fe <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	2b00      	cmp	r3, #0
 8005908:	d063      	beq.n	80059d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800590a:	4b4a      	ldr	r3, [pc, #296]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f003 030c 	and.w	r3, r3, #12
 8005912:	2b00      	cmp	r3, #0
 8005914:	d00b      	beq.n	800592e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005916:	4b47      	ldr	r3, [pc, #284]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800591e:	2b08      	cmp	r3, #8
 8005920:	d11c      	bne.n	800595c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005922:	4b44      	ldr	r3, [pc, #272]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d116      	bne.n	800595c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800592e:	4b41      	ldr	r3, [pc, #260]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f003 0302 	and.w	r3, r3, #2
 8005936:	2b00      	cmp	r3, #0
 8005938:	d005      	beq.n	8005946 <HAL_RCC_OscConfig+0x152>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	2b01      	cmp	r3, #1
 8005940:	d001      	beq.n	8005946 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e1c7      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005946:	4b3b      	ldr	r3, [pc, #236]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	00db      	lsls	r3, r3, #3
 8005954:	4937      	ldr	r1, [pc, #220]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005956:	4313      	orrs	r3, r2
 8005958:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800595a:	e03a      	b.n	80059d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	68db      	ldr	r3, [r3, #12]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d020      	beq.n	80059a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005964:	4b34      	ldr	r3, [pc, #208]	@ (8005a38 <HAL_RCC_OscConfig+0x244>)
 8005966:	2201      	movs	r2, #1
 8005968:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800596a:	f7fd ffbd 	bl	80038e8 <HAL_GetTick>
 800596e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005970:	e008      	b.n	8005984 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005972:	f7fd ffb9 	bl	80038e8 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	2b02      	cmp	r3, #2
 800597e:	d901      	bls.n	8005984 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e1a8      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005984:	4b2b      	ldr	r3, [pc, #172]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	d0f0      	beq.n	8005972 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005990:	4b28      	ldr	r3, [pc, #160]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	00db      	lsls	r3, r3, #3
 800599e:	4925      	ldr	r1, [pc, #148]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 80059a0:	4313      	orrs	r3, r2
 80059a2:	600b      	str	r3, [r1, #0]
 80059a4:	e015      	b.n	80059d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80059a6:	4b24      	ldr	r3, [pc, #144]	@ (8005a38 <HAL_RCC_OscConfig+0x244>)
 80059a8:	2200      	movs	r2, #0
 80059aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059ac:	f7fd ff9c 	bl	80038e8 <HAL_GetTick>
 80059b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059b2:	e008      	b.n	80059c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80059b4:	f7fd ff98 	bl	80038e8 <HAL_GetTick>
 80059b8:	4602      	mov	r2, r0
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	1ad3      	subs	r3, r2, r3
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d901      	bls.n	80059c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e187      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80059c6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f003 0302 	and.w	r3, r3, #2
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d1f0      	bne.n	80059b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0308 	and.w	r3, r3, #8
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d036      	beq.n	8005a4c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	695b      	ldr	r3, [r3, #20]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d016      	beq.n	8005a14 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059e6:	4b15      	ldr	r3, [pc, #84]	@ (8005a3c <HAL_RCC_OscConfig+0x248>)
 80059e8:	2201      	movs	r2, #1
 80059ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059ec:	f7fd ff7c 	bl	80038e8 <HAL_GetTick>
 80059f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059f2:	e008      	b.n	8005a06 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059f4:	f7fd ff78 	bl	80038e8 <HAL_GetTick>
 80059f8:	4602      	mov	r2, r0
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	1ad3      	subs	r3, r2, r3
 80059fe:	2b02      	cmp	r3, #2
 8005a00:	d901      	bls.n	8005a06 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005a02:	2303      	movs	r3, #3
 8005a04:	e167      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a06:	4b0b      	ldr	r3, [pc, #44]	@ (8005a34 <HAL_RCC_OscConfig+0x240>)
 8005a08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a0a:	f003 0302 	and.w	r3, r3, #2
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d0f0      	beq.n	80059f4 <HAL_RCC_OscConfig+0x200>
 8005a12:	e01b      	b.n	8005a4c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a14:	4b09      	ldr	r3, [pc, #36]	@ (8005a3c <HAL_RCC_OscConfig+0x248>)
 8005a16:	2200      	movs	r2, #0
 8005a18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a1a:	f7fd ff65 	bl	80038e8 <HAL_GetTick>
 8005a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a20:	e00e      	b.n	8005a40 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a22:	f7fd ff61 	bl	80038e8 <HAL_GetTick>
 8005a26:	4602      	mov	r2, r0
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	1ad3      	subs	r3, r2, r3
 8005a2c:	2b02      	cmp	r3, #2
 8005a2e:	d907      	bls.n	8005a40 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a30:	2303      	movs	r3, #3
 8005a32:	e150      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
 8005a34:	40023800 	.word	0x40023800
 8005a38:	42470000 	.word	0x42470000
 8005a3c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a40:	4b88      	ldr	r3, [pc, #544]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005a42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1ea      	bne.n	8005a22 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f003 0304 	and.w	r3, r3, #4
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f000 8097 	beq.w	8005b88 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a5e:	4b81      	ldr	r3, [pc, #516]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10f      	bne.n	8005a8a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60bb      	str	r3, [r7, #8]
 8005a6e:	4b7d      	ldr	r3, [pc, #500]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a72:	4a7c      	ldr	r2, [pc, #496]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005a74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a78:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a7a:	4b7a      	ldr	r3, [pc, #488]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a82:	60bb      	str	r3, [r7, #8]
 8005a84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a86:	2301      	movs	r3, #1
 8005a88:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a8a:	4b77      	ldr	r3, [pc, #476]	@ (8005c68 <HAL_RCC_OscConfig+0x474>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d118      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a96:	4b74      	ldr	r3, [pc, #464]	@ (8005c68 <HAL_RCC_OscConfig+0x474>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a73      	ldr	r2, [pc, #460]	@ (8005c68 <HAL_RCC_OscConfig+0x474>)
 8005a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005aa0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005aa2:	f7fd ff21 	bl	80038e8 <HAL_GetTick>
 8005aa6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aa8:	e008      	b.n	8005abc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aaa:	f7fd ff1d 	bl	80038e8 <HAL_GetTick>
 8005aae:	4602      	mov	r2, r0
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	1ad3      	subs	r3, r2, r3
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d901      	bls.n	8005abc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005ab8:	2303      	movs	r3, #3
 8005aba:	e10c      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005abc:	4b6a      	ldr	r3, [pc, #424]	@ (8005c68 <HAL_RCC_OscConfig+0x474>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d0f0      	beq.n	8005aaa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d106      	bne.n	8005ade <HAL_RCC_OscConfig+0x2ea>
 8005ad0:	4b64      	ldr	r3, [pc, #400]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ad4:	4a63      	ldr	r2, [pc, #396]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005ad6:	f043 0301 	orr.w	r3, r3, #1
 8005ada:	6713      	str	r3, [r2, #112]	@ 0x70
 8005adc:	e01c      	b.n	8005b18 <HAL_RCC_OscConfig+0x324>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	2b05      	cmp	r3, #5
 8005ae4:	d10c      	bne.n	8005b00 <HAL_RCC_OscConfig+0x30c>
 8005ae6:	4b5f      	ldr	r3, [pc, #380]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aea:	4a5e      	ldr	r2, [pc, #376]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005aec:	f043 0304 	orr.w	r3, r3, #4
 8005af0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005af2:	4b5c      	ldr	r3, [pc, #368]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005af6:	4a5b      	ldr	r2, [pc, #364]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005af8:	f043 0301 	orr.w	r3, r3, #1
 8005afc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005afe:	e00b      	b.n	8005b18 <HAL_RCC_OscConfig+0x324>
 8005b00:	4b58      	ldr	r3, [pc, #352]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b04:	4a57      	ldr	r2, [pc, #348]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b06:	f023 0301 	bic.w	r3, r3, #1
 8005b0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b0c:	4b55      	ldr	r3, [pc, #340]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b10:	4a54      	ldr	r2, [pc, #336]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b12:	f023 0304 	bic.w	r3, r3, #4
 8005b16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	689b      	ldr	r3, [r3, #8]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d015      	beq.n	8005b4c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b20:	f7fd fee2 	bl	80038e8 <HAL_GetTick>
 8005b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b26:	e00a      	b.n	8005b3e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b28:	f7fd fede 	bl	80038e8 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e0cb      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b3e:	4b49      	ldr	r3, [pc, #292]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b42:	f003 0302 	and.w	r3, r3, #2
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d0ee      	beq.n	8005b28 <HAL_RCC_OscConfig+0x334>
 8005b4a:	e014      	b.n	8005b76 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b4c:	f7fd fecc 	bl	80038e8 <HAL_GetTick>
 8005b50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b52:	e00a      	b.n	8005b6a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b54:	f7fd fec8 	bl	80038e8 <HAL_GetTick>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	693b      	ldr	r3, [r7, #16]
 8005b5c:	1ad3      	subs	r3, r2, r3
 8005b5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e0b5      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b6a:	4b3e      	ldr	r3, [pc, #248]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1ee      	bne.n	8005b54 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b76:	7dfb      	ldrb	r3, [r7, #23]
 8005b78:	2b01      	cmp	r3, #1
 8005b7a:	d105      	bne.n	8005b88 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b7c:	4b39      	ldr	r3, [pc, #228]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b80:	4a38      	ldr	r2, [pc, #224]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 80a1 	beq.w	8005cd4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b92:	4b34      	ldr	r3, [pc, #208]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 030c 	and.w	r3, r3, #12
 8005b9a:	2b08      	cmp	r3, #8
 8005b9c:	d05c      	beq.n	8005c58 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	699b      	ldr	r3, [r3, #24]
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d141      	bne.n	8005c2a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ba6:	4b31      	ldr	r3, [pc, #196]	@ (8005c6c <HAL_RCC_OscConfig+0x478>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bac:	f7fd fe9c 	bl	80038e8 <HAL_GetTick>
 8005bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bb2:	e008      	b.n	8005bc6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bb4:	f7fd fe98 	bl	80038e8 <HAL_GetTick>
 8005bb8:	4602      	mov	r2, r0
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	1ad3      	subs	r3, r2, r3
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d901      	bls.n	8005bc6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005bc2:	2303      	movs	r3, #3
 8005bc4:	e087      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bc6:	4b27      	ldr	r3, [pc, #156]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1f0      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	69da      	ldr	r2, [r3, #28]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6a1b      	ldr	r3, [r3, #32]
 8005bda:	431a      	orrs	r2, r3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be0:	019b      	lsls	r3, r3, #6
 8005be2:	431a      	orrs	r2, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be8:	085b      	lsrs	r3, r3, #1
 8005bea:	3b01      	subs	r3, #1
 8005bec:	041b      	lsls	r3, r3, #16
 8005bee:	431a      	orrs	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf4:	061b      	lsls	r3, r3, #24
 8005bf6:	491b      	ldr	r1, [pc, #108]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005bf8:	4313      	orrs	r3, r2
 8005bfa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bfc:	4b1b      	ldr	r3, [pc, #108]	@ (8005c6c <HAL_RCC_OscConfig+0x478>)
 8005bfe:	2201      	movs	r2, #1
 8005c00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c02:	f7fd fe71 	bl	80038e8 <HAL_GetTick>
 8005c06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c08:	e008      	b.n	8005c1c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c0a:	f7fd fe6d 	bl	80038e8 <HAL_GetTick>
 8005c0e:	4602      	mov	r2, r0
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	1ad3      	subs	r3, r2, r3
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d901      	bls.n	8005c1c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e05c      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c1c:	4b11      	ldr	r3, [pc, #68]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d0f0      	beq.n	8005c0a <HAL_RCC_OscConfig+0x416>
 8005c28:	e054      	b.n	8005cd4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c2a:	4b10      	ldr	r3, [pc, #64]	@ (8005c6c <HAL_RCC_OscConfig+0x478>)
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c30:	f7fd fe5a 	bl	80038e8 <HAL_GetTick>
 8005c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c36:	e008      	b.n	8005c4a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c38:	f7fd fe56 	bl	80038e8 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d901      	bls.n	8005c4a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	e045      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c4a:	4b06      	ldr	r3, [pc, #24]	@ (8005c64 <HAL_RCC_OscConfig+0x470>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d1f0      	bne.n	8005c38 <HAL_RCC_OscConfig+0x444>
 8005c56:	e03d      	b.n	8005cd4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d107      	bne.n	8005c70 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	e038      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
 8005c64:	40023800 	.word	0x40023800
 8005c68:	40007000 	.word	0x40007000
 8005c6c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c70:	4b1b      	ldr	r3, [pc, #108]	@ (8005ce0 <HAL_RCC_OscConfig+0x4ec>)
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	699b      	ldr	r3, [r3, #24]
 8005c7a:	2b01      	cmp	r3, #1
 8005c7c:	d028      	beq.n	8005cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d121      	bne.n	8005cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d11a      	bne.n	8005cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c9a:	68fa      	ldr	r2, [r7, #12]
 8005c9c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ca6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d111      	bne.n	8005cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb6:	085b      	lsrs	r3, r3, #1
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d107      	bne.n	8005cd0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	d001      	beq.n	8005cd4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e000      	b.n	8005cd6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3718      	adds	r7, #24
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	40023800 	.word	0x40023800

08005ce4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b084      	sub	sp, #16
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
 8005cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e0cc      	b.n	8005e92 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005cf8:	4b68      	ldr	r3, [pc, #416]	@ (8005e9c <HAL_RCC_ClockConfig+0x1b8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0307 	and.w	r3, r3, #7
 8005d00:	683a      	ldr	r2, [r7, #0]
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d90c      	bls.n	8005d20 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d06:	4b65      	ldr	r3, [pc, #404]	@ (8005e9c <HAL_RCC_ClockConfig+0x1b8>)
 8005d08:	683a      	ldr	r2, [r7, #0]
 8005d0a:	b2d2      	uxtb	r2, r2
 8005d0c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d0e:	4b63      	ldr	r3, [pc, #396]	@ (8005e9c <HAL_RCC_ClockConfig+0x1b8>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0307 	and.w	r3, r3, #7
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d001      	beq.n	8005d20 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e0b8      	b.n	8005e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d020      	beq.n	8005d6e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 0304 	and.w	r3, r3, #4
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d005      	beq.n	8005d44 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d38:	4b59      	ldr	r3, [pc, #356]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3a:	689b      	ldr	r3, [r3, #8]
 8005d3c:	4a58      	ldr	r2, [pc, #352]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d3e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005d42:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0308 	and.w	r3, r3, #8
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d005      	beq.n	8005d5c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d50:	4b53      	ldr	r3, [pc, #332]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	4a52      	ldr	r2, [pc, #328]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d56:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005d5a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d5c:	4b50      	ldr	r3, [pc, #320]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d5e:	689b      	ldr	r3, [r3, #8]
 8005d60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	494d      	ldr	r1, [pc, #308]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0301 	and.w	r3, r3, #1
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d044      	beq.n	8005e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d107      	bne.n	8005d92 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d82:	4b47      	ldr	r3, [pc, #284]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d119      	bne.n	8005dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d8e:	2301      	movs	r3, #1
 8005d90:	e07f      	b.n	8005e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	2b02      	cmp	r3, #2
 8005d98:	d003      	beq.n	8005da2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d9e:	2b03      	cmp	r3, #3
 8005da0:	d107      	bne.n	8005db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005da2:	4b3f      	ldr	r3, [pc, #252]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d109      	bne.n	8005dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e06f      	b.n	8005e92 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005db2:	4b3b      	ldr	r3, [pc, #236]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d101      	bne.n	8005dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e067      	b.n	8005e92 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005dc2:	4b37      	ldr	r3, [pc, #220]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f023 0203 	bic.w	r2, r3, #3
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	4934      	ldr	r1, [pc, #208]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005dd4:	f7fd fd88 	bl	80038e8 <HAL_GetTick>
 8005dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dda:	e00a      	b.n	8005df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ddc:	f7fd fd84 	bl	80038e8 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d901      	bls.n	8005df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e04f      	b.n	8005e92 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005df2:	4b2b      	ldr	r3, [pc, #172]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	f003 020c 	and.w	r2, r3, #12
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d1eb      	bne.n	8005ddc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005e04:	4b25      	ldr	r3, [pc, #148]	@ (8005e9c <HAL_RCC_ClockConfig+0x1b8>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0307 	and.w	r3, r3, #7
 8005e0c:	683a      	ldr	r2, [r7, #0]
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d20c      	bcs.n	8005e2c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e12:	4b22      	ldr	r3, [pc, #136]	@ (8005e9c <HAL_RCC_ClockConfig+0x1b8>)
 8005e14:	683a      	ldr	r2, [r7, #0]
 8005e16:	b2d2      	uxtb	r2, r2
 8005e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e1a:	4b20      	ldr	r3, [pc, #128]	@ (8005e9c <HAL_RCC_ClockConfig+0x1b8>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0307 	and.w	r3, r3, #7
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d001      	beq.n	8005e2c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e032      	b.n	8005e92 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 0304 	and.w	r3, r3, #4
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d008      	beq.n	8005e4a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e38:	4b19      	ldr	r3, [pc, #100]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	4916      	ldr	r1, [pc, #88]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f003 0308 	and.w	r3, r3, #8
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d009      	beq.n	8005e6a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e56:	4b12      	ldr	r3, [pc, #72]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	00db      	lsls	r3, r3, #3
 8005e64:	490e      	ldr	r1, [pc, #56]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e66:	4313      	orrs	r3, r2
 8005e68:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005e6a:	f000 f821 	bl	8005eb0 <HAL_RCC_GetSysClockFreq>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	4b0b      	ldr	r3, [pc, #44]	@ (8005ea0 <HAL_RCC_ClockConfig+0x1bc>)
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	091b      	lsrs	r3, r3, #4
 8005e76:	f003 030f 	and.w	r3, r3, #15
 8005e7a:	490a      	ldr	r1, [pc, #40]	@ (8005ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8005e7c:	5ccb      	ldrb	r3, [r1, r3]
 8005e7e:	fa22 f303 	lsr.w	r3, r2, r3
 8005e82:	4a09      	ldr	r2, [pc, #36]	@ (8005ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8005e84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005e86:	4b09      	ldr	r3, [pc, #36]	@ (8005eac <HAL_RCC_ClockConfig+0x1c8>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f7fd fce8 	bl	8003860 <HAL_InitTick>

  return HAL_OK;
 8005e90:	2300      	movs	r3, #0
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	3710      	adds	r7, #16
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bd80      	pop	{r7, pc}
 8005e9a:	bf00      	nop
 8005e9c:	40023c00 	.word	0x40023c00
 8005ea0:	40023800 	.word	0x40023800
 8005ea4:	0800e414 	.word	0x0800e414
 8005ea8:	2000001c 	.word	0x2000001c
 8005eac:	20000020 	.word	0x20000020

08005eb0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005eb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005eb4:	b094      	sub	sp, #80	@ 0x50
 8005eb6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005ec8:	4b79      	ldr	r3, [pc, #484]	@ (80060b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f003 030c 	and.w	r3, r3, #12
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d00d      	beq.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x40>
 8005ed4:	2b08      	cmp	r3, #8
 8005ed6:	f200 80e1 	bhi.w	800609c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d002      	beq.n	8005ee4 <HAL_RCC_GetSysClockFreq+0x34>
 8005ede:	2b04      	cmp	r3, #4
 8005ee0:	d003      	beq.n	8005eea <HAL_RCC_GetSysClockFreq+0x3a>
 8005ee2:	e0db      	b.n	800609c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005ee4:	4b73      	ldr	r3, [pc, #460]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0x204>)
 8005ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005ee8:	e0db      	b.n	80060a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005eea:	4b73      	ldr	r3, [pc, #460]	@ (80060b8 <HAL_RCC_GetSysClockFreq+0x208>)
 8005eec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005eee:	e0d8      	b.n	80060a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ef0:	4b6f      	ldr	r3, [pc, #444]	@ (80060b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ef8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005efa:	4b6d      	ldr	r3, [pc, #436]	@ (80060b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d063      	beq.n	8005fce <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f06:	4b6a      	ldr	r3, [pc, #424]	@ (80060b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	099b      	lsrs	r3, r3, #6
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f10:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f18:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f1e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005f22:	4622      	mov	r2, r4
 8005f24:	462b      	mov	r3, r5
 8005f26:	f04f 0000 	mov.w	r0, #0
 8005f2a:	f04f 0100 	mov.w	r1, #0
 8005f2e:	0159      	lsls	r1, r3, #5
 8005f30:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f34:	0150      	lsls	r0, r2, #5
 8005f36:	4602      	mov	r2, r0
 8005f38:	460b      	mov	r3, r1
 8005f3a:	4621      	mov	r1, r4
 8005f3c:	1a51      	subs	r1, r2, r1
 8005f3e:	6139      	str	r1, [r7, #16]
 8005f40:	4629      	mov	r1, r5
 8005f42:	eb63 0301 	sbc.w	r3, r3, r1
 8005f46:	617b      	str	r3, [r7, #20]
 8005f48:	f04f 0200 	mov.w	r2, #0
 8005f4c:	f04f 0300 	mov.w	r3, #0
 8005f50:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005f54:	4659      	mov	r1, fp
 8005f56:	018b      	lsls	r3, r1, #6
 8005f58:	4651      	mov	r1, sl
 8005f5a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005f5e:	4651      	mov	r1, sl
 8005f60:	018a      	lsls	r2, r1, #6
 8005f62:	4651      	mov	r1, sl
 8005f64:	ebb2 0801 	subs.w	r8, r2, r1
 8005f68:	4659      	mov	r1, fp
 8005f6a:	eb63 0901 	sbc.w	r9, r3, r1
 8005f6e:	f04f 0200 	mov.w	r2, #0
 8005f72:	f04f 0300 	mov.w	r3, #0
 8005f76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005f7a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005f7e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005f82:	4690      	mov	r8, r2
 8005f84:	4699      	mov	r9, r3
 8005f86:	4623      	mov	r3, r4
 8005f88:	eb18 0303 	adds.w	r3, r8, r3
 8005f8c:	60bb      	str	r3, [r7, #8]
 8005f8e:	462b      	mov	r3, r5
 8005f90:	eb49 0303 	adc.w	r3, r9, r3
 8005f94:	60fb      	str	r3, [r7, #12]
 8005f96:	f04f 0200 	mov.w	r2, #0
 8005f9a:	f04f 0300 	mov.w	r3, #0
 8005f9e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005fa2:	4629      	mov	r1, r5
 8005fa4:	024b      	lsls	r3, r1, #9
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005fac:	4621      	mov	r1, r4
 8005fae:	024a      	lsls	r2, r1, #9
 8005fb0:	4610      	mov	r0, r2
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005fbc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005fc0:	f7fa fe44 	bl	8000c4c <__aeabi_uldivmod>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4613      	mov	r3, r2
 8005fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fcc:	e058      	b.n	8006080 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fce:	4b38      	ldr	r3, [pc, #224]	@ (80060b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	099b      	lsrs	r3, r3, #6
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	4611      	mov	r1, r2
 8005fda:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005fde:	623b      	str	r3, [r7, #32]
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005fe4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005fe8:	4642      	mov	r2, r8
 8005fea:	464b      	mov	r3, r9
 8005fec:	f04f 0000 	mov.w	r0, #0
 8005ff0:	f04f 0100 	mov.w	r1, #0
 8005ff4:	0159      	lsls	r1, r3, #5
 8005ff6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ffa:	0150      	lsls	r0, r2, #5
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	4641      	mov	r1, r8
 8006002:	ebb2 0a01 	subs.w	sl, r2, r1
 8006006:	4649      	mov	r1, r9
 8006008:	eb63 0b01 	sbc.w	fp, r3, r1
 800600c:	f04f 0200 	mov.w	r2, #0
 8006010:	f04f 0300 	mov.w	r3, #0
 8006014:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006018:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800601c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006020:	ebb2 040a 	subs.w	r4, r2, sl
 8006024:	eb63 050b 	sbc.w	r5, r3, fp
 8006028:	f04f 0200 	mov.w	r2, #0
 800602c:	f04f 0300 	mov.w	r3, #0
 8006030:	00eb      	lsls	r3, r5, #3
 8006032:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006036:	00e2      	lsls	r2, r4, #3
 8006038:	4614      	mov	r4, r2
 800603a:	461d      	mov	r5, r3
 800603c:	4643      	mov	r3, r8
 800603e:	18e3      	adds	r3, r4, r3
 8006040:	603b      	str	r3, [r7, #0]
 8006042:	464b      	mov	r3, r9
 8006044:	eb45 0303 	adc.w	r3, r5, r3
 8006048:	607b      	str	r3, [r7, #4]
 800604a:	f04f 0200 	mov.w	r2, #0
 800604e:	f04f 0300 	mov.w	r3, #0
 8006052:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006056:	4629      	mov	r1, r5
 8006058:	028b      	lsls	r3, r1, #10
 800605a:	4621      	mov	r1, r4
 800605c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006060:	4621      	mov	r1, r4
 8006062:	028a      	lsls	r2, r1, #10
 8006064:	4610      	mov	r0, r2
 8006066:	4619      	mov	r1, r3
 8006068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800606a:	2200      	movs	r2, #0
 800606c:	61bb      	str	r3, [r7, #24]
 800606e:	61fa      	str	r2, [r7, #28]
 8006070:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006074:	f7fa fdea 	bl	8000c4c <__aeabi_uldivmod>
 8006078:	4602      	mov	r2, r0
 800607a:	460b      	mov	r3, r1
 800607c:	4613      	mov	r3, r2
 800607e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006080:	4b0b      	ldr	r3, [pc, #44]	@ (80060b0 <HAL_RCC_GetSysClockFreq+0x200>)
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	0c1b      	lsrs	r3, r3, #16
 8006086:	f003 0303 	and.w	r3, r3, #3
 800608a:	3301      	adds	r3, #1
 800608c:	005b      	lsls	r3, r3, #1
 800608e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006090:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006094:	fbb2 f3f3 	udiv	r3, r2, r3
 8006098:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800609a:	e002      	b.n	80060a2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800609c:	4b05      	ldr	r3, [pc, #20]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0x204>)
 800609e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80060a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80060a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80060a4:	4618      	mov	r0, r3
 80060a6:	3750      	adds	r7, #80	@ 0x50
 80060a8:	46bd      	mov	sp, r7
 80060aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80060ae:	bf00      	nop
 80060b0:	40023800 	.word	0x40023800
 80060b4:	00f42400 	.word	0x00f42400
 80060b8:	007a1200 	.word	0x007a1200

080060bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060bc:	b480      	push	{r7}
 80060be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060c0:	4b03      	ldr	r3, [pc, #12]	@ (80060d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80060c2:	681b      	ldr	r3, [r3, #0]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	2000001c 	.word	0x2000001c

080060d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80060d8:	f7ff fff0 	bl	80060bc <HAL_RCC_GetHCLKFreq>
 80060dc:	4602      	mov	r2, r0
 80060de:	4b05      	ldr	r3, [pc, #20]	@ (80060f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	0a9b      	lsrs	r3, r3, #10
 80060e4:	f003 0307 	and.w	r3, r3, #7
 80060e8:	4903      	ldr	r1, [pc, #12]	@ (80060f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060ea:	5ccb      	ldrb	r3, [r1, r3]
 80060ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	40023800 	.word	0x40023800
 80060f8:	0800e424 	.word	0x0800e424

080060fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e07b      	b.n	8006206 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	2b00      	cmp	r3, #0
 8006114:	d108      	bne.n	8006128 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800611e:	d009      	beq.n	8006134 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	61da      	str	r2, [r3, #28]
 8006126:	e005      	b.n	8006134 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d106      	bne.n	8006154 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2200      	movs	r2, #0
 800614a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7fd fa1e 	bl	8003590 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2202      	movs	r2, #2
 8006158:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800616a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800617c:	431a      	orrs	r2, r3
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006186:	431a      	orrs	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	691b      	ldr	r3, [r3, #16]
 800618c:	f003 0302 	and.w	r3, r3, #2
 8006190:	431a      	orrs	r2, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	f003 0301 	and.w	r3, r3, #1
 800619a:	431a      	orrs	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061a4:	431a      	orrs	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	69db      	ldr	r3, [r3, #28]
 80061aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061ae:	431a      	orrs	r2, r3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6a1b      	ldr	r3, [r3, #32]
 80061b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061b8:	ea42 0103 	orr.w	r1, r2, r3
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	430a      	orrs	r2, r1
 80061ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	699b      	ldr	r3, [r3, #24]
 80061d0:	0c1b      	lsrs	r3, r3, #16
 80061d2:	f003 0104 	and.w	r1, r3, #4
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061da:	f003 0210 	and.w	r2, r3, #16
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	69da      	ldr	r2, [r3, #28]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2201      	movs	r2, #1
 8006200:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006204:	2300      	movs	r3, #0
}
 8006206:	4618      	mov	r0, r3
 8006208:	3708      	adds	r7, #8
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}

0800620e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800620e:	b580      	push	{r7, lr}
 8006210:	b088      	sub	sp, #32
 8006212:	af00      	add	r7, sp, #0
 8006214:	60f8      	str	r0, [r7, #12]
 8006216:	60b9      	str	r1, [r7, #8]
 8006218:	603b      	str	r3, [r7, #0]
 800621a:	4613      	mov	r3, r2
 800621c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800621e:	f7fd fb63 	bl	80038e8 <HAL_GetTick>
 8006222:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006224:	88fb      	ldrh	r3, [r7, #6]
 8006226:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b01      	cmp	r3, #1
 8006232:	d001      	beq.n	8006238 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006234:	2302      	movs	r3, #2
 8006236:	e12a      	b.n	800648e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <HAL_SPI_Transmit+0x36>
 800623e:	88fb      	ldrh	r3, [r7, #6]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e122      	b.n	800648e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800624e:	2b01      	cmp	r3, #1
 8006250:	d101      	bne.n	8006256 <HAL_SPI_Transmit+0x48>
 8006252:	2302      	movs	r3, #2
 8006254:	e11b      	b.n	800648e <HAL_SPI_Transmit+0x280>
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2201      	movs	r2, #1
 800625a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2203      	movs	r2, #3
 8006262:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	88fa      	ldrh	r2, [r7, #6]
 8006276:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	88fa      	ldrh	r2, [r7, #6]
 800627c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2200      	movs	r2, #0
 8006282:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2200      	movs	r2, #0
 800628e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2200      	movs	r2, #0
 8006294:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062a4:	d10f      	bne.n	80062c6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062d0:	2b40      	cmp	r3, #64	@ 0x40
 80062d2:	d007      	beq.n	80062e4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80062e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062ec:	d152      	bne.n	8006394 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d002      	beq.n	80062fc <HAL_SPI_Transmit+0xee>
 80062f6:	8b7b      	ldrh	r3, [r7, #26]
 80062f8:	2b01      	cmp	r3, #1
 80062fa:	d145      	bne.n	8006388 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006300:	881a      	ldrh	r2, [r3, #0]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800630c:	1c9a      	adds	r2, r3, #2
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006316:	b29b      	uxth	r3, r3
 8006318:	3b01      	subs	r3, #1
 800631a:	b29a      	uxth	r2, r3
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006320:	e032      	b.n	8006388 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f003 0302 	and.w	r3, r3, #2
 800632c:	2b02      	cmp	r3, #2
 800632e:	d112      	bne.n	8006356 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006334:	881a      	ldrh	r2, [r3, #0]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006340:	1c9a      	adds	r2, r3, #2
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800634a:	b29b      	uxth	r3, r3
 800634c:	3b01      	subs	r3, #1
 800634e:	b29a      	uxth	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006354:	e018      	b.n	8006388 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006356:	f7fd fac7 	bl	80038e8 <HAL_GetTick>
 800635a:	4602      	mov	r2, r0
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	1ad3      	subs	r3, r2, r3
 8006360:	683a      	ldr	r2, [r7, #0]
 8006362:	429a      	cmp	r2, r3
 8006364:	d803      	bhi.n	800636e <HAL_SPI_Transmit+0x160>
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800636c:	d102      	bne.n	8006374 <HAL_SPI_Transmit+0x166>
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d109      	bne.n	8006388 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e082      	b.n	800648e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800638c:	b29b      	uxth	r3, r3
 800638e:	2b00      	cmp	r3, #0
 8006390:	d1c7      	bne.n	8006322 <HAL_SPI_Transmit+0x114>
 8006392:	e053      	b.n	800643c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d002      	beq.n	80063a2 <HAL_SPI_Transmit+0x194>
 800639c:	8b7b      	ldrh	r3, [r7, #26]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d147      	bne.n	8006432 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	330c      	adds	r3, #12
 80063ac:	7812      	ldrb	r2, [r2, #0]
 80063ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063b4:	1c5a      	adds	r2, r3, #1
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063be:	b29b      	uxth	r3, r3
 80063c0:	3b01      	subs	r3, #1
 80063c2:	b29a      	uxth	r2, r3
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80063c8:	e033      	b.n	8006432 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f003 0302 	and.w	r3, r3, #2
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d113      	bne.n	8006400 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	330c      	adds	r3, #12
 80063e2:	7812      	ldrb	r2, [r2, #0]
 80063e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ea:	1c5a      	adds	r2, r3, #1
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	3b01      	subs	r3, #1
 80063f8:	b29a      	uxth	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80063fe:	e018      	b.n	8006432 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006400:	f7fd fa72 	bl	80038e8 <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	69fb      	ldr	r3, [r7, #28]
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	429a      	cmp	r2, r3
 800640e:	d803      	bhi.n	8006418 <HAL_SPI_Transmit+0x20a>
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006416:	d102      	bne.n	800641e <HAL_SPI_Transmit+0x210>
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d109      	bne.n	8006432 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800642e:	2303      	movs	r3, #3
 8006430:	e02d      	b.n	800648e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006436:	b29b      	uxth	r3, r3
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1c6      	bne.n	80063ca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800643c:	69fa      	ldr	r2, [r7, #28]
 800643e:	6839      	ldr	r1, [r7, #0]
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 f8b1 	bl	80065a8 <SPI_EndRxTxTransaction>
 8006446:	4603      	mov	r3, r0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d002      	beq.n	8006452 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	2220      	movs	r2, #32
 8006450:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10a      	bne.n	8006470 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800645a:	2300      	movs	r3, #0
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	617b      	str	r3, [r7, #20]
 800646e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006484:	2b00      	cmp	r3, #0
 8006486:	d001      	beq.n	800648c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e000      	b.n	800648e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800648c:	2300      	movs	r3, #0
  }
}
 800648e:	4618      	mov	r0, r3
 8006490:	3720      	adds	r7, #32
 8006492:	46bd      	mov	sp, r7
 8006494:	bd80      	pop	{r7, pc}
	...

08006498 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b088      	sub	sp, #32
 800649c:	af00      	add	r7, sp, #0
 800649e:	60f8      	str	r0, [r7, #12]
 80064a0:	60b9      	str	r1, [r7, #8]
 80064a2:	603b      	str	r3, [r7, #0]
 80064a4:	4613      	mov	r3, r2
 80064a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80064a8:	f7fd fa1e 	bl	80038e8 <HAL_GetTick>
 80064ac:	4602      	mov	r2, r0
 80064ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064b0:	1a9b      	subs	r3, r3, r2
 80064b2:	683a      	ldr	r2, [r7, #0]
 80064b4:	4413      	add	r3, r2
 80064b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80064b8:	f7fd fa16 	bl	80038e8 <HAL_GetTick>
 80064bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064be:	4b39      	ldr	r3, [pc, #228]	@ (80065a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	015b      	lsls	r3, r3, #5
 80064c4:	0d1b      	lsrs	r3, r3, #20
 80064c6:	69fa      	ldr	r2, [r7, #28]
 80064c8:	fb02 f303 	mul.w	r3, r2, r3
 80064cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064ce:	e055      	b.n	800657c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d6:	d051      	beq.n	800657c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064d8:	f7fd fa06 	bl	80038e8 <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	69bb      	ldr	r3, [r7, #24]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	69fa      	ldr	r2, [r7, #28]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d902      	bls.n	80064ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80064e8:	69fb      	ldr	r3, [r7, #28]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d13d      	bne.n	800656a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	685a      	ldr	r2, [r3, #4]
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80064fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006506:	d111      	bne.n	800652c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006510:	d004      	beq.n	800651c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800651a:	d107      	bne.n	800652c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681a      	ldr	r2, [r3, #0]
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800652a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006530:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006534:	d10f      	bne.n	8006556 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006544:	601a      	str	r2, [r3, #0]
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006554:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2201      	movs	r2, #1
 800655a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2200      	movs	r2, #0
 8006562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006566:	2303      	movs	r3, #3
 8006568:	e018      	b.n	800659c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d102      	bne.n	8006576 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006570:	2300      	movs	r3, #0
 8006572:	61fb      	str	r3, [r7, #28]
 8006574:	e002      	b.n	800657c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	3b01      	subs	r3, #1
 800657a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	689a      	ldr	r2, [r3, #8]
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	4013      	ands	r3, r2
 8006586:	68ba      	ldr	r2, [r7, #8]
 8006588:	429a      	cmp	r2, r3
 800658a:	bf0c      	ite	eq
 800658c:	2301      	moveq	r3, #1
 800658e:	2300      	movne	r3, #0
 8006590:	b2db      	uxtb	r3, r3
 8006592:	461a      	mov	r2, r3
 8006594:	79fb      	ldrb	r3, [r7, #7]
 8006596:	429a      	cmp	r2, r3
 8006598:	d19a      	bne.n	80064d0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3720      	adds	r7, #32
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	2000001c 	.word	0x2000001c

080065a8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b088      	sub	sp, #32
 80065ac:	af02      	add	r7, sp, #8
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	9300      	str	r3, [sp, #0]
 80065b8:	68bb      	ldr	r3, [r7, #8]
 80065ba:	2201      	movs	r2, #1
 80065bc:	2102      	movs	r1, #2
 80065be:	68f8      	ldr	r0, [r7, #12]
 80065c0:	f7ff ff6a 	bl	8006498 <SPI_WaitFlagStateUntilTimeout>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d007      	beq.n	80065da <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065ce:	f043 0220 	orr.w	r2, r3, #32
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e032      	b.n	8006640 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80065da:	4b1b      	ldr	r3, [pc, #108]	@ (8006648 <SPI_EndRxTxTransaction+0xa0>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a1b      	ldr	r2, [pc, #108]	@ (800664c <SPI_EndRxTxTransaction+0xa4>)
 80065e0:	fba2 2303 	umull	r2, r3, r2, r3
 80065e4:	0d5b      	lsrs	r3, r3, #21
 80065e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80065ea:	fb02 f303 	mul.w	r3, r2, r3
 80065ee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065f8:	d112      	bne.n	8006620 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	9300      	str	r3, [sp, #0]
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2200      	movs	r2, #0
 8006602:	2180      	movs	r1, #128	@ 0x80
 8006604:	68f8      	ldr	r0, [r7, #12]
 8006606:	f7ff ff47 	bl	8006498 <SPI_WaitFlagStateUntilTimeout>
 800660a:	4603      	mov	r3, r0
 800660c:	2b00      	cmp	r3, #0
 800660e:	d016      	beq.n	800663e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006614:	f043 0220 	orr.w	r2, r3, #32
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800661c:	2303      	movs	r3, #3
 800661e:	e00f      	b.n	8006640 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d00a      	beq.n	800663c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	3b01      	subs	r3, #1
 800662a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006636:	2b80      	cmp	r3, #128	@ 0x80
 8006638:	d0f2      	beq.n	8006620 <SPI_EndRxTxTransaction+0x78>
 800663a:	e000      	b.n	800663e <SPI_EndRxTxTransaction+0x96>
        break;
 800663c:	bf00      	nop
  }

  return HAL_OK;
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	3718      	adds	r7, #24
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}
 8006648:	2000001c 	.word	0x2000001c
 800664c:	165e9f81 	.word	0x165e9f81

08006650 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b082      	sub	sp, #8
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d101      	bne.n	8006662 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e041      	b.n	80066e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006668:	b2db      	uxtb	r3, r3
 800666a:	2b00      	cmp	r3, #0
 800666c:	d106      	bne.n	800667c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006676:	6878      	ldr	r0, [r7, #4]
 8006678:	f7fc ffd2 	bl	8003620 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2202      	movs	r2, #2
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681a      	ldr	r2, [r3, #0]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	3304      	adds	r3, #4
 800668c:	4619      	mov	r1, r3
 800668e:	4610      	mov	r0, r2
 8006690:	f000 fad8 	bl	8006c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2201      	movs	r2, #1
 80066d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	2201      	movs	r2, #1
 80066d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066e4:	2300      	movs	r3, #0
}
 80066e6:	4618      	mov	r0, r3
 80066e8:	3708      	adds	r7, #8
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}

080066ee <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80066ee:	b580      	push	{r7, lr}
 80066f0:	b082      	sub	sp, #8
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d101      	bne.n	8006700 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80066fc:	2301      	movs	r3, #1
 80066fe:	e041      	b.n	8006784 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006706:	b2db      	uxtb	r3, r3
 8006708:	2b00      	cmp	r3, #0
 800670a:	d106      	bne.n	800671a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f000 f839 	bl	800678c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2202      	movs	r2, #2
 800671e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681a      	ldr	r2, [r3, #0]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	3304      	adds	r3, #4
 800672a:	4619      	mov	r1, r3
 800672c:	4610      	mov	r0, r2
 800672e:	f000 fa89 	bl	8006c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2201      	movs	r2, #1
 8006776:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2201      	movs	r2, #1
 800677e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006782:	2300      	movs	r3, #0
}
 8006784:	4618      	mov	r0, r3
 8006786:	3708      	adds	r7, #8
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d109      	bne.n	80067c4 <HAL_TIM_PWM_Start+0x24>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80067b6:	b2db      	uxtb	r3, r3
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	bf14      	ite	ne
 80067bc:	2301      	movne	r3, #1
 80067be:	2300      	moveq	r3, #0
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	e022      	b.n	800680a <HAL_TIM_PWM_Start+0x6a>
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b04      	cmp	r3, #4
 80067c8:	d109      	bne.n	80067de <HAL_TIM_PWM_Start+0x3e>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80067d0:	b2db      	uxtb	r3, r3
 80067d2:	2b01      	cmp	r3, #1
 80067d4:	bf14      	ite	ne
 80067d6:	2301      	movne	r3, #1
 80067d8:	2300      	moveq	r3, #0
 80067da:	b2db      	uxtb	r3, r3
 80067dc:	e015      	b.n	800680a <HAL_TIM_PWM_Start+0x6a>
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	2b08      	cmp	r3, #8
 80067e2:	d109      	bne.n	80067f8 <HAL_TIM_PWM_Start+0x58>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80067ea:	b2db      	uxtb	r3, r3
 80067ec:	2b01      	cmp	r3, #1
 80067ee:	bf14      	ite	ne
 80067f0:	2301      	movne	r3, #1
 80067f2:	2300      	moveq	r3, #0
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	e008      	b.n	800680a <HAL_TIM_PWM_Start+0x6a>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80067fe:	b2db      	uxtb	r3, r3
 8006800:	2b01      	cmp	r3, #1
 8006802:	bf14      	ite	ne
 8006804:	2301      	movne	r3, #1
 8006806:	2300      	moveq	r3, #0
 8006808:	b2db      	uxtb	r3, r3
 800680a:	2b00      	cmp	r3, #0
 800680c:	d001      	beq.n	8006812 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e07c      	b.n	800690c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d104      	bne.n	8006822 <HAL_TIM_PWM_Start+0x82>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2202      	movs	r2, #2
 800681c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006820:	e013      	b.n	800684a <HAL_TIM_PWM_Start+0xaa>
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	2b04      	cmp	r3, #4
 8006826:	d104      	bne.n	8006832 <HAL_TIM_PWM_Start+0x92>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2202      	movs	r2, #2
 800682c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006830:	e00b      	b.n	800684a <HAL_TIM_PWM_Start+0xaa>
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	2b08      	cmp	r3, #8
 8006836:	d104      	bne.n	8006842 <HAL_TIM_PWM_Start+0xa2>
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2202      	movs	r2, #2
 800683c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006840:	e003      	b.n	800684a <HAL_TIM_PWM_Start+0xaa>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2202      	movs	r2, #2
 8006846:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2201      	movs	r2, #1
 8006850:	6839      	ldr	r1, [r7, #0]
 8006852:	4618      	mov	r0, r3
 8006854:	f000 fce6 	bl	8007224 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a2d      	ldr	r2, [pc, #180]	@ (8006914 <HAL_TIM_PWM_Start+0x174>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d004      	beq.n	800686c <HAL_TIM_PWM_Start+0xcc>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	4a2c      	ldr	r2, [pc, #176]	@ (8006918 <HAL_TIM_PWM_Start+0x178>)
 8006868:	4293      	cmp	r3, r2
 800686a:	d101      	bne.n	8006870 <HAL_TIM_PWM_Start+0xd0>
 800686c:	2301      	movs	r3, #1
 800686e:	e000      	b.n	8006872 <HAL_TIM_PWM_Start+0xd2>
 8006870:	2300      	movs	r3, #0
 8006872:	2b00      	cmp	r3, #0
 8006874:	d007      	beq.n	8006886 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006884:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a22      	ldr	r2, [pc, #136]	@ (8006914 <HAL_TIM_PWM_Start+0x174>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d022      	beq.n	80068d6 <HAL_TIM_PWM_Start+0x136>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006898:	d01d      	beq.n	80068d6 <HAL_TIM_PWM_Start+0x136>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a1f      	ldr	r2, [pc, #124]	@ (800691c <HAL_TIM_PWM_Start+0x17c>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d018      	beq.n	80068d6 <HAL_TIM_PWM_Start+0x136>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a1d      	ldr	r2, [pc, #116]	@ (8006920 <HAL_TIM_PWM_Start+0x180>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d013      	beq.n	80068d6 <HAL_TIM_PWM_Start+0x136>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a1c      	ldr	r2, [pc, #112]	@ (8006924 <HAL_TIM_PWM_Start+0x184>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d00e      	beq.n	80068d6 <HAL_TIM_PWM_Start+0x136>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a16      	ldr	r2, [pc, #88]	@ (8006918 <HAL_TIM_PWM_Start+0x178>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d009      	beq.n	80068d6 <HAL_TIM_PWM_Start+0x136>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a18      	ldr	r2, [pc, #96]	@ (8006928 <HAL_TIM_PWM_Start+0x188>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d004      	beq.n	80068d6 <HAL_TIM_PWM_Start+0x136>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a16      	ldr	r2, [pc, #88]	@ (800692c <HAL_TIM_PWM_Start+0x18c>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d111      	bne.n	80068fa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	689b      	ldr	r3, [r3, #8]
 80068dc:	f003 0307 	and.w	r3, r3, #7
 80068e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2b06      	cmp	r3, #6
 80068e6:	d010      	beq.n	800690a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f042 0201 	orr.w	r2, r2, #1
 80068f6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068f8:	e007      	b.n	800690a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f042 0201 	orr.w	r2, r2, #1
 8006908:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800690a:	2300      	movs	r3, #0
}
 800690c:	4618      	mov	r0, r3
 800690e:	3710      	adds	r7, #16
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	40010000 	.word	0x40010000
 8006918:	40010400 	.word	0x40010400
 800691c:	40000400 	.word	0x40000400
 8006920:	40000800 	.word	0x40000800
 8006924:	40000c00 	.word	0x40000c00
 8006928:	40014000 	.word	0x40014000
 800692c:	40001800 	.word	0x40001800

08006930 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b086      	sub	sp, #24
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800693c:	2300      	movs	r3, #0
 800693e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006946:	2b01      	cmp	r3, #1
 8006948:	d101      	bne.n	800694e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800694a:	2302      	movs	r3, #2
 800694c:	e0ae      	b.n	8006aac <HAL_TIM_PWM_ConfigChannel+0x17c>
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	2201      	movs	r2, #1
 8006952:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2b0c      	cmp	r3, #12
 800695a:	f200 809f 	bhi.w	8006a9c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800695e:	a201      	add	r2, pc, #4	@ (adr r2, 8006964 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006964:	08006999 	.word	0x08006999
 8006968:	08006a9d 	.word	0x08006a9d
 800696c:	08006a9d 	.word	0x08006a9d
 8006970:	08006a9d 	.word	0x08006a9d
 8006974:	080069d9 	.word	0x080069d9
 8006978:	08006a9d 	.word	0x08006a9d
 800697c:	08006a9d 	.word	0x08006a9d
 8006980:	08006a9d 	.word	0x08006a9d
 8006984:	08006a1b 	.word	0x08006a1b
 8006988:	08006a9d 	.word	0x08006a9d
 800698c:	08006a9d 	.word	0x08006a9d
 8006990:	08006a9d 	.word	0x08006a9d
 8006994:	08006a5b 	.word	0x08006a5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68b9      	ldr	r1, [r7, #8]
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 f9f6 	bl	8006d90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	699a      	ldr	r2, [r3, #24]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f042 0208 	orr.w	r2, r2, #8
 80069b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	699a      	ldr	r2, [r3, #24]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f022 0204 	bic.w	r2, r2, #4
 80069c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6999      	ldr	r1, [r3, #24]
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	691a      	ldr	r2, [r3, #16]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	430a      	orrs	r2, r1
 80069d4:	619a      	str	r2, [r3, #24]
      break;
 80069d6:	e064      	b.n	8006aa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68b9      	ldr	r1, [r7, #8]
 80069de:	4618      	mov	r0, r3
 80069e0:	f000 fa46 	bl	8006e70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	699a      	ldr	r2, [r3, #24]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	699a      	ldr	r2, [r3, #24]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	6999      	ldr	r1, [r3, #24]
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	021a      	lsls	r2, r3, #8
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	619a      	str	r2, [r3, #24]
      break;
 8006a18:	e043      	b.n	8006aa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68b9      	ldr	r1, [r7, #8]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 fa9b 	bl	8006f5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	69da      	ldr	r2, [r3, #28]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f042 0208 	orr.w	r2, r2, #8
 8006a34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	69da      	ldr	r2, [r3, #28]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f022 0204 	bic.w	r2, r2, #4
 8006a44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	69d9      	ldr	r1, [r3, #28]
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	691a      	ldr	r2, [r3, #16]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	430a      	orrs	r2, r1
 8006a56:	61da      	str	r2, [r3, #28]
      break;
 8006a58:	e023      	b.n	8006aa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68b9      	ldr	r1, [r7, #8]
 8006a60:	4618      	mov	r0, r3
 8006a62:	f000 faef 	bl	8007044 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	69da      	ldr	r2, [r3, #28]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	69da      	ldr	r2, [r3, #28]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	69d9      	ldr	r1, [r3, #28]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	691b      	ldr	r3, [r3, #16]
 8006a90:	021a      	lsls	r2, r3, #8
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	61da      	str	r2, [r3, #28]
      break;
 8006a9a:	e002      	b.n	8006aa2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	75fb      	strb	r3, [r7, #23]
      break;
 8006aa0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006aaa:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3718      	adds	r7, #24
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}

08006ab4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ab4:	b580      	push	{r7, lr}
 8006ab6:	b084      	sub	sp, #16
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
 8006abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006ac8:	2b01      	cmp	r3, #1
 8006aca:	d101      	bne.n	8006ad0 <HAL_TIM_ConfigClockSource+0x1c>
 8006acc:	2302      	movs	r3, #2
 8006ace:	e0b4      	b.n	8006c3a <HAL_TIM_ConfigClockSource+0x186>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2201      	movs	r2, #1
 8006ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2202      	movs	r2, #2
 8006adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006aee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006af6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68ba      	ldr	r2, [r7, #8]
 8006afe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b08:	d03e      	beq.n	8006b88 <HAL_TIM_ConfigClockSource+0xd4>
 8006b0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b0e:	f200 8087 	bhi.w	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
 8006b12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b16:	f000 8086 	beq.w	8006c26 <HAL_TIM_ConfigClockSource+0x172>
 8006b1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b1e:	d87f      	bhi.n	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
 8006b20:	2b70      	cmp	r3, #112	@ 0x70
 8006b22:	d01a      	beq.n	8006b5a <HAL_TIM_ConfigClockSource+0xa6>
 8006b24:	2b70      	cmp	r3, #112	@ 0x70
 8006b26:	d87b      	bhi.n	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
 8006b28:	2b60      	cmp	r3, #96	@ 0x60
 8006b2a:	d050      	beq.n	8006bce <HAL_TIM_ConfigClockSource+0x11a>
 8006b2c:	2b60      	cmp	r3, #96	@ 0x60
 8006b2e:	d877      	bhi.n	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
 8006b30:	2b50      	cmp	r3, #80	@ 0x50
 8006b32:	d03c      	beq.n	8006bae <HAL_TIM_ConfigClockSource+0xfa>
 8006b34:	2b50      	cmp	r3, #80	@ 0x50
 8006b36:	d873      	bhi.n	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
 8006b38:	2b40      	cmp	r3, #64	@ 0x40
 8006b3a:	d058      	beq.n	8006bee <HAL_TIM_ConfigClockSource+0x13a>
 8006b3c:	2b40      	cmp	r3, #64	@ 0x40
 8006b3e:	d86f      	bhi.n	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
 8006b40:	2b30      	cmp	r3, #48	@ 0x30
 8006b42:	d064      	beq.n	8006c0e <HAL_TIM_ConfigClockSource+0x15a>
 8006b44:	2b30      	cmp	r3, #48	@ 0x30
 8006b46:	d86b      	bhi.n	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
 8006b48:	2b20      	cmp	r3, #32
 8006b4a:	d060      	beq.n	8006c0e <HAL_TIM_ConfigClockSource+0x15a>
 8006b4c:	2b20      	cmp	r3, #32
 8006b4e:	d867      	bhi.n	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d05c      	beq.n	8006c0e <HAL_TIM_ConfigClockSource+0x15a>
 8006b54:	2b10      	cmp	r3, #16
 8006b56:	d05a      	beq.n	8006c0e <HAL_TIM_ConfigClockSource+0x15a>
 8006b58:	e062      	b.n	8006c20 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b6a:	f000 fb3b 	bl	80071e4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b76:	68bb      	ldr	r3, [r7, #8]
 8006b78:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006b7c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	68ba      	ldr	r2, [r7, #8]
 8006b84:	609a      	str	r2, [r3, #8]
      break;
 8006b86:	e04f      	b.n	8006c28 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006b98:	f000 fb24 	bl	80071e4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	689a      	ldr	r2, [r3, #8]
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006baa:	609a      	str	r2, [r3, #8]
      break;
 8006bac:	e03c      	b.n	8006c28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bba:	461a      	mov	r2, r3
 8006bbc:	f000 fa98 	bl	80070f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	2150      	movs	r1, #80	@ 0x50
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	f000 faf1 	bl	80071ae <TIM_ITRx_SetConfig>
      break;
 8006bcc:	e02c      	b.n	8006c28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006bda:	461a      	mov	r2, r3
 8006bdc:	f000 fab7 	bl	800714e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2160      	movs	r1, #96	@ 0x60
 8006be6:	4618      	mov	r0, r3
 8006be8:	f000 fae1 	bl	80071ae <TIM_ITRx_SetConfig>
      break;
 8006bec:	e01c      	b.n	8006c28 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006bfa:	461a      	mov	r2, r3
 8006bfc:	f000 fa78 	bl	80070f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2140      	movs	r1, #64	@ 0x40
 8006c06:	4618      	mov	r0, r3
 8006c08:	f000 fad1 	bl	80071ae <TIM_ITRx_SetConfig>
      break;
 8006c0c:	e00c      	b.n	8006c28 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4619      	mov	r1, r3
 8006c18:	4610      	mov	r0, r2
 8006c1a:	f000 fac8 	bl	80071ae <TIM_ITRx_SetConfig>
      break;
 8006c1e:	e003      	b.n	8006c28 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	73fb      	strb	r3, [r7, #15]
      break;
 8006c24:	e000      	b.n	8006c28 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006c26:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3710      	adds	r7, #16
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
	...

08006c44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a43      	ldr	r2, [pc, #268]	@ (8006d64 <TIM_Base_SetConfig+0x120>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d013      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c62:	d00f      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a40      	ldr	r2, [pc, #256]	@ (8006d68 <TIM_Base_SetConfig+0x124>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d00b      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a3f      	ldr	r2, [pc, #252]	@ (8006d6c <TIM_Base_SetConfig+0x128>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d007      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a3e      	ldr	r2, [pc, #248]	@ (8006d70 <TIM_Base_SetConfig+0x12c>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d003      	beq.n	8006c84 <TIM_Base_SetConfig+0x40>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	4a3d      	ldr	r2, [pc, #244]	@ (8006d74 <TIM_Base_SetConfig+0x130>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d108      	bne.n	8006c96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	4313      	orrs	r3, r2
 8006c94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a32      	ldr	r2, [pc, #200]	@ (8006d64 <TIM_Base_SetConfig+0x120>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d02b      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ca4:	d027      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	4a2f      	ldr	r2, [pc, #188]	@ (8006d68 <TIM_Base_SetConfig+0x124>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d023      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	4a2e      	ldr	r2, [pc, #184]	@ (8006d6c <TIM_Base_SetConfig+0x128>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d01f      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	4a2d      	ldr	r2, [pc, #180]	@ (8006d70 <TIM_Base_SetConfig+0x12c>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d01b      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	4a2c      	ldr	r2, [pc, #176]	@ (8006d74 <TIM_Base_SetConfig+0x130>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d017      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	4a2b      	ldr	r2, [pc, #172]	@ (8006d78 <TIM_Base_SetConfig+0x134>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d013      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	4a2a      	ldr	r2, [pc, #168]	@ (8006d7c <TIM_Base_SetConfig+0x138>)
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d00f      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	4a29      	ldr	r2, [pc, #164]	@ (8006d80 <TIM_Base_SetConfig+0x13c>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d00b      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	4a28      	ldr	r2, [pc, #160]	@ (8006d84 <TIM_Base_SetConfig+0x140>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d007      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	4a27      	ldr	r2, [pc, #156]	@ (8006d88 <TIM_Base_SetConfig+0x144>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d003      	beq.n	8006cf6 <TIM_Base_SetConfig+0xb2>
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a26      	ldr	r2, [pc, #152]	@ (8006d8c <TIM_Base_SetConfig+0x148>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d108      	bne.n	8006d08 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006cfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	68db      	ldr	r3, [r3, #12]
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	695b      	ldr	r3, [r3, #20]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	689a      	ldr	r2, [r3, #8]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	681a      	ldr	r2, [r3, #0]
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a0e      	ldr	r2, [pc, #56]	@ (8006d64 <TIM_Base_SetConfig+0x120>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d003      	beq.n	8006d36 <TIM_Base_SetConfig+0xf2>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a10      	ldr	r2, [pc, #64]	@ (8006d74 <TIM_Base_SetConfig+0x130>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d103      	bne.n	8006d3e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	691a      	ldr	r2, [r3, #16]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f043 0204 	orr.w	r2, r3, #4
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	68fa      	ldr	r2, [r7, #12]
 8006d54:	601a      	str	r2, [r3, #0]
}
 8006d56:	bf00      	nop
 8006d58:	3714      	adds	r7, #20
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d60:	4770      	bx	lr
 8006d62:	bf00      	nop
 8006d64:	40010000 	.word	0x40010000
 8006d68:	40000400 	.word	0x40000400
 8006d6c:	40000800 	.word	0x40000800
 8006d70:	40000c00 	.word	0x40000c00
 8006d74:	40010400 	.word	0x40010400
 8006d78:	40014000 	.word	0x40014000
 8006d7c:	40014400 	.word	0x40014400
 8006d80:	40014800 	.word	0x40014800
 8006d84:	40001800 	.word	0x40001800
 8006d88:	40001c00 	.word	0x40001c00
 8006d8c:	40002000 	.word	0x40002000

08006d90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d90:	b480      	push	{r7}
 8006d92:	b087      	sub	sp, #28
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6a1b      	ldr	r3, [r3, #32]
 8006d9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6a1b      	ldr	r3, [r3, #32]
 8006da4:	f023 0201 	bic.w	r2, r3, #1
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	699b      	ldr	r3, [r3, #24]
 8006db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dbe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f023 0303 	bic.w	r3, r3, #3
 8006dc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68fa      	ldr	r2, [r7, #12]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	f023 0302 	bic.w	r3, r3, #2
 8006dd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	697a      	ldr	r2, [r7, #20]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	4a20      	ldr	r2, [pc, #128]	@ (8006e68 <TIM_OC1_SetConfig+0xd8>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d003      	beq.n	8006df4 <TIM_OC1_SetConfig+0x64>
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4a1f      	ldr	r2, [pc, #124]	@ (8006e6c <TIM_OC1_SetConfig+0xdc>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d10c      	bne.n	8006e0e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	f023 0308 	bic.w	r3, r3, #8
 8006dfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	f023 0304 	bic.w	r3, r3, #4
 8006e0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a15      	ldr	r2, [pc, #84]	@ (8006e68 <TIM_OC1_SetConfig+0xd8>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d003      	beq.n	8006e1e <TIM_OC1_SetConfig+0x8e>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a14      	ldr	r2, [pc, #80]	@ (8006e6c <TIM_OC1_SetConfig+0xdc>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d111      	bne.n	8006e42 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	695b      	ldr	r3, [r3, #20]
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	4313      	orrs	r3, r2
 8006e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	699b      	ldr	r3, [r3, #24]
 8006e3c:	693a      	ldr	r2, [r7, #16]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	693a      	ldr	r2, [r7, #16]
 8006e46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	68fa      	ldr	r2, [r7, #12]
 8006e4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	685a      	ldr	r2, [r3, #4]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	697a      	ldr	r2, [r7, #20]
 8006e5a:	621a      	str	r2, [r3, #32]
}
 8006e5c:	bf00      	nop
 8006e5e:	371c      	adds	r7, #28
 8006e60:	46bd      	mov	sp, r7
 8006e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e66:	4770      	bx	lr
 8006e68:	40010000 	.word	0x40010000
 8006e6c:	40010400 	.word	0x40010400

08006e70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b087      	sub	sp, #28
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
 8006e78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6a1b      	ldr	r3, [r3, #32]
 8006e84:	f023 0210 	bic.w	r2, r3, #16
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	699b      	ldr	r3, [r3, #24]
 8006e96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ea6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	021b      	lsls	r3, r3, #8
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006eb4:	697b      	ldr	r3, [r7, #20]
 8006eb6:	f023 0320 	bic.w	r3, r3, #32
 8006eba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	689b      	ldr	r3, [r3, #8]
 8006ec0:	011b      	lsls	r3, r3, #4
 8006ec2:	697a      	ldr	r2, [r7, #20]
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a22      	ldr	r2, [pc, #136]	@ (8006f54 <TIM_OC2_SetConfig+0xe4>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d003      	beq.n	8006ed8 <TIM_OC2_SetConfig+0x68>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4a21      	ldr	r2, [pc, #132]	@ (8006f58 <TIM_OC2_SetConfig+0xe8>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d10d      	bne.n	8006ef4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ede:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	68db      	ldr	r3, [r3, #12]
 8006ee4:	011b      	lsls	r3, r3, #4
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ef2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4a17      	ldr	r2, [pc, #92]	@ (8006f54 <TIM_OC2_SetConfig+0xe4>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d003      	beq.n	8006f04 <TIM_OC2_SetConfig+0x94>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	4a16      	ldr	r2, [pc, #88]	@ (8006f58 <TIM_OC2_SetConfig+0xe8>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d113      	bne.n	8006f2c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f0a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f0c:	693b      	ldr	r3, [r7, #16]
 8006f0e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f12:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f14:	683b      	ldr	r3, [r7, #0]
 8006f16:	695b      	ldr	r3, [r3, #20]
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	693a      	ldr	r2, [r7, #16]
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	699b      	ldr	r3, [r3, #24]
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	693a      	ldr	r2, [r7, #16]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	693a      	ldr	r2, [r7, #16]
 8006f30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	68fa      	ldr	r2, [r7, #12]
 8006f36:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	685a      	ldr	r2, [r3, #4]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	621a      	str	r2, [r3, #32]
}
 8006f46:	bf00      	nop
 8006f48:	371c      	adds	r7, #28
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr
 8006f52:	bf00      	nop
 8006f54:	40010000 	.word	0x40010000
 8006f58:	40010400 	.word	0x40010400

08006f5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006f5c:	b480      	push	{r7}
 8006f5e:	b087      	sub	sp, #28
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a1b      	ldr	r3, [r3, #32]
 8006f6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6a1b      	ldr	r3, [r3, #32]
 8006f70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	69db      	ldr	r3, [r3, #28]
 8006f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f023 0303 	bic.w	r3, r3, #3
 8006f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006fa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	689b      	ldr	r3, [r3, #8]
 8006faa:	021b      	lsls	r3, r3, #8
 8006fac:	697a      	ldr	r2, [r7, #20]
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	4a21      	ldr	r2, [pc, #132]	@ (800703c <TIM_OC3_SetConfig+0xe0>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d003      	beq.n	8006fc2 <TIM_OC3_SetConfig+0x66>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a20      	ldr	r2, [pc, #128]	@ (8007040 <TIM_OC3_SetConfig+0xe4>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d10d      	bne.n	8006fde <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006fc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	021b      	lsls	r3, r3, #8
 8006fd0:	697a      	ldr	r2, [r7, #20]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006fdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	4a16      	ldr	r2, [pc, #88]	@ (800703c <TIM_OC3_SetConfig+0xe0>)
 8006fe2:	4293      	cmp	r3, r2
 8006fe4:	d003      	beq.n	8006fee <TIM_OC3_SetConfig+0x92>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	4a15      	ldr	r2, [pc, #84]	@ (8007040 <TIM_OC3_SetConfig+0xe4>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d113      	bne.n	8007016 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ff4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006ffc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	695b      	ldr	r3, [r3, #20]
 8007002:	011b      	lsls	r3, r3, #4
 8007004:	693a      	ldr	r2, [r7, #16]
 8007006:	4313      	orrs	r3, r2
 8007008:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	699b      	ldr	r3, [r3, #24]
 800700e:	011b      	lsls	r3, r3, #4
 8007010:	693a      	ldr	r2, [r7, #16]
 8007012:	4313      	orrs	r3, r2
 8007014:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	693a      	ldr	r2, [r7, #16]
 800701a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	68fa      	ldr	r2, [r7, #12]
 8007020:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	685a      	ldr	r2, [r3, #4]
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	621a      	str	r2, [r3, #32]
}
 8007030:	bf00      	nop
 8007032:	371c      	adds	r7, #28
 8007034:	46bd      	mov	sp, r7
 8007036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703a:	4770      	bx	lr
 800703c:	40010000 	.word	0x40010000
 8007040:	40010400 	.word	0x40010400

08007044 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007044:	b480      	push	{r7}
 8007046:	b087      	sub	sp, #28
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a1b      	ldr	r3, [r3, #32]
 8007052:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6a1b      	ldr	r3, [r3, #32]
 8007058:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	69db      	ldr	r3, [r3, #28]
 800706a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007072:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800707a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	021b      	lsls	r3, r3, #8
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	4313      	orrs	r3, r2
 8007086:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800708e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	031b      	lsls	r3, r3, #12
 8007096:	693a      	ldr	r2, [r7, #16]
 8007098:	4313      	orrs	r3, r2
 800709a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a12      	ldr	r2, [pc, #72]	@ (80070e8 <TIM_OC4_SetConfig+0xa4>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d003      	beq.n	80070ac <TIM_OC4_SetConfig+0x68>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a11      	ldr	r2, [pc, #68]	@ (80070ec <TIM_OC4_SetConfig+0xa8>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d109      	bne.n	80070c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80070b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070b4:	683b      	ldr	r3, [r7, #0]
 80070b6:	695b      	ldr	r3, [r3, #20]
 80070b8:	019b      	lsls	r3, r3, #6
 80070ba:	697a      	ldr	r2, [r7, #20]
 80070bc:	4313      	orrs	r3, r2
 80070be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	68fa      	ldr	r2, [r7, #12]
 80070ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	685a      	ldr	r2, [r3, #4]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	693a      	ldr	r2, [r7, #16]
 80070d8:	621a      	str	r2, [r3, #32]
}
 80070da:	bf00      	nop
 80070dc:	371c      	adds	r7, #28
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr
 80070e6:	bf00      	nop
 80070e8:	40010000 	.word	0x40010000
 80070ec:	40010400 	.word	0x40010400

080070f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b087      	sub	sp, #28
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	6a1b      	ldr	r3, [r3, #32]
 8007100:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	f023 0201 	bic.w	r2, r3, #1
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800711a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	011b      	lsls	r3, r3, #4
 8007120:	693a      	ldr	r2, [r7, #16]
 8007122:	4313      	orrs	r3, r2
 8007124:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	f023 030a 	bic.w	r3, r3, #10
 800712c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800712e:	697a      	ldr	r2, [r7, #20]
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	4313      	orrs	r3, r2
 8007134:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	621a      	str	r2, [r3, #32]
}
 8007142:	bf00      	nop
 8007144:	371c      	adds	r7, #28
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800714e:	b480      	push	{r7}
 8007150:	b087      	sub	sp, #28
 8007152:	af00      	add	r7, sp, #0
 8007154:	60f8      	str	r0, [r7, #12]
 8007156:	60b9      	str	r1, [r7, #8]
 8007158:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6a1b      	ldr	r3, [r3, #32]
 8007164:	f023 0210 	bic.w	r2, r3, #16
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007172:	693b      	ldr	r3, [r7, #16]
 8007174:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007178:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	031b      	lsls	r3, r3, #12
 800717e:	693a      	ldr	r2, [r7, #16]
 8007180:	4313      	orrs	r3, r2
 8007182:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800718a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	011b      	lsls	r3, r3, #4
 8007190:	697a      	ldr	r2, [r7, #20]
 8007192:	4313      	orrs	r3, r2
 8007194:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	693a      	ldr	r2, [r7, #16]
 800719a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	621a      	str	r2, [r3, #32]
}
 80071a2:	bf00      	nop
 80071a4:	371c      	adds	r7, #28
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b085      	sub	sp, #20
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
 80071b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071c6:	683a      	ldr	r2, [r7, #0]
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	4313      	orrs	r3, r2
 80071cc:	f043 0307 	orr.w	r3, r3, #7
 80071d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	68fa      	ldr	r2, [r7, #12]
 80071d6:	609a      	str	r2, [r3, #8]
}
 80071d8:	bf00      	nop
 80071da:	3714      	adds	r7, #20
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b087      	sub	sp, #28
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	60b9      	str	r1, [r7, #8]
 80071ee:	607a      	str	r2, [r7, #4]
 80071f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	021a      	lsls	r2, r3, #8
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	431a      	orrs	r2, r3
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	4313      	orrs	r3, r2
 800720c:	697a      	ldr	r2, [r7, #20]
 800720e:	4313      	orrs	r3, r2
 8007210:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	697a      	ldr	r2, [r7, #20]
 8007216:	609a      	str	r2, [r3, #8]
}
 8007218:	bf00      	nop
 800721a:	371c      	adds	r7, #28
 800721c:	46bd      	mov	sp, r7
 800721e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007222:	4770      	bx	lr

08007224 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007224:	b480      	push	{r7}
 8007226:	b087      	sub	sp, #28
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	f003 031f 	and.w	r3, r3, #31
 8007236:	2201      	movs	r2, #1
 8007238:	fa02 f303 	lsl.w	r3, r2, r3
 800723c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6a1a      	ldr	r2, [r3, #32]
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	43db      	mvns	r3, r3
 8007246:	401a      	ands	r2, r3
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6a1a      	ldr	r2, [r3, #32]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f003 031f 	and.w	r3, r3, #31
 8007256:	6879      	ldr	r1, [r7, #4]
 8007258:	fa01 f303 	lsl.w	r3, r1, r3
 800725c:	431a      	orrs	r2, r3
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	621a      	str	r2, [r3, #32]
}
 8007262:	bf00      	nop
 8007264:	371c      	adds	r7, #28
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
	...

08007270 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007280:	2b01      	cmp	r3, #1
 8007282:	d101      	bne.n	8007288 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007284:	2302      	movs	r3, #2
 8007286:	e05a      	b.n	800733e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2201      	movs	r2, #1
 800728c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2202      	movs	r2, #2
 8007294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	689b      	ldr	r3, [r3, #8]
 80072a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	68fa      	ldr	r2, [r7, #12]
 80072b6:	4313      	orrs	r3, r2
 80072b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	68fa      	ldr	r2, [r7, #12]
 80072c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4a21      	ldr	r2, [pc, #132]	@ (800734c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80072c8:	4293      	cmp	r3, r2
 80072ca:	d022      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d4:	d01d      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a1d      	ldr	r2, [pc, #116]	@ (8007350 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80072dc:	4293      	cmp	r3, r2
 80072de:	d018      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a1b      	ldr	r2, [pc, #108]	@ (8007354 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d013      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a1a      	ldr	r2, [pc, #104]	@ (8007358 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d00e      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a18      	ldr	r2, [pc, #96]	@ (800735c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d009      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a17      	ldr	r2, [pc, #92]	@ (8007360 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d004      	beq.n	8007312 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a15      	ldr	r2, [pc, #84]	@ (8007364 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d10c      	bne.n	800732c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007318:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	68ba      	ldr	r2, [r7, #8]
 8007320:	4313      	orrs	r3, r2
 8007322:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68ba      	ldr	r2, [r7, #8]
 800732a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2201      	movs	r2, #1
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800733c:	2300      	movs	r3, #0
}
 800733e:	4618      	mov	r0, r3
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	40010000 	.word	0x40010000
 8007350:	40000400 	.word	0x40000400
 8007354:	40000800 	.word	0x40000800
 8007358:	40000c00 	.word	0x40000c00
 800735c:	40010400 	.word	0x40010400
 8007360:	40014000 	.word	0x40014000
 8007364:	40001800 	.word	0x40001800

08007368 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007372:	2300      	movs	r3, #0
 8007374:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800737c:	2b01      	cmp	r3, #1
 800737e:	d101      	bne.n	8007384 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007380:	2302      	movs	r3, #2
 8007382:	e03d      	b.n	8007400 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	4313      	orrs	r3, r2
 8007398:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	689b      	ldr	r3, [r3, #8]
 80073a4:	4313      	orrs	r3, r2
 80073a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	691b      	ldr	r3, [r3, #16]
 80073ce:	4313      	orrs	r3, r2
 80073d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	695b      	ldr	r3, [r3, #20]
 80073dc:	4313      	orrs	r3, r2
 80073de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80073e6:	683b      	ldr	r3, [r7, #0]
 80073e8:	69db      	ldr	r3, [r3, #28]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2200      	movs	r2, #0
 80073fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80073fe:	2300      	movs	r3, #0
}
 8007400:	4618      	mov	r0, r3
 8007402:	3714      	adds	r7, #20
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr

0800740c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007416:	2300      	movs	r3, #0
 8007418:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	6878      	ldr	r0, [r7, #4]
 800741e:	f001 fcba 	bl	8008d96 <VL53L0X_get_offset_calibration_data_micro_meter>
 8007422:	4603      	mov	r3, r0
 8007424:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8007426:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800742a:	4618      	mov	r0, r3
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b084      	sub	sp, #16
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
 800743a:	460b      	mov	r3, r1
 800743c:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800743e:	2300      	movs	r3, #0
 8007440:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 8007442:	78fb      	ldrb	r3, [r7, #3]
 8007444:	085b      	lsrs	r3, r3, #1
 8007446:	b2db      	uxtb	r3, r3
 8007448:	461a      	mov	r2, r3
 800744a:	218a      	movs	r1, #138	@ 0x8a
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f004 feaf 	bl	800c1b0 <VL53L0X_WrByte>
 8007452:	4603      	mov	r3, r0
 8007454:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 8007456:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800745a:	4618      	mov	r0, r3
 800745c:	3710      	adds	r7, #16
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
	...

08007464 <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8007464:	b5b0      	push	{r4, r5, r7, lr}
 8007466:	b096      	sub	sp, #88	@ 0x58
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800746c:	2300      	movs	r3, #0
 800746e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8007472:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007476:	2b00      	cmp	r3, #0
 8007478:	d107      	bne.n	800748a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800747a:	2200      	movs	r2, #0
 800747c:	2188      	movs	r1, #136	@ 0x88
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f004 fe96 	bl	800c1b0 <VL53L0X_WrByte>
 8007484:	4603      	mov	r3, r0
 8007486:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2200      	movs	r2, #0
 800748e:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007498:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80074a2:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	4a9e      	ldr	r2, [pc, #632]	@ (8007724 <VL53L0X_DataInit+0x2c0>)
 80074aa:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a9d      	ldr	r2, [pc, #628]	@ (8007728 <VL53L0X_DataInit+0x2c4>)
 80074b2:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 80074bc:	f107 0310 	add.w	r3, r7, #16
 80074c0:	4619      	mov	r1, r3
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fac0 	bl	8007a48 <VL53L0X_GetDeviceParameters>
 80074c8:	4603      	mov	r3, r0
 80074ca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 80074ce:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d112      	bne.n	80074fc <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 80074d6:	2300      	movs	r3, #0
 80074d8:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 80074da:	2300      	movs	r3, #0
 80074dc:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f103 0410 	add.w	r4, r3, #16
 80074e4:	f107 0510 	add.w	r5, r7, #16
 80074e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80074ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80074ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80074f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80074f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80074f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2264      	movs	r2, #100	@ 0x64
 8007500:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800750a:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8007514:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800751e:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800752a:	2201      	movs	r2, #1
 800752c:	2180      	movs	r1, #128	@ 0x80
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f004 fe3e 	bl	800c1b0 <VL53L0X_WrByte>
 8007534:	4603      	mov	r3, r0
 8007536:	461a      	mov	r2, r3
 8007538:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800753c:	4313      	orrs	r3, r2
 800753e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007542:	2201      	movs	r2, #1
 8007544:	21ff      	movs	r1, #255	@ 0xff
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f004 fe32 	bl	800c1b0 <VL53L0X_WrByte>
 800754c:	4603      	mov	r3, r0
 800754e:	461a      	mov	r2, r3
 8007550:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007554:	4313      	orrs	r3, r2
 8007556:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800755a:	2200      	movs	r2, #0
 800755c:	2100      	movs	r1, #0
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f004 fe26 	bl	800c1b0 <VL53L0X_WrByte>
 8007564:	4603      	mov	r3, r0
 8007566:	461a      	mov	r2, r3
 8007568:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800756c:	4313      	orrs	r3, r2
 800756e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8007572:	f107 030f 	add.w	r3, r7, #15
 8007576:	461a      	mov	r2, r3
 8007578:	2191      	movs	r1, #145	@ 0x91
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f004 fe9a 	bl	800c2b4 <VL53L0X_RdByte>
 8007580:	4603      	mov	r3, r0
 8007582:	461a      	mov	r2, r3
 8007584:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007588:	4313      	orrs	r3, r2
 800758a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800758e:	7bfa      	ldrb	r2, [r7, #15]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007596:	2201      	movs	r2, #1
 8007598:	2100      	movs	r1, #0
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f004 fe08 	bl	800c1b0 <VL53L0X_WrByte>
 80075a0:	4603      	mov	r3, r0
 80075a2:	461a      	mov	r2, r3
 80075a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80075a8:	4313      	orrs	r3, r2
 80075aa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80075ae:	2200      	movs	r2, #0
 80075b0:	21ff      	movs	r1, #255	@ 0xff
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f004 fdfc 	bl	800c1b0 <VL53L0X_WrByte>
 80075b8:	4603      	mov	r3, r0
 80075ba:	461a      	mov	r2, r3
 80075bc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80075c0:	4313      	orrs	r3, r2
 80075c2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80075c6:	2200      	movs	r2, #0
 80075c8:	2180      	movs	r1, #128	@ 0x80
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f004 fdf0 	bl	800c1b0 <VL53L0X_WrByte>
 80075d0:	4603      	mov	r3, r0
 80075d2:	461a      	mov	r2, r3
 80075d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80075d8:	4313      	orrs	r3, r2
 80075da:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80075de:	2300      	movs	r3, #0
 80075e0:	653b      	str	r3, [r7, #80]	@ 0x50
 80075e2:	e014      	b.n	800760e <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 80075e4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d114      	bne.n	8007616 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80075ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075ee:	b29b      	uxth	r3, r3
 80075f0:	2201      	movs	r2, #1
 80075f2:	4619      	mov	r1, r3
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fd31 	bl	800805c <VL53L0X_SetLimitCheckEnable>
 80075fa:	4603      	mov	r3, r0
 80075fc:	461a      	mov	r2, r3
 80075fe:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8007602:	4313      	orrs	r3, r2
 8007604:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800760a:	3301      	adds	r3, #1
 800760c:	653b      	str	r3, [r7, #80]	@ 0x50
 800760e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007610:	2b05      	cmp	r3, #5
 8007612:	dde7      	ble.n	80075e4 <VL53L0X_DataInit+0x180>
 8007614:	e000      	b.n	8007618 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8007616:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8007618:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800761c:	2b00      	cmp	r3, #0
 800761e:	d107      	bne.n	8007630 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8007620:	2200      	movs	r2, #0
 8007622:	2102      	movs	r1, #2
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f000 fd19 	bl	800805c <VL53L0X_SetLimitCheckEnable>
 800762a:	4603      	mov	r3, r0
 800762c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8007630:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007634:	2b00      	cmp	r3, #0
 8007636:	d107      	bne.n	8007648 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8007638:	2200      	movs	r2, #0
 800763a:	2103      	movs	r1, #3
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fd0d 	bl	800805c <VL53L0X_SetLimitCheckEnable>
 8007642:	4603      	mov	r3, r0
 8007644:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8007648:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800764c:	2b00      	cmp	r3, #0
 800764e:	d107      	bne.n	8007660 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8007650:	2200      	movs	r2, #0
 8007652:	2104      	movs	r1, #4
 8007654:	6878      	ldr	r0, [r7, #4]
 8007656:	f000 fd01 	bl	800805c <VL53L0X_SetLimitCheckEnable>
 800765a:	4603      	mov	r3, r0
 800765c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8007660:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007664:	2b00      	cmp	r3, #0
 8007666:	d107      	bne.n	8007678 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8007668:	2200      	movs	r2, #0
 800766a:	2105      	movs	r1, #5
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f000 fcf5 	bl	800805c <VL53L0X_SetLimitCheckEnable>
 8007672:	4603      	mov	r3, r0
 8007674:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8007678:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800767c:	2b00      	cmp	r3, #0
 800767e:	d108      	bne.n	8007692 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8007680:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8007684:	2100      	movs	r1, #0
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f000 fd98 	bl	80081bc <VL53L0X_SetLimitCheckValue>
 800768c:	4603      	mov	r3, r0
 800768e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007692:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007696:	2b00      	cmp	r3, #0
 8007698:	d108      	bne.n	80076ac <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800769a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800769e:	2101      	movs	r1, #1
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 fd8b 	bl	80081bc <VL53L0X_SetLimitCheckValue>
 80076a6:	4603      	mov	r3, r0
 80076a8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80076ac:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d108      	bne.n	80076c6 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80076b4:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 80076b8:	2102      	movs	r1, #2
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 fd7e 	bl	80081bc <VL53L0X_SetLimitCheckValue>
 80076c0:	4603      	mov	r3, r0
 80076c2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80076c6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d107      	bne.n	80076de <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 80076ce:	2200      	movs	r2, #0
 80076d0:	2103      	movs	r1, #3
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 fd72 	bl	80081bc <VL53L0X_SetLimitCheckValue>
 80076d8:	4603      	mov	r3, r0
 80076da:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80076de:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10f      	bne.n	8007706 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	22ff      	movs	r2, #255	@ 0xff
 80076ea:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80076ee:	22ff      	movs	r2, #255	@ 0xff
 80076f0:	2101      	movs	r1, #1
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f004 fd5c 	bl	800c1b0 <VL53L0X_WrByte>
 80076f8:	4603      	mov	r3, r0
 80076fa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2201      	movs	r2, #1
 8007702:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8007706:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800770a:	2b00      	cmp	r3, #0
 800770c:	d103      	bne.n	8007716 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8007716:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800771a:	4618      	mov	r0, r3
 800771c:	3758      	adds	r7, #88	@ 0x58
 800771e:	46bd      	mov	sp, r7
 8007720:	bdb0      	pop	{r4, r5, r7, pc}
 8007722:	bf00      	nop
 8007724:	00016b85 	.word	0x00016b85
 8007728:	000970a4 	.word	0x000970a4

0800772c <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 800772c:	b5b0      	push	{r4, r5, r7, lr}
 800772e:	b09e      	sub	sp, #120	@ 0x78
 8007730:	af02      	add	r7, sp, #8
 8007732:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007734:	2300      	movs	r3, #0
 8007736:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800773a:	f107 031c 	add.w	r3, r7, #28
 800773e:	2240      	movs	r2, #64	@ 0x40
 8007740:	2100      	movs	r1, #0
 8007742:	4618      	mov	r0, r3
 8007744:	f004 fe98 	bl	800c478 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8007748:	2300      	movs	r3, #0
 800774a:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800774c:	2300      	movs	r3, #0
 800774e:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8007750:	2300      	movs	r3, #0
 8007752:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 8007756:	2300      	movs	r3, #0
 8007758:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 800775a:	2300      	movs	r3, #0
 800775c:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800775e:	2300      	movs	r3, #0
 8007760:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8007762:	2300      	movs	r3, #0
 8007764:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8007768:	2101      	movs	r1, #1
 800776a:	6878      	ldr	r0, [r7, #4]
 800776c:	f002 fa69 	bl	8009c42 <VL53L0X_get_info_from_device>
 8007770:	4603      	mov	r3, r0
 8007772:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800777c:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8007784:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8007788:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800778c:	2b01      	cmp	r3, #1
 800778e:	d80d      	bhi.n	80077ac <VL53L0X_StaticInit+0x80>
 8007790:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8007794:	2b01      	cmp	r3, #1
 8007796:	d102      	bne.n	800779e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8007798:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800779a:	2b20      	cmp	r3, #32
 800779c:	d806      	bhi.n	80077ac <VL53L0X_StaticInit+0x80>
 800779e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d10e      	bne.n	80077c4 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 80077a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077a8:	2b0c      	cmp	r3, #12
 80077aa:	d90b      	bls.n	80077c4 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 80077ac:	f107 0218 	add.w	r2, r7, #24
 80077b0:	f107 0314 	add.w	r3, r7, #20
 80077b4:	4619      	mov	r1, r3
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f001 fce8 	bl	800918c <VL53L0X_perform_ref_spad_management>
 80077bc:	4603      	mov	r3, r0
 80077be:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80077c2:	e009      	b.n	80077d8 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 80077c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80077c8:	461a      	mov	r2, r3
 80077ca:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f001 fee9 	bl	80095a4 <VL53L0X_set_reference_spads>
 80077d2:	4603      	mov	r3, r0
 80077d4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 80077d8:	4b93      	ldr	r3, [pc, #588]	@ (8007a28 <VL53L0X_StaticInit+0x2fc>)
 80077da:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 80077dc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d10f      	bne.n	8007804 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80077ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 80077ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d104      	bne.n	8007800 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 80077fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80077fe:	e001      	b.n	8007804 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8007800:	4b89      	ldr	r3, [pc, #548]	@ (8007a28 <VL53L0X_StaticInit+0x2fc>)
 8007802:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8007804:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007808:	2b00      	cmp	r3, #0
 800780a:	d106      	bne.n	800781a <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800780c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f003 fdb8 	bl	800b384 <VL53L0X_load_tuning_settings>
 8007814:	4603      	mov	r3, r0
 8007816:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800781a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10a      	bne.n	8007838 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8007822:	2300      	movs	r3, #0
 8007824:	9300      	str	r3, [sp, #0]
 8007826:	2304      	movs	r3, #4
 8007828:	2200      	movs	r2, #0
 800782a:	2100      	movs	r1, #0
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f001 f8e5 	bl	80089fc <VL53L0X_SetGpioConfig>
 8007832:	4603      	mov	r3, r0
 8007834:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007838:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800783c:	2b00      	cmp	r3, #0
 800783e:	d121      	bne.n	8007884 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007840:	2201      	movs	r2, #1
 8007842:	21ff      	movs	r1, #255	@ 0xff
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f004 fcb3 	bl	800c1b0 <VL53L0X_WrByte>
 800784a:	4603      	mov	r3, r0
 800784c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8007850:	f107 031a 	add.w	r3, r7, #26
 8007854:	461a      	mov	r2, r3
 8007856:	2184      	movs	r1, #132	@ 0x84
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f004 fd55 	bl	800c308 <VL53L0X_RdWord>
 800785e:	4603      	mov	r3, r0
 8007860:	461a      	mov	r2, r3
 8007862:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8007866:	4313      	orrs	r3, r2
 8007868:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800786c:	2200      	movs	r2, #0
 800786e:	21ff      	movs	r1, #255	@ 0xff
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f004 fc9d 	bl	800c1b0 <VL53L0X_WrByte>
 8007876:	4603      	mov	r3, r0
 8007878:	461a      	mov	r2, r3
 800787a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800787e:	4313      	orrs	r3, r2
 8007880:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007884:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007888:	2b00      	cmp	r3, #0
 800788a:	d104      	bne.n	8007896 <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800788c:	8b7b      	ldrh	r3, [r7, #26]
 800788e:	011a      	lsls	r2, r3, #4
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8007896:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800789a:	2b00      	cmp	r3, #0
 800789c:	d108      	bne.n	80078b0 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800789e:	f107 031c 	add.w	r3, r7, #28
 80078a2:	4619      	mov	r1, r3
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 f8cf 	bl	8007a48 <VL53L0X_GetDeviceParameters>
 80078aa:	4603      	mov	r3, r0
 80078ac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 80078b0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d110      	bne.n	80078da <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 80078b8:	f107 0319 	add.w	r3, r7, #25
 80078bc:	4619      	mov	r1, r3
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 f991 	bl	8007be6 <VL53L0X_GetFractionEnable>
 80078c4:	4603      	mov	r3, r0
 80078c6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 80078ca:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d103      	bne.n	80078da <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 80078d2:	7e7a      	ldrb	r2, [r7, #25]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 80078da:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d10e      	bne.n	8007900 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	f103 0410 	add.w	r4, r3, #16
 80078e8:	f107 051c 	add.w	r5, r7, #28
 80078ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80078ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80078f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80078f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80078f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80078f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80078f8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80078fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8007900:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007904:	2b00      	cmp	r3, #0
 8007906:	d111      	bne.n	800792c <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 8007908:	f107 0319 	add.w	r3, r7, #25
 800790c:	461a      	mov	r2, r3
 800790e:	2101      	movs	r1, #1
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f004 fccf 	bl	800c2b4 <VL53L0X_RdByte>
 8007916:	4603      	mov	r3, r0
 8007918:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800791c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007920:	2b00      	cmp	r3, #0
 8007922:	d103      	bne.n	800792c <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8007924:	7e7a      	ldrb	r2, [r7, #25]
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800792c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007930:	2b00      	cmp	r3, #0
 8007932:	d107      	bne.n	8007944 <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8007934:	2200      	movs	r2, #0
 8007936:	2100      	movs	r1, #0
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f9c9 	bl	8007cd0 <VL53L0X_SetSequenceStepEnable>
 800793e:	4603      	mov	r3, r0
 8007940:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8007944:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007948:	2b00      	cmp	r3, #0
 800794a:	d107      	bne.n	800795c <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800794c:	2200      	movs	r2, #0
 800794e:	2102      	movs	r1, #2
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f000 f9bd 	bl	8007cd0 <VL53L0X_SetSequenceStepEnable>
 8007956:	4603      	mov	r3, r0
 8007958:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800795c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007960:	2b00      	cmp	r3, #0
 8007962:	d103      	bne.n	800796c <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2203      	movs	r2, #3
 8007968:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800796c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007970:	2b00      	cmp	r3, #0
 8007972:	d109      	bne.n	8007988 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 8007974:	f107 0313 	add.w	r3, r7, #19
 8007978:	461a      	mov	r2, r3
 800797a:	2100      	movs	r1, #0
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 f98f 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 8007982:	4603      	mov	r3, r0
 8007984:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007988:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800798c:	2b00      	cmp	r3, #0
 800798e:	d103      	bne.n	8007998 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007990:	7cfa      	ldrb	r2, [r7, #19]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8007998:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800799c:	2b00      	cmp	r3, #0
 800799e:	d109      	bne.n	80079b4 <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 80079a0:	f107 0313 	add.w	r3, r7, #19
 80079a4:	461a      	mov	r2, r3
 80079a6:	2101      	movs	r1, #1
 80079a8:	6878      	ldr	r0, [r7, #4]
 80079aa:	f000 f979 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 80079ae:	4603      	mov	r3, r0
 80079b0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80079b4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d103      	bne.n	80079c4 <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80079bc:	7cfa      	ldrb	r2, [r7, #19]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80079c4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d109      	bne.n	80079e0 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 80079cc:	f107 030c 	add.w	r3, r7, #12
 80079d0:	461a      	mov	r2, r3
 80079d2:	2103      	movs	r1, #3
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f002 feb3 	bl	800a740 <get_sequence_step_timeout>
 80079da:	4603      	mov	r3, r0
 80079dc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80079e0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d103      	bne.n	80079f0 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80079e8:	68fa      	ldr	r2, [r7, #12]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80079f0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d109      	bne.n	8007a0c <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 80079f8:	f107 030c 	add.w	r3, r7, #12
 80079fc:	461a      	mov	r2, r3
 80079fe:	2104      	movs	r1, #4
 8007a00:	6878      	ldr	r0, [r7, #4]
 8007a02:	f002 fe9d 	bl	800a740 <get_sequence_step_timeout>
 8007a06:	4603      	mov	r3, r0
 8007a08:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007a0c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d103      	bne.n	8007a1c <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007a14:	68fa      	ldr	r2, [r7, #12]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007a1c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3770      	adds	r7, #112	@ 0x70
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bdb0      	pop	{r4, r5, r7, pc}
 8007a28:	20000028 	.word	0x20000028

08007a2c <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	b085      	sub	sp, #20
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8007a34:	239d      	movs	r3, #157	@ 0x9d
 8007a36:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8007a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	3714      	adds	r7, #20
 8007a40:	46bd      	mov	sp, r7
 8007a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a46:	4770      	bx	lr

08007a48 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a52:	2300      	movs	r3, #0
 8007a54:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	4619      	mov	r1, r3
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 f8b0 	bl	8007bc0 <VL53L0X_GetDeviceMode>
 8007a60:	4603      	mov	r3, r0
 8007a62:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007a64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d107      	bne.n	8007a7c <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	3308      	adds	r3, #8
 8007a70:	4619      	mov	r1, r3
 8007a72:	6878      	ldr	r0, [r7, #4]
 8007a74:	f000 fa76 	bl	8007f64 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8007a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d102      	bne.n	8007a8a <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	2200      	movs	r2, #0
 8007a88:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8007a8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d107      	bne.n	8007aa2 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	3310      	adds	r3, #16
 8007a96:	4619      	mov	r1, r3
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 faac 	bl	8007ff6 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8007a9e:	4603      	mov	r3, r0
 8007aa0:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8007aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d107      	bne.n	8007aba <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	3314      	adds	r3, #20
 8007aae:	4619      	mov	r1, r3
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f7ff fcab 	bl	800740c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8007ab6:	4603      	mov	r3, r0
 8007ab8:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8007aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d134      	bne.n	8007b2c <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	60bb      	str	r3, [r7, #8]
 8007ac6:	e02a      	b.n	8007b1e <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8007ac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d12a      	bne.n	8007b26 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	b299      	uxth	r1, r3
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	683a      	ldr	r2, [r7, #0]
 8007adc:	4413      	add	r3, r2
 8007ade:	3304      	adds	r3, #4
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 fbcc 	bl	8008280 <VL53L0X_GetLimitCheckValue>
 8007ae8:	4603      	mov	r3, r0
 8007aea:	461a      	mov	r2, r3
 8007aec:	7bfb      	ldrb	r3, [r7, #15]
 8007aee:	4313      	orrs	r3, r2
 8007af0:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8007af2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d117      	bne.n	8007b2a <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	b299      	uxth	r1, r3
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	3318      	adds	r3, #24
 8007b02:	683a      	ldr	r2, [r7, #0]
 8007b04:	4413      	add	r3, r2
 8007b06:	461a      	mov	r2, r3
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f000 fb33 	bl	8008174 <VL53L0X_GetLimitCheckEnable>
 8007b0e:	4603      	mov	r3, r0
 8007b10:	461a      	mov	r2, r3
 8007b12:	7bfb      	ldrb	r3, [r7, #15]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	60bb      	str	r3, [r7, #8]
 8007b1e:	68bb      	ldr	r3, [r7, #8]
 8007b20:	2b05      	cmp	r3, #5
 8007b22:	ddd1      	ble.n	8007ac8 <VL53L0X_GetDeviceParameters+0x80>
 8007b24:	e002      	b.n	8007b2c <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8007b26:	bf00      	nop
 8007b28:	e000      	b.n	8007b2c <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8007b2a:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007b2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d107      	bne.n	8007b44 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	333c      	adds	r3, #60	@ 0x3c
 8007b38:	4619      	mov	r1, r3
 8007b3a:	6878      	ldr	r0, [r7, #4]
 8007b3c:	f000 fc2e 	bl	800839c <VL53L0X_GetWrapAroundCheckEnable>
 8007b40:	4603      	mov	r3, r0
 8007b42:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8007b44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d107      	bne.n	8007b5c <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	3304      	adds	r3, #4
 8007b50:	4619      	mov	r1, r3
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 f879 	bl	8007c4a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8007b58:	4603      	mov	r3, r0
 8007b5a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007b5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3710      	adds	r7, #16
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
 8007b70:	460b      	mov	r3, r1
 8007b72:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007b74:	2300      	movs	r3, #0
 8007b76:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8007b78:	78fb      	ldrb	r3, [r7, #3]
 8007b7a:	2b15      	cmp	r3, #21
 8007b7c:	bf8c      	ite	hi
 8007b7e:	2201      	movhi	r2, #1
 8007b80:	2200      	movls	r2, #0
 8007b82:	b2d2      	uxtb	r2, r2
 8007b84:	2a00      	cmp	r2, #0
 8007b86:	d10f      	bne.n	8007ba8 <VL53L0X_SetDeviceMode+0x40>
 8007b88:	4a0c      	ldr	r2, [pc, #48]	@ (8007bbc <VL53L0X_SetDeviceMode+0x54>)
 8007b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b8e:	f003 0301 	and.w	r3, r3, #1
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	bf14      	ite	ne
 8007b96:	2301      	movne	r3, #1
 8007b98:	2300      	moveq	r3, #0
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d003      	beq.n	8007ba8 <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	78fa      	ldrb	r2, [r7, #3]
 8007ba4:	741a      	strb	r2, [r3, #16]
		break;
 8007ba6:	e001      	b.n	8007bac <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8007ba8:	23f8      	movs	r3, #248	@ 0xf8
 8007baa:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007bac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3714      	adds	r7, #20
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bba:	4770      	bx	lr
 8007bbc:	0030000b 	.word	0x0030000b

08007bc0 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	7c1a      	ldrb	r2, [r3, #16]
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007bd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3714      	adds	r7, #20
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr

08007be6 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8007be6:	b580      	push	{r7, lr}
 8007be8:	b084      	sub	sp, #16
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
 8007bee:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8007bf4:	683a      	ldr	r2, [r7, #0]
 8007bf6:	2109      	movs	r1, #9
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f004 fb5b 	bl	800c2b4 <VL53L0X_RdByte>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007c02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d106      	bne.n	8007c18 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	781b      	ldrb	r3, [r3, #0]
 8007c0e:	f003 0301 	and.w	r3, r3, #1
 8007c12:	b2da      	uxtb	r2, r3
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007c18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3710      	adds	r7, #16
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b084      	sub	sp, #16
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8007c32:	6839      	ldr	r1, [r7, #0]
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f003 fa13 	bl	800b060 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8007c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3710      	adds	r7, #16
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}

08007c4a <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8007c4a:	b580      	push	{r7, lr}
 8007c4c:	b084      	sub	sp, #16
 8007c4e:	af00      	add	r7, sp, #0
 8007c50:	6078      	str	r0, [r7, #4]
 8007c52:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c54:	2300      	movs	r3, #0
 8007c56:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8007c58:	6839      	ldr	r1, [r7, #0]
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f003 fae0 	bl	800b220 <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8007c60:	4603      	mov	r3, r0
 8007c62:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8007c64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3710      	adds	r7, #16
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}

08007c70 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8007c70:	b580      	push	{r7, lr}
 8007c72:	b084      	sub	sp, #16
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	460b      	mov	r3, r1
 8007c7a:	70fb      	strb	r3, [r7, #3]
 8007c7c:	4613      	mov	r3, r2
 8007c7e:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c80:	2300      	movs	r3, #0
 8007c82:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8007c84:	78ba      	ldrb	r2, [r7, #2]
 8007c86:	78fb      	ldrb	r3, [r7, #3]
 8007c88:	4619      	mov	r1, r3
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f002 ff2a 	bl	800aae4 <VL53L0X_set_vcsel_pulse_period>
 8007c90:	4603      	mov	r3, r0
 8007c92:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8007c94:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3710      	adds	r7, #16
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}

08007ca0 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b086      	sub	sp, #24
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	460b      	mov	r3, r1
 8007caa:	607a      	str	r2, [r7, #4]
 8007cac:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8007cb2:	7afb      	ldrb	r3, [r7, #11]
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	f003 f99a 	bl	800aff2 <VL53L0X_get_vcsel_pulse_period>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8007cc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3718      	adds	r7, #24
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
	...

08007cd0 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	460b      	mov	r3, r1
 8007cda:	70fb      	strb	r3, [r7, #3]
 8007cdc:	4613      	mov	r3, r2
 8007cde:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007cec:	f107 030f 	add.w	r3, r7, #15
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	2101      	movs	r1, #1
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f004 fadd 	bl	800c2b4 <VL53L0X_RdByte>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8007cfe:	7bfb      	ldrb	r3, [r7, #15]
 8007d00:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8007d02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d159      	bne.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 8007d0a:	78bb      	ldrb	r3, [r7, #2]
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d12b      	bne.n	8007d68 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8007d10:	78fb      	ldrb	r3, [r7, #3]
 8007d12:	2b04      	cmp	r3, #4
 8007d14:	d825      	bhi.n	8007d62 <VL53L0X_SetSequenceStepEnable+0x92>
 8007d16:	a201      	add	r2, pc, #4	@ (adr r2, 8007d1c <VL53L0X_SetSequenceStepEnable+0x4c>)
 8007d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d1c:	08007d31 	.word	0x08007d31
 8007d20:	08007d3b 	.word	0x08007d3b
 8007d24:	08007d45 	.word	0x08007d45
 8007d28:	08007d4f 	.word	0x08007d4f
 8007d2c:	08007d59 	.word	0x08007d59
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8007d30:	7dbb      	ldrb	r3, [r7, #22]
 8007d32:	f043 0310 	orr.w	r3, r3, #16
 8007d36:	75bb      	strb	r3, [r7, #22]
				break;
 8007d38:	e041      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8007d3a:	7dbb      	ldrb	r3, [r7, #22]
 8007d3c:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8007d40:	75bb      	strb	r3, [r7, #22]
				break;
 8007d42:	e03c      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8007d44:	7dbb      	ldrb	r3, [r7, #22]
 8007d46:	f043 0304 	orr.w	r3, r3, #4
 8007d4a:	75bb      	strb	r3, [r7, #22]
				break;
 8007d4c:	e037      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8007d4e:	7dbb      	ldrb	r3, [r7, #22]
 8007d50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d54:	75bb      	strb	r3, [r7, #22]
				break;
 8007d56:	e032      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8007d58:	7dbb      	ldrb	r3, [r7, #22]
 8007d5a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007d5e:	75bb      	strb	r3, [r7, #22]
				break;
 8007d60:	e02d      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007d62:	23fc      	movs	r3, #252	@ 0xfc
 8007d64:	75fb      	strb	r3, [r7, #23]
 8007d66:	e02a      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8007d68:	78fb      	ldrb	r3, [r7, #3]
 8007d6a:	2b04      	cmp	r3, #4
 8007d6c:	d825      	bhi.n	8007dba <VL53L0X_SetSequenceStepEnable+0xea>
 8007d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d74 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8007d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d74:	08007d89 	.word	0x08007d89
 8007d78:	08007d93 	.word	0x08007d93
 8007d7c:	08007d9d 	.word	0x08007d9d
 8007d80:	08007da7 	.word	0x08007da7
 8007d84:	08007db1 	.word	0x08007db1
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8007d88:	7dbb      	ldrb	r3, [r7, #22]
 8007d8a:	f023 0310 	bic.w	r3, r3, #16
 8007d8e:	75bb      	strb	r3, [r7, #22]
				break;
 8007d90:	e015      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8007d92:	7dbb      	ldrb	r3, [r7, #22]
 8007d94:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8007d98:	75bb      	strb	r3, [r7, #22]
				break;
 8007d9a:	e010      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8007d9c:	7dbb      	ldrb	r3, [r7, #22]
 8007d9e:	f023 0304 	bic.w	r3, r3, #4
 8007da2:	75bb      	strb	r3, [r7, #22]
				break;
 8007da4:	e00b      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8007da6:	7dbb      	ldrb	r3, [r7, #22]
 8007da8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007dac:	75bb      	strb	r3, [r7, #22]
				break;
 8007dae:	e006      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8007db0:	7dbb      	ldrb	r3, [r7, #22]
 8007db2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007db6:	75bb      	strb	r3, [r7, #22]
				break;
 8007db8:	e001      	b.n	8007dbe <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007dba:	23fc      	movs	r3, #252	@ 0xfc
 8007dbc:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
 8007dc0:	7dba      	ldrb	r2, [r7, #22]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d01e      	beq.n	8007e04 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8007dc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d107      	bne.n	8007dde <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8007dce:	7dbb      	ldrb	r3, [r7, #22]
 8007dd0:	461a      	mov	r2, r3
 8007dd2:	2101      	movs	r1, #1
 8007dd4:	6878      	ldr	r0, [r7, #4]
 8007dd6:	f004 f9eb 	bl	800c1b0 <VL53L0X_WrByte>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8007dde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d103      	bne.n	8007dee <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	7dba      	ldrb	r2, [r7, #22]
 8007dea:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8007dee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d106      	bne.n	8007e04 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	695b      	ldr	r3, [r3, #20]
 8007dfa:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8007dfc:	6939      	ldr	r1, [r7, #16]
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	f7ff ff10 	bl	8007c24 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8007e04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	607b      	str	r3, [r7, #4]
 8007e1a:	460b      	mov	r3, r1
 8007e1c:	72fb      	strb	r3, [r7, #11]
 8007e1e:	4613      	mov	r3, r2
 8007e20:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007e22:	2300      	movs	r3, #0
 8007e24:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2200      	movs	r2, #0
 8007e2a:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8007e2c:	7afb      	ldrb	r3, [r7, #11]
 8007e2e:	2b04      	cmp	r3, #4
 8007e30:	d836      	bhi.n	8007ea0 <sequence_step_enabled+0x90>
 8007e32:	a201      	add	r2, pc, #4	@ (adr r2, 8007e38 <sequence_step_enabled+0x28>)
 8007e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e38:	08007e4d 	.word	0x08007e4d
 8007e3c:	08007e5f 	.word	0x08007e5f
 8007e40:	08007e71 	.word	0x08007e71
 8007e44:	08007e83 	.word	0x08007e83
 8007e48:	08007e95 	.word	0x08007e95
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8007e4c:	7abb      	ldrb	r3, [r7, #10]
 8007e4e:	111b      	asrs	r3, r3, #4
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	b2da      	uxtb	r2, r3
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	701a      	strb	r2, [r3, #0]
		break;
 8007e5c:	e022      	b.n	8007ea4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8007e5e:	7abb      	ldrb	r3, [r7, #10]
 8007e60:	10db      	asrs	r3, r3, #3
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	f003 0301 	and.w	r3, r3, #1
 8007e68:	b2da      	uxtb	r2, r3
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	701a      	strb	r2, [r3, #0]
		break;
 8007e6e:	e019      	b.n	8007ea4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8007e70:	7abb      	ldrb	r3, [r7, #10]
 8007e72:	109b      	asrs	r3, r3, #2
 8007e74:	b2db      	uxtb	r3, r3
 8007e76:	f003 0301 	and.w	r3, r3, #1
 8007e7a:	b2da      	uxtb	r2, r3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	701a      	strb	r2, [r3, #0]
		break;
 8007e80:	e010      	b.n	8007ea4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8007e82:	7abb      	ldrb	r3, [r7, #10]
 8007e84:	119b      	asrs	r3, r3, #6
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	f003 0301 	and.w	r3, r3, #1
 8007e8c:	b2da      	uxtb	r2, r3
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	701a      	strb	r2, [r3, #0]
		break;
 8007e92:	e007      	b.n	8007ea4 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8007e94:	7abb      	ldrb	r3, [r7, #10]
 8007e96:	09db      	lsrs	r3, r3, #7
 8007e98:	b2da      	uxtb	r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	701a      	strb	r2, [r3, #0]
		break;
 8007e9e:	e001      	b.n	8007ea4 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007ea0:	23fc      	movs	r3, #252	@ 0xfc
 8007ea2:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007ea4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	371c      	adds	r7, #28
 8007eac:	46bd      	mov	sp, r7
 8007eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb2:	4770      	bx	lr

08007eb4 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
 8007ebc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007ec6:	f107 030e 	add.w	r3, r7, #14
 8007eca:	461a      	mov	r2, r3
 8007ecc:	2101      	movs	r1, #1
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f004 f9f0 	bl	800c2b4 <VL53L0X_RdByte>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8007ed8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d107      	bne.n	8007ef0 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8007ee0:	7bba      	ldrb	r2, [r7, #14]
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	2100      	movs	r1, #0
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f7ff ff92 	bl	8007e10 <sequence_step_enabled>
 8007eec:	4603      	mov	r3, r0
 8007eee:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d108      	bne.n	8007f0a <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8007ef8:	7bba      	ldrb	r2, [r7, #14]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	3302      	adds	r3, #2
 8007efe:	2101      	movs	r1, #1
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f7ff ff85 	bl	8007e10 <sequence_step_enabled>
 8007f06:	4603      	mov	r3, r0
 8007f08:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007f0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d108      	bne.n	8007f24 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8007f12:	7bba      	ldrb	r2, [r7, #14]
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	3301      	adds	r3, #1
 8007f18:	2102      	movs	r1, #2
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f7ff ff78 	bl	8007e10 <sequence_step_enabled>
 8007f20:	4603      	mov	r3, r0
 8007f22:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007f24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d108      	bne.n	8007f3e <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8007f2c:	7bba      	ldrb	r2, [r7, #14]
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	3303      	adds	r3, #3
 8007f32:	2103      	movs	r1, #3
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f7ff ff6b 	bl	8007e10 <sequence_step_enabled>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8007f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d108      	bne.n	8007f58 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8007f46:	7bba      	ldrb	r2, [r7, #14]
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	3304      	adds	r3, #4
 8007f4c:	2104      	movs	r1, #4
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f7ff ff5e 	bl	8007e10 <sequence_step_enabled>
 8007f54:	4603      	mov	r3, r0
 8007f56:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007f58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3710      	adds	r7, #16
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 8007f72:	f107 030c 	add.w	r3, r7, #12
 8007f76:	461a      	mov	r2, r3
 8007f78:	21f8      	movs	r1, #248	@ 0xf8
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f004 f9c4 	bl	800c308 <VL53L0X_RdWord>
 8007f80:	4603      	mov	r3, r0
 8007f82:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8007f84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d108      	bne.n	8007f9e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8007f8c:	f107 0308 	add.w	r3, r7, #8
 8007f90:	461a      	mov	r2, r3
 8007f92:	2104      	movs	r1, #4
 8007f94:	6878      	ldr	r0, [r7, #4]
 8007f96:	f004 f9ed 	bl	800c374 <VL53L0X_RdDWord>
 8007f9a:	4603      	mov	r3, r0
 8007f9c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d10c      	bne.n	8007fc0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 8007fa6:	89bb      	ldrh	r3, [r7, #12]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d005      	beq.n	8007fb8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	89ba      	ldrh	r2, [r7, #12]
 8007fb0:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007fc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b085      	sub	sp, #20
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
 8007fd4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	7f1b      	ldrb	r3, [r3, #28]
 8007fde:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	7bba      	ldrb	r2, [r7, #14]
 8007fe4:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8007fe6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3714      	adds	r7, #20
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr

08007ff6 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8007ff6:	b580      	push	{r7, lr}
 8007ff8:	b086      	sub	sp, #24
 8007ffa:	af00      	add	r7, sp, #0
 8007ffc:	6078      	str	r0, [r7, #4]
 8007ffe:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008000:	2300      	movs	r3, #0
 8008002:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8008004:	f107 030e 	add.w	r3, r7, #14
 8008008:	461a      	mov	r2, r3
 800800a:	2120      	movs	r1, #32
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f004 f97b 	bl	800c308 <VL53L0X_RdWord>
 8008012:	4603      	mov	r3, r0
 8008014:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8008016:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d118      	bne.n	8008050 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800801e:	89fb      	ldrh	r3, [r7, #14]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d109      	bne.n	8008038 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6a1b      	ldr	r3, [r3, #32]
 8008028:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	693a      	ldr	r2, [r7, #16]
 800802e:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	771a      	strb	r2, [r3, #28]
 8008036:	e00b      	b.n	8008050 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8008038:	89fb      	ldrh	r3, [r7, #14]
 800803a:	00db      	lsls	r3, r3, #3
 800803c:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	693a      	ldr	r2, [r7, #16]
 8008042:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	693a      	ldr	r2, [r7, #16]
 8008048:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2201      	movs	r2, #1
 800804e:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008050:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008054:	4618      	mov	r0, r3
 8008056:	3718      	adds	r7, #24
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b086      	sub	sp, #24
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	460b      	mov	r3, r1
 8008066:	807b      	strh	r3, [r7, #2]
 8008068:	4613      	mov	r3, r2
 800806a:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800806c:	2300      	movs	r3, #0
 800806e:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 8008070:	2300      	movs	r3, #0
 8008072:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8008074:	2300      	movs	r3, #0
 8008076:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8008078:	2300      	movs	r3, #0
 800807a:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800807c:	887b      	ldrh	r3, [r7, #2]
 800807e:	2b05      	cmp	r3, #5
 8008080:	d902      	bls.n	8008088 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008082:	23fc      	movs	r3, #252	@ 0xfc
 8008084:	75fb      	strb	r3, [r7, #23]
 8008086:	e05b      	b.n	8008140 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8008088:	787b      	ldrb	r3, [r7, #1]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d106      	bne.n	800809c <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800808e:	2300      	movs	r3, #0
 8008090:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 8008092:	2300      	movs	r3, #0
 8008094:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 8008096:	2301      	movs	r3, #1
 8008098:	73bb      	strb	r3, [r7, #14]
 800809a:	e00a      	b.n	80080b2 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800809c:	887b      	ldrh	r3, [r7, #2]
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	330c      	adds	r3, #12
 80080a2:	009b      	lsls	r3, r3, #2
 80080a4:	4413      	add	r3, r2
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 80080aa:	2300      	movs	r3, #0
 80080ac:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 80080ae:	2301      	movs	r3, #1
 80080b0:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 80080b2:	887b      	ldrh	r3, [r7, #2]
 80080b4:	2b05      	cmp	r3, #5
 80080b6:	d841      	bhi.n	800813c <VL53L0X_SetLimitCheckEnable+0xe0>
 80080b8:	a201      	add	r2, pc, #4	@ (adr r2, 80080c0 <VL53L0X_SetLimitCheckEnable+0x64>)
 80080ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080be:	bf00      	nop
 80080c0:	080080d9 	.word	0x080080d9
 80080c4:	080080e3 	.word	0x080080e3
 80080c8:	080080f9 	.word	0x080080f9
 80080cc:	08008103 	.word	0x08008103
 80080d0:	0800810d 	.word	0x0800810d
 80080d4:	08008125 	.word	0x08008125

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	7bfa      	ldrb	r2, [r7, #15]
 80080dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80080e0:	e02e      	b.n	8008140 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	461a      	mov	r2, r3
 80080ea:	2144      	movs	r1, #68	@ 0x44
 80080ec:	6878      	ldr	r0, [r7, #4]
 80080ee:	f004 f883 	bl	800c1f8 <VL53L0X_WrWord>
 80080f2:	4603      	mov	r3, r0
 80080f4:	75fb      	strb	r3, [r7, #23]

			break;
 80080f6:	e023      	b.n	8008140 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	7bfa      	ldrb	r2, [r7, #15]
 80080fc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8008100:	e01e      	b.n	8008140 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	7bfa      	ldrb	r2, [r7, #15]
 8008106:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800810a:	e019      	b.n	8008140 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800810c:	7bbb      	ldrb	r3, [r7, #14]
 800810e:	005b      	lsls	r3, r3, #1
 8008110:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8008112:	7b7b      	ldrb	r3, [r7, #13]
 8008114:	22fe      	movs	r2, #254	@ 0xfe
 8008116:	2160      	movs	r1, #96	@ 0x60
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f004 f897 	bl	800c24c <VL53L0X_UpdateByte>
 800811e:	4603      	mov	r3, r0
 8008120:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8008122:	e00d      	b.n	8008140 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8008124:	7bbb      	ldrb	r3, [r7, #14]
 8008126:	011b      	lsls	r3, r3, #4
 8008128:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800812a:	7b7b      	ldrb	r3, [r7, #13]
 800812c:	22ef      	movs	r2, #239	@ 0xef
 800812e:	2160      	movs	r1, #96	@ 0x60
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f004 f88b 	bl	800c24c <VL53L0X_UpdateByte>
 8008136:	4603      	mov	r3, r0
 8008138:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800813a:	e001      	b.n	8008140 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800813c:	23fc      	movs	r3, #252	@ 0xfc
 800813e:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008140:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10f      	bne.n	8008168 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8008148:	787b      	ldrb	r3, [r7, #1]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d106      	bne.n	800815c <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800814e:	887b      	ldrh	r3, [r7, #2]
 8008150:	687a      	ldr	r2, [r7, #4]
 8008152:	4413      	add	r3, r2
 8008154:	2200      	movs	r2, #0
 8008156:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800815a:	e005      	b.n	8008168 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800815c:	887b      	ldrh	r3, [r7, #2]
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	4413      	add	r3, r2
 8008162:	2201      	movs	r2, #1
 8008164:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008168:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800816c:	4618      	mov	r0, r3
 800816e:	3718      	adds	r7, #24
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8008174:	b480      	push	{r7}
 8008176:	b087      	sub	sp, #28
 8008178:	af00      	add	r7, sp, #0
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	460b      	mov	r3, r1
 800817e:	607a      	str	r2, [r7, #4]
 8008180:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008182:	2300      	movs	r3, #0
 8008184:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8008186:	897b      	ldrh	r3, [r7, #10]
 8008188:	2b05      	cmp	r3, #5
 800818a:	d905      	bls.n	8008198 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800818c:	23fc      	movs	r3, #252	@ 0xfc
 800818e:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2200      	movs	r2, #0
 8008194:	701a      	strb	r2, [r3, #0]
 8008196:	e008      	b.n	80081aa <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8008198:	897b      	ldrh	r3, [r7, #10]
 800819a:	68fa      	ldr	r2, [r7, #12]
 800819c:	4413      	add	r3, r2
 800819e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081a2:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	7dba      	ldrb	r2, [r7, #22]
 80081a8:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80081aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	371c      	adds	r7, #28
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr
	...

080081bc <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b086      	sub	sp, #24
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	60f8      	str	r0, [r7, #12]
 80081c4:	460b      	mov	r3, r1
 80081c6:	607a      	str	r2, [r7, #4]
 80081c8:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80081ca:	2300      	movs	r3, #0
 80081cc:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80081ce:	897b      	ldrh	r3, [r7, #10]
 80081d0:	68fa      	ldr	r2, [r7, #12]
 80081d2:	4413      	add	r3, r2
 80081d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081d8:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80081da:	7dbb      	ldrb	r3, [r7, #22]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d107      	bne.n	80081f0 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80081e0:	897b      	ldrh	r3, [r7, #10]
 80081e2:	68fa      	ldr	r2, [r7, #12]
 80081e4:	330c      	adds	r3, #12
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	687a      	ldr	r2, [r7, #4]
 80081ec:	605a      	str	r2, [r3, #4]
 80081ee:	e040      	b.n	8008272 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80081f0:	897b      	ldrh	r3, [r7, #10]
 80081f2:	2b05      	cmp	r3, #5
 80081f4:	d830      	bhi.n	8008258 <VL53L0X_SetLimitCheckValue+0x9c>
 80081f6:	a201      	add	r2, pc, #4	@ (adr r2, 80081fc <VL53L0X_SetLimitCheckValue+0x40>)
 80081f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081fc:	08008215 	.word	0x08008215
 8008200:	0800821d 	.word	0x0800821d
 8008204:	08008233 	.word	0x08008233
 8008208:	0800823b 	.word	0x0800823b
 800820c:	08008243 	.word	0x08008243
 8008210:	08008243 	.word	0x08008243

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800821a:	e01f      	b.n	800825c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008220:	b29b      	uxth	r3, r3
 8008222:	461a      	mov	r2, r3
 8008224:	2144      	movs	r1, #68	@ 0x44
 8008226:	68f8      	ldr	r0, [r7, #12]
 8008228:	f003 ffe6 	bl	800c1f8 <VL53L0X_WrWord>
 800822c:	4603      	mov	r3, r0
 800822e:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008230:	e014      	b.n	800825c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	687a      	ldr	r2, [r7, #4]
 8008236:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8008238:	e010      	b.n	800825c <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	687a      	ldr	r2, [r7, #4]
 800823e:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8008240:	e00c      	b.n	800825c <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8008246:	b29b      	uxth	r3, r3
 8008248:	461a      	mov	r2, r3
 800824a:	2164      	movs	r1, #100	@ 0x64
 800824c:	68f8      	ldr	r0, [r7, #12]
 800824e:	f003 ffd3 	bl	800c1f8 <VL53L0X_WrWord>
 8008252:	4603      	mov	r3, r0
 8008254:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8008256:	e001      	b.n	800825c <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8008258:	23fc      	movs	r3, #252	@ 0xfc
 800825a:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800825c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d106      	bne.n	8008272 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8008264:	897b      	ldrh	r3, [r7, #10]
 8008266:	68fa      	ldr	r2, [r7, #12]
 8008268:	330c      	adds	r3, #12
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	687a      	ldr	r2, [r7, #4]
 8008270:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008272:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3718      	adds	r7, #24
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}
 800827e:	bf00      	nop

08008280 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b088      	sub	sp, #32
 8008284:	af00      	add	r7, sp, #0
 8008286:	60f8      	str	r0, [r7, #12]
 8008288:	460b      	mov	r3, r1
 800828a:	607a      	str	r2, [r7, #4]
 800828c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800828e:	2300      	movs	r3, #0
 8008290:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 8008292:	2300      	movs	r3, #0
 8008294:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 8008296:	897b      	ldrh	r3, [r7, #10]
 8008298:	2b05      	cmp	r3, #5
 800829a:	d847      	bhi.n	800832c <VL53L0X_GetLimitCheckValue+0xac>
 800829c:	a201      	add	r2, pc, #4	@ (adr r2, 80082a4 <VL53L0X_GetLimitCheckValue+0x24>)
 800829e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082a2:	bf00      	nop
 80082a4:	080082bd 	.word	0x080082bd
 80082a8:	080082c9 	.word	0x080082c9
 80082ac:	080082ef 	.word	0x080082ef
 80082b0:	080082fb 	.word	0x080082fb
 80082b4:	08008307 	.word	0x08008307
 80082b8:	08008307 	.word	0x08008307

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082c0:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 80082c2:	2300      	movs	r3, #0
 80082c4:	77bb      	strb	r3, [r7, #30]
		break;
 80082c6:	e033      	b.n	8008330 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80082c8:	f107 0316 	add.w	r3, r7, #22
 80082cc:	461a      	mov	r2, r3
 80082ce:	2144      	movs	r1, #68	@ 0x44
 80082d0:	68f8      	ldr	r0, [r7, #12]
 80082d2:	f004 f819 	bl	800c308 <VL53L0X_RdWord>
 80082d6:	4603      	mov	r3, r0
 80082d8:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80082da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d102      	bne.n	80082e8 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80082e2:	8afb      	ldrh	r3, [r7, #22]
 80082e4:	025b      	lsls	r3, r3, #9
 80082e6:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80082e8:	2301      	movs	r3, #1
 80082ea:	77bb      	strb	r3, [r7, #30]
		break;
 80082ec:	e020      	b.n	8008330 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80082f2:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80082f4:	2300      	movs	r3, #0
 80082f6:	77bb      	strb	r3, [r7, #30]
		break;
 80082f8:	e01a      	b.n	8008330 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082fe:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8008300:	2300      	movs	r3, #0
 8008302:	77bb      	strb	r3, [r7, #30]
		break;
 8008304:	e014      	b.n	8008330 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 8008306:	f107 0316 	add.w	r3, r7, #22
 800830a:	461a      	mov	r2, r3
 800830c:	2164      	movs	r1, #100	@ 0x64
 800830e:	68f8      	ldr	r0, [r7, #12]
 8008310:	f003 fffa 	bl	800c308 <VL53L0X_RdWord>
 8008314:	4603      	mov	r3, r0
 8008316:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8008318:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d102      	bne.n	8008326 <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8008320:	8afb      	ldrh	r3, [r7, #22]
 8008322:	025b      	lsls	r3, r3, #9
 8008324:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 8008326:	2300      	movs	r3, #0
 8008328:	77bb      	strb	r3, [r7, #30]
		break;
 800832a:	e001      	b.n	8008330 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800832c:	23fc      	movs	r3, #252	@ 0xfc
 800832e:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008330:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8008334:	2b00      	cmp	r3, #0
 8008336:	d12a      	bne.n	800838e <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8008338:	7fbb      	ldrb	r3, [r7, #30]
 800833a:	2b01      	cmp	r3, #1
 800833c:	d124      	bne.n	8008388 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800833e:	69bb      	ldr	r3, [r7, #24]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d110      	bne.n	8008366 <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8008344:	897b      	ldrh	r3, [r7, #10]
 8008346:	68fa      	ldr	r2, [r7, #12]
 8008348:	330c      	adds	r3, #12
 800834a:	009b      	lsls	r3, r3, #2
 800834c:	4413      	add	r3, r2
 800834e:	685b      	ldr	r3, [r3, #4]
 8008350:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8008358:	897b      	ldrh	r3, [r7, #10]
 800835a:	68fa      	ldr	r2, [r7, #12]
 800835c:	4413      	add	r3, r2
 800835e:	2200      	movs	r2, #0
 8008360:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8008364:	e013      	b.n	800838e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	69ba      	ldr	r2, [r7, #24]
 800836a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800836c:	897b      	ldrh	r3, [r7, #10]
 800836e:	68fa      	ldr	r2, [r7, #12]
 8008370:	330c      	adds	r3, #12
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	4413      	add	r3, r2
 8008376:	69ba      	ldr	r2, [r7, #24]
 8008378:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800837a:	897b      	ldrh	r3, [r7, #10]
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	4413      	add	r3, r2
 8008380:	2201      	movs	r2, #1
 8008382:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8008386:	e002      	b.n	800838e <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	69ba      	ldr	r2, [r7, #24]
 800838c:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800838e:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 8008392:	4618      	mov	r0, r3
 8008394:	3720      	adds	r7, #32
 8008396:	46bd      	mov	sp, r7
 8008398:	bd80      	pop	{r7, pc}
 800839a:	bf00      	nop

0800839c <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800839c:	b580      	push	{r7, lr}
 800839e:	b084      	sub	sp, #16
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80083a6:	2300      	movs	r3, #0
 80083a8:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80083aa:	f107 030e 	add.w	r3, r7, #14
 80083ae:	461a      	mov	r2, r3
 80083b0:	2101      	movs	r1, #1
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f003 ff7e 	bl	800c2b4 <VL53L0X_RdByte>
 80083b8:	4603      	mov	r3, r0
 80083ba:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 80083bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d10e      	bne.n	80083e2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 80083c4:	7bba      	ldrb	r2, [r7, #14]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 80083cc:	7bbb      	ldrb	r3, [r7, #14]
 80083ce:	b25b      	sxtb	r3, r3
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	da03      	bge.n	80083dc <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	2201      	movs	r2, #1
 80083d8:	701a      	strb	r2, [r3, #0]
 80083da:	e002      	b.n	80083e2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	2200      	movs	r2, #0
 80083e0:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80083e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d104      	bne.n	80083f4 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	781a      	ldrb	r2, [r3, #0]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80083f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80083f8:	4618      	mov	r0, r3
 80083fa:	3710      	adds	r7, #16
 80083fc:	46bd      	mov	sp, r7
 80083fe:	bd80      	pop	{r7, pc}

08008400 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008408:	2300      	movs	r3, #0
 800840a:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800840c:	f107 030e 	add.w	r3, r7, #14
 8008410:	4619      	mov	r1, r3
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f7ff fbd4 	bl	8007bc0 <VL53L0X_GetDeviceMode>
 8008418:	4603      	mov	r3, r0
 800841a:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800841c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d107      	bne.n	8008434 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8008424:	7bbb      	ldrb	r3, [r7, #14]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d104      	bne.n	8008434 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 f898 	bl	8008560 <VL53L0X_StartMeasurement>
 8008430:	4603      	mov	r3, r0
 8008432:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8008434:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d104      	bne.n	8008446 <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f001 fb33 	bl	8009aa8 <VL53L0X_measurement_poll_for_completion>
 8008442:	4603      	mov	r3, r0
 8008444:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8008446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d106      	bne.n	800845c <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800844e:	7bbb      	ldrb	r3, [r7, #14]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d103      	bne.n	800845c <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2203      	movs	r2, #3
 8008458:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800845c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008460:	4618      	mov	r0, r3
 8008462:	3710      	adds	r7, #16
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b086      	sub	sp, #24
 800846c:	af00      	add	r7, sp, #0
 800846e:	60f8      	str	r0, [r7, #12]
 8008470:	60b9      	str	r1, [r7, #8]
 8008472:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008474:	2300      	movs	r3, #0
 8008476:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8008478:	2301      	movs	r3, #1
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	68b9      	ldr	r1, [r7, #8]
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	f001 fad5 	bl	8009a2e <VL53L0X_perform_ref_calibration>
 8008484:	4603      	mov	r3, r0
 8008486:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8008488:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800848c:	4618      	mov	r0, r3
 800848e:	3718      	adds	r7, #24
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}

08008494 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b086      	sub	sp, #24
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
 800849c:	460b      	mov	r3, r1
 800849e:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80084a0:	2300      	movs	r3, #0
 80084a2:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80084aa:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 80084ac:	7dbb      	ldrb	r3, [r7, #22]
 80084ae:	2b01      	cmp	r3, #1
 80084b0:	d005      	beq.n	80084be <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 80084b2:	7dbb      	ldrb	r3, [r7, #22]
 80084b4:	2b02      	cmp	r3, #2
 80084b6:	d002      	beq.n	80084be <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 80084b8:	7dbb      	ldrb	r3, [r7, #22]
 80084ba:	2b03      	cmp	r3, #3
 80084bc:	d147      	bne.n	800854e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 80084be:	f107 030c 	add.w	r3, r7, #12
 80084c2:	f107 0210 	add.w	r2, r7, #16
 80084c6:	2101      	movs	r1, #1
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 fbb9 	bl	8008c40 <VL53L0X_GetInterruptThresholds>
 80084ce:	4603      	mov	r3, r0
 80084d0:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 80084d2:	693b      	ldr	r3, [r7, #16]
 80084d4:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 80084d8:	d803      	bhi.n	80084e2 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 80084da:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 80084dc:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 80084e0:	d935      	bls.n	800854e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 80084e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d131      	bne.n	800854e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80084ea:	78fb      	ldrb	r3, [r7, #3]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d006      	beq.n	80084fe <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 80084f0:	491a      	ldr	r1, [pc, #104]	@ (800855c <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f002 ff46 	bl	800b384 <VL53L0X_load_tuning_settings>
 80084f8:	4603      	mov	r3, r0
 80084fa:	75fb      	strb	r3, [r7, #23]
 80084fc:	e027      	b.n	800854e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80084fe:	2204      	movs	r2, #4
 8008500:	21ff      	movs	r1, #255	@ 0xff
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f003 fe54 	bl	800c1b0 <VL53L0X_WrByte>
 8008508:	4603      	mov	r3, r0
 800850a:	461a      	mov	r2, r3
 800850c:	7dfb      	ldrb	r3, [r7, #23]
 800850e:	4313      	orrs	r3, r2
 8008510:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8008512:	2200      	movs	r2, #0
 8008514:	2170      	movs	r1, #112	@ 0x70
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f003 fe4a 	bl	800c1b0 <VL53L0X_WrByte>
 800851c:	4603      	mov	r3, r0
 800851e:	461a      	mov	r2, r3
 8008520:	7dfb      	ldrb	r3, [r7, #23]
 8008522:	4313      	orrs	r3, r2
 8008524:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008526:	2200      	movs	r2, #0
 8008528:	21ff      	movs	r1, #255	@ 0xff
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f003 fe40 	bl	800c1b0 <VL53L0X_WrByte>
 8008530:	4603      	mov	r3, r0
 8008532:	461a      	mov	r2, r3
 8008534:	7dfb      	ldrb	r3, [r7, #23]
 8008536:	4313      	orrs	r3, r2
 8008538:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800853a:	2200      	movs	r2, #0
 800853c:	2180      	movs	r1, #128	@ 0x80
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f003 fe36 	bl	800c1b0 <VL53L0X_WrByte>
 8008544:	4603      	mov	r3, r0
 8008546:	461a      	mov	r2, r3
 8008548:	7dfb      	ldrb	r3, [r7, #23]
 800854a:	4313      	orrs	r3, r2
 800854c:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800854e:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8008552:	4618      	mov	r0, r3
 8008554:	3718      	adds	r7, #24
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	2000011c 	.word	0x2000011c

08008560 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008568:	2300      	movs	r3, #0
 800856a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800856c:	2301      	movs	r3, #1
 800856e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8008570:	f107 030e 	add.w	r3, r7, #14
 8008574:	4619      	mov	r1, r3
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f7ff fb22 	bl	8007bc0 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800857c:	2201      	movs	r2, #1
 800857e:	2180      	movs	r1, #128	@ 0x80
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f003 fe15 	bl	800c1b0 <VL53L0X_WrByte>
 8008586:	4603      	mov	r3, r0
 8008588:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800858a:	2201      	movs	r2, #1
 800858c:	21ff      	movs	r1, #255	@ 0xff
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f003 fe0e 	bl	800c1b0 <VL53L0X_WrByte>
 8008594:	4603      	mov	r3, r0
 8008596:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008598:	2200      	movs	r2, #0
 800859a:	2100      	movs	r1, #0
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f003 fe07 	bl	800c1b0 <VL53L0X_WrByte>
 80085a2:	4603      	mov	r3, r0
 80085a4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 80085ac:	461a      	mov	r2, r3
 80085ae:	2191      	movs	r1, #145	@ 0x91
 80085b0:	6878      	ldr	r0, [r7, #4]
 80085b2:	f003 fdfd 	bl	800c1b0 <VL53L0X_WrByte>
 80085b6:	4603      	mov	r3, r0
 80085b8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 80085ba:	2201      	movs	r2, #1
 80085bc:	2100      	movs	r1, #0
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f003 fdf6 	bl	800c1b0 <VL53L0X_WrByte>
 80085c4:	4603      	mov	r3, r0
 80085c6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80085c8:	2200      	movs	r2, #0
 80085ca:	21ff      	movs	r1, #255	@ 0xff
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f003 fdef 	bl	800c1b0 <VL53L0X_WrByte>
 80085d2:	4603      	mov	r3, r0
 80085d4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 80085d6:	2200      	movs	r2, #0
 80085d8:	2180      	movs	r1, #128	@ 0x80
 80085da:	6878      	ldr	r0, [r7, #4]
 80085dc:	f003 fde8 	bl	800c1b0 <VL53L0X_WrByte>
 80085e0:	4603      	mov	r3, r0
 80085e2:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 80085e4:	7bbb      	ldrb	r3, [r7, #14]
 80085e6:	2b03      	cmp	r3, #3
 80085e8:	d054      	beq.n	8008694 <VL53L0X_StartMeasurement+0x134>
 80085ea:	2b03      	cmp	r3, #3
 80085ec:	dc6c      	bgt.n	80086c8 <VL53L0X_StartMeasurement+0x168>
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d002      	beq.n	80085f8 <VL53L0X_StartMeasurement+0x98>
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d034      	beq.n	8008660 <VL53L0X_StartMeasurement+0x100>
 80085f6:	e067      	b.n	80086c8 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80085f8:	2201      	movs	r2, #1
 80085fa:	2100      	movs	r1, #0
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f003 fdd7 	bl	800c1b0 <VL53L0X_WrByte>
 8008602:	4603      	mov	r3, r0
 8008604:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8008606:	7bfb      	ldrb	r3, [r7, #15]
 8008608:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800860a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d15d      	bne.n	80086ce <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8008612:	2300      	movs	r3, #0
 8008614:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d008      	beq.n	800862e <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800861c:	f107 030d 	add.w	r3, r7, #13
 8008620:	461a      	mov	r2, r3
 8008622:	2100      	movs	r1, #0
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f003 fe45 	bl	800c2b4 <VL53L0X_RdByte>
 800862a:	4603      	mov	r3, r0
 800862c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800862e:	693b      	ldr	r3, [r7, #16]
 8008630:	3301      	adds	r3, #1
 8008632:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8008634:	7b7a      	ldrb	r2, [r7, #13]
 8008636:	7bfb      	ldrb	r3, [r7, #15]
 8008638:	4013      	ands	r3, r2
 800863a:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800863c:	7bfa      	ldrb	r2, [r7, #15]
 800863e:	429a      	cmp	r2, r3
 8008640:	d107      	bne.n	8008652 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8008642:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d103      	bne.n	8008652 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008650:	d3e1      	bcc.n	8008616 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008658:	d339      	bcc.n	80086ce <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800865a:	23f9      	movs	r3, #249	@ 0xf9
 800865c:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800865e:	e036      	b.n	80086ce <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8008660:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d105      	bne.n	8008674 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8008668:	2101      	movs	r1, #1
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f7ff ff12 	bl	8008494 <VL53L0X_CheckAndLoadInterruptSettings>
 8008670:	4603      	mov	r3, r0
 8008672:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8008674:	2202      	movs	r2, #2
 8008676:	2100      	movs	r1, #0
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f003 fd99 	bl	800c1b0 <VL53L0X_WrByte>
 800867e:	4603      	mov	r3, r0
 8008680:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8008682:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d123      	bne.n	80086d2 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2204      	movs	r2, #4
 800868e:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8008692:	e01e      	b.n	80086d2 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8008694:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008698:	2b00      	cmp	r3, #0
 800869a:	d105      	bne.n	80086a8 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800869c:	2101      	movs	r1, #1
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f7ff fef8 	bl	8008494 <VL53L0X_CheckAndLoadInterruptSettings>
 80086a4:	4603      	mov	r3, r0
 80086a6:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 80086a8:	2204      	movs	r2, #4
 80086aa:	2100      	movs	r1, #0
 80086ac:	6878      	ldr	r0, [r7, #4]
 80086ae:	f003 fd7f 	bl	800c1b0 <VL53L0X_WrByte>
 80086b2:	4603      	mov	r3, r0
 80086b4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 80086b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d10b      	bne.n	80086d6 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2204      	movs	r2, #4
 80086c2:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 80086c6:	e006      	b.n	80086d6 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80086c8:	23f8      	movs	r3, #248	@ 0xf8
 80086ca:	75fb      	strb	r3, [r7, #23]
 80086cc:	e004      	b.n	80086d8 <VL53L0X_StartMeasurement+0x178>
		break;
 80086ce:	bf00      	nop
 80086d0:	e002      	b.n	80086d8 <VL53L0X_StartMeasurement+0x178>
		break;
 80086d2:	bf00      	nop
 80086d4:	e000      	b.n	80086d8 <VL53L0X_StartMeasurement+0x178>
		break;
 80086d6:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80086d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80086dc:	4618      	mov	r0, r3
 80086de:	3718      	adds	r7, #24
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b084      	sub	sp, #16
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086ee:	2300      	movs	r3, #0
 80086f0:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80086f8:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80086fa:	7bbb      	ldrb	r3, [r7, #14]
 80086fc:	2b04      	cmp	r3, #4
 80086fe:	d112      	bne.n	8008726 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8008700:	f107 0308 	add.w	r3, r7, #8
 8008704:	4619      	mov	r1, r3
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f000 fb0e 	bl	8008d28 <VL53L0X_GetInterruptMaskStatus>
 800870c:	4603      	mov	r3, r0
 800870e:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	2b04      	cmp	r3, #4
 8008714:	d103      	bne.n	800871e <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2201      	movs	r2, #1
 800871a:	701a      	strb	r2, [r3, #0]
 800871c:	e01c      	b.n	8008758 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	2200      	movs	r2, #0
 8008722:	701a      	strb	r2, [r3, #0]
 8008724:	e018      	b.n	8008758 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8008726:	f107 030d 	add.w	r3, r7, #13
 800872a:	461a      	mov	r2, r3
 800872c:	2114      	movs	r1, #20
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f003 fdc0 	bl	800c2b4 <VL53L0X_RdByte>
 8008734:	4603      	mov	r3, r0
 8008736:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8008738:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10b      	bne.n	8008758 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8008740:	7b7b      	ldrb	r3, [r7, #13]
 8008742:	f003 0301 	and.w	r3, r3, #1
 8008746:	2b00      	cmp	r3, #0
 8008748:	d003      	beq.n	8008752 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	2201      	movs	r2, #1
 800874e:	701a      	strb	r2, [r3, #0]
 8008750:	e002      	b.n	8008758 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	2200      	movs	r2, #0
 8008756:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008758:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800875c:	4618      	mov	r0, r3
 800875e:	3710      	adds	r7, #16
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}

08008764 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8008764:	b5b0      	push	{r4, r5, r7, lr}
 8008766:	b096      	sub	sp, #88	@ 0x58
 8008768:	af02      	add	r7, sp, #8
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800876e:	2300      	movs	r3, #0
 8008770:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8008774:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8008778:	230c      	movs	r3, #12
 800877a:	2114      	movs	r1, #20
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f003 fceb 	bl	800c158 <VL53L0X_ReadMulti>
 8008782:	4603      	mov	r3, r0
 8008784:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8008788:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800878c:	2b00      	cmp	r3, #0
 800878e:	f040 80c8 	bne.w	8008922 <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	2200      	movs	r2, #0
 8008796:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	2200      	movs	r2, #0
 800879c:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800879e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80087a2:	021b      	lsls	r3, r3, #8
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80087aa:	4413      	add	r3, r2
 80087ac:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	2200      	movs	r2, #0
 80087b4:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80087b6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80087ba:	021b      	lsls	r3, r3, #8
 80087bc:	b29b      	uxth	r3, r3
 80087be:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80087c2:	4413      	add	r3, r2
 80087c4:	b29b      	uxth	r3, r3
 80087c6:	025b      	lsls	r3, r3, #9
 80087c8:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087ce:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80087d0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80087d4:	021b      	lsls	r3, r3, #8
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80087dc:	4413      	add	r3, r2
 80087de:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80087e2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80087e6:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80087ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80087f0:	021b      	lsls	r3, r3, #8
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80087f8:	4413      	add	r3, r2
 80087fa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8008804:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8008806:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800880a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 8008814:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800881c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8008820:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008822:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008826:	d046      	beq.n	80088b6 <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8008828:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800882a:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 800882e:	fb02 f303 	mul.w	r3, r2, r3
 8008832:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008836:	4a58      	ldr	r2, [pc, #352]	@ (8008998 <VL53L0X_GetRangingMeasurementData+0x234>)
 8008838:	fb82 1203 	smull	r1, r2, r2, r3
 800883c:	1192      	asrs	r2, r2, #6
 800883e:	17db      	asrs	r3, r3, #31
 8008840:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8008842:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a1b      	ldr	r3, [r3, #32]
 800884a:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	7f1b      	ldrb	r3, [r3, #28]
 8008850:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8008854:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008858:	2b00      	cmp	r3, #0
 800885a:	d02c      	beq.n	80088b6 <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800885c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800885e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8008862:	fb02 f303 	mul.w	r3, r2, r3
 8008866:	121a      	asrs	r2, r3, #8
					<= 0) {
 8008868:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 800886a:	429a      	cmp	r2, r3
 800886c:	d10d      	bne.n	800888a <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 800886e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8008872:	2b00      	cmp	r3, #0
 8008874:	d004      	beq.n	8008880 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 8008876:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 800887a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800887e:	e016      	b.n	80088ae <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 8008880:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8008884:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8008888:	e011      	b.n	80088ae <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800888a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800888e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008890:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8008894:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008896:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800889a:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800889e:	121b      	asrs	r3, r3, #8
 80088a0:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 80088a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80088a4:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 80088a6:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 80088aa:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 80088ae:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80088b2:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 80088b6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d00d      	beq.n	80088da <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 80088be:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80088c2:	089b      	lsrs	r3, r3, #2
 80088c4:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 80088ca:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	019b      	lsls	r3, r3, #6
 80088d2:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	75da      	strb	r2, [r3, #23]
 80088d8:	e006      	b.n	80088e8 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80088e0:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2200      	movs	r2, #0
 80088e6:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80088e8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80088ec:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80088f0:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 80088f4:	9301      	str	r3, [sp, #4]
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	4613      	mov	r3, r2
 80088fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f003 f9de 	bl	800bcc0 <VL53L0X_get_pal_range_status>
 8008904:	4603      	mov	r3, r0
 8008906:	461a      	mov	r2, r3
 8008908:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800890c:	4313      	orrs	r3, r2
 800890e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8008912:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8008916:	2b00      	cmp	r3, #0
 8008918:	d103      	bne.n	8008922 <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800891a:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8008922:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8008926:	2b00      	cmp	r3, #0
 8008928:	d12f      	bne.n	800898a <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f107 040c 	add.w	r4, r7, #12
 8008930:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8008934:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008936:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008938:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800893c:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8008944:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800894a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8008952:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8008958:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800895e:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8008964:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800896a:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8008970:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 800897a:	f107 050c 	add.w	r5, r7, #12
 800897e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008980:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008982:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008986:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800898a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800898e:	4618      	mov	r0, r3
 8008990:	3750      	adds	r7, #80	@ 0x50
 8008992:	46bd      	mov	sp, r7
 8008994:	bdb0      	pop	{r4, r5, r7, pc}
 8008996:	bf00      	nop
 8008998:	10624dd3 	.word	0x10624dd3

0800899c <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b084      	sub	sp, #16
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
 80089a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80089a6:	2300      	movs	r3, #0
 80089a8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80089aa:	2100      	movs	r1, #0
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f7ff f8db 	bl	8007b68 <VL53L0X_SetDeviceMode>
 80089b2:	4603      	mov	r3, r0
 80089b4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80089b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d104      	bne.n	80089c8 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f7ff fd1e 	bl	8008400 <VL53L0X_PerformSingleMeasurement>
 80089c4:	4603      	mov	r3, r0
 80089c6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 80089c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d105      	bne.n	80089dc <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 80089d0:	6839      	ldr	r1, [r7, #0]
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f7ff fec6 	bl	8008764 <VL53L0X_GetRangingMeasurementData>
 80089d8:	4603      	mov	r3, r0
 80089da:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 80089dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d105      	bne.n	80089f0 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80089e4:	2100      	movs	r1, #0
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f000 f95e 	bl	8008ca8 <VL53L0X_ClearInterruptMask>
 80089ec:	4603      	mov	r3, r0
 80089ee:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 80089f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3710      	adds	r7, #16
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bd80      	pop	{r7, pc}

080089fc <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	4608      	mov	r0, r1
 8008a06:	4611      	mov	r1, r2
 8008a08:	461a      	mov	r2, r3
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	70fb      	strb	r3, [r7, #3]
 8008a0e:	460b      	mov	r3, r1
 8008a10:	70bb      	strb	r3, [r7, #2]
 8008a12:	4613      	mov	r3, r2
 8008a14:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008a16:	2300      	movs	r3, #0
 8008a18:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8008a1a:	78fb      	ldrb	r3, [r7, #3]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d002      	beq.n	8008a26 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8008a20:	23f6      	movs	r3, #246	@ 0xf6
 8008a22:	73fb      	strb	r3, [r7, #15]
 8008a24:	e105      	b.n	8008c32 <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8008a26:	78bb      	ldrb	r3, [r7, #2]
 8008a28:	2b14      	cmp	r3, #20
 8008a2a:	d110      	bne.n	8008a4e <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008a2c:	7e3b      	ldrb	r3, [r7, #24]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d102      	bne.n	8008a38 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8008a32:	2310      	movs	r3, #16
 8008a34:	73bb      	strb	r3, [r7, #14]
 8008a36:	e001      	b.n	8008a3c <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8008a3c:	7bbb      	ldrb	r3, [r7, #14]
 8008a3e:	461a      	mov	r2, r3
 8008a40:	2184      	movs	r1, #132	@ 0x84
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f003 fbb4 	bl	800c1b0 <VL53L0X_WrByte>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	73fb      	strb	r3, [r7, #15]
 8008a4c:	e0f1      	b.n	8008c32 <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8008a4e:	78bb      	ldrb	r3, [r7, #2]
 8008a50:	2b15      	cmp	r3, #21
 8008a52:	f040 8097 	bne.w	8008b84 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008a56:	2201      	movs	r2, #1
 8008a58:	21ff      	movs	r1, #255	@ 0xff
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f003 fba8 	bl	800c1b0 <VL53L0X_WrByte>
 8008a60:	4603      	mov	r3, r0
 8008a62:	461a      	mov	r2, r3
 8008a64:	7bfb      	ldrb	r3, [r7, #15]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	2100      	movs	r1, #0
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f003 fb9e 	bl	800c1b0 <VL53L0X_WrByte>
 8008a74:	4603      	mov	r3, r0
 8008a76:	461a      	mov	r2, r3
 8008a78:	7bfb      	ldrb	r3, [r7, #15]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008a7e:	2200      	movs	r2, #0
 8008a80:	21ff      	movs	r1, #255	@ 0xff
 8008a82:	6878      	ldr	r0, [r7, #4]
 8008a84:	f003 fb94 	bl	800c1b0 <VL53L0X_WrByte>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	7bfb      	ldrb	r3, [r7, #15]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008a92:	2201      	movs	r2, #1
 8008a94:	2180      	movs	r1, #128	@ 0x80
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f003 fb8a 	bl	800c1b0 <VL53L0X_WrByte>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8008aa6:	2202      	movs	r2, #2
 8008aa8:	2185      	movs	r1, #133	@ 0x85
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f003 fb80 	bl	800c1b0 <VL53L0X_WrByte>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	7bfb      	ldrb	r3, [r7, #15]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8008aba:	2204      	movs	r2, #4
 8008abc:	21ff      	movs	r1, #255	@ 0xff
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f003 fb76 	bl	800c1b0 <VL53L0X_WrByte>
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	461a      	mov	r2, r3
 8008ac8:	7bfb      	ldrb	r3, [r7, #15]
 8008aca:	4313      	orrs	r3, r2
 8008acc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8008ace:	2200      	movs	r2, #0
 8008ad0:	21cd      	movs	r1, #205	@ 0xcd
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f003 fb6c 	bl	800c1b0 <VL53L0X_WrByte>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	461a      	mov	r2, r3
 8008adc:	7bfb      	ldrb	r3, [r7, #15]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8008ae2:	2211      	movs	r2, #17
 8008ae4:	21cc      	movs	r1, #204	@ 0xcc
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f003 fb62 	bl	800c1b0 <VL53L0X_WrByte>
 8008aec:	4603      	mov	r3, r0
 8008aee:	461a      	mov	r2, r3
 8008af0:	7bfb      	ldrb	r3, [r7, #15]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8008af6:	2207      	movs	r2, #7
 8008af8:	21ff      	movs	r1, #255	@ 0xff
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f003 fb58 	bl	800c1b0 <VL53L0X_WrByte>
 8008b00:	4603      	mov	r3, r0
 8008b02:	461a      	mov	r2, r3
 8008b04:	7bfb      	ldrb	r3, [r7, #15]
 8008b06:	4313      	orrs	r3, r2
 8008b08:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	21be      	movs	r1, #190	@ 0xbe
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f003 fb4e 	bl	800c1b0 <VL53L0X_WrByte>
 8008b14:	4603      	mov	r3, r0
 8008b16:	461a      	mov	r2, r3
 8008b18:	7bfb      	ldrb	r3, [r7, #15]
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8008b1e:	2206      	movs	r2, #6
 8008b20:	21ff      	movs	r1, #255	@ 0xff
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f003 fb44 	bl	800c1b0 <VL53L0X_WrByte>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	7bfb      	ldrb	r3, [r7, #15]
 8008b2e:	4313      	orrs	r3, r2
 8008b30:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8008b32:	2209      	movs	r2, #9
 8008b34:	21cc      	movs	r1, #204	@ 0xcc
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f003 fb3a 	bl	800c1b0 <VL53L0X_WrByte>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	461a      	mov	r2, r3
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8008b46:	2200      	movs	r2, #0
 8008b48:	21ff      	movs	r1, #255	@ 0xff
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f003 fb30 	bl	800c1b0 <VL53L0X_WrByte>
 8008b50:	4603      	mov	r3, r0
 8008b52:	461a      	mov	r2, r3
 8008b54:	7bfb      	ldrb	r3, [r7, #15]
 8008b56:	4313      	orrs	r3, r2
 8008b58:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	21ff      	movs	r1, #255	@ 0xff
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f003 fb26 	bl	800c1b0 <VL53L0X_WrByte>
 8008b64:	4603      	mov	r3, r0
 8008b66:	461a      	mov	r2, r3
 8008b68:	7bfb      	ldrb	r3, [r7, #15]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8008b6e:	2200      	movs	r2, #0
 8008b70:	2100      	movs	r1, #0
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f003 fb1c 	bl	800c1b0 <VL53L0X_WrByte>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	7bfb      	ldrb	r3, [r7, #15]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	73fb      	strb	r3, [r7, #15]
 8008b82:	e056      	b.n	8008c32 <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8008b84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d120      	bne.n	8008bce <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8008b8c:	787b      	ldrb	r3, [r7, #1]
 8008b8e:	2b04      	cmp	r3, #4
 8008b90:	d81b      	bhi.n	8008bca <VL53L0X_SetGpioConfig+0x1ce>
 8008b92:	a201      	add	r2, pc, #4	@ (adr r2, 8008b98 <VL53L0X_SetGpioConfig+0x19c>)
 8008b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b98:	08008bad 	.word	0x08008bad
 8008b9c:	08008bb3 	.word	0x08008bb3
 8008ba0:	08008bb9 	.word	0x08008bb9
 8008ba4:	08008bbf 	.word	0x08008bbf
 8008ba8:	08008bc5 	.word	0x08008bc5
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8008bac:	2300      	movs	r3, #0
 8008bae:	73bb      	strb	r3, [r7, #14]
				break;
 8008bb0:	e00d      	b.n	8008bce <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	73bb      	strb	r3, [r7, #14]
				break;
 8008bb6:	e00a      	b.n	8008bce <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8008bb8:	2302      	movs	r3, #2
 8008bba:	73bb      	strb	r3, [r7, #14]
				break;
 8008bbc:	e007      	b.n	8008bce <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8008bbe:	2303      	movs	r3, #3
 8008bc0:	73bb      	strb	r3, [r7, #14]
				break;
 8008bc2:	e004      	b.n	8008bce <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8008bc4:	2304      	movs	r3, #4
 8008bc6:	73bb      	strb	r3, [r7, #14]
				break;
 8008bc8:	e001      	b.n	8008bce <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8008bca:	23f5      	movs	r3, #245	@ 0xf5
 8008bcc:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d107      	bne.n	8008be6 <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 8008bd6:	7bbb      	ldrb	r3, [r7, #14]
 8008bd8:	461a      	mov	r2, r3
 8008bda:	210a      	movs	r1, #10
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f003 fae7 	bl	800c1b0 <VL53L0X_WrByte>
 8008be2:	4603      	mov	r3, r0
 8008be4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8008be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d10f      	bne.n	8008c0e <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8008bee:	7e3b      	ldrb	r3, [r7, #24]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d102      	bne.n	8008bfa <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	73bb      	strb	r3, [r7, #14]
 8008bf8:	e001      	b.n	8008bfe <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 8008bfa:	2310      	movs	r3, #16
 8008bfc:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8008bfe:	7bbb      	ldrb	r3, [r7, #14]
 8008c00:	22ef      	movs	r2, #239	@ 0xef
 8008c02:	2184      	movs	r1, #132	@ 0x84
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f003 fb21 	bl	800c24c <VL53L0X_UpdateByte>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8008c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d103      	bne.n	8008c1e <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	787a      	ldrb	r2, [r7, #1]
 8008c1a:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8008c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d105      	bne.n	8008c32 <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8008c26:	2100      	movs	r1, #0
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 f83d 	bl	8008ca8 <VL53L0X_ClearInterruptMask>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008c36:	4618      	mov	r0, r3
 8008c38:	3710      	adds	r7, #16
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bd80      	pop	{r7, pc}
 8008c3e:	bf00      	nop

08008c40 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	60f8      	str	r0, [r7, #12]
 8008c48:	607a      	str	r2, [r7, #4]
 8008c4a:	603b      	str	r3, [r7, #0]
 8008c4c:	460b      	mov	r3, r1
 8008c4e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008c50:	2300      	movs	r3, #0
 8008c52:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8008c54:	f107 0314 	add.w	r3, r7, #20
 8008c58:	461a      	mov	r2, r3
 8008c5a:	210e      	movs	r1, #14
 8008c5c:	68f8      	ldr	r0, [r7, #12]
 8008c5e:	f003 fb53 	bl	800c308 <VL53L0X_RdWord>
 8008c62:	4603      	mov	r3, r0
 8008c64:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8008c66:	8abb      	ldrh	r3, [r7, #20]
 8008c68:	045a      	lsls	r2, r3, #17
 8008c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8008ca4 <VL53L0X_GetInterruptThresholds+0x64>)
 8008c6c:	4013      	ands	r3, r2
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8008c72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d10e      	bne.n	8008c98 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8008c7a:	f107 0314 	add.w	r3, r7, #20
 8008c7e:	461a      	mov	r2, r3
 8008c80:	210c      	movs	r1, #12
 8008c82:	68f8      	ldr	r0, [r7, #12]
 8008c84:	f003 fb40 	bl	800c308 <VL53L0X_RdWord>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8008c8c:	8abb      	ldrh	r3, [r7, #20]
 8008c8e:	045a      	lsls	r2, r3, #17
 8008c90:	4b04      	ldr	r3, [pc, #16]	@ (8008ca4 <VL53L0X_GetInterruptThresholds+0x64>)
 8008c92:	4013      	ands	r3, r2
		*pThresholdHigh =
 8008c94:	683a      	ldr	r2, [r7, #0]
 8008c96:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008c98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	3718      	adds	r7, #24
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	1ffe0000 	.word	0x1ffe0000

08008ca8 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b084      	sub	sp, #16
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
 8008cb0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8008cba:	2201      	movs	r2, #1
 8008cbc:	210b      	movs	r1, #11
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f003 fa76 	bl	800c1b0 <VL53L0X_WrByte>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8008cc8:	2200      	movs	r2, #0
 8008cca:	210b      	movs	r1, #11
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f003 fa6f 	bl	800c1b0 <VL53L0X_WrByte>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	461a      	mov	r2, r3
 8008cd6:	7bfb      	ldrb	r3, [r7, #15]
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8008cdc:	f107 030d 	add.w	r3, r7, #13
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	2113      	movs	r1, #19
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f003 fae5 	bl	800c2b4 <VL53L0X_RdByte>
 8008cea:	4603      	mov	r3, r0
 8008cec:	461a      	mov	r2, r3
 8008cee:	7bfb      	ldrb	r3, [r7, #15]
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8008cfa:	7b7b      	ldrb	r3, [r7, #13]
 8008cfc:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d006      	beq.n	8008d12 <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8008d04:	7bbb      	ldrb	r3, [r7, #14]
 8008d06:	2b02      	cmp	r3, #2
 8008d08:	d803      	bhi.n	8008d12 <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8008d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d0d3      	beq.n	8008cba <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8008d12:	7bbb      	ldrb	r3, [r7, #14]
 8008d14:	2b02      	cmp	r3, #2
 8008d16:	d901      	bls.n	8008d1c <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8008d18:	23f4      	movs	r3, #244	@ 0xf4
 8008d1a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008d1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3710      	adds	r7, #16
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
 8008d30:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d32:	2300      	movs	r3, #0
 8008d34:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8008d36:	f107 030e 	add.w	r3, r7, #14
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	2113      	movs	r1, #19
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f003 fab8 	bl	800c2b4 <VL53L0X_RdByte>
 8008d44:	4603      	mov	r3, r0
 8008d46:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8008d48:	7bbb      	ldrb	r3, [r7, #14]
 8008d4a:	f003 0207 	and.w	r2, r3, #7
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8008d52:	7bbb      	ldrb	r3, [r7, #14]
 8008d54:	f003 0318 	and.w	r3, r3, #24
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d001      	beq.n	8008d60 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8008d5c:	23fa      	movs	r3, #250	@ 0xfa
 8008d5e:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8008d60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3710      	adds	r7, #16
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b086      	sub	sp, #24
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	60f8      	str	r0, [r7, #12]
 8008d74:	60b9      	str	r1, [r7, #8]
 8008d76:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8008d7c:	687a      	ldr	r2, [r7, #4]
 8008d7e:	68b9      	ldr	r1, [r7, #8]
 8008d80:	68f8      	ldr	r0, [r7, #12]
 8008d82:	f000 fa03 	bl	800918c <VL53L0X_perform_ref_spad_management>
 8008d86:	4603      	mov	r3, r0
 8008d88:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8008d8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}

08008d96 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b084      	sub	sp, #16
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
 8008d9e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008da0:	2300      	movs	r3, #0
 8008da2:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8008da4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8008da8:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8008daa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008dae:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8008db0:	f107 0308 	add.w	r3, r7, #8
 8008db4:	461a      	mov	r2, r3
 8008db6:	2128      	movs	r1, #40	@ 0x28
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f003 faa5 	bl	800c308 <VL53L0X_RdWord>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8008dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d11e      	bne.n	8008e08 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8008dca:	893b      	ldrh	r3, [r7, #8]
 8008dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8008dd4:	893b      	ldrh	r3, [r7, #8]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	dd0b      	ble.n	8008df8 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8008de0:	893a      	ldrh	r2, [r7, #8]
 8008de2:	897b      	ldrh	r3, [r7, #10]
 8008de4:	1ad3      	subs	r3, r2, r3
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	b21b      	sxth	r3, r3
 8008dea:	461a      	mov	r2, r3
					* 250;
 8008dec:	23fa      	movs	r3, #250	@ 0xfa
 8008dee:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	601a      	str	r2, [r3, #0]
 8008df6:	e007      	b.n	8008e08 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8008df8:	893b      	ldrh	r3, [r7, #8]
 8008dfa:	b21b      	sxth	r3, r3
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	23fa      	movs	r3, #250	@ 0xfa
 8008e00:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8008e08:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3710      	adds	r7, #16
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b08b      	sub	sp, #44	@ 0x2c
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	607a      	str	r2, [r7, #4]
 8008e20:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8008e22:	2308      	movs	r3, #8
 8008e24:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8008e26:	2300      	movs	r3, #0
 8008e28:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008e30:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8008e32:	687a      	ldr	r2, [r7, #4]
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e3a:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	69ba      	ldr	r2, [r7, #24]
 8008e40:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e44:	69b9      	ldr	r1, [r7, #24]
 8008e46:	fb01 f202 	mul.w	r2, r1, r2
 8008e4a:	1a9b      	subs	r3, r3, r2
 8008e4c:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e52:	e030      	b.n	8008eb6 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8008e54:	2300      	movs	r3, #0
 8008e56:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8008e58:	68fa      	ldr	r2, [r7, #12]
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5c:	4413      	add	r3, r2
 8008e5e:	781b      	ldrb	r3, [r3, #0]
 8008e60:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8008e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e64:	697b      	ldr	r3, [r7, #20]
 8008e66:	429a      	cmp	r2, r3
 8008e68:	d11e      	bne.n	8008ea8 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8008e6a:	7ffa      	ldrb	r2, [r7, #31]
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	fa42 f303 	asr.w	r3, r2, r3
 8008e72:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8008e74:	693b      	ldr	r3, [r7, #16]
 8008e76:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8008e78:	e016      	b.n	8008ea8 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8008e7a:	7ffb      	ldrb	r3, [r7, #31]
 8008e7c:	f003 0301 	and.w	r3, r3, #1
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d00b      	beq.n	8008e9c <get_next_good_spad+0x88>
				success = 1;
 8008e84:	2301      	movs	r3, #1
 8008e86:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8008e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8a:	69ba      	ldr	r2, [r7, #24]
 8008e8c:	fb03 f202 	mul.w	r2, r3, r2
 8008e90:	6a3b      	ldr	r3, [r7, #32]
 8008e92:	4413      	add	r3, r2
 8008e94:	461a      	mov	r2, r3
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	601a      	str	r2, [r3, #0]
				break;
 8008e9a:	e009      	b.n	8008eb0 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8008e9c:	7ffb      	ldrb	r3, [r7, #31]
 8008e9e:	085b      	lsrs	r3, r3, #1
 8008ea0:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8008ea2:	6a3b      	ldr	r3, [r7, #32]
 8008ea4:	3301      	adds	r3, #1
 8008ea6:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8008ea8:	6a3a      	ldr	r2, [r7, #32]
 8008eaa:	69bb      	ldr	r3, [r7, #24]
 8008eac:	429a      	cmp	r2, r3
 8008eae:	d3e4      	bcc.n	8008e7a <get_next_good_spad+0x66>
				coarseIndex++) {
 8008eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8008eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d202      	bcs.n	8008ec4 <get_next_good_spad+0xb0>
 8008ebe:	7fbb      	ldrb	r3, [r7, #30]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d0c7      	beq.n	8008e54 <get_next_good_spad+0x40>
		}
	}
}
 8008ec4:	bf00      	nop
 8008ec6:	372c      	adds	r7, #44	@ 0x2c
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr

08008ed0 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	b085      	sub	sp, #20
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8008ed8:	2301      	movs	r3, #1
 8008eda:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	099b      	lsrs	r3, r3, #6
 8008ee0:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8008ee2:	4a07      	ldr	r2, [pc, #28]	@ (8008f00 <is_aperture+0x30>)
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d101      	bne.n	8008ef2 <is_aperture+0x22>
		isAperture = 0;
 8008eee:	2300      	movs	r3, #0
 8008ef0:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8008ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr
 8008f00:	200002d4 	.word	0x200002d4

08008f04 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b089      	sub	sp, #36	@ 0x24
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	60f8      	str	r0, [r7, #12]
 8008f0c:	60b9      	str	r1, [r7, #8]
 8008f0e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008f10:	2300      	movs	r3, #0
 8008f12:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8008f14:	2308      	movs	r3, #8
 8008f16:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	69bb      	ldr	r3, [r7, #24]
 8008f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f20:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	69ba      	ldr	r2, [r7, #24]
 8008f26:	fbb3 f2f2 	udiv	r2, r3, r2
 8008f2a:	69b9      	ldr	r1, [r7, #24]
 8008f2c:	fb01 f202 	mul.w	r2, r1, r2
 8008f30:	1a9b      	subs	r3, r3, r2
 8008f32:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8008f34:	697a      	ldr	r2, [r7, #20]
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	429a      	cmp	r2, r3
 8008f3a:	d302      	bcc.n	8008f42 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008f3c:	23ce      	movs	r3, #206	@ 0xce
 8008f3e:	77fb      	strb	r3, [r7, #31]
 8008f40:	e010      	b.n	8008f64 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8008f42:	68fa      	ldr	r2, [r7, #12]
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	4413      	add	r3, r2
 8008f48:	781b      	ldrb	r3, [r3, #0]
 8008f4a:	b25a      	sxtb	r2, r3
 8008f4c:	2101      	movs	r1, #1
 8008f4e:	693b      	ldr	r3, [r7, #16]
 8008f50:	fa01 f303 	lsl.w	r3, r1, r3
 8008f54:	b25b      	sxtb	r3, r3
 8008f56:	4313      	orrs	r3, r2
 8008f58:	b259      	sxtb	r1, r3
 8008f5a:	68fa      	ldr	r2, [r7, #12]
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	4413      	add	r3, r2
 8008f60:	b2ca      	uxtb	r2, r1
 8008f62:	701a      	strb	r2, [r3, #0]

	return status;
 8008f64:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3724      	adds	r7, #36	@ 0x24
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b084      	sub	sp, #16
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
 8008f7c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8008f7e:	2306      	movs	r3, #6
 8008f80:	683a      	ldr	r2, [r7, #0]
 8008f82:	21b0      	movs	r1, #176	@ 0xb0
 8008f84:	6878      	ldr	r0, [r7, #4]
 8008f86:	f003 f8b7 	bl	800c0f8 <VL53L0X_WriteMulti>
 8008f8a:	4603      	mov	r3, r0
 8008f8c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8008f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}

08008f9a <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8008f9a:	b580      	push	{r7, lr}
 8008f9c:	b084      	sub	sp, #16
 8008f9e:	af00      	add	r7, sp, #0
 8008fa0:	6078      	str	r0, [r7, #4]
 8008fa2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 8008fa4:	2306      	movs	r3, #6
 8008fa6:	683a      	ldr	r2, [r7, #0]
 8008fa8:	21b0      	movs	r1, #176	@ 0xb0
 8008faa:	6878      	ldr	r0, [r7, #4]
 8008fac:	f003 f8d4 	bl	800c158 <VL53L0X_ReadMulti>
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 8008fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3710      	adds	r7, #16
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	bd80      	pop	{r7, pc}

08008fc0 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8008fc0:	b580      	push	{r7, lr}
 8008fc2:	b08c      	sub	sp, #48	@ 0x30
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	607a      	str	r2, [r7, #4]
 8008fca:	603b      	str	r3, [r7, #0]
 8008fcc:	460b      	mov	r3, r1
 8008fce:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 8008fd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fd8:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8008fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008fdc:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8008fde:	2300      	movs	r3, #0
 8008fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008fe2:	e02b      	b.n	800903c <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 8008fe4:	f107 031c 	add.w	r3, r7, #28
 8008fe8:	6a3a      	ldr	r2, [r7, #32]
 8008fea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f7ff ff11 	bl	8008e14 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8008ff2:	69fb      	ldr	r3, [r7, #28]
 8008ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ff8:	d103      	bne.n	8009002 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8008ffa:	23ce      	movs	r3, #206	@ 0xce
 8008ffc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8009000:	e020      	b.n	8009044 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8009002:	69fb      	ldr	r3, [r7, #28]
 8009004:	461a      	mov	r2, r3
 8009006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009008:	4413      	add	r3, r2
 800900a:	4618      	mov	r0, r3
 800900c:	f7ff ff60 	bl	8008ed0 <is_aperture>
 8009010:	4603      	mov	r3, r0
 8009012:	461a      	mov	r2, r3
 8009014:	7afb      	ldrb	r3, [r7, #11]
 8009016:	4293      	cmp	r3, r2
 8009018:	d003      	beq.n	8009022 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800901a:	23ce      	movs	r3, #206	@ 0xce
 800901c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8009020:	e010      	b.n	8009044 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8009022:	69fb      	ldr	r3, [r7, #28]
 8009024:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8009026:	6a3a      	ldr	r2, [r7, #32]
 8009028:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800902a:	6838      	ldr	r0, [r7, #0]
 800902c:	f7ff ff6a 	bl	8008f04 <enable_spad_bit>
		currentSpad++;
 8009030:	6a3b      	ldr	r3, [r7, #32]
 8009032:	3301      	adds	r3, #1
 8009034:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8009036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009038:	3301      	adds	r3, #1
 800903a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800903c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800903e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009040:	429a      	cmp	r2, r3
 8009042:	d3cf      	bcc.n	8008fe4 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8009044:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009046:	6a3a      	ldr	r2, [r7, #32]
 8009048:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800904a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800904e:	2b00      	cmp	r3, #0
 8009050:	d106      	bne.n	8009060 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8009052:	6839      	ldr	r1, [r7, #0]
 8009054:	68f8      	ldr	r0, [r7, #12]
 8009056:	f7ff ff8d 	bl	8008f74 <set_ref_spad_map>
 800905a:	4603      	mov	r3, r0
 800905c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8009060:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009064:	2b00      	cmp	r3, #0
 8009066:	d121      	bne.n	80090ac <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8009068:	f107 0314 	add.w	r3, r7, #20
 800906c:	4619      	mov	r1, r3
 800906e:	68f8      	ldr	r0, [r7, #12]
 8009070:	f7ff ff93 	bl	8008f9a <get_ref_spad_map>
 8009074:	4603      	mov	r3, r0
 8009076:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 800907a:	2300      	movs	r3, #0
 800907c:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800907e:	e011      	b.n	80090a4 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8009080:	683a      	ldr	r2, [r7, #0]
 8009082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009084:	4413      	add	r3, r2
 8009086:	781a      	ldrb	r2, [r3, #0]
 8009088:	f107 0114 	add.w	r1, r7, #20
 800908c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800908e:	440b      	add	r3, r1
 8009090:	781b      	ldrb	r3, [r3, #0]
 8009092:	429a      	cmp	r2, r3
 8009094:	d003      	beq.n	800909e <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 8009096:	23ce      	movs	r3, #206	@ 0xce
 8009098:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 800909c:	e006      	b.n	80090ac <enable_ref_spads+0xec>
			}
			i++;
 800909e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a0:	3301      	adds	r3, #1
 80090a2:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 80090a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d3e9      	bcc.n	8009080 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80090ac:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3730      	adds	r7, #48	@ 0x30
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b08a      	sub	sp, #40	@ 0x28
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
 80090c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80090c2:	2300      	movs	r3, #0
 80090c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80090c8:	2300      	movs	r3, #0
 80090ca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80090d4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80090d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d107      	bne.n	80090f0 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80090e0:	22c0      	movs	r2, #192	@ 0xc0
 80090e2:	2101      	movs	r1, #1
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f003 f863 	bl	800c1b0 <VL53L0X_WrByte>
 80090ea:	4603      	mov	r3, r0
 80090ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80090f0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d108      	bne.n	800910a <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80090f8:	f107 0308 	add.w	r3, r7, #8
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f7ff fc4c 	bl	800899c <VL53L0X_PerformSingleRangingMeasurement>
 8009104:	4603      	mov	r3, r0
 8009106:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800910a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800910e:	2b00      	cmp	r3, #0
 8009110:	d107      	bne.n	8009122 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009112:	2201      	movs	r2, #1
 8009114:	21ff      	movs	r1, #255	@ 0xff
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f003 f84a 	bl	800c1b0 <VL53L0X_WrByte>
 800911c:	4603      	mov	r3, r0
 800911e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 8009122:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009126:	2b00      	cmp	r3, #0
 8009128:	d107      	bne.n	800913a <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800912a:	683a      	ldr	r2, [r7, #0]
 800912c:	21b6      	movs	r1, #182	@ 0xb6
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f003 f8ea 	bl	800c308 <VL53L0X_RdWord>
 8009134:	4603      	mov	r3, r0
 8009136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800913a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800913e:	2b00      	cmp	r3, #0
 8009140:	d107      	bne.n	8009152 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009142:	2200      	movs	r2, #0
 8009144:	21ff      	movs	r1, #255	@ 0xff
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f003 f832 	bl	800c1b0 <VL53L0X_WrByte>
 800914c:	4603      	mov	r3, r0
 800914e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8009152:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009156:	2b00      	cmp	r3, #0
 8009158:	d112      	bne.n	8009180 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800915a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800915e:	461a      	mov	r2, r3
 8009160:	2101      	movs	r1, #1
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f003 f824 	bl	800c1b0 <VL53L0X_WrByte>
 8009168:	4603      	mov	r3, r0
 800916a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800916e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009172:	2b00      	cmp	r3, #0
 8009174:	d104      	bne.n	8009180 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800917c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 8009180:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8009184:	4618      	mov	r0, r3
 8009186:	3728      	adds	r7, #40	@ 0x28
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}

0800918c <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800918c:	b590      	push	{r4, r7, lr}
 800918e:	b09d      	sub	sp, #116	@ 0x74
 8009190:	af06      	add	r7, sp, #24
 8009192:	60f8      	str	r0, [r7, #12]
 8009194:	60b9      	str	r1, [r7, #8]
 8009196:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009198:	2300      	movs	r3, #0
 800919a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800919e:	23b4      	movs	r3, #180	@ 0xb4
 80091a0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 80091a4:	2303      	movs	r3, #3
 80091a6:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 80091a8:	232c      	movs	r3, #44	@ 0x2c
 80091aa:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 80091ac:	2300      	movs	r3, #0
 80091ae:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 80091b0:	2300      	movs	r3, #0
 80091b2:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 80091b4:	2300      	movs	r3, #0
 80091b6:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80091b8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80091bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 80091be:	2300      	movs	r3, #0
 80091c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 80091c2:	2300      	movs	r3, #0
 80091c4:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 80091c6:	2306      	movs	r3, #6
 80091c8:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 80091ca:	2300      	movs	r3, #0
 80091cc:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 80091ce:	2300      	movs	r3, #0
 80091d0:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 80091d2:	2300      	movs	r3, #0
 80091d4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 80091d8:	2300      	movs	r3, #0
 80091da:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80091dc:	2300      	movs	r3, #0
 80091de:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80091e0:	2300      	movs	r3, #0
 80091e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80091e4:	2300      	movs	r3, #0
 80091e6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 80091f0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80091f2:	2300      	movs	r3, #0
 80091f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80091f6:	e009      	b.n	800920c <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80091f8:	68fa      	ldr	r2, [r7, #12]
 80091fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80091fc:	4413      	add	r3, r2
 80091fe:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8009202:	2200      	movs	r2, #0
 8009204:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8009206:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009208:	3301      	adds	r3, #1
 800920a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800920c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800920e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009210:	429a      	cmp	r2, r3
 8009212:	d3f1      	bcc.n	80091f8 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009214:	2201      	movs	r2, #1
 8009216:	21ff      	movs	r1, #255	@ 0xff
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f002 ffc9 	bl	800c1b0 <VL53L0X_WrByte>
 800921e:	4603      	mov	r3, r0
 8009220:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8009224:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009228:	2b00      	cmp	r3, #0
 800922a:	d107      	bne.n	800923c <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800922c:	2200      	movs	r2, #0
 800922e:	214f      	movs	r1, #79	@ 0x4f
 8009230:	68f8      	ldr	r0, [r7, #12]
 8009232:	f002 ffbd 	bl	800c1b0 <VL53L0X_WrByte>
 8009236:	4603      	mov	r3, r0
 8009238:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800923c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009240:	2b00      	cmp	r3, #0
 8009242:	d107      	bne.n	8009254 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8009244:	222c      	movs	r2, #44	@ 0x2c
 8009246:	214e      	movs	r1, #78	@ 0x4e
 8009248:	68f8      	ldr	r0, [r7, #12]
 800924a:	f002 ffb1 	bl	800c1b0 <VL53L0X_WrByte>
 800924e:	4603      	mov	r3, r0
 8009250:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8009254:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009258:	2b00      	cmp	r3, #0
 800925a:	d107      	bne.n	800926c <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800925c:	2200      	movs	r2, #0
 800925e:	21ff      	movs	r1, #255	@ 0xff
 8009260:	68f8      	ldr	r0, [r7, #12]
 8009262:	f002 ffa5 	bl	800c1b0 <VL53L0X_WrByte>
 8009266:	4603      	mov	r3, r0
 8009268:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800926c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009270:	2b00      	cmp	r3, #0
 8009272:	d109      	bne.n	8009288 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8009274:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8009278:	461a      	mov	r2, r3
 800927a:	21b6      	movs	r1, #182	@ 0xb6
 800927c:	68f8      	ldr	r0, [r7, #12]
 800927e:	f002 ff97 	bl	800c1b0 <VL53L0X_WrByte>
 8009282:	4603      	mov	r3, r0
 8009284:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8009288:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800928c:	2b00      	cmp	r3, #0
 800928e:	d107      	bne.n	80092a0 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8009290:	2200      	movs	r2, #0
 8009292:	2180      	movs	r1, #128	@ 0x80
 8009294:	68f8      	ldr	r0, [r7, #12]
 8009296:	f002 ff8b 	bl	800c1b0 <VL53L0X_WrByte>
 800929a:	4603      	mov	r3, r0
 800929c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 80092a0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d10a      	bne.n	80092be <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 80092a8:	f107 0210 	add.w	r2, r7, #16
 80092ac:	f107 0111 	add.w	r1, r7, #17
 80092b0:	2300      	movs	r3, #0
 80092b2:	68f8      	ldr	r0, [r7, #12]
 80092b4:	f000 fbbb 	bl	8009a2e <VL53L0X_perform_ref_calibration>
 80092b8:	4603      	mov	r3, r0
 80092ba:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80092be:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d121      	bne.n	800930a <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 80092c6:	2300      	movs	r3, #0
 80092c8:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 80092ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092cc:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 80092ce:	2300      	movs	r3, #0
 80092d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 80092d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092d4:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 80092e2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80092e6:	f107 0218 	add.w	r2, r7, #24
 80092ea:	9204      	str	r2, [sp, #16]
 80092ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092ee:	9203      	str	r2, [sp, #12]
 80092f0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80092f2:	9202      	str	r2, [sp, #8]
 80092f4:	9301      	str	r3, [sp, #4]
 80092f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f8:	9300      	str	r3, [sp, #0]
 80092fa:	4623      	mov	r3, r4
 80092fc:	4602      	mov	r2, r0
 80092fe:	68f8      	ldr	r0, [r7, #12]
 8009300:	f7ff fe5e 	bl	8008fc0 <enable_ref_spads>
 8009304:	4603      	mov	r3, r0
 8009306:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800930a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800930e:	2b00      	cmp	r3, #0
 8009310:	d174      	bne.n	80093fc <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8009312:	69bb      	ldr	r3, [r7, #24]
 8009314:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 8009316:	f107 0312 	add.w	r3, r7, #18
 800931a:	4619      	mov	r1, r3
 800931c:	68f8      	ldr	r0, [r7, #12]
 800931e:	f7ff fecb 	bl	80090b8 <perform_ref_signal_measurement>
 8009322:	4603      	mov	r3, r0
 8009324:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009328:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800932c:	2b00      	cmp	r3, #0
 800932e:	d161      	bne.n	80093f4 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8009330:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8009332:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009334:	429a      	cmp	r2, r3
 8009336:	d25d      	bcs.n	80093f4 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8009338:	2300      	movs	r3, #0
 800933a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800933c:	e009      	b.n	8009352 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800933e:	68fa      	ldr	r2, [r7, #12]
 8009340:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009342:	4413      	add	r3, r2
 8009344:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8009348:	2200      	movs	r2, #0
 800934a:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800934c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800934e:	3301      	adds	r3, #1
 8009350:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009352:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009356:	429a      	cmp	r2, r3
 8009358:	d3f1      	bcc.n	800933e <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800935a:	e002      	b.n	8009362 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800935c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800935e:	3301      	adds	r3, #1
 8009360:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8009362:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8009366:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009368:	4413      	add	r3, r2
 800936a:	4618      	mov	r0, r3
 800936c:	f7ff fdb0 	bl	8008ed0 <is_aperture>
 8009370:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8009372:	2b00      	cmp	r3, #0
 8009374:	d103      	bne.n	800937e <VL53L0X_perform_ref_spad_management+0x1f2>
 8009376:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800937a:	429a      	cmp	r2, r3
 800937c:	d3ee      	bcc.n	800935c <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800937e:	2301      	movs	r3, #1
 8009380:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8009382:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009384:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 8009392:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8009396:	f107 0218 	add.w	r2, r7, #24
 800939a:	9204      	str	r2, [sp, #16]
 800939c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800939e:	9203      	str	r2, [sp, #12]
 80093a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80093a2:	9202      	str	r2, [sp, #8]
 80093a4:	9301      	str	r3, [sp, #4]
 80093a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a8:	9300      	str	r3, [sp, #0]
 80093aa:	4623      	mov	r3, r4
 80093ac:	4602      	mov	r2, r0
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	f7ff fe06 	bl	8008fc0 <enable_ref_spads>
 80093b4:	4603      	mov	r3, r0
 80093b6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80093ba:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d11b      	bne.n	80093fa <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80093c2:	69bb      	ldr	r3, [r7, #24]
 80093c4:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 80093c6:	f107 0312 	add.w	r3, r7, #18
 80093ca:	4619      	mov	r1, r3
 80093cc:	68f8      	ldr	r0, [r7, #12]
 80093ce:	f7ff fe73 	bl	80090b8 <perform_ref_signal_measurement>
 80093d2:	4603      	mov	r3, r0
 80093d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80093d8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d10c      	bne.n	80093fa <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80093e0:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80093e2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d208      	bcs.n	80093fa <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80093e8:	2301      	movs	r3, #1
 80093ea:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 80093ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 80093f2:	e002      	b.n	80093fa <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 80093f4:	2300      	movs	r3, #0
 80093f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093f8:	e000      	b.n	80093fc <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 80093fa:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80093fc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009400:	2b00      	cmp	r3, #0
 8009402:	f040 80af 	bne.w	8009564 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8009406:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8009408:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800940a:	429a      	cmp	r2, r3
 800940c:	f240 80aa 	bls.w	8009564 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8009410:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009412:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 8009416:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009418:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8009420:	f107 031c 	add.w	r3, r7, #28
 8009424:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009426:	4618      	mov	r0, r3
 8009428:	f003 f874 	bl	800c514 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800942c:	8a7b      	ldrh	r3, [r7, #18]
 800942e:	461a      	mov	r2, r3
 8009430:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009432:	1ad3      	subs	r3, r2, r3
 8009434:	2b00      	cmp	r3, #0
 8009436:	bfb8      	it	lt
 8009438:	425b      	neglt	r3, r3
 800943a:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 800943c:	2300      	movs	r3, #0
 800943e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 8009442:	e086      	b.n	8009552 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 800944a:	f107 0314 	add.w	r3, r7, #20
 800944e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009450:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009452:	f7ff fcdf 	bl	8008e14 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800945c:	d103      	bne.n	8009466 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800945e:	23ce      	movs	r3, #206	@ 0xce
 8009460:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8009464:	e07e      	b.n	8009564 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8009466:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800946a:	697a      	ldr	r2, [r7, #20]
 800946c:	4413      	add	r3, r2
 800946e:	4618      	mov	r0, r3
 8009470:	f7ff fd2e 	bl	8008ed0 <is_aperture>
 8009474:	4603      	mov	r3, r0
 8009476:	461a      	mov	r2, r3
 8009478:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800947a:	4293      	cmp	r3, r2
 800947c:	d003      	beq.n	8009486 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800947e:	2301      	movs	r3, #1
 8009480:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8009484:	e06e      	b.n	8009564 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8009486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009488:	3301      	adds	r3, #1
 800948a:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 8009496:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009498:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800949a:	4618      	mov	r0, r3
 800949c:	f7ff fd32 	bl	8008f04 <enable_spad_bit>
 80094a0:	4603      	mov	r3, r0
 80094a2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80094a6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d10c      	bne.n	80094c8 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 80094ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80094b0:	3301      	adds	r3, #1
 80094b2:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 80094ba:	4619      	mov	r1, r3
 80094bc:	68f8      	ldr	r0, [r7, #12]
 80094be:	f7ff fd59 	bl	8008f74 <set_ref_spad_map>
 80094c2:	4603      	mov	r3, r0
 80094c4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80094c8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d146      	bne.n	800955e <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 80094d0:	f107 0312 	add.w	r3, r7, #18
 80094d4:	4619      	mov	r1, r3
 80094d6:	68f8      	ldr	r0, [r7, #12]
 80094d8:	f7ff fdee 	bl	80090b8 <perform_ref_signal_measurement>
 80094dc:	4603      	mov	r3, r0
 80094de:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80094e2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d13b      	bne.n	8009562 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80094ea:	8a7b      	ldrh	r3, [r7, #18]
 80094ec:	461a      	mov	r2, r3
 80094ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80094f0:	1ad3      	subs	r3, r2, r3
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	bfb8      	it	lt
 80094f6:	425b      	neglt	r3, r3
 80094f8:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 80094fa:	8a7b      	ldrh	r3, [r7, #18]
 80094fc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80094fe:	429a      	cmp	r2, r3
 8009500:	d21c      	bcs.n	800953c <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8009502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009504:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009506:	429a      	cmp	r2, r3
 8009508:	d914      	bls.n	8009534 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800950a:	f107 031c 	add.w	r3, r7, #28
 800950e:	4619      	mov	r1, r3
 8009510:	68f8      	ldr	r0, [r7, #12]
 8009512:	f7ff fd2f 	bl	8008f74 <set_ref_spad_map>
 8009516:	4603      	mov	r3, r0
 8009518:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 8009522:	f107 011c 	add.w	r1, r7, #28
 8009526:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009528:	4618      	mov	r0, r3
 800952a:	f002 fff3 	bl	800c514 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800952e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009530:	3b01      	subs	r3, #1
 8009532:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8009534:	2301      	movs	r3, #1
 8009536:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800953a:	e00a      	b.n	8009552 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800953c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800953e:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 8009546:	f107 031c 	add.w	r3, r7, #28
 800954a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800954c:	4618      	mov	r0, r3
 800954e:	f002 ffe1 	bl	800c514 <memcpy>
		while (!complete) {
 8009552:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009556:	2b00      	cmp	r3, #0
 8009558:	f43f af74 	beq.w	8009444 <VL53L0X_perform_ref_spad_management+0x2b8>
 800955c:	e002      	b.n	8009564 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800955e:	bf00      	nop
 8009560:	e000      	b.n	8009564 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8009562:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009564:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8009568:	2b00      	cmp	r3, #0
 800956a:	d115      	bne.n	8009598 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009570:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8009578:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2201      	movs	r2, #1
 800957e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	b2da      	uxtb	r2, r3
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	781a      	ldrb	r2, [r3, #0]
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8009598:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 800959c:	4618      	mov	r0, r3
 800959e:	375c      	adds	r7, #92	@ 0x5c
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd90      	pop	{r4, r7, pc}

080095a4 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 80095a4:	b590      	push	{r4, r7, lr}
 80095a6:	b093      	sub	sp, #76	@ 0x4c
 80095a8:	af06      	add	r7, sp, #24
 80095aa:	60f8      	str	r0, [r7, #12]
 80095ac:	60b9      	str	r1, [r7, #8]
 80095ae:	4613      	mov	r3, r2
 80095b0:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80095b2:	2300      	movs	r3, #0
 80095b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 80095b8:	2300      	movs	r3, #0
 80095ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 80095bc:	23b4      	movs	r3, #180	@ 0xb4
 80095be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 80095c2:	2306      	movs	r3, #6
 80095c4:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 80095c6:	232c      	movs	r3, #44	@ 0x2c
 80095c8:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80095ca:	2201      	movs	r2, #1
 80095cc:	21ff      	movs	r1, #255	@ 0xff
 80095ce:	68f8      	ldr	r0, [r7, #12]
 80095d0:	f002 fdee 	bl	800c1b0 <VL53L0X_WrByte>
 80095d4:	4603      	mov	r3, r0
 80095d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80095da:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d107      	bne.n	80095f2 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 80095e2:	2200      	movs	r2, #0
 80095e4:	214f      	movs	r1, #79	@ 0x4f
 80095e6:	68f8      	ldr	r0, [r7, #12]
 80095e8:	f002 fde2 	bl	800c1b0 <VL53L0X_WrByte>
 80095ec:	4603      	mov	r3, r0
 80095ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80095f2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d107      	bne.n	800960a <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 80095fa:	222c      	movs	r2, #44	@ 0x2c
 80095fc:	214e      	movs	r1, #78	@ 0x4e
 80095fe:	68f8      	ldr	r0, [r7, #12]
 8009600:	f002 fdd6 	bl	800c1b0 <VL53L0X_WrByte>
 8009604:	4603      	mov	r3, r0
 8009606:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800960a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800960e:	2b00      	cmp	r3, #0
 8009610:	d107      	bne.n	8009622 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009612:	2200      	movs	r2, #0
 8009614:	21ff      	movs	r1, #255	@ 0xff
 8009616:	68f8      	ldr	r0, [r7, #12]
 8009618:	f002 fdca 	bl	800c1b0 <VL53L0X_WrByte>
 800961c:	4603      	mov	r3, r0
 800961e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8009622:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009626:	2b00      	cmp	r3, #0
 8009628:	d109      	bne.n	800963e <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800962a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800962e:	461a      	mov	r2, r3
 8009630:	21b6      	movs	r1, #182	@ 0xb6
 8009632:	68f8      	ldr	r0, [r7, #12]
 8009634:	f002 fdbc 	bl	800c1b0 <VL53L0X_WrByte>
 8009638:	4603      	mov	r3, r0
 800963a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800963e:	2300      	movs	r3, #0
 8009640:	627b      	str	r3, [r7, #36]	@ 0x24
 8009642:	e009      	b.n	8009658 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8009644:	68fa      	ldr	r2, [r7, #12]
 8009646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009648:	4413      	add	r3, r2
 800964a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 800964e:	2200      	movs	r2, #0
 8009650:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8009652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009654:	3301      	adds	r3, #1
 8009656:	627b      	str	r3, [r7, #36]	@ 0x24
 8009658:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800965a:	69fb      	ldr	r3, [r7, #28]
 800965c:	429a      	cmp	r2, r3
 800965e:	d3f1      	bcc.n	8009644 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8009660:	79fb      	ldrb	r3, [r7, #7]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d011      	beq.n	800968a <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8009666:	e002      	b.n	800966e <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8009668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966a:	3301      	adds	r3, #1
 800966c:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800966e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8009672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009674:	4413      	add	r3, r2
 8009676:	4618      	mov	r0, r3
 8009678:	f7ff fc2a 	bl	8008ed0 <is_aperture>
 800967c:	4603      	mov	r3, r0
 800967e:	2b00      	cmp	r3, #0
 8009680:	d103      	bne.n	800968a <VL53L0X_set_reference_spads+0xe6>
 8009682:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	429a      	cmp	r2, r3
 8009688:	d3ee      	bcc.n	8009668 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 8009696:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800969a:	79f9      	ldrb	r1, [r7, #7]
 800969c:	f107 0214 	add.w	r2, r7, #20
 80096a0:	9204      	str	r2, [sp, #16]
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	9203      	str	r2, [sp, #12]
 80096a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096a8:	9202      	str	r2, [sp, #8]
 80096aa:	9301      	str	r3, [sp, #4]
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	9300      	str	r3, [sp, #0]
 80096b0:	4623      	mov	r3, r4
 80096b2:	4602      	mov	r2, r0
 80096b4:	68f8      	ldr	r0, [r7, #12]
 80096b6:	f7ff fc83 	bl	8008fc0 <enable_ref_spads>
 80096ba:	4603      	mov	r3, r0
 80096bc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 80096c0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d10c      	bne.n	80096e2 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2201      	movs	r2, #1
 80096cc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	b2da      	uxtb	r2, r3
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	79fa      	ldrb	r2, [r7, #7]
 80096de:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80096e2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3734      	adds	r7, #52	@ 0x34
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd90      	pop	{r4, r7, pc}

080096ee <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b084      	sub	sp, #16
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	6078      	str	r0, [r7, #4]
 80096f6:	460b      	mov	r3, r1
 80096f8:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096fa:	2300      	movs	r3, #0
 80096fc:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80096fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d10a      	bne.n	800971c <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8009706:	78fb      	ldrb	r3, [r7, #3]
 8009708:	f043 0301 	orr.w	r3, r3, #1
 800970c:	b2db      	uxtb	r3, r3
 800970e:	461a      	mov	r2, r3
 8009710:	2100      	movs	r1, #0
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f002 fd4c 	bl	800c1b0 <VL53L0X_WrByte>
 8009718:	4603      	mov	r3, r0
 800971a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800971c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d104      	bne.n	800972e <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8009724:	6878      	ldr	r0, [r7, #4]
 8009726:	f000 f9bf 	bl	8009aa8 <VL53L0X_measurement_poll_for_completion>
 800972a:	4603      	mov	r3, r0
 800972c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800972e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d105      	bne.n	8009742 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8009736:	2100      	movs	r1, #0
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f7ff fab5 	bl	8008ca8 <VL53L0X_ClearInterruptMask>
 800973e:	4603      	mov	r3, r0
 8009740:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8009742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d106      	bne.n	8009758 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800974a:	2200      	movs	r2, #0
 800974c:	2100      	movs	r1, #0
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f002 fd2e 	bl	800c1b0 <VL53L0X_WrByte>
 8009754:	4603      	mov	r3, r0
 8009756:	73fb      	strb	r3, [r7, #15]

	return Status;
 8009758:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800975c:	4618      	mov	r0, r3
 800975e:	3710      	adds	r7, #16
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	4608      	mov	r0, r1
 800976e:	4611      	mov	r1, r2
 8009770:	461a      	mov	r2, r3
 8009772:	4603      	mov	r3, r0
 8009774:	70fb      	strb	r3, [r7, #3]
 8009776:	460b      	mov	r3, r1
 8009778:	70bb      	strb	r3, [r7, #2]
 800977a:	4613      	mov	r3, r2
 800977c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800977e:	2300      	movs	r3, #0
 8009780:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8009782:	2300      	movs	r3, #0
 8009784:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009786:	2201      	movs	r2, #1
 8009788:	21ff      	movs	r1, #255	@ 0xff
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f002 fd10 	bl	800c1b0 <VL53L0X_WrByte>
 8009790:	4603      	mov	r3, r0
 8009792:	461a      	mov	r2, r3
 8009794:	7bfb      	ldrb	r3, [r7, #15]
 8009796:	4313      	orrs	r3, r2
 8009798:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800979a:	2200      	movs	r2, #0
 800979c:	2100      	movs	r1, #0
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f002 fd06 	bl	800c1b0 <VL53L0X_WrByte>
 80097a4:	4603      	mov	r3, r0
 80097a6:	461a      	mov	r2, r3
 80097a8:	7bfb      	ldrb	r3, [r7, #15]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80097ae:	2200      	movs	r2, #0
 80097b0:	21ff      	movs	r1, #255	@ 0xff
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f002 fcfc 	bl	800c1b0 <VL53L0X_WrByte>
 80097b8:	4603      	mov	r3, r0
 80097ba:	461a      	mov	r2, r3
 80097bc:	7bfb      	ldrb	r3, [r7, #15]
 80097be:	4313      	orrs	r3, r2
 80097c0:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 80097c2:	78fb      	ldrb	r3, [r7, #3]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d01e      	beq.n	8009806 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 80097c8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d009      	beq.n	80097e4 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80097d0:	69ba      	ldr	r2, [r7, #24]
 80097d2:	21cb      	movs	r1, #203	@ 0xcb
 80097d4:	6878      	ldr	r0, [r7, #4]
 80097d6:	f002 fd6d 	bl	800c2b4 <VL53L0X_RdByte>
 80097da:	4603      	mov	r3, r0
 80097dc:	461a      	mov	r2, r3
 80097de:	7bfb      	ldrb	r3, [r7, #15]
 80097e0:	4313      	orrs	r3, r2
 80097e2:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80097e4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d02a      	beq.n	8009842 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80097ec:	f107 030e 	add.w	r3, r7, #14
 80097f0:	461a      	mov	r2, r3
 80097f2:	21ee      	movs	r1, #238	@ 0xee
 80097f4:	6878      	ldr	r0, [r7, #4]
 80097f6:	f002 fd5d 	bl	800c2b4 <VL53L0X_RdByte>
 80097fa:	4603      	mov	r3, r0
 80097fc:	461a      	mov	r2, r3
 80097fe:	7bfb      	ldrb	r3, [r7, #15]
 8009800:	4313      	orrs	r3, r2
 8009802:	73fb      	strb	r3, [r7, #15]
 8009804:	e01d      	b.n	8009842 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8009806:	f897 3020 	ldrb.w	r3, [r7, #32]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d00a      	beq.n	8009824 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800980e:	78bb      	ldrb	r3, [r7, #2]
 8009810:	461a      	mov	r2, r3
 8009812:	21cb      	movs	r1, #203	@ 0xcb
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f002 fccb 	bl	800c1b0 <VL53L0X_WrByte>
 800981a:	4603      	mov	r3, r0
 800981c:	461a      	mov	r2, r3
 800981e:	7bfb      	ldrb	r3, [r7, #15]
 8009820:	4313      	orrs	r3, r2
 8009822:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8009824:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009828:	2b00      	cmp	r3, #0
 800982a:	d00a      	beq.n	8009842 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800982c:	787b      	ldrb	r3, [r7, #1]
 800982e:	2280      	movs	r2, #128	@ 0x80
 8009830:	21ee      	movs	r1, #238	@ 0xee
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f002 fd0a 	bl	800c24c <VL53L0X_UpdateByte>
 8009838:	4603      	mov	r3, r0
 800983a:	461a      	mov	r2, r3
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	4313      	orrs	r3, r2
 8009840:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009842:	2201      	movs	r2, #1
 8009844:	21ff      	movs	r1, #255	@ 0xff
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f002 fcb2 	bl	800c1b0 <VL53L0X_WrByte>
 800984c:	4603      	mov	r3, r0
 800984e:	461a      	mov	r2, r3
 8009850:	7bfb      	ldrb	r3, [r7, #15]
 8009852:	4313      	orrs	r3, r2
 8009854:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8009856:	2201      	movs	r2, #1
 8009858:	2100      	movs	r1, #0
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f002 fca8 	bl	800c1b0 <VL53L0X_WrByte>
 8009860:	4603      	mov	r3, r0
 8009862:	461a      	mov	r2, r3
 8009864:	7bfb      	ldrb	r3, [r7, #15]
 8009866:	4313      	orrs	r3, r2
 8009868:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800986a:	2200      	movs	r2, #0
 800986c:	21ff      	movs	r1, #255	@ 0xff
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f002 fc9e 	bl	800c1b0 <VL53L0X_WrByte>
 8009874:	4603      	mov	r3, r0
 8009876:	461a      	mov	r2, r3
 8009878:	7bfb      	ldrb	r3, [r7, #15]
 800987a:	4313      	orrs	r3, r2
 800987c:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800987e:	7bbb      	ldrb	r3, [r7, #14]
 8009880:	f023 0310 	bic.w	r3, r3, #16
 8009884:	b2da      	uxtb	r2, r3
 8009886:	69fb      	ldr	r3, [r7, #28]
 8009888:	701a      	strb	r2, [r3, #0]

	return Status;
 800988a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800988e:	4618      	mov	r0, r3
 8009890:	3710      	adds	r7, #16
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b08a      	sub	sp, #40	@ 0x28
 800989a:	af04      	add	r7, sp, #16
 800989c:	60f8      	str	r0, [r7, #12]
 800989e:	60b9      	str	r1, [r7, #8]
 80098a0:	4611      	mov	r1, r2
 80098a2:	461a      	mov	r2, r3
 80098a4:	460b      	mov	r3, r1
 80098a6:	71fb      	strb	r3, [r7, #7]
 80098a8:	4613      	mov	r3, r2
 80098aa:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80098ac:	2300      	movs	r3, #0
 80098ae:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 80098b0:	2300      	movs	r3, #0
 80098b2:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 80098b4:	2300      	movs	r3, #0
 80098b6:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 80098b8:	2300      	movs	r3, #0
 80098ba:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 80098bc:	2300      	movs	r3, #0
 80098be:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 80098c0:	79bb      	ldrb	r3, [r7, #6]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d003      	beq.n	80098ce <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80098cc:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80098ce:	2201      	movs	r2, #1
 80098d0:	2101      	movs	r1, #1
 80098d2:	68f8      	ldr	r0, [r7, #12]
 80098d4:	f002 fc6c 	bl	800c1b0 <VL53L0X_WrByte>
 80098d8:	4603      	mov	r3, r0
 80098da:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80098dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d105      	bne.n	80098f0 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80098e4:	2140      	movs	r1, #64	@ 0x40
 80098e6:	68f8      	ldr	r0, [r7, #12]
 80098e8:	f7ff ff01 	bl	80096ee <VL53L0X_perform_single_ref_calibration>
 80098ec:	4603      	mov	r3, r0
 80098ee:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80098f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d115      	bne.n	8009924 <VL53L0X_perform_vhv_calibration+0x8e>
 80098f8:	79fb      	ldrb	r3, [r7, #7]
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d112      	bne.n	8009924 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80098fe:	7d39      	ldrb	r1, [r7, #20]
 8009900:	7d7a      	ldrb	r2, [r7, #21]
 8009902:	2300      	movs	r3, #0
 8009904:	9303      	str	r3, [sp, #12]
 8009906:	2301      	movs	r3, #1
 8009908:	9302      	str	r3, [sp, #8]
 800990a:	f107 0313 	add.w	r3, r7, #19
 800990e:	9301      	str	r3, [sp, #4]
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	9300      	str	r3, [sp, #0]
 8009914:	460b      	mov	r3, r1
 8009916:	2101      	movs	r1, #1
 8009918:	68f8      	ldr	r0, [r7, #12]
 800991a:	f7ff ff23 	bl	8009764 <VL53L0X_ref_calibration_io>
 800991e:	4603      	mov	r3, r0
 8009920:	75fb      	strb	r3, [r7, #23]
 8009922:	e002      	b.n	800992a <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	2200      	movs	r2, #0
 8009928:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800992a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d112      	bne.n	8009958 <VL53L0X_perform_vhv_calibration+0xc2>
 8009932:	79bb      	ldrb	r3, [r7, #6]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d00f      	beq.n	8009958 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009938:	7dbb      	ldrb	r3, [r7, #22]
 800993a:	461a      	mov	r2, r3
 800993c:	2101      	movs	r1, #1
 800993e:	68f8      	ldr	r0, [r7, #12]
 8009940:	f002 fc36 	bl	800c1b0 <VL53L0X_WrByte>
 8009944:	4603      	mov	r3, r0
 8009946:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009948:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d103      	bne.n	8009958 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	7dba      	ldrb	r2, [r7, #22]
 8009954:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8009958:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800995c:	4618      	mov	r0, r3
 800995e:	3718      	adds	r7, #24
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}

08009964 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b08a      	sub	sp, #40	@ 0x28
 8009968:	af04      	add	r7, sp, #16
 800996a:	60f8      	str	r0, [r7, #12]
 800996c:	60b9      	str	r1, [r7, #8]
 800996e:	4611      	mov	r1, r2
 8009970:	461a      	mov	r2, r3
 8009972:	460b      	mov	r3, r1
 8009974:	71fb      	strb	r3, [r7, #7]
 8009976:	4613      	mov	r3, r2
 8009978:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800997a:	2300      	movs	r3, #0
 800997c:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800997e:	2300      	movs	r3, #0
 8009980:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8009982:	2300      	movs	r3, #0
 8009984:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8009986:	2300      	movs	r3, #0
 8009988:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800998a:	79bb      	ldrb	r3, [r7, #6]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d003      	beq.n	8009998 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8009996:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8009998:	2202      	movs	r2, #2
 800999a:	2101      	movs	r1, #1
 800999c:	68f8      	ldr	r0, [r7, #12]
 800999e:	f002 fc07 	bl	800c1b0 <VL53L0X_WrByte>
 80099a2:	4603      	mov	r3, r0
 80099a4:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80099a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d105      	bne.n	80099ba <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80099ae:	2100      	movs	r1, #0
 80099b0:	68f8      	ldr	r0, [r7, #12]
 80099b2:	f7ff fe9c 	bl	80096ee <VL53L0X_perform_single_ref_calibration>
 80099b6:	4603      	mov	r3, r0
 80099b8:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80099ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d115      	bne.n	80099ee <VL53L0X_perform_phase_calibration+0x8a>
 80099c2:	79fb      	ldrb	r3, [r7, #7]
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d112      	bne.n	80099ee <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80099c8:	7d39      	ldrb	r1, [r7, #20]
 80099ca:	7d7a      	ldrb	r2, [r7, #21]
 80099cc:	2301      	movs	r3, #1
 80099ce:	9303      	str	r3, [sp, #12]
 80099d0:	2300      	movs	r3, #0
 80099d2:	9302      	str	r3, [sp, #8]
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	9301      	str	r3, [sp, #4]
 80099d8:	f107 0313 	add.w	r3, r7, #19
 80099dc:	9300      	str	r3, [sp, #0]
 80099de:	460b      	mov	r3, r1
 80099e0:	2101      	movs	r1, #1
 80099e2:	68f8      	ldr	r0, [r7, #12]
 80099e4:	f7ff febe 	bl	8009764 <VL53L0X_ref_calibration_io>
 80099e8:	4603      	mov	r3, r0
 80099ea:	75fb      	strb	r3, [r7, #23]
 80099ec:	e002      	b.n	80099f4 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	2200      	movs	r2, #0
 80099f2:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80099f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d112      	bne.n	8009a22 <VL53L0X_perform_phase_calibration+0xbe>
 80099fc:	79bb      	ldrb	r3, [r7, #6]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d00f      	beq.n	8009a22 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009a02:	7dbb      	ldrb	r3, [r7, #22]
 8009a04:	461a      	mov	r2, r3
 8009a06:	2101      	movs	r1, #1
 8009a08:	68f8      	ldr	r0, [r7, #12]
 8009a0a:	f002 fbd1 	bl	800c1b0 <VL53L0X_WrByte>
 8009a0e:	4603      	mov	r3, r0
 8009a10:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009a12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d103      	bne.n	8009a22 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	7dba      	ldrb	r2, [r7, #22]
 8009a1e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8009a22:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3718      	adds	r7, #24
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8009a2e:	b580      	push	{r7, lr}
 8009a30:	b086      	sub	sp, #24
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	60f8      	str	r0, [r7, #12]
 8009a36:	60b9      	str	r1, [r7, #8]
 8009a38:	607a      	str	r2, [r7, #4]
 8009a3a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8009a40:	2300      	movs	r3, #0
 8009a42:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8009a4a:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8009a4c:	78fa      	ldrb	r2, [r7, #3]
 8009a4e:	2300      	movs	r3, #0
 8009a50:	68b9      	ldr	r1, [r7, #8]
 8009a52:	68f8      	ldr	r0, [r7, #12]
 8009a54:	f7ff ff1f 	bl	8009896 <VL53L0X_perform_vhv_calibration>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8009a5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d107      	bne.n	8009a74 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8009a64:	78fa      	ldrb	r2, [r7, #3]
 8009a66:	2300      	movs	r3, #0
 8009a68:	6879      	ldr	r1, [r7, #4]
 8009a6a:	68f8      	ldr	r0, [r7, #12]
 8009a6c:	f7ff ff7a 	bl	8009964 <VL53L0X_perform_phase_calibration>
 8009a70:	4603      	mov	r3, r0
 8009a72:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8009a74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d10f      	bne.n	8009a9c <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8009a7c:	7dbb      	ldrb	r3, [r7, #22]
 8009a7e:	461a      	mov	r2, r3
 8009a80:	2101      	movs	r1, #1
 8009a82:	68f8      	ldr	r0, [r7, #12]
 8009a84:	f002 fb94 	bl	800c1b0 <VL53L0X_WrByte>
 8009a88:	4603      	mov	r3, r0
 8009a8a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8009a8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d103      	bne.n	8009a9c <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	7dba      	ldrb	r2, [r7, #22]
 8009a98:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8009a9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3718      	adds	r7, #24
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}

08009aa8 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b086      	sub	sp, #24
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009abc:	f107 030f 	add.w	r3, r7, #15
 8009ac0:	4619      	mov	r1, r3
 8009ac2:	6878      	ldr	r0, [r7, #4]
 8009ac4:	f7fe fe0e 	bl	80086e4 <VL53L0X_GetMeasurementDataReady>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8009acc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d110      	bne.n	8009af6 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8009ad4:	7bfb      	ldrb	r3, [r7, #15]
 8009ad6:	2b01      	cmp	r3, #1
 8009ad8:	d00f      	beq.n	8009afa <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8009ada:	693b      	ldr	r3, [r7, #16]
 8009adc:	3301      	adds	r3, #1
 8009ade:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8009ae6:	d302      	bcc.n	8009aee <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009ae8:	23f9      	movs	r3, #249	@ 0xf9
 8009aea:	75fb      	strb	r3, [r7, #23]
			break;
 8009aec:	e006      	b.n	8009afc <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f002 fc7c 	bl	800c3ec <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8009af4:	e7e2      	b.n	8009abc <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8009af6:	bf00      	nop
 8009af8:	e000      	b.n	8009afc <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8009afa:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8009afc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3718      	adds	r7, #24
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b085      	sub	sp, #20
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	4603      	mov	r3, r0
 8009b10:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8009b12:	2300      	movs	r3, #0
 8009b14:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8009b16:	79fb      	ldrb	r3, [r7, #7]
 8009b18:	3301      	adds	r3, #1
 8009b1a:	b2db      	uxtb	r3, r3
 8009b1c:	005b      	lsls	r3, r3, #1
 8009b1e:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8009b20:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3714      	adds	r7, #20
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr

08009b2e <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8009b2e:	b480      	push	{r7}
 8009b30:	b085      	sub	sp, #20
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	4603      	mov	r3, r0
 8009b36:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8009b3c:	79fb      	ldrb	r3, [r7, #7]
 8009b3e:	085b      	lsrs	r3, r3, #1
 8009b40:	b2db      	uxtb	r3, r3
 8009b42:	3b01      	subs	r3, #1
 8009b44:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8009b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3714      	adds	r7, #20
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b085      	sub	sp, #20
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8009b60:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009b64:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8009b66:	e002      	b.n	8009b6e <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	089b      	lsrs	r3, r3, #2
 8009b6c:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8009b6e:	68ba      	ldr	r2, [r7, #8]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	429a      	cmp	r2, r3
 8009b74:	d8f8      	bhi.n	8009b68 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8009b76:	e017      	b.n	8009ba8 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8009b78:	68fa      	ldr	r2, [r7, #12]
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	687a      	ldr	r2, [r7, #4]
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d30b      	bcc.n	8009b9c <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8009b84:	68fa      	ldr	r2, [r7, #12]
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	4413      	add	r3, r2
 8009b8a:	687a      	ldr	r2, [r7, #4]
 8009b8c:	1ad3      	subs	r3, r2, r3
 8009b8e:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	085b      	lsrs	r3, r3, #1
 8009b94:	68ba      	ldr	r2, [r7, #8]
 8009b96:	4413      	add	r3, r2
 8009b98:	60fb      	str	r3, [r7, #12]
 8009b9a:	e002      	b.n	8009ba2 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	085b      	lsrs	r3, r3, #1
 8009ba0:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	089b      	lsrs	r3, r3, #2
 8009ba6:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d1e4      	bne.n	8009b78 <VL53L0X_isqrt+0x24>
	}

	return res;
 8009bae:	68fb      	ldr	r3, [r7, #12]
}
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	3714      	adds	r7, #20
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr

08009bbc <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b086      	sub	sp, #24
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8009bc8:	2200      	movs	r2, #0
 8009bca:	2183      	movs	r1, #131	@ 0x83
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f002 faef 	bl	800c1b0 <VL53L0X_WrByte>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	7dfb      	ldrb	r3, [r7, #23]
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8009bdc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d11e      	bne.n	8009c22 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8009be4:	2300      	movs	r3, #0
 8009be6:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8009be8:	f107 030f 	add.w	r3, r7, #15
 8009bec:	461a      	mov	r2, r3
 8009bee:	2183      	movs	r1, #131	@ 0x83
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	f002 fb5f 	bl	800c2b4 <VL53L0X_RdByte>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8009bfa:	7bfb      	ldrb	r3, [r7, #15]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d10a      	bne.n	8009c16 <VL53L0X_device_read_strobe+0x5a>
 8009c00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d106      	bne.n	8009c16 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	3301      	adds	r3, #1
 8009c0c:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8009c0e:	693b      	ldr	r3, [r7, #16]
 8009c10:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8009c14:	d3e8      	bcc.n	8009be8 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8009c1c:	d301      	bcc.n	8009c22 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8009c1e:	23f9      	movs	r3, #249	@ 0xf9
 8009c20:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8009c22:	2201      	movs	r2, #1
 8009c24:	2183      	movs	r1, #131	@ 0x83
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f002 fac2 	bl	800c1b0 <VL53L0X_WrByte>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	461a      	mov	r2, r3
 8009c30:	7dfb      	ldrb	r3, [r7, #23]
 8009c32:	4313      	orrs	r3, r2
 8009c34:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8009c36:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	3718      	adds	r7, #24
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b098      	sub	sp, #96	@ 0x60
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
 8009c4a:	460b      	mov	r3, r1
 8009c4c:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8009c54:	2300      	movs	r3, #0
 8009c56:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 8009c60:	2300      	movs	r3, #0
 8009c62:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 8009c64:	2300      	movs	r3, #0
 8009c66:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8009c72:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8009c76:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8009c78:	2300      	movs	r3, #0
 8009c7a:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8009c80:	2300      	movs	r3, #0
 8009c82:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8009c8a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8009c8e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009c92:	2b07      	cmp	r3, #7
 8009c94:	f000 8408 	beq.w	800a4a8 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009c98:	2201      	movs	r2, #1
 8009c9a:	2180      	movs	r1, #128	@ 0x80
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f002 fa87 	bl	800c1b0 <VL53L0X_WrByte>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009caa:	4313      	orrs	r3, r2
 8009cac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	21ff      	movs	r1, #255	@ 0xff
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f002 fa7b 	bl	800c1b0 <VL53L0X_WrByte>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8009cc8:	2200      	movs	r2, #0
 8009cca:	2100      	movs	r1, #0
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f002 fa6f 	bl	800c1b0 <VL53L0X_WrByte>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	461a      	mov	r2, r3
 8009cd6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cda:	4313      	orrs	r3, r2
 8009cdc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8009ce0:	2206      	movs	r2, #6
 8009ce2:	21ff      	movs	r1, #255	@ 0xff
 8009ce4:	6878      	ldr	r0, [r7, #4]
 8009ce6:	f002 fa63 	bl	800c1b0 <VL53L0X_WrByte>
 8009cea:	4603      	mov	r3, r0
 8009cec:	461a      	mov	r2, r3
 8009cee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8009cf8:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	2183      	movs	r1, #131	@ 0x83
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f002 fad7 	bl	800c2b4 <VL53L0X_RdByte>
 8009d06:	4603      	mov	r3, r0
 8009d08:	461a      	mov	r2, r3
 8009d0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8009d14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009d18:	f043 0304 	orr.w	r3, r3, #4
 8009d1c:	b2db      	uxtb	r3, r3
 8009d1e:	461a      	mov	r2, r3
 8009d20:	2183      	movs	r1, #131	@ 0x83
 8009d22:	6878      	ldr	r0, [r7, #4]
 8009d24:	f002 fa44 	bl	800c1b0 <VL53L0X_WrByte>
 8009d28:	4603      	mov	r3, r0
 8009d2a:	461a      	mov	r2, r3
 8009d2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d30:	4313      	orrs	r3, r2
 8009d32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8009d36:	2207      	movs	r2, #7
 8009d38:	21ff      	movs	r1, #255	@ 0xff
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f002 fa38 	bl	800c1b0 <VL53L0X_WrByte>
 8009d40:	4603      	mov	r3, r0
 8009d42:	461a      	mov	r2, r3
 8009d44:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d48:	4313      	orrs	r3, r2
 8009d4a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8009d4e:	2201      	movs	r2, #1
 8009d50:	2181      	movs	r1, #129	@ 0x81
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f002 fa2c 	bl	800c1b0 <VL53L0X_WrByte>
 8009d58:	4603      	mov	r3, r0
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d60:	4313      	orrs	r3, r2
 8009d62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8009d66:	6878      	ldr	r0, [r7, #4]
 8009d68:	f002 fb40 	bl	800c3ec <VL53L0X_PollingDelay>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d74:	4313      	orrs	r3, r2
 8009d76:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8009d7a:	2201      	movs	r2, #1
 8009d7c:	2180      	movs	r1, #128	@ 0x80
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f002 fa16 	bl	800c1b0 <VL53L0X_WrByte>
 8009d84:	4603      	mov	r3, r0
 8009d86:	461a      	mov	r2, r3
 8009d88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d8c:	4313      	orrs	r3, r2
 8009d8e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 8009d92:	78fb      	ldrb	r3, [r7, #3]
 8009d94:	f003 0301 	and.w	r3, r3, #1
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	f000 8098 	beq.w	8009ece <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8009d9e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009da2:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	f040 8091 	bne.w	8009ece <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8009dac:	226b      	movs	r2, #107	@ 0x6b
 8009dae:	2194      	movs	r1, #148	@ 0x94
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f002 f9fd 	bl	800c1b0 <VL53L0X_WrByte>
 8009db6:	4603      	mov	r3, r0
 8009db8:	461a      	mov	r2, r3
 8009dba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f7ff fef9 	bl	8009bbc <VL53L0X_device_read_strobe>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	461a      	mov	r2, r3
 8009dce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009dd8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009ddc:	461a      	mov	r2, r3
 8009dde:	2190      	movs	r1, #144	@ 0x90
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f002 fac7 	bl	800c374 <VL53L0X_RdDWord>
 8009de6:	4603      	mov	r3, r0
 8009de8:	461a      	mov	r2, r3
 8009dea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009dee:	4313      	orrs	r3, r2
 8009df0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8009df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009df6:	0a1b      	lsrs	r3, r3, #8
 8009df8:	b2db      	uxtb	r3, r3
 8009dfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009dfe:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8009e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e04:	0bdb      	lsrs	r3, r3, #15
 8009e06:	b2db      	uxtb	r3, r3
 8009e08:	f003 0301 	and.w	r3, r3, #1
 8009e0c:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8009e10:	2224      	movs	r2, #36	@ 0x24
 8009e12:	2194      	movs	r1, #148	@ 0x94
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f002 f9cb 	bl	800c1b0 <VL53L0X_WrByte>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	461a      	mov	r2, r3
 8009e1e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e22:	4313      	orrs	r3, r2
 8009e24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009e28:	6878      	ldr	r0, [r7, #4]
 8009e2a:	f7ff fec7 	bl	8009bbc <VL53L0X_device_read_strobe>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	461a      	mov	r2, r3
 8009e32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e36:	4313      	orrs	r3, r2
 8009e38:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009e3c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009e40:	461a      	mov	r2, r3
 8009e42:	2190      	movs	r1, #144	@ 0x90
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f002 fa95 	bl	800c374 <VL53L0X_RdDWord>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	461a      	mov	r2, r3
 8009e4e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e52:	4313      	orrs	r3, r2
 8009e54:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8009e58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e5a:	0e1b      	lsrs	r3, r3, #24
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8009e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e62:	0c1b      	lsrs	r3, r3, #16
 8009e64:	b2db      	uxtb	r3, r3
 8009e66:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8009e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e6a:	0a1b      	lsrs	r3, r3, #8
 8009e6c:	b2db      	uxtb	r3, r3
 8009e6e:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8009e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8009e76:	2225      	movs	r2, #37	@ 0x25
 8009e78:	2194      	movs	r1, #148	@ 0x94
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f002 f998 	bl	800c1b0 <VL53L0X_WrByte>
 8009e80:	4603      	mov	r3, r0
 8009e82:	461a      	mov	r2, r3
 8009e84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f7ff fe94 	bl	8009bbc <VL53L0X_device_read_strobe>
 8009e94:	4603      	mov	r3, r0
 8009e96:	461a      	mov	r2, r3
 8009e98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009ea2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	2190      	movs	r1, #144	@ 0x90
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f002 fa62 	bl	800c374 <VL53L0X_RdDWord>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	461a      	mov	r2, r3
 8009eb4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8009ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec0:	0e1b      	lsrs	r3, r3, #24
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8009ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec8:	0c1b      	lsrs	r3, r3, #16
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8009ece:	78fb      	ldrb	r3, [r7, #3]
 8009ed0:	f003 0302 	and.w	r3, r3, #2
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	f000 8189 	beq.w	800a1ec <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8009eda:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009ede:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	f040 8182 	bne.w	800a1ec <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8009ee8:	2202      	movs	r2, #2
 8009eea:	2194      	movs	r1, #148	@ 0x94
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f002 f95f 	bl	800c1b0 <VL53L0X_WrByte>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009efa:	4313      	orrs	r3, r2
 8009efc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f7ff fe5b 	bl	8009bbc <VL53L0X_device_read_strobe>
 8009f06:	4603      	mov	r3, r0
 8009f08:	461a      	mov	r2, r3
 8009f0a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f0e:	4313      	orrs	r3, r2
 8009f10:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8009f14:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8009f18:	461a      	mov	r2, r3
 8009f1a:	2190      	movs	r1, #144	@ 0x90
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f002 f9c9 	bl	800c2b4 <VL53L0X_RdByte>
 8009f22:	4603      	mov	r3, r0
 8009f24:	461a      	mov	r2, r3
 8009f26:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f2a:	4313      	orrs	r3, r2
 8009f2c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8009f30:	227b      	movs	r2, #123	@ 0x7b
 8009f32:	2194      	movs	r1, #148	@ 0x94
 8009f34:	6878      	ldr	r0, [r7, #4]
 8009f36:	f002 f93b 	bl	800c1b0 <VL53L0X_WrByte>
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f42:	4313      	orrs	r3, r2
 8009f44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f7ff fe37 	bl	8009bbc <VL53L0X_device_read_strobe>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	461a      	mov	r2, r3
 8009f52:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f56:	4313      	orrs	r3, r2
 8009f58:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8009f5c:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8009f60:	461a      	mov	r2, r3
 8009f62:	2190      	movs	r1, #144	@ 0x90
 8009f64:	6878      	ldr	r0, [r7, #4]
 8009f66:	f002 f9a5 	bl	800c2b4 <VL53L0X_RdByte>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f72:	4313      	orrs	r3, r2
 8009f74:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8009f78:	2277      	movs	r2, #119	@ 0x77
 8009f7a:	2194      	movs	r1, #148	@ 0x94
 8009f7c:	6878      	ldr	r0, [r7, #4]
 8009f7e:	f002 f917 	bl	800c1b0 <VL53L0X_WrByte>
 8009f82:	4603      	mov	r3, r0
 8009f84:	461a      	mov	r2, r3
 8009f86:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f8a:	4313      	orrs	r3, r2
 8009f8c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f7ff fe13 	bl	8009bbc <VL53L0X_device_read_strobe>
 8009f96:	4603      	mov	r3, r0
 8009f98:	461a      	mov	r2, r3
 8009f9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009f9e:	4313      	orrs	r3, r2
 8009fa0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8009fa4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009fa8:	461a      	mov	r2, r3
 8009faa:	2190      	movs	r1, #144	@ 0x90
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f002 f9e1 	bl	800c374 <VL53L0X_RdDWord>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8009fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc2:	0e5b      	lsrs	r3, r3, #25
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fca:	b2db      	uxtb	r3, r3
 8009fcc:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8009fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fd0:	0c9b      	lsrs	r3, r3, #18
 8009fd2:	b2db      	uxtb	r3, r3
 8009fd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fd8:	b2db      	uxtb	r3, r3
 8009fda:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8009fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fde:	0adb      	lsrs	r3, r3, #11
 8009fe0:	b2db      	uxtb	r3, r3
 8009fe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fe6:	b2db      	uxtb	r3, r3
 8009fe8:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8009fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fec:	091b      	lsrs	r3, r3, #4
 8009fee:	b2db      	uxtb	r3, r3
 8009ff0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ff4:	b2db      	uxtb	r3, r3
 8009ff6:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8009ff8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ffa:	b2db      	uxtb	r3, r3
 8009ffc:	00db      	lsls	r3, r3, #3
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 800a004:	b2db      	uxtb	r3, r3
 800a006:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800a00a:	2278      	movs	r2, #120	@ 0x78
 800a00c:	2194      	movs	r1, #148	@ 0x94
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f002 f8ce 	bl	800c1b0 <VL53L0X_WrByte>
 800a014:	4603      	mov	r3, r0
 800a016:	461a      	mov	r2, r3
 800a018:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a01c:	4313      	orrs	r3, r2
 800a01e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f7ff fdca 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a028:	4603      	mov	r3, r0
 800a02a:	461a      	mov	r2, r3
 800a02c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a030:	4313      	orrs	r3, r2
 800a032:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a036:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a03a:	461a      	mov	r2, r3
 800a03c:	2190      	movs	r1, #144	@ 0x90
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f002 f998 	bl	800c374 <VL53L0X_RdDWord>
 800a044:	4603      	mov	r3, r0
 800a046:	461a      	mov	r2, r3
 800a048:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a04c:	4313      	orrs	r3, r2
 800a04e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800a052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a054:	0f5b      	lsrs	r3, r3, #29
 800a056:	b2db      	uxtb	r3, r3
 800a058:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a05c:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800a05e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a062:	4413      	add	r3, r2
 800a064:	b2db      	uxtb	r3, r3
 800a066:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800a068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a06a:	0d9b      	lsrs	r3, r3, #22
 800a06c:	b2db      	uxtb	r3, r3
 800a06e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a072:	b2db      	uxtb	r3, r3
 800a074:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800a076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a078:	0bdb      	lsrs	r3, r3, #15
 800a07a:	b2db      	uxtb	r3, r3
 800a07c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a080:	b2db      	uxtb	r3, r3
 800a082:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800a084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a086:	0a1b      	lsrs	r3, r3, #8
 800a088:	b2db      	uxtb	r3, r3
 800a08a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a08e:	b2db      	uxtb	r3, r3
 800a090:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800a092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a094:	085b      	lsrs	r3, r3, #1
 800a096:	b2db      	uxtb	r3, r3
 800a098:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800a0a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	019b      	lsls	r3, r3, #6
 800a0a6:	b2db      	uxtb	r3, r3
 800a0a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800a0b2:	2279      	movs	r2, #121	@ 0x79
 800a0b4:	2194      	movs	r1, #148	@ 0x94
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f002 f87a 	bl	800c1b0 <VL53L0X_WrByte>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	461a      	mov	r2, r3
 800a0c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f7ff fd76 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a0d8:	4313      	orrs	r3, r2
 800a0da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a0de:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	2190      	movs	r1, #144	@ 0x90
 800a0e6:	6878      	ldr	r0, [r7, #4]
 800a0e8:	f002 f944 	bl	800c374 <VL53L0X_RdDWord>
 800a0ec:	4603      	mov	r3, r0
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a0f4:	4313      	orrs	r3, r2
 800a0f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800a0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0fc:	0e9b      	lsrs	r3, r3, #26
 800a0fe:	b2db      	uxtb	r3, r3
 800a100:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a104:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800a106:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a10a:	4413      	add	r3, r2
 800a10c:	b2db      	uxtb	r3, r3
 800a10e:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800a110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a112:	0cdb      	lsrs	r3, r3, #19
 800a114:	b2db      	uxtb	r3, r3
 800a116:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800a11e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a120:	0b1b      	lsrs	r3, r3, #12
 800a122:	b2db      	uxtb	r3, r3
 800a124:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800a12c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a12e:	095b      	lsrs	r3, r3, #5
 800a130:	b2db      	uxtb	r3, r3
 800a132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a136:	b2db      	uxtb	r3, r3
 800a138:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800a13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a13c:	b2db      	uxtb	r3, r3
 800a13e:	009b      	lsls	r3, r3, #2
 800a140:	b2db      	uxtb	r3, r3
 800a142:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800a146:	b2db      	uxtb	r3, r3
 800a148:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800a14c:	227a      	movs	r2, #122	@ 0x7a
 800a14e:	2194      	movs	r1, #148	@ 0x94
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f002 f82d 	bl	800c1b0 <VL53L0X_WrByte>
 800a156:	4603      	mov	r3, r0
 800a158:	461a      	mov	r2, r3
 800a15a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a15e:	4313      	orrs	r3, r2
 800a160:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f7ff fd29 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a16a:	4603      	mov	r3, r0
 800a16c:	461a      	mov	r2, r3
 800a16e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a172:	4313      	orrs	r3, r2
 800a174:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a178:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a17c:	461a      	mov	r2, r3
 800a17e:	2190      	movs	r1, #144	@ 0x90
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	f002 f8f7 	bl	800c374 <VL53L0X_RdDWord>
 800a186:	4603      	mov	r3, r0
 800a188:	461a      	mov	r2, r3
 800a18a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a18e:	4313      	orrs	r3, r2
 800a190:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800a194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a196:	0f9b      	lsrs	r3, r3, #30
 800a198:	b2db      	uxtb	r3, r3
 800a19a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a19e:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800a1a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a1a4:	4413      	add	r3, r2
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800a1aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ac:	0ddb      	lsrs	r3, r3, #23
 800a1ae:	b2db      	uxtb	r3, r3
 800a1b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1b4:	b2db      	uxtb	r3, r3
 800a1b6:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800a1b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ba:	0c1b      	lsrs	r3, r3, #16
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800a1c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1c8:	0a5b      	lsrs	r3, r3, #9
 800a1ca:	b2db      	uxtb	r3, r3
 800a1cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800a1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d8:	089b      	lsrs	r3, r3, #2
 800a1da:	b2db      	uxtb	r3, r3
 800a1dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1e0:	b2db      	uxtb	r3, r3
 800a1e2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 800a1ec:	78fb      	ldrb	r3, [r7, #3]
 800a1ee:	f003 0304 	and.w	r3, r3, #4
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	f000 80f1 	beq.w	800a3da <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800a1f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a1fc:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800a200:	2b00      	cmp	r3, #0
 800a202:	f040 80ea 	bne.w	800a3da <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800a206:	227b      	movs	r2, #123	@ 0x7b
 800a208:	2194      	movs	r1, #148	@ 0x94
 800a20a:	6878      	ldr	r0, [r7, #4]
 800a20c:	f001 ffd0 	bl	800c1b0 <VL53L0X_WrByte>
 800a210:	4603      	mov	r3, r0
 800a212:	461a      	mov	r2, r3
 800a214:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a218:	4313      	orrs	r3, r2
 800a21a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f7ff fccc 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a224:	4603      	mov	r3, r0
 800a226:	461a      	mov	r2, r3
 800a228:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a22c:	4313      	orrs	r3, r2
 800a22e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800a232:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a236:	461a      	mov	r2, r3
 800a238:	2190      	movs	r1, #144	@ 0x90
 800a23a:	6878      	ldr	r0, [r7, #4]
 800a23c:	f002 f89a 	bl	800c374 <VL53L0X_RdDWord>
 800a240:	4603      	mov	r3, r0
 800a242:	461a      	mov	r2, r3
 800a244:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a248:	4313      	orrs	r3, r2
 800a24a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800a24e:	227c      	movs	r2, #124	@ 0x7c
 800a250:	2194      	movs	r1, #148	@ 0x94
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	f001 ffac 	bl	800c1b0 <VL53L0X_WrByte>
 800a258:	4603      	mov	r3, r0
 800a25a:	461a      	mov	r2, r3
 800a25c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a260:	4313      	orrs	r3, r2
 800a262:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f7ff fca8 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a26c:	4603      	mov	r3, r0
 800a26e:	461a      	mov	r2, r3
 800a270:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a274:	4313      	orrs	r3, r2
 800a276:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800a27a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a27e:	461a      	mov	r2, r3
 800a280:	2190      	movs	r1, #144	@ 0x90
 800a282:	6878      	ldr	r0, [r7, #4]
 800a284:	f002 f876 	bl	800c374 <VL53L0X_RdDWord>
 800a288:	4603      	mov	r3, r0
 800a28a:	461a      	mov	r2, r3
 800a28c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a290:	4313      	orrs	r3, r2
 800a292:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800a296:	2273      	movs	r2, #115	@ 0x73
 800a298:	2194      	movs	r1, #148	@ 0x94
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f001 ff88 	bl	800c1b0 <VL53L0X_WrByte>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	461a      	mov	r2, r3
 800a2a4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f7ff fc84 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a2b4:	4603      	mov	r3, r0
 800a2b6:	461a      	mov	r2, r3
 800a2b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a2bc:	4313      	orrs	r3, r2
 800a2be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a2c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	2190      	movs	r1, #144	@ 0x90
 800a2ca:	6878      	ldr	r0, [r7, #4]
 800a2cc:	f002 f852 	bl	800c374 <VL53L0X_RdDWord>
 800a2d0:	4603      	mov	r3, r0
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800a2de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e0:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800a2e2:	b29b      	uxth	r3, r3
 800a2e4:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800a2e6:	2274      	movs	r2, #116	@ 0x74
 800a2e8:	2194      	movs	r1, #148	@ 0x94
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f001 ff60 	bl	800c1b0 <VL53L0X_WrByte>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a2f8:	4313      	orrs	r3, r2
 800a2fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f7ff fc5c 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a304:	4603      	mov	r3, r0
 800a306:	461a      	mov	r2, r3
 800a308:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a30c:	4313      	orrs	r3, r2
 800a30e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a312:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a316:	461a      	mov	r2, r3
 800a318:	2190      	movs	r1, #144	@ 0x90
 800a31a:	6878      	ldr	r0, [r7, #4]
 800a31c:	f002 f82a 	bl	800c374 <VL53L0X_RdDWord>
 800a320:	4603      	mov	r3, r0
 800a322:	461a      	mov	r2, r3
 800a324:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a328:	4313      	orrs	r3, r2
 800a32a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800a32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a330:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800a332:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a334:	4313      	orrs	r3, r2
 800a336:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800a338:	2275      	movs	r2, #117	@ 0x75
 800a33a:	2194      	movs	r1, #148	@ 0x94
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f001 ff37 	bl	800c1b0 <VL53L0X_WrByte>
 800a342:	4603      	mov	r3, r0
 800a344:	461a      	mov	r2, r3
 800a346:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a34a:	4313      	orrs	r3, r2
 800a34c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a350:	6878      	ldr	r0, [r7, #4]
 800a352:	f7ff fc33 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a356:	4603      	mov	r3, r0
 800a358:	461a      	mov	r2, r3
 800a35a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a35e:	4313      	orrs	r3, r2
 800a360:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a364:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a368:	461a      	mov	r2, r3
 800a36a:	2190      	movs	r1, #144	@ 0x90
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	f002 f801 	bl	800c374 <VL53L0X_RdDWord>
 800a372:	4603      	mov	r3, r0
 800a374:	461a      	mov	r2, r3
 800a376:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a37a:	4313      	orrs	r3, r2
 800a37c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800a380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a382:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800a384:	b29b      	uxth	r3, r3
 800a386:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800a388:	2276      	movs	r2, #118	@ 0x76
 800a38a:	2194      	movs	r1, #148	@ 0x94
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f001 ff0f 	bl	800c1b0 <VL53L0X_WrByte>
 800a392:	4603      	mov	r3, r0
 800a394:	461a      	mov	r2, r3
 800a396:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a39a:	4313      	orrs	r3, r2
 800a39c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f7ff fc0b 	bl	8009bbc <VL53L0X_device_read_strobe>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	461a      	mov	r2, r3
 800a3aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a3ae:	4313      	orrs	r3, r2
 800a3b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800a3b4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	2190      	movs	r1, #144	@ 0x90
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f001 ffd9 	bl	800c374 <VL53L0X_RdDWord>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800a3d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3d2:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800a3d4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a3d6:	4313      	orrs	r3, r2
 800a3d8:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800a3da:	2200      	movs	r2, #0
 800a3dc:	2181      	movs	r1, #129	@ 0x81
 800a3de:	6878      	ldr	r0, [r7, #4]
 800a3e0:	f001 fee6 	bl	800c1b0 <VL53L0X_WrByte>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800a3f2:	2206      	movs	r2, #6
 800a3f4:	21ff      	movs	r1, #255	@ 0xff
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f001 feda 	bl	800c1b0 <VL53L0X_WrByte>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	461a      	mov	r2, r3
 800a400:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a404:	4313      	orrs	r3, r2
 800a406:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800a40a:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 800a40e:	461a      	mov	r2, r3
 800a410:	2183      	movs	r1, #131	@ 0x83
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f001 ff4e 	bl	800c2b4 <VL53L0X_RdByte>
 800a418:	4603      	mov	r3, r0
 800a41a:	461a      	mov	r2, r3
 800a41c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a420:	4313      	orrs	r3, r2
 800a422:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800a426:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a42a:	f023 0304 	bic.w	r3, r3, #4
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	461a      	mov	r2, r3
 800a432:	2183      	movs	r1, #131	@ 0x83
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f001 febb 	bl	800c1b0 <VL53L0X_WrByte>
 800a43a:	4603      	mov	r3, r0
 800a43c:	461a      	mov	r2, r3
 800a43e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a442:	4313      	orrs	r3, r2
 800a444:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800a448:	2201      	movs	r2, #1
 800a44a:	21ff      	movs	r1, #255	@ 0xff
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f001 feaf 	bl	800c1b0 <VL53L0X_WrByte>
 800a452:	4603      	mov	r3, r0
 800a454:	461a      	mov	r2, r3
 800a456:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a45a:	4313      	orrs	r3, r2
 800a45c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800a460:	2201      	movs	r2, #1
 800a462:	2100      	movs	r1, #0
 800a464:	6878      	ldr	r0, [r7, #4]
 800a466:	f001 fea3 	bl	800c1b0 <VL53L0X_WrByte>
 800a46a:	4603      	mov	r3, r0
 800a46c:	461a      	mov	r2, r3
 800a46e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a472:	4313      	orrs	r3, r2
 800a474:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800a478:	2200      	movs	r2, #0
 800a47a:	21ff      	movs	r1, #255	@ 0xff
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f001 fe97 	bl	800c1b0 <VL53L0X_WrByte>
 800a482:	4603      	mov	r3, r0
 800a484:	461a      	mov	r2, r3
 800a486:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a48a:	4313      	orrs	r3, r2
 800a48c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800a490:	2200      	movs	r2, #0
 800a492:	2180      	movs	r1, #128	@ 0x80
 800a494:	6878      	ldr	r0, [r7, #4]
 800a496:	f001 fe8b 	bl	800c1b0 <VL53L0X_WrByte>
 800a49a:	4603      	mov	r3, r0
 800a49c:	461a      	mov	r2, r3
 800a49e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a4a2:	4313      	orrs	r3, r2
 800a4a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800a4a8:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	f040 808f 	bne.w	800a5d0 <VL53L0X_get_info_from_device+0x98e>
 800a4b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a4b6:	2b07      	cmp	r3, #7
 800a4b8:	f000 808a 	beq.w	800a5d0 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800a4bc:	78fb      	ldrb	r3, [r7, #3]
 800a4be:	f003 0301 	and.w	r3, r3, #1
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d024      	beq.n	800a510 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800a4c6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a4ca:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d11e      	bne.n	800a510 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800a4d8:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 800a4e2:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a4ea:	e00e      	b.n	800a50a <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800a4ec:	f107 0208 	add.w	r2, r7, #8
 800a4f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4f2:	4413      	add	r3, r2
 800a4f4:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800a4f6:	687a      	ldr	r2, [r7, #4]
 800a4f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4fa:	4413      	add	r3, r2
 800a4fc:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 800a500:	460a      	mov	r2, r1
 800a502:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800a504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a506:	3301      	adds	r3, #1
 800a508:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a50a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a50c:	2b05      	cmp	r3, #5
 800a50e:	dded      	ble.n	800a4ec <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800a510:	78fb      	ldrb	r3, [r7, #3]
 800a512:	f003 0302 	and.w	r3, r3, #2
 800a516:	2b00      	cmp	r3, #0
 800a518:	d018      	beq.n	800a54c <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800a51a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a51e:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800a522:	2b00      	cmp	r3, #0
 800a524:	d112      	bne.n	800a54c <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a526:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a530:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	33f3      	adds	r3, #243	@ 0xf3
 800a53e:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800a540:	f107 0310 	add.w	r3, r7, #16
 800a544:	4619      	mov	r1, r3
 800a546:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a548:	f001 ffdc 	bl	800c504 <strcpy>

		}

		if (((option & 4) == 4) &&
 800a54c:	78fb      	ldrb	r3, [r7, #3]
 800a54e:	f003 0304 	and.w	r3, r3, #4
 800a552:	2b00      	cmp	r3, #0
 800a554:	d030      	beq.n	800a5b8 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800a556:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a55a:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d12a      	bne.n	800a5b8 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a562:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a56a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800a572:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a574:	025b      	lsls	r3, r3, #9
 800a576:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a57c:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800a580:	2300      	movs	r3, #0
 800a582:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800a586:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d011      	beq.n	800a5b0 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800a58c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a58e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a590:	1ad3      	subs	r3, r2, r3
 800a592:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800a594:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a596:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a59a:	fb02 f303 	mul.w	r3, r2, r3
 800a59e:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800a5a0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 800a5a4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800a5a8:	425b      	negs	r3, r3
 800a5aa:	b29b      	uxth	r3, r3
 800a5ac:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 800a5b0:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800a5b8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800a5bc:	78fb      	ldrb	r3, [r7, #3]
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	b2db      	uxtb	r3, r3
 800a5c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800a5c6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a5d0:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3760      	adds	r7, #96	@ 0x60
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800a5dc:	b480      	push	{r7}
 800a5de:	b087      	sub	sp, #28
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
 800a5e4:	460b      	mov	r3, r1
 800a5e6:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800a5e8:	f240 6277 	movw	r2, #1655	@ 0x677
 800a5ec:	f04f 0300 	mov.w	r3, #0
 800a5f0:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800a5f4:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800a5f8:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800a5fa:	78fb      	ldrb	r3, [r7, #3]
 800a5fc:	68fa      	ldr	r2, [r7, #12]
 800a5fe:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800a602:	693a      	ldr	r2, [r7, #16]
 800a604:	fb02 f303 	mul.w	r3, r2, r3
 800a608:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800a60a:	68bb      	ldr	r3, [r7, #8]
}
 800a60c:	4618      	mov	r0, r3
 800a60e:	371c      	adds	r7, #28
 800a610:	46bd      	mov	sp, r7
 800a612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a616:	4770      	bx	lr

0800a618 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800a618:	b480      	push	{r7}
 800a61a:	b087      	sub	sp, #28
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800a620:	2300      	movs	r3, #0
 800a622:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800a624:	2300      	movs	r3, #0
 800a626:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800a628:	2300      	movs	r3, #0
 800a62a:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d015      	beq.n	800a65e <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	3b01      	subs	r3, #1
 800a636:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800a638:	e005      	b.n	800a646 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	085b      	lsrs	r3, r3, #1
 800a63e:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800a640:	89fb      	ldrh	r3, [r7, #14]
 800a642:	3301      	adds	r3, #1
 800a644:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	2bff      	cmp	r3, #255	@ 0xff
 800a64a:	d8f6      	bhi.n	800a63a <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800a64c:	89fb      	ldrh	r3, [r7, #14]
 800a64e:	021b      	lsls	r3, r3, #8
 800a650:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	b29b      	uxth	r3, r3
 800a656:	b2db      	uxtb	r3, r3
 800a658:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800a65a:	4413      	add	r3, r2
 800a65c:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800a65e:	8afb      	ldrh	r3, [r7, #22]

}
 800a660:	4618      	mov	r0, r3
 800a662:	371c      	adds	r7, #28
 800a664:	46bd      	mov	sp, r7
 800a666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66a:	4770      	bx	lr

0800a66c <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b085      	sub	sp, #20
 800a670:	af00      	add	r7, sp, #0
 800a672:	4603      	mov	r3, r0
 800a674:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800a676:	2300      	movs	r3, #0
 800a678:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800a67a:	88fb      	ldrh	r3, [r7, #6]
 800a67c:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800a67e:	88fa      	ldrh	r2, [r7, #6]
 800a680:	0a12      	lsrs	r2, r2, #8
 800a682:	b292      	uxth	r2, r2
 800a684:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800a686:	3301      	adds	r3, #1
 800a688:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800a68a:	68fb      	ldr	r3, [r7, #12]
}
 800a68c:	4618      	mov	r0, r3
 800a68e:	3714      	adds	r7, #20
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr

0800a698 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b088      	sub	sp, #32
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	60f8      	str	r0, [r7, #12]
 800a6a0:	60b9      	str	r1, [r7, #8]
 800a6a2:	4613      	mov	r3, r2
 800a6a4:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800a6aa:	79fb      	ldrb	r3, [r7, #7]
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	68f8      	ldr	r0, [r7, #12]
 800a6b0:	f7ff ff94 	bl	800a5dc <VL53L0X_calc_macro_period_ps>
 800a6b4:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800a6b6:	69bb      	ldr	r3, [r7, #24]
 800a6b8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800a6bc:	4a0a      	ldr	r2, [pc, #40]	@ (800a6e8 <VL53L0X_calc_timeout_mclks+0x50>)
 800a6be:	fba2 2303 	umull	r2, r3, r2, r3
 800a6c2:	099b      	lsrs	r3, r3, #6
 800a6c4:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a6cc:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800a6d0:	697b      	ldr	r3, [r7, #20]
 800a6d2:	085b      	lsrs	r3, r3, #1
 800a6d4:	441a      	add	r2, r3
	timeout_period_mclks =
 800a6d6:	697b      	ldr	r3, [r7, #20]
 800a6d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6dc:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800a6de:	69fb      	ldr	r3, [r7, #28]
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3720      	adds	r7, #32
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	10624dd3 	.word	0x10624dd3

0800a6ec <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b086      	sub	sp, #24
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	807b      	strh	r3, [r7, #2]
 800a6f8:	4613      	mov	r3, r2
 800a6fa:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800a700:	787b      	ldrb	r3, [r7, #1]
 800a702:	4619      	mov	r1, r3
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f7ff ff69 	bl	800a5dc <VL53L0X_calc_macro_period_ps>
 800a70a:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800a712:	4a0a      	ldr	r2, [pc, #40]	@ (800a73c <VL53L0X_calc_timeout_us+0x50>)
 800a714:	fba2 2303 	umull	r2, r3, r2, r3
 800a718:	099b      	lsrs	r3, r3, #6
 800a71a:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800a71c:	887b      	ldrh	r3, [r7, #2]
 800a71e:	68fa      	ldr	r2, [r7, #12]
 800a720:	fb02 f303 	mul.w	r3, r2, r3
 800a724:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 800a728:	4a04      	ldr	r2, [pc, #16]	@ (800a73c <VL53L0X_calc_timeout_us+0x50>)
 800a72a:	fba2 2303 	umull	r2, r3, r2, r3
 800a72e:	099b      	lsrs	r3, r3, #6
 800a730:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800a732:	697b      	ldr	r3, [r7, #20]
}
 800a734:	4618      	mov	r0, r3
 800a736:	3718      	adds	r7, #24
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	10624dd3 	.word	0x10624dd3

0800a740 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b08c      	sub	sp, #48	@ 0x30
 800a744:	af00      	add	r7, sp, #0
 800a746:	60f8      	str	r0, [r7, #12]
 800a748:	460b      	mov	r3, r1
 800a74a:	607a      	str	r2, [r7, #4]
 800a74c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a74e:	2300      	movs	r3, #0
 800a750:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800a754:	2300      	movs	r3, #0
 800a756:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800a75a:	2300      	movs	r3, #0
 800a75c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800a75e:	2300      	movs	r3, #0
 800a760:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800a762:	2300      	movs	r3, #0
 800a764:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a766:	7afb      	ldrb	r3, [r7, #11]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d005      	beq.n	800a778 <get_sequence_step_timeout+0x38>
 800a76c:	7afb      	ldrb	r3, [r7, #11]
 800a76e:	2b01      	cmp	r3, #1
 800a770:	d002      	beq.n	800a778 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a772:	7afb      	ldrb	r3, [r7, #11]
 800a774:	2b02      	cmp	r3, #2
 800a776:	d127      	bne.n	800a7c8 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a778:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a77c:	461a      	mov	r2, r3
 800a77e:	2100      	movs	r1, #0
 800a780:	68f8      	ldr	r0, [r7, #12]
 800a782:	f7fd fa8d 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800a786:	4603      	mov	r3, r0
 800a788:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800a78c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a790:	2b00      	cmp	r3, #0
 800a792:	d109      	bne.n	800a7a8 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800a794:	f107 0320 	add.w	r3, r7, #32
 800a798:	461a      	mov	r2, r3
 800a79a:	2146      	movs	r1, #70	@ 0x46
 800a79c:	68f8      	ldr	r0, [r7, #12]
 800a79e:	f001 fd89 	bl	800c2b4 <VL53L0X_RdByte>
 800a7a2:	4603      	mov	r3, r0
 800a7a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800a7a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f7ff ff5d 	bl	800a66c <VL53L0X_decode_timeout>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a7b6:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a7ba:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a7bc:	4619      	mov	r1, r3
 800a7be:	68f8      	ldr	r0, [r7, #12]
 800a7c0:	f7ff ff94 	bl	800a6ec <VL53L0X_calc_timeout_us>
 800a7c4:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a7c6:	e092      	b.n	800a8ee <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a7c8:	7afb      	ldrb	r3, [r7, #11]
 800a7ca:	2b03      	cmp	r3, #3
 800a7cc:	d135      	bne.n	800a83a <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a7ce:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	2100      	movs	r1, #0
 800a7d6:	68f8      	ldr	r0, [r7, #12]
 800a7d8:	f7fd fa62 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a7e2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	f040 8081 	bne.w	800a8ee <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a7ec:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	2100      	movs	r1, #0
 800a7f4:	68f8      	ldr	r0, [r7, #12]
 800a7f6:	f7fd fa53 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800a800:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a804:	2b00      	cmp	r3, #0
 800a806:	d109      	bne.n	800a81c <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 800a808:	f107 031e 	add.w	r3, r7, #30
 800a80c:	461a      	mov	r2, r3
 800a80e:	2151      	movs	r1, #81	@ 0x51
 800a810:	68f8      	ldr	r0, [r7, #12]
 800a812:	f001 fd79 	bl	800c308 <VL53L0X_RdWord>
 800a816:	4603      	mov	r3, r0
 800a818:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a81c:	8bfb      	ldrh	r3, [r7, #30]
 800a81e:	4618      	mov	r0, r3
 800a820:	f7ff ff24 	bl	800a66c <VL53L0X_decode_timeout>
 800a824:	4603      	mov	r3, r0
 800a826:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a828:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a82c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a82e:	4619      	mov	r1, r3
 800a830:	68f8      	ldr	r0, [r7, #12]
 800a832:	f7ff ff5b 	bl	800a6ec <VL53L0X_calc_timeout_us>
 800a836:	62b8      	str	r0, [r7, #40]	@ 0x28
 800a838:	e059      	b.n	800a8ee <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800a83a:	7afb      	ldrb	r3, [r7, #11]
 800a83c:	2b04      	cmp	r3, #4
 800a83e:	d156      	bne.n	800a8ee <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800a840:	f107 0314 	add.w	r3, r7, #20
 800a844:	4619      	mov	r1, r3
 800a846:	68f8      	ldr	r0, [r7, #12]
 800a848:	f7fd fb34 	bl	8007eb4 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800a84c:	2300      	movs	r3, #0
 800a84e:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800a850:	7dfb      	ldrb	r3, [r7, #23]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d01d      	beq.n	800a892 <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a856:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a85a:	461a      	mov	r2, r3
 800a85c:	2100      	movs	r1, #0
 800a85e:	68f8      	ldr	r0, [r7, #12]
 800a860:	f7fd fa1e 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800a864:	4603      	mov	r3, r0
 800a866:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800a86a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d10f      	bne.n	800a892 <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800a872:	f107 031e 	add.w	r3, r7, #30
 800a876:	461a      	mov	r2, r3
 800a878:	2151      	movs	r1, #81	@ 0x51
 800a87a:	68f8      	ldr	r0, [r7, #12]
 800a87c:	f001 fd44 	bl	800c308 <VL53L0X_RdWord>
 800a880:	4603      	mov	r3, r0
 800a882:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a886:	8bfb      	ldrh	r3, [r7, #30]
 800a888:	4618      	mov	r0, r3
 800a88a:	f7ff feef 	bl	800a66c <VL53L0X_decode_timeout>
 800a88e:	4603      	mov	r3, r0
 800a890:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a892:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a896:	2b00      	cmp	r3, #0
 800a898:	d109      	bne.n	800a8ae <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a89a:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800a89e:	461a      	mov	r2, r3
 800a8a0:	2101      	movs	r1, #1
 800a8a2:	68f8      	ldr	r0, [r7, #12]
 800a8a4:	f7fd f9fc 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800a8ae:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d10f      	bne.n	800a8d6 <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800a8b6:	f107 031c 	add.w	r3, r7, #28
 800a8ba:	461a      	mov	r2, r3
 800a8bc:	2171      	movs	r1, #113	@ 0x71
 800a8be:	68f8      	ldr	r0, [r7, #12]
 800a8c0:	f001 fd22 	bl	800c308 <VL53L0X_RdWord>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800a8ca:	8bbb      	ldrh	r3, [r7, #28]
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f7ff fecd 	bl	800a66c <VL53L0X_decode_timeout>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800a8d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800a8d8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a8da:	1ad3      	subs	r3, r2, r3
 800a8dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800a8de:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800a8e2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	68f8      	ldr	r0, [r7, #12]
 800a8e8:	f7ff ff00 	bl	800a6ec <VL53L0X_calc_timeout_us>
 800a8ec:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a8f2:	601a      	str	r2, [r3, #0]

	return Status;
 800a8f4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3730      	adds	r7, #48	@ 0x30
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}

0800a900 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b08a      	sub	sp, #40	@ 0x28
 800a904:	af00      	add	r7, sp, #0
 800a906:	60f8      	str	r0, [r7, #12]
 800a908:	460b      	mov	r3, r1
 800a90a:	607a      	str	r2, [r7, #4]
 800a90c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a90e:	2300      	movs	r3, #0
 800a910:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800a914:	7afb      	ldrb	r3, [r7, #11]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d005      	beq.n	800a926 <set_sequence_step_timeout+0x26>
 800a91a:	7afb      	ldrb	r3, [r7, #11]
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d002      	beq.n	800a926 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800a920:	7afb      	ldrb	r3, [r7, #11]
 800a922:	2b02      	cmp	r3, #2
 800a924:	d138      	bne.n	800a998 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a926:	f107 031b 	add.w	r3, r7, #27
 800a92a:	461a      	mov	r2, r3
 800a92c:	2100      	movs	r1, #0
 800a92e:	68f8      	ldr	r0, [r7, #12]
 800a930:	f7fd f9b6 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800a934:	4603      	mov	r3, r0
 800a936:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800a93a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d11a      	bne.n	800a978 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800a942:	7efb      	ldrb	r3, [r7, #27]
 800a944:	461a      	mov	r2, r3
 800a946:	6879      	ldr	r1, [r7, #4]
 800a948:	68f8      	ldr	r0, [r7, #12]
 800a94a:	f7ff fea5 	bl	800a698 <VL53L0X_calc_timeout_mclks>
 800a94e:	4603      	mov	r3, r0
 800a950:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800a952:	8bbb      	ldrh	r3, [r7, #28]
 800a954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a958:	d903      	bls.n	800a962 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800a95a:	23ff      	movs	r3, #255	@ 0xff
 800a95c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800a960:	e004      	b.n	800a96c <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800a962:	8bbb      	ldrh	r3, [r7, #28]
 800a964:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800a966:	3b01      	subs	r3, #1
 800a968:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a96c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a970:	b29a      	uxth	r2, r3
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800a978:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f040 80ab 	bne.w	800aad8 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800a982:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a986:	461a      	mov	r2, r3
 800a988:	2146      	movs	r1, #70	@ 0x46
 800a98a:	68f8      	ldr	r0, [r7, #12]
 800a98c:	f001 fc10 	bl	800c1b0 <VL53L0X_WrByte>
 800a990:	4603      	mov	r3, r0
 800a992:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800a996:	e09f      	b.n	800aad8 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800a998:	7afb      	ldrb	r3, [r7, #11]
 800a99a:	2b03      	cmp	r3, #3
 800a99c:	d135      	bne.n	800aa0a <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800a99e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d11b      	bne.n	800a9de <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800a9a6:	f107 031b 	add.w	r3, r7, #27
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	68f8      	ldr	r0, [r7, #12]
 800a9b0:	f7fd f976 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800a9ba:	7efb      	ldrb	r3, [r7, #27]
 800a9bc:	461a      	mov	r2, r3
 800a9be:	6879      	ldr	r1, [r7, #4]
 800a9c0:	68f8      	ldr	r0, [r7, #12]
 800a9c2:	f7ff fe69 	bl	800a698 <VL53L0X_calc_timeout_mclks>
 800a9c6:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800a9c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800a9ca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f7ff fe23 	bl	800a618 <VL53L0X_encode_timeout>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800a9d6:	8b3a      	ldrh	r2, [r7, #24]
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a9de:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d108      	bne.n	800a9f8 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800a9e6:	8b3b      	ldrh	r3, [r7, #24]
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	2151      	movs	r1, #81	@ 0x51
 800a9ec:	68f8      	ldr	r0, [r7, #12]
 800a9ee:	f001 fc03 	bl	800c1f8 <VL53L0X_WrWord>
 800a9f2:	4603      	mov	r3, r0
 800a9f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800a9f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d16b      	bne.n	800aad8 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	687a      	ldr	r2, [r7, #4]
 800aa04:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 800aa08:	e066      	b.n	800aad8 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800aa0a:	7afb      	ldrb	r3, [r7, #11]
 800aa0c:	2b04      	cmp	r3, #4
 800aa0e:	d160      	bne.n	800aad2 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800aa10:	f107 0310 	add.w	r3, r7, #16
 800aa14:	4619      	mov	r1, r3
 800aa16:	68f8      	ldr	r0, [r7, #12]
 800aa18:	f7fd fa4c 	bl	8007eb4 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800aa20:	7cfb      	ldrb	r3, [r7, #19]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	d01d      	beq.n	800aa62 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800aa26:	f107 031b 	add.w	r3, r7, #27
 800aa2a:	461a      	mov	r2, r3
 800aa2c:	2100      	movs	r1, #0
 800aa2e:	68f8      	ldr	r0, [r7, #12]
 800aa30:	f7fd f936 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800aa34:	4603      	mov	r3, r0
 800aa36:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800aa3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d10f      	bne.n	800aa62 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800aa42:	f107 0318 	add.w	r3, r7, #24
 800aa46:	461a      	mov	r2, r3
 800aa48:	2151      	movs	r1, #81	@ 0x51
 800aa4a:	68f8      	ldr	r0, [r7, #12]
 800aa4c:	f001 fc5c 	bl	800c308 <VL53L0X_RdWord>
 800aa50:	4603      	mov	r3, r0
 800aa52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800aa56:	8b3b      	ldrh	r3, [r7, #24]
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f7ff fe07 	bl	800a66c <VL53L0X_decode_timeout>
 800aa5e:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800aa60:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800aa62:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d109      	bne.n	800aa7e <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800aa6a:	f107 031b 	add.w	r3, r7, #27
 800aa6e:	461a      	mov	r2, r3
 800aa70:	2101      	movs	r1, #1
 800aa72:	68f8      	ldr	r0, [r7, #12]
 800aa74:	f7fd f914 	bl	8007ca0 <VL53L0X_GetVcselPulsePeriod>
 800aa78:	4603      	mov	r3, r0
 800aa7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800aa7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d128      	bne.n	800aad8 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800aa86:	7efb      	ldrb	r3, [r7, #27]
 800aa88:	461a      	mov	r2, r3
 800aa8a:	6879      	ldr	r1, [r7, #4]
 800aa8c:	68f8      	ldr	r0, [r7, #12]
 800aa8e:	f7ff fe03 	bl	800a698 <VL53L0X_calc_timeout_mclks>
 800aa92:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800aa94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aa96:	6a3a      	ldr	r2, [r7, #32]
 800aa98:	4413      	add	r3, r2
 800aa9a:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800aa9c:	6a38      	ldr	r0, [r7, #32]
 800aa9e:	f7ff fdbb 	bl	800a618 <VL53L0X_encode_timeout>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800aaa6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d108      	bne.n	800aac0 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800aaae:	8bfb      	ldrh	r3, [r7, #30]
 800aab0:	461a      	mov	r2, r3
 800aab2:	2171      	movs	r1, #113	@ 0x71
 800aab4:	68f8      	ldr	r0, [r7, #12]
 800aab6:	f001 fb9f 	bl	800c1f8 <VL53L0X_WrWord>
 800aaba:	4603      	mov	r3, r0
 800aabc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800aac0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d107      	bne.n	800aad8 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	687a      	ldr	r2, [r7, #4]
 800aacc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 800aad0:	e002      	b.n	800aad8 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800aad2:	23fc      	movs	r3, #252	@ 0xfc
 800aad4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 800aad8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3728      	adds	r7, #40	@ 0x28
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}

0800aae4 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b08a      	sub	sp, #40	@ 0x28
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
 800aaec:	460b      	mov	r3, r1
 800aaee:	70fb      	strb	r3, [r7, #3]
 800aaf0:	4613      	mov	r3, r2
 800aaf2:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800aafa:	230c      	movs	r3, #12
 800aafc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800ab00:	2312      	movs	r3, #18
 800ab02:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800ab06:	2308      	movs	r3, #8
 800ab08:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800ab0c:	230e      	movs	r3, #14
 800ab0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800ab12:	2300      	movs	r3, #0
 800ab14:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800ab16:	78bb      	ldrb	r3, [r7, #2]
 800ab18:	f003 0301 	and.w	r3, r3, #1
 800ab1c:	b2db      	uxtb	r3, r3
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d003      	beq.n	800ab2a <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ab22:	23fc      	movs	r3, #252	@ 0xfc
 800ab24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ab28:	e020      	b.n	800ab6c <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800ab2a:	78fb      	ldrb	r3, [r7, #3]
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d10d      	bne.n	800ab4c <VL53L0X_set_vcsel_pulse_period+0x68>
 800ab30:	78ba      	ldrb	r2, [r7, #2]
 800ab32:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ab36:	429a      	cmp	r2, r3
 800ab38:	d304      	bcc.n	800ab44 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800ab3a:	78ba      	ldrb	r2, [r7, #2]
 800ab3c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800ab40:	429a      	cmp	r2, r3
 800ab42:	d903      	bls.n	800ab4c <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ab44:	23fc      	movs	r3, #252	@ 0xfc
 800ab46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ab4a:	e00f      	b.n	800ab6c <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800ab4c:	78fb      	ldrb	r3, [r7, #3]
 800ab4e:	2b01      	cmp	r3, #1
 800ab50:	d10c      	bne.n	800ab6c <VL53L0X_set_vcsel_pulse_period+0x88>
 800ab52:	78ba      	ldrb	r2, [r7, #2]
 800ab54:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d304      	bcc.n	800ab66 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800ab5c:	78ba      	ldrb	r2, [r7, #2]
 800ab5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d902      	bls.n	800ab6c <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ab66:	23fc      	movs	r3, #252	@ 0xfc
 800ab68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800ab6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d002      	beq.n	800ab7a <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800ab74:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ab78:	e237      	b.n	800afea <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800ab7a:	78fb      	ldrb	r3, [r7, #3]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d150      	bne.n	800ac22 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800ab80:	78bb      	ldrb	r3, [r7, #2]
 800ab82:	2b0c      	cmp	r3, #12
 800ab84:	d110      	bne.n	800aba8 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800ab86:	2218      	movs	r2, #24
 800ab88:	2157      	movs	r1, #87	@ 0x57
 800ab8a:	6878      	ldr	r0, [r7, #4]
 800ab8c:	f001 fb10 	bl	800c1b0 <VL53L0X_WrByte>
 800ab90:	4603      	mov	r3, r0
 800ab92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800ab96:	2208      	movs	r2, #8
 800ab98:	2156      	movs	r1, #86	@ 0x56
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f001 fb08 	bl	800c1b0 <VL53L0X_WrByte>
 800aba0:	4603      	mov	r3, r0
 800aba2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800aba6:	e17f      	b.n	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800aba8:	78bb      	ldrb	r3, [r7, #2]
 800abaa:	2b0e      	cmp	r3, #14
 800abac:	d110      	bne.n	800abd0 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800abae:	2230      	movs	r2, #48	@ 0x30
 800abb0:	2157      	movs	r1, #87	@ 0x57
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	f001 fafc 	bl	800c1b0 <VL53L0X_WrByte>
 800abb8:	4603      	mov	r3, r0
 800abba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800abbe:	2208      	movs	r2, #8
 800abc0:	2156      	movs	r1, #86	@ 0x56
 800abc2:	6878      	ldr	r0, [r7, #4]
 800abc4:	f001 faf4 	bl	800c1b0 <VL53L0X_WrByte>
 800abc8:	4603      	mov	r3, r0
 800abca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800abce:	e16b      	b.n	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800abd0:	78bb      	ldrb	r3, [r7, #2]
 800abd2:	2b10      	cmp	r3, #16
 800abd4:	d110      	bne.n	800abf8 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800abd6:	2240      	movs	r2, #64	@ 0x40
 800abd8:	2157      	movs	r1, #87	@ 0x57
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f001 fae8 	bl	800c1b0 <VL53L0X_WrByte>
 800abe0:	4603      	mov	r3, r0
 800abe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800abe6:	2208      	movs	r2, #8
 800abe8:	2156      	movs	r1, #86	@ 0x56
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f001 fae0 	bl	800c1b0 <VL53L0X_WrByte>
 800abf0:	4603      	mov	r3, r0
 800abf2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800abf6:	e157      	b.n	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800abf8:	78bb      	ldrb	r3, [r7, #2]
 800abfa:	2b12      	cmp	r3, #18
 800abfc:	f040 8154 	bne.w	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800ac00:	2250      	movs	r2, #80	@ 0x50
 800ac02:	2157      	movs	r1, #87	@ 0x57
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f001 fad3 	bl	800c1b0 <VL53L0X_WrByte>
 800ac0a:	4603      	mov	r3, r0
 800ac0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800ac10:	2208      	movs	r2, #8
 800ac12:	2156      	movs	r1, #86	@ 0x56
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f001 facb 	bl	800c1b0 <VL53L0X_WrByte>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ac20:	e142      	b.n	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800ac22:	78fb      	ldrb	r3, [r7, #3]
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	f040 813f 	bne.w	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800ac2a:	78bb      	ldrb	r3, [r7, #2]
 800ac2c:	2b08      	cmp	r3, #8
 800ac2e:	d14c      	bne.n	800acca <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800ac30:	2210      	movs	r2, #16
 800ac32:	2148      	movs	r1, #72	@ 0x48
 800ac34:	6878      	ldr	r0, [r7, #4]
 800ac36:	f001 fabb 	bl	800c1b0 <VL53L0X_WrByte>
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800ac40:	2208      	movs	r2, #8
 800ac42:	2147      	movs	r1, #71	@ 0x47
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f001 fab3 	bl	800c1b0 <VL53L0X_WrByte>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800ac50:	2202      	movs	r2, #2
 800ac52:	2132      	movs	r1, #50	@ 0x32
 800ac54:	6878      	ldr	r0, [r7, #4]
 800ac56:	f001 faab 	bl	800c1b0 <VL53L0X_WrByte>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	461a      	mov	r2, r3
 800ac5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac62:	4313      	orrs	r3, r2
 800ac64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800ac68:	220c      	movs	r2, #12
 800ac6a:	2130      	movs	r1, #48	@ 0x30
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f001 fa9f 	bl	800c1b0 <VL53L0X_WrByte>
 800ac72:	4603      	mov	r3, r0
 800ac74:	461a      	mov	r2, r3
 800ac76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac7a:	4313      	orrs	r3, r2
 800ac7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800ac80:	2201      	movs	r2, #1
 800ac82:	21ff      	movs	r1, #255	@ 0xff
 800ac84:	6878      	ldr	r0, [r7, #4]
 800ac86:	f001 fa93 	bl	800c1b0 <VL53L0X_WrByte>
 800ac8a:	4603      	mov	r3, r0
 800ac8c:	461a      	mov	r2, r3
 800ac8e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac92:	4313      	orrs	r3, r2
 800ac94:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800ac98:	2230      	movs	r2, #48	@ 0x30
 800ac9a:	2130      	movs	r1, #48	@ 0x30
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f001 fa87 	bl	800c1b0 <VL53L0X_WrByte>
 800aca2:	4603      	mov	r3, r0
 800aca4:	461a      	mov	r2, r3
 800aca6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800acaa:	4313      	orrs	r3, r2
 800acac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800acb0:	2200      	movs	r2, #0
 800acb2:	21ff      	movs	r1, #255	@ 0xff
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f001 fa7b 	bl	800c1b0 <VL53L0X_WrByte>
 800acba:	4603      	mov	r3, r0
 800acbc:	461a      	mov	r2, r3
 800acbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800acc2:	4313      	orrs	r3, r2
 800acc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800acc8:	e0ee      	b.n	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800acca:	78bb      	ldrb	r3, [r7, #2]
 800accc:	2b0a      	cmp	r3, #10
 800acce:	d14c      	bne.n	800ad6a <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800acd0:	2228      	movs	r2, #40	@ 0x28
 800acd2:	2148      	movs	r1, #72	@ 0x48
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f001 fa6b 	bl	800c1b0 <VL53L0X_WrByte>
 800acda:	4603      	mov	r3, r0
 800acdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800ace0:	2208      	movs	r2, #8
 800ace2:	2147      	movs	r1, #71	@ 0x47
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	f001 fa63 	bl	800c1b0 <VL53L0X_WrByte>
 800acea:	4603      	mov	r3, r0
 800acec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800acf0:	2203      	movs	r2, #3
 800acf2:	2132      	movs	r1, #50	@ 0x32
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f001 fa5b 	bl	800c1b0 <VL53L0X_WrByte>
 800acfa:	4603      	mov	r3, r0
 800acfc:	461a      	mov	r2, r3
 800acfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad02:	4313      	orrs	r3, r2
 800ad04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800ad08:	2209      	movs	r2, #9
 800ad0a:	2130      	movs	r1, #48	@ 0x30
 800ad0c:	6878      	ldr	r0, [r7, #4]
 800ad0e:	f001 fa4f 	bl	800c1b0 <VL53L0X_WrByte>
 800ad12:	4603      	mov	r3, r0
 800ad14:	461a      	mov	r2, r3
 800ad16:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad1a:	4313      	orrs	r3, r2
 800ad1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800ad20:	2201      	movs	r2, #1
 800ad22:	21ff      	movs	r1, #255	@ 0xff
 800ad24:	6878      	ldr	r0, [r7, #4]
 800ad26:	f001 fa43 	bl	800c1b0 <VL53L0X_WrByte>
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	461a      	mov	r2, r3
 800ad2e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad32:	4313      	orrs	r3, r2
 800ad34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800ad38:	2220      	movs	r2, #32
 800ad3a:	2130      	movs	r1, #48	@ 0x30
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f001 fa37 	bl	800c1b0 <VL53L0X_WrByte>
 800ad42:	4603      	mov	r3, r0
 800ad44:	461a      	mov	r2, r3
 800ad46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad4a:	4313      	orrs	r3, r2
 800ad4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800ad50:	2200      	movs	r2, #0
 800ad52:	21ff      	movs	r1, #255	@ 0xff
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f001 fa2b 	bl	800c1b0 <VL53L0X_WrByte>
 800ad5a:	4603      	mov	r3, r0
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad62:	4313      	orrs	r3, r2
 800ad64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ad68:	e09e      	b.n	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800ad6a:	78bb      	ldrb	r3, [r7, #2]
 800ad6c:	2b0c      	cmp	r3, #12
 800ad6e:	d14c      	bne.n	800ae0a <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800ad70:	2238      	movs	r2, #56	@ 0x38
 800ad72:	2148      	movs	r1, #72	@ 0x48
 800ad74:	6878      	ldr	r0, [r7, #4]
 800ad76:	f001 fa1b 	bl	800c1b0 <VL53L0X_WrByte>
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800ad80:	2208      	movs	r2, #8
 800ad82:	2147      	movs	r1, #71	@ 0x47
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f001 fa13 	bl	800c1b0 <VL53L0X_WrByte>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800ad90:	2203      	movs	r2, #3
 800ad92:	2132      	movs	r1, #50	@ 0x32
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f001 fa0b 	bl	800c1b0 <VL53L0X_WrByte>
 800ad9a:	4603      	mov	r3, r0
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ada2:	4313      	orrs	r3, r2
 800ada4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800ada8:	2208      	movs	r2, #8
 800adaa:	2130      	movs	r1, #48	@ 0x30
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f001 f9ff 	bl	800c1b0 <VL53L0X_WrByte>
 800adb2:	4603      	mov	r3, r0
 800adb4:	461a      	mov	r2, r3
 800adb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800adba:	4313      	orrs	r3, r2
 800adbc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800adc0:	2201      	movs	r2, #1
 800adc2:	21ff      	movs	r1, #255	@ 0xff
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f001 f9f3 	bl	800c1b0 <VL53L0X_WrByte>
 800adca:	4603      	mov	r3, r0
 800adcc:	461a      	mov	r2, r3
 800adce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800add2:	4313      	orrs	r3, r2
 800add4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800add8:	2220      	movs	r2, #32
 800adda:	2130      	movs	r1, #48	@ 0x30
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f001 f9e7 	bl	800c1b0 <VL53L0X_WrByte>
 800ade2:	4603      	mov	r3, r0
 800ade4:	461a      	mov	r2, r3
 800ade6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800adea:	4313      	orrs	r3, r2
 800adec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800adf0:	2200      	movs	r2, #0
 800adf2:	21ff      	movs	r1, #255	@ 0xff
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f001 f9db 	bl	800c1b0 <VL53L0X_WrByte>
 800adfa:	4603      	mov	r3, r0
 800adfc:	461a      	mov	r2, r3
 800adfe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae02:	4313      	orrs	r3, r2
 800ae04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ae08:	e04e      	b.n	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800ae0a:	78bb      	ldrb	r3, [r7, #2]
 800ae0c:	2b0e      	cmp	r3, #14
 800ae0e:	d14b      	bne.n	800aea8 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800ae10:	2248      	movs	r2, #72	@ 0x48
 800ae12:	2148      	movs	r1, #72	@ 0x48
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	f001 f9cb 	bl	800c1b0 <VL53L0X_WrByte>
 800ae1a:	4603      	mov	r3, r0
 800ae1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800ae20:	2208      	movs	r2, #8
 800ae22:	2147      	movs	r1, #71	@ 0x47
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f001 f9c3 	bl	800c1b0 <VL53L0X_WrByte>
 800ae2a:	4603      	mov	r3, r0
 800ae2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800ae30:	2203      	movs	r2, #3
 800ae32:	2132      	movs	r1, #50	@ 0x32
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f001 f9bb 	bl	800c1b0 <VL53L0X_WrByte>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	461a      	mov	r2, r3
 800ae3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae42:	4313      	orrs	r3, r2
 800ae44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800ae48:	2207      	movs	r2, #7
 800ae4a:	2130      	movs	r1, #48	@ 0x30
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f001 f9af 	bl	800c1b0 <VL53L0X_WrByte>
 800ae52:	4603      	mov	r3, r0
 800ae54:	461a      	mov	r2, r3
 800ae56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800ae60:	2201      	movs	r2, #1
 800ae62:	21ff      	movs	r1, #255	@ 0xff
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f001 f9a3 	bl	800c1b0 <VL53L0X_WrByte>
 800ae6a:	4603      	mov	r3, r0
 800ae6c:	461a      	mov	r2, r3
 800ae6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae72:	4313      	orrs	r3, r2
 800ae74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 800ae78:	2220      	movs	r2, #32
 800ae7a:	2130      	movs	r1, #48	@ 0x30
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f001 f997 	bl	800c1b0 <VL53L0X_WrByte>
 800ae82:	4603      	mov	r3, r0
 800ae84:	461a      	mov	r2, r3
 800ae86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ae8a:	4313      	orrs	r3, r2
 800ae8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800ae90:	2200      	movs	r2, #0
 800ae92:	21ff      	movs	r1, #255	@ 0xff
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f001 f98b 	bl	800c1b0 <VL53L0X_WrByte>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aea2:	4313      	orrs	r3, r2
 800aea4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800aea8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d17e      	bne.n	800afae <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800aeb0:	78bb      	ldrb	r3, [r7, #2]
 800aeb2:	4618      	mov	r0, r3
 800aeb4:	f7fe fe3b 	bl	8009b2e <VL53L0X_encode_vcsel_period>
 800aeb8:	4603      	mov	r3, r0
 800aeba:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800aebe:	78fb      	ldrb	r3, [r7, #3]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d002      	beq.n	800aeca <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d045      	beq.n	800af54 <VL53L0X_set_vcsel_pulse_period+0x470>
 800aec8:	e06e      	b.n	800afa8 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800aeca:	f107 0314 	add.w	r3, r7, #20
 800aece:	461a      	mov	r2, r3
 800aed0:	2103      	movs	r1, #3
 800aed2:	6878      	ldr	r0, [r7, #4]
 800aed4:	f7ff fc34 	bl	800a740 <get_sequence_step_timeout>
 800aed8:	4603      	mov	r3, r0
 800aeda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800aede:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d109      	bne.n	800aefa <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800aee6:	f107 0310 	add.w	r3, r7, #16
 800aeea:	461a      	mov	r2, r3
 800aeec:	2102      	movs	r1, #2
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f7ff fc26 	bl	800a740 <get_sequence_step_timeout>
 800aef4:	4603      	mov	r3, r0
 800aef6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800aefa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d109      	bne.n	800af16 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800af02:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800af06:	461a      	mov	r2, r3
 800af08:	2150      	movs	r1, #80	@ 0x50
 800af0a:	6878      	ldr	r0, [r7, #4]
 800af0c:	f001 f950 	bl	800c1b0 <VL53L0X_WrByte>
 800af10:	4603      	mov	r3, r0
 800af12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800af16:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d108      	bne.n	800af30 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800af1e:	697b      	ldr	r3, [r7, #20]
 800af20:	461a      	mov	r2, r3
 800af22:	2103      	movs	r1, #3
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f7ff fceb 	bl	800a900 <set_sequence_step_timeout>
 800af2a:	4603      	mov	r3, r0
 800af2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800af30:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800af34:	2b00      	cmp	r3, #0
 800af36:	d108      	bne.n	800af4a <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	461a      	mov	r2, r3
 800af3c:	2102      	movs	r1, #2
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f7ff fcde 	bl	800a900 <set_sequence_step_timeout>
 800af44:	4603      	mov	r3, r0
 800af46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	78ba      	ldrb	r2, [r7, #2]
 800af4e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800af52:	e02c      	b.n	800afae <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800af54:	f107 0318 	add.w	r3, r7, #24
 800af58:	461a      	mov	r2, r3
 800af5a:	2104      	movs	r1, #4
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f7ff fbef 	bl	800a740 <get_sequence_step_timeout>
 800af62:	4603      	mov	r3, r0
 800af64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800af68:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d109      	bne.n	800af84 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800af70:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800af74:	461a      	mov	r2, r3
 800af76:	2170      	movs	r1, #112	@ 0x70
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f001 f919 	bl	800c1b0 <VL53L0X_WrByte>
 800af7e:	4603      	mov	r3, r0
 800af80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800af84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d108      	bne.n	800af9e <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	461a      	mov	r2, r3
 800af90:	2104      	movs	r1, #4
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f7ff fcb4 	bl	800a900 <set_sequence_step_timeout>
 800af98:	4603      	mov	r3, r0
 800af9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	78ba      	ldrb	r2, [r7, #2]
 800afa2:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800afa6:	e002      	b.n	800afae <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800afa8:	23fc      	movs	r3, #252	@ 0xfc
 800afaa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800afae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d109      	bne.n	800afca <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	695b      	ldr	r3, [r3, #20]
 800afba:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800afbc:	69f9      	ldr	r1, [r7, #28]
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f7fc fe30 	bl	8007c24 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800afc4:	4603      	mov	r3, r0
 800afc6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800afca:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d109      	bne.n	800afe6 <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800afd2:	f107 010f 	add.w	r1, r7, #15
 800afd6:	2301      	movs	r3, #1
 800afd8:	2200      	movs	r2, #0
 800afda:	6878      	ldr	r0, [r7, #4]
 800afdc:	f7fe fcc2 	bl	8009964 <VL53L0X_perform_phase_calibration>
 800afe0:	4603      	mov	r3, r0
 800afe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800afe6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800afea:	4618      	mov	r0, r3
 800afec:	3728      	adds	r7, #40	@ 0x28
 800afee:	46bd      	mov	sp, r7
 800aff0:	bd80      	pop	{r7, pc}

0800aff2 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800aff2:	b580      	push	{r7, lr}
 800aff4:	b086      	sub	sp, #24
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	60f8      	str	r0, [r7, #12]
 800affa:	460b      	mov	r3, r1
 800affc:	607a      	str	r2, [r7, #4]
 800affe:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b000:	2300      	movs	r3, #0
 800b002:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800b004:	7afb      	ldrb	r3, [r7, #11]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d002      	beq.n	800b010 <VL53L0X_get_vcsel_pulse_period+0x1e>
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d00a      	beq.n	800b024 <VL53L0X_get_vcsel_pulse_period+0x32>
 800b00e:	e013      	b.n	800b038 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800b010:	f107 0316 	add.w	r3, r7, #22
 800b014:	461a      	mov	r2, r3
 800b016:	2150      	movs	r1, #80	@ 0x50
 800b018:	68f8      	ldr	r0, [r7, #12]
 800b01a:	f001 f94b 	bl	800c2b4 <VL53L0X_RdByte>
 800b01e:	4603      	mov	r3, r0
 800b020:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800b022:	e00b      	b.n	800b03c <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800b024:	f107 0316 	add.w	r3, r7, #22
 800b028:	461a      	mov	r2, r3
 800b02a:	2170      	movs	r1, #112	@ 0x70
 800b02c:	68f8      	ldr	r0, [r7, #12]
 800b02e:	f001 f941 	bl	800c2b4 <VL53L0X_RdByte>
 800b032:	4603      	mov	r3, r0
 800b034:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800b036:	e001      	b.n	800b03c <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b038:	23fc      	movs	r3, #252	@ 0xfc
 800b03a:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800b03c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d107      	bne.n	800b054 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800b044:	7dbb      	ldrb	r3, [r7, #22]
 800b046:	4618      	mov	r0, r3
 800b048:	f7fe fd5e 	bl	8009b08 <VL53L0X_decode_vcsel_period>
 800b04c:	4603      	mov	r3, r0
 800b04e:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	701a      	strb	r2, [r3, #0]

	return Status;
 800b054:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b058:	4618      	mov	r0, r3
 800b05a:	3718      	adds	r7, #24
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b092      	sub	sp, #72	@ 0x48
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
 800b068:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b06a:	2300      	movs	r3, #0
 800b06c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800b070:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800b074:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800b076:	f240 7376 	movw	r3, #1910	@ 0x776
 800b07a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800b07c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800b080:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800b082:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800b086:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800b088:	f240 234e 	movw	r3, #590	@ 0x24e
 800b08c:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800b08e:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800b092:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800b094:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800b098:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800b09a:	f240 2326 	movw	r3, #550	@ 0x226
 800b09e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800b0a4:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800b0a8:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800b0ae:	683a      	ldr	r2, [r7, #0]
 800b0b0:	6a3b      	ldr	r3, [r7, #32]
 800b0b2:	429a      	cmp	r2, r3
 800b0b4:	d205      	bcs.n	800b0c2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b0b6:	23fc      	movs	r3, #252	@ 0xfc
 800b0b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800b0bc:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b0c0:	e0aa      	b.n	800b218 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800b0c2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b0c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c6:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800b0c8:	683a      	ldr	r2, [r7, #0]
 800b0ca:	1ad3      	subs	r3, r2, r3
 800b0cc:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b0ce:	f107 0314 	add.w	r3, r7, #20
 800b0d2:	4619      	mov	r1, r3
 800b0d4:	6878      	ldr	r0, [r7, #4]
 800b0d6:	f7fc feed 	bl	8007eb4 <VL53L0X_GetSequenceStepEnables>
 800b0da:	4603      	mov	r3, r0
 800b0dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800b0e0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d15b      	bne.n	800b1a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800b0e8:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d105      	bne.n	800b0fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800b0ee:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d102      	bne.n	800b0fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800b0f4:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d052      	beq.n	800b1a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800b0fa:	f107 0310 	add.w	r3, r7, #16
 800b0fe:	461a      	mov	r2, r3
 800b100:	2102      	movs	r1, #2
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f7ff fb1c 	bl	800a740 <get_sequence_step_timeout>
 800b108:	4603      	mov	r3, r0
 800b10a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800b10e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b112:	2b00      	cmp	r3, #0
 800b114:	d002      	beq.n	800b11c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800b116:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b11a:	e07d      	b.n	800b218 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800b11c:	7d3b      	ldrb	r3, [r7, #20]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00f      	beq.n	800b142 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800b122:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800b124:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b126:	4413      	add	r3, r2
 800b128:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800b12a:	69fa      	ldr	r2, [r7, #28]
 800b12c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b12e:	429a      	cmp	r2, r3
 800b130:	d204      	bcs.n	800b13c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800b132:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b134:	69fb      	ldr	r3, [r7, #28]
 800b136:	1ad3      	subs	r3, r2, r3
 800b138:	643b      	str	r3, [r7, #64]	@ 0x40
 800b13a:	e002      	b.n	800b142 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b13c:	23fc      	movs	r3, #252	@ 0xfc
 800b13e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800b142:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b146:	2b00      	cmp	r3, #0
 800b148:	d002      	beq.n	800b150 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800b14a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b14e:	e063      	b.n	800b218 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800b150:	7dbb      	ldrb	r3, [r7, #22]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d011      	beq.n	800b17a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800b156:	693a      	ldr	r2, [r7, #16]
 800b158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b15a:	4413      	add	r3, r2
 800b15c:	005b      	lsls	r3, r3, #1
 800b15e:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b160:	69fa      	ldr	r2, [r7, #28]
 800b162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b164:	429a      	cmp	r2, r3
 800b166:	d204      	bcs.n	800b172 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800b168:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b16a:	69fb      	ldr	r3, [r7, #28]
 800b16c:	1ad3      	subs	r3, r2, r3
 800b16e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b170:	e016      	b.n	800b1a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b172:	23fc      	movs	r3, #252	@ 0xfc
 800b174:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b178:	e012      	b.n	800b1a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800b17a:	7d7b      	ldrb	r3, [r7, #21]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d00f      	beq.n	800b1a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800b180:	693b      	ldr	r3, [r7, #16]
 800b182:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b184:	4413      	add	r3, r2
 800b186:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b188:	69fa      	ldr	r2, [r7, #28]
 800b18a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d204      	bcs.n	800b19a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800b190:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b192:	69fb      	ldr	r3, [r7, #28]
 800b194:	1ad3      	subs	r3, r2, r3
 800b196:	643b      	str	r3, [r7, #64]	@ 0x40
 800b198:	e002      	b.n	800b1a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b19a:	23fc      	movs	r3, #252	@ 0xfc
 800b19c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800b1a0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d002      	beq.n	800b1ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800b1a8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b1ac:	e034      	b.n	800b218 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800b1ae:	7dfb      	ldrb	r3, [r7, #23]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d019      	beq.n	800b1e8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800b1b4:	f107 030c 	add.w	r3, r7, #12
 800b1b8:	461a      	mov	r2, r3
 800b1ba:	2103      	movs	r1, #3
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f7ff fabf 	bl	800a740 <get_sequence_step_timeout>
 800b1c2:	4603      	mov	r3, r0
 800b1c4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1cc:	4413      	add	r3, r2
 800b1ce:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800b1d0:	69fa      	ldr	r2, [r7, #28]
 800b1d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d204      	bcs.n	800b1e2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800b1d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1da:	69fb      	ldr	r3, [r7, #28]
 800b1dc:	1ad3      	subs	r3, r2, r3
 800b1de:	643b      	str	r3, [r7, #64]	@ 0x40
 800b1e0:	e002      	b.n	800b1e8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b1e2:	23fc      	movs	r3, #252	@ 0xfc
 800b1e4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800b1e8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d111      	bne.n	800b214 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800b1f0:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d00e      	beq.n	800b214 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800b1f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fa:	1ad3      	subs	r3, r2, r3
 800b1fc:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800b1fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b200:	2104      	movs	r1, #4
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f7ff fb7c 	bl	800a900 <set_sequence_step_timeout>
 800b208:	4603      	mov	r3, r0
 800b20a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	683a      	ldr	r2, [r7, #0]
 800b212:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800b214:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 800b218:	4618      	mov	r0, r3
 800b21a:	3748      	adds	r7, #72	@ 0x48
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}

0800b220 <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b090      	sub	sp, #64	@ 0x40
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b22a:	2300      	movs	r3, #0
 800b22c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800b230:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800b234:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800b236:	f240 7376 	movw	r3, #1910	@ 0x776
 800b23a:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800b23c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800b240:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800b242:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800b246:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800b248:	f240 234e 	movw	r3, #590	@ 0x24e
 800b24c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800b24e:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800b252:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800b254:	f44f 7325 	mov.w	r3, #660	@ 0x294
 800b258:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800b25a:	f240 2326 	movw	r3, #550	@ 0x226
 800b25e:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800b260:	2300      	movs	r3, #0
 800b262:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800b264:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b266:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b268:	441a      	add	r2, r3
 800b26a:	683b      	ldr	r3, [r7, #0]
 800b26c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800b26e:	f107 0318 	add.w	r3, r7, #24
 800b272:	4619      	mov	r1, r3
 800b274:	6878      	ldr	r0, [r7, #4]
 800b276:	f7fc fe1d 	bl	8007eb4 <VL53L0X_GetSequenceStepEnables>
 800b27a:	4603      	mov	r3, r0
 800b27c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800b280:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b284:	2b00      	cmp	r3, #0
 800b286:	d002      	beq.n	800b28e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800b288:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b28c:	e075      	b.n	800b37a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800b28e:	7e3b      	ldrb	r3, [r7, #24]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d105      	bne.n	800b2a0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800b294:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800b296:	2b00      	cmp	r3, #0
 800b298:	d102      	bne.n	800b2a0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800b29a:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d030      	beq.n	800b302 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800b2a0:	f107 0310 	add.w	r3, r7, #16
 800b2a4:	461a      	mov	r2, r3
 800b2a6:	2102      	movs	r1, #2
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f7ff fa49 	bl	800a740 <get_sequence_step_timeout>
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800b2b4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d122      	bne.n	800b302 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800b2bc:	7e3b      	ldrb	r3, [r7, #24]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d007      	beq.n	800b2d2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800b2c6:	6939      	ldr	r1, [r7, #16]
 800b2c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2ca:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b2cc:	441a      	add	r2, r3
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800b2d2:	7ebb      	ldrb	r3, [r7, #26]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d009      	beq.n	800b2ec <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800b2dc:	6939      	ldr	r1, [r7, #16]
 800b2de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2e0:	440b      	add	r3, r1
 800b2e2:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b2e4:	441a      	add	r2, r3
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	601a      	str	r2, [r3, #0]
 800b2ea:	e00a      	b.n	800b302 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800b2ec:	7e7b      	ldrb	r3, [r7, #25]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d007      	beq.n	800b302 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800b2f6:	6939      	ldr	r1, [r7, #16]
 800b2f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b2fa:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800b2fc:	441a      	add	r2, r3
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b302:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b306:	2b00      	cmp	r3, #0
 800b308:	d114      	bne.n	800b334 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800b30a:	7efb      	ldrb	r3, [r7, #27]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d011      	beq.n	800b334 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800b310:	f107 030c 	add.w	r3, r7, #12
 800b314:	461a      	mov	r2, r3
 800b316:	2103      	movs	r1, #3
 800b318:	6878      	ldr	r0, [r7, #4]
 800b31a:	f7ff fa11 	bl	800a740 <get_sequence_step_timeout>
 800b31e:	4603      	mov	r3, r0
 800b320:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800b328:	68f9      	ldr	r1, [r7, #12]
 800b32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b32c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800b32e:	441a      	add	r2, r3
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b334:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d114      	bne.n	800b366 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800b33c:	7f3b      	ldrb	r3, [r7, #28]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d011      	beq.n	800b366 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800b342:	f107 0314 	add.w	r3, r7, #20
 800b346:	461a      	mov	r2, r3
 800b348:	2104      	movs	r1, #4
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f7ff f9f8 	bl	800a740 <get_sequence_step_timeout>
 800b350:	4603      	mov	r3, r0
 800b352:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800b35a:	6979      	ldr	r1, [r7, #20]
 800b35c:	6a3b      	ldr	r3, [r7, #32]
 800b35e:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800b360:	441a      	add	r2, r3
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b366:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d103      	bne.n	800b376 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	681a      	ldr	r2, [r3, #0]
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b376:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3740      	adds	r7, #64	@ 0x40
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}
	...

0800b384 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b088      	sub	sp, #32
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
 800b38c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b38e:	2300      	movs	r3, #0
 800b390:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800b392:	2300      	movs	r3, #0
 800b394:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800b396:	e0c6      	b.n	800b526 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	683a      	ldr	r2, [r7, #0]
 800b39c:	4413      	add	r3, r2
 800b39e:	781b      	ldrb	r3, [r3, #0]
 800b3a0:	74fb      	strb	r3, [r7, #19]
		Index++;
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	3301      	adds	r3, #1
 800b3a6:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800b3a8:	7cfb      	ldrb	r3, [r7, #19]
 800b3aa:	2bff      	cmp	r3, #255	@ 0xff
 800b3ac:	f040 808d 	bne.w	800b4ca <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800b3b0:	697b      	ldr	r3, [r7, #20]
 800b3b2:	683a      	ldr	r2, [r7, #0]
 800b3b4:	4413      	add	r3, r2
 800b3b6:	781b      	ldrb	r3, [r3, #0]
 800b3b8:	747b      	strb	r3, [r7, #17]
			Index++;
 800b3ba:	697b      	ldr	r3, [r7, #20]
 800b3bc:	3301      	adds	r3, #1
 800b3be:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800b3c0:	7c7b      	ldrb	r3, [r7, #17]
 800b3c2:	2b03      	cmp	r3, #3
 800b3c4:	d87e      	bhi.n	800b4c4 <VL53L0X_load_tuning_settings+0x140>
 800b3c6:	a201      	add	r2, pc, #4	@ (adr r2, 800b3cc <VL53L0X_load_tuning_settings+0x48>)
 800b3c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3cc:	0800b3dd 	.word	0x0800b3dd
 800b3d0:	0800b417 	.word	0x0800b417
 800b3d4:	0800b451 	.word	0x0800b451
 800b3d8:	0800b48b 	.word	0x0800b48b
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	683a      	ldr	r2, [r7, #0]
 800b3e0:	4413      	add	r3, r2
 800b3e2:	781b      	ldrb	r3, [r3, #0]
 800b3e4:	743b      	strb	r3, [r7, #16]
				Index++;
 800b3e6:	697b      	ldr	r3, [r7, #20]
 800b3e8:	3301      	adds	r3, #1
 800b3ea:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b3ec:	697b      	ldr	r3, [r7, #20]
 800b3ee:	683a      	ldr	r2, [r7, #0]
 800b3f0:	4413      	add	r3, r2
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b3fc:	7c3b      	ldrb	r3, [r7, #16]
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	021b      	lsls	r3, r3, #8
 800b402:	b29a      	uxth	r2, r3
 800b404:	7bfb      	ldrb	r3, [r7, #15]
 800b406:	b29b      	uxth	r3, r3
 800b408:	4413      	add	r3, r2
 800b40a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	89ba      	ldrh	r2, [r7, #12]
 800b410:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 800b414:	e087      	b.n	800b526 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	683a      	ldr	r2, [r7, #0]
 800b41a:	4413      	add	r3, r2
 800b41c:	781b      	ldrb	r3, [r3, #0]
 800b41e:	743b      	strb	r3, [r7, #16]
				Index++;
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	3301      	adds	r3, #1
 800b424:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	683a      	ldr	r2, [r7, #0]
 800b42a:	4413      	add	r3, r2
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	3301      	adds	r3, #1
 800b434:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b436:	7c3b      	ldrb	r3, [r7, #16]
 800b438:	b29b      	uxth	r3, r3
 800b43a:	021b      	lsls	r3, r3, #8
 800b43c:	b29a      	uxth	r2, r3
 800b43e:	7bfb      	ldrb	r3, [r7, #15]
 800b440:	b29b      	uxth	r3, r3
 800b442:	4413      	add	r3, r2
 800b444:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	89ba      	ldrh	r2, [r7, #12]
 800b44a:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800b44e:	e06a      	b.n	800b526 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b450:	697b      	ldr	r3, [r7, #20]
 800b452:	683a      	ldr	r2, [r7, #0]
 800b454:	4413      	add	r3, r2
 800b456:	781b      	ldrb	r3, [r3, #0]
 800b458:	743b      	strb	r3, [r7, #16]
				Index++;
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	3301      	adds	r3, #1
 800b45e:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	683a      	ldr	r2, [r7, #0]
 800b464:	4413      	add	r3, r2
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	3301      	adds	r3, #1
 800b46e:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b470:	7c3b      	ldrb	r3, [r7, #16]
 800b472:	b29b      	uxth	r3, r3
 800b474:	021b      	lsls	r3, r3, #8
 800b476:	b29a      	uxth	r2, r3
 800b478:	7bfb      	ldrb	r3, [r7, #15]
 800b47a:	b29b      	uxth	r3, r3
 800b47c:	4413      	add	r3, r2
 800b47e:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	89ba      	ldrh	r2, [r7, #12]
 800b484:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 800b488:	e04d      	b.n	800b526 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	683a      	ldr	r2, [r7, #0]
 800b48e:	4413      	add	r3, r2
 800b490:	781b      	ldrb	r3, [r3, #0]
 800b492:	743b      	strb	r3, [r7, #16]
				Index++;
 800b494:	697b      	ldr	r3, [r7, #20]
 800b496:	3301      	adds	r3, #1
 800b498:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800b49a:	697b      	ldr	r3, [r7, #20]
 800b49c:	683a      	ldr	r2, [r7, #0]
 800b49e:	4413      	add	r3, r2
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	73fb      	strb	r3, [r7, #15]
				Index++;
 800b4a4:	697b      	ldr	r3, [r7, #20]
 800b4a6:	3301      	adds	r3, #1
 800b4a8:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800b4aa:	7c3b      	ldrb	r3, [r7, #16]
 800b4ac:	b29b      	uxth	r3, r3
 800b4ae:	021b      	lsls	r3, r3, #8
 800b4b0:	b29a      	uxth	r2, r3
 800b4b2:	7bfb      	ldrb	r3, [r7, #15]
 800b4b4:	b29b      	uxth	r3, r3
 800b4b6:	4413      	add	r3, r2
 800b4b8:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	89ba      	ldrh	r2, [r7, #12]
 800b4be:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800b4c2:	e030      	b.n	800b526 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b4c4:	23fc      	movs	r3, #252	@ 0xfc
 800b4c6:	77fb      	strb	r3, [r7, #31]
 800b4c8:	e02d      	b.n	800b526 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800b4ca:	7cfb      	ldrb	r3, [r7, #19]
 800b4cc:	2b04      	cmp	r3, #4
 800b4ce:	d828      	bhi.n	800b522 <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	683a      	ldr	r2, [r7, #0]
 800b4d4:	4413      	add	r3, r2
 800b4d6:	781b      	ldrb	r3, [r3, #0]
 800b4d8:	74bb      	strb	r3, [r7, #18]
			Index++;
 800b4da:	697b      	ldr	r3, [r7, #20]
 800b4dc:	3301      	adds	r3, #1
 800b4de:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800b4e0:	2300      	movs	r3, #0
 800b4e2:	61bb      	str	r3, [r7, #24]
 800b4e4:	e00f      	b.n	800b506 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	683a      	ldr	r2, [r7, #0]
 800b4ea:	4413      	add	r3, r2
 800b4ec:	7819      	ldrb	r1, [r3, #0]
 800b4ee:	f107 0208 	add.w	r2, r7, #8
 800b4f2:	69bb      	ldr	r3, [r7, #24]
 800b4f4:	4413      	add	r3, r2
 800b4f6:	460a      	mov	r2, r1
 800b4f8:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	3301      	adds	r3, #1
 800b4fe:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800b500:	69bb      	ldr	r3, [r7, #24]
 800b502:	3301      	adds	r3, #1
 800b504:	61bb      	str	r3, [r7, #24]
 800b506:	7cfb      	ldrb	r3, [r7, #19]
 800b508:	69ba      	ldr	r2, [r7, #24]
 800b50a:	429a      	cmp	r2, r3
 800b50c:	dbeb      	blt.n	800b4e6 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800b50e:	7cfb      	ldrb	r3, [r7, #19]
 800b510:	f107 0208 	add.w	r2, r7, #8
 800b514:	7cb9      	ldrb	r1, [r7, #18]
 800b516:	6878      	ldr	r0, [r7, #4]
 800b518:	f000 fdee 	bl	800c0f8 <VL53L0X_WriteMulti>
 800b51c:	4603      	mov	r3, r0
 800b51e:	77fb      	strb	r3, [r7, #31]
 800b520:	e001      	b.n	800b526 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800b522:	23fc      	movs	r3, #252	@ 0xfc
 800b524:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800b526:	697b      	ldr	r3, [r7, #20]
 800b528:	683a      	ldr	r2, [r7, #0]
 800b52a:	4413      	add	r3, r2
 800b52c:	781b      	ldrb	r3, [r3, #0]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d004      	beq.n	800b53c <VL53L0X_load_tuning_settings+0x1b8>
 800b532:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b536:	2b00      	cmp	r3, #0
 800b538:	f43f af2e 	beq.w	800b398 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800b53c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b540:	4618      	mov	r0, r3
 800b542:	3720      	adds	r7, #32
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}

0800b548 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b088      	sub	sp, #32
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	60f8      	str	r0, [r7, #12]
 800b550:	60b9      	str	r1, [r7, #8]
 800b552:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b554:	2300      	movs	r3, #0
 800b556:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	2200      	movs	r2, #0
 800b55c:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800b55e:	f107 0313 	add.w	r3, r7, #19
 800b562:	4619      	mov	r1, r3
 800b564:	68f8      	ldr	r0, [r7, #12]
 800b566:	f7fc fd31 	bl	8007fcc <VL53L0X_GetXTalkCompensationEnable>
 800b56a:	4603      	mov	r3, r0
 800b56c:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800b56e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d111      	bne.n	800b59a <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800b576:	7cfb      	ldrb	r3, [r7, #19]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d00e      	beq.n	800b59a <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	6a1b      	ldr	r3, [r3, #32]
 800b580:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800b582:	68bb      	ldr	r3, [r7, #8]
 800b584:	8a9b      	ldrh	r3, [r3, #20]
 800b586:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800b588:	69bb      	ldr	r3, [r7, #24]
 800b58a:	fb02 f303 	mul.w	r3, r2, r3
 800b58e:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800b590:	697b      	ldr	r3, [r7, #20]
 800b592:	3380      	adds	r3, #128	@ 0x80
 800b594:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800b59a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3720      	adds	r7, #32
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}

0800b5a6 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800b5a6:	b580      	push	{r7, lr}
 800b5a8:	b086      	sub	sp, #24
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	60f8      	str	r0, [r7, #12]
 800b5ae:	60b9      	str	r1, [r7, #8]
 800b5b0:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800b5b6:	68bb      	ldr	r3, [r7, #8]
 800b5b8:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800b5be:	f107 0310 	add.w	r3, r7, #16
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	68b9      	ldr	r1, [r7, #8]
 800b5c6:	68f8      	ldr	r0, [r7, #12]
 800b5c8:	f7ff ffbe 	bl	800b548 <VL53L0X_get_total_xtalk_rate>
 800b5cc:	4603      	mov	r3, r0
 800b5ce:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800b5d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d105      	bne.n	800b5e4 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681a      	ldr	r2, [r3, #0]
 800b5dc:	693b      	ldr	r3, [r7, #16]
 800b5de:	441a      	add	r2, r3
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	601a      	str	r2, [r3, #0]

	return Status;
 800b5e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3718      	adds	r7, #24
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b09a      	sub	sp, #104	@ 0x68
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	607a      	str	r2, [r7, #4]
 800b5fc:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800b5fe:	2312      	movs	r3, #18
 800b600:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800b602:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b606:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800b608:	2342      	movs	r3, #66	@ 0x42
 800b60a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800b60c:	2306      	movs	r3, #6
 800b60e:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800b610:	2307      	movs	r3, #7
 800b612:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b614:	2300      	movs	r3, #0
 800b616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 800b620:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 800b628:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800b62a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b62c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b62e:	fb02 f303 	mul.w	r3, r2, r3
 800b632:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800b634:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b636:	3380      	adds	r3, #128	@ 0x80
 800b638:	0a1b      	lsrs	r3, r3, #8
 800b63a:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800b63c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b63e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b640:	fb02 f303 	mul.w	r3, r2, r3
 800b644:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 800b646:	2300      	movs	r3, #0
 800b648:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d01a      	beq.n	800b686 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800b650:	68bb      	ldr	r3, [r7, #8]
 800b652:	029b      	lsls	r3, r3, #10
 800b654:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800b65a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b65c:	4413      	add	r3, r2
 800b65e:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800b660:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	fbb2 f3f3 	udiv	r3, r2, r3
 800b668:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800b66a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b66c:	4613      	mov	r3, r2
 800b66e:	005b      	lsls	r3, r3, #1
 800b670:	4413      	add	r3, r2
 800b672:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800b674:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b676:	fb03 f303 	mul.w	r3, r3, r3
 800b67a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800b67c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b67e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b682:	0c1b      	lsrs	r3, r3, #16
 800b684:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800b686:	683b      	ldr	r3, [r7, #0]
 800b688:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b68a:	fb02 f303 	mul.w	r3, r2, r3
 800b68e:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800b690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b692:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b696:	0c1b      	lsrs	r3, r3, #16
 800b698:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800b69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b69c:	fb03 f303 	mul.w	r3, r3, r3
 800b6a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800b6a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b6a4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b6a8:	0c1b      	lsrs	r3, r3, #16
 800b6aa:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800b6ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6ae:	085a      	lsrs	r2, r3, #1
 800b6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b2:	441a      	add	r2, r3
 800b6b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6ba:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800b6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b6c0:	fb02 f303 	mul.w	r3, r2, r3
 800b6c4:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800b6c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b6cc:	d302      	bcc.n	800b6d4 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800b6ce:	4b54      	ldr	r3, [pc, #336]	@ (800b820 <VL53L0X_calc_dmax+0x230>)
 800b6d0:	663b      	str	r3, [r7, #96]	@ 0x60
 800b6d2:	e015      	b.n	800b700 <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800b6d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6d6:	085a      	lsrs	r2, r3, #1
 800b6d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b6da:	441a      	add	r2, r3
 800b6dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b6de:	fbb2 f3f3 	udiv	r3, r2, r3
 800b6e2:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800b6e4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b6e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b6e8:	fb02 f303 	mul.w	r3, r2, r3
 800b6ec:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800b6ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b6f0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b6f4:	0c1b      	lsrs	r3, r3, #16
 800b6f6:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800b6f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b6fa:	fb03 f303 	mul.w	r3, r3, r3
 800b6fe:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800b700:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b702:	039b      	lsls	r3, r3, #14
 800b704:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b708:	4a46      	ldr	r2, [pc, #280]	@ (800b824 <VL53L0X_calc_dmax+0x234>)
 800b70a:	fba2 2303 	umull	r2, r3, r2, r3
 800b70e:	099b      	lsrs	r3, r3, #6
 800b710:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800b712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b714:	fb03 f303 	mul.w	r3, r3, r3
 800b718:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800b71a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b71c:	fb03 f303 	mul.w	r3, r3, r3
 800b720:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800b722:	6a3b      	ldr	r3, [r7, #32]
 800b724:	3308      	adds	r3, #8
 800b726:	091b      	lsrs	r3, r3, #4
 800b728:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800b72a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b72c:	6a3b      	ldr	r3, [r7, #32]
 800b72e:	1ad3      	subs	r3, r2, r3
 800b730:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800b732:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b734:	4613      	mov	r3, r2
 800b736:	005b      	lsls	r3, r3, #1
 800b738:	4413      	add	r3, r2
 800b73a:	011b      	lsls	r3, r3, #4
 800b73c:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800b73e:	69fb      	ldr	r3, [r7, #28]
 800b740:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800b744:	0b9b      	lsrs	r3, r3, #14
 800b746:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800b748:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b74a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b74c:	4413      	add	r3, r2
 800b74e:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800b750:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b752:	085b      	lsrs	r3, r3, #1
 800b754:	69ba      	ldr	r2, [r7, #24]
 800b756:	4413      	add	r3, r2
 800b758:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800b75a:	69ba      	ldr	r2, [r7, #24]
 800b75c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b75e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b762:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800b764:	69bb      	ldr	r3, [r7, #24]
 800b766:	039b      	lsls	r3, r3, #14
 800b768:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800b76a:	69fb      	ldr	r3, [r7, #28]
 800b76c:	085b      	lsrs	r3, r3, #1
 800b76e:	69ba      	ldr	r2, [r7, #24]
 800b770:	4413      	add	r3, r2
 800b772:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800b774:	69ba      	ldr	r2, [r7, #24]
 800b776:	69fb      	ldr	r3, [r7, #28]
 800b778:	fbb2 f3f3 	udiv	r3, r2, r3
 800b77c:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800b77e:	69bb      	ldr	r3, [r7, #24]
 800b780:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b782:	fb02 f303 	mul.w	r3, r2, r3
 800b786:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b788:	69bb      	ldr	r3, [r7, #24]
 800b78a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b78e:	4a25      	ldr	r2, [pc, #148]	@ (800b824 <VL53L0X_calc_dmax+0x234>)
 800b790:	fba2 2303 	umull	r2, r3, r2, r3
 800b794:	099b      	lsrs	r3, r3, #6
 800b796:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800b798:	69bb      	ldr	r3, [r7, #24]
 800b79a:	011b      	lsls	r3, r3, #4
 800b79c:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800b79e:	69bb      	ldr	r3, [r7, #24]
 800b7a0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b7a4:	4a1f      	ldr	r2, [pc, #124]	@ (800b824 <VL53L0X_calc_dmax+0x234>)
 800b7a6:	fba2 2303 	umull	r2, r3, r2, r3
 800b7aa:	099b      	lsrs	r3, r3, #6
 800b7ac:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800b7ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b7b0:	3380      	adds	r3, #128	@ 0x80
 800b7b2:	0a1b      	lsrs	r3, r3, #8
 800b7b4:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800b7b6:	697b      	ldr	r3, [r7, #20]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d008      	beq.n	800b7ce <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800b7bc:	697b      	ldr	r3, [r7, #20]
 800b7be:	085a      	lsrs	r2, r3, #1
 800b7c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7c2:	441a      	add	r2, r3
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b7cc:	e001      	b.n	800b7d2 <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800b7d2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b7d4:	f7fe f9be 	bl	8009b54 <VL53L0X_isqrt>
 800b7d8:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800b7da:	69bb      	ldr	r3, [r7, #24]
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d008      	beq.n	800b7f2 <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800b7e0:	69bb      	ldr	r3, [r7, #24]
 800b7e2:	085a      	lsrs	r2, r3, #1
 800b7e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7e6:	441a      	add	r2, r3
 800b7e8:	69bb      	ldr	r3, [r7, #24]
 800b7ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b7f0:	e001      	b.n	800b7f6 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800b7f6:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800b7f8:	f7fe f9ac 	bl	8009b54 <VL53L0X_isqrt>
 800b7fc:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 800b7fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b800:	693a      	ldr	r2, [r7, #16]
 800b802:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800b804:	693a      	ldr	r2, [r7, #16]
 800b806:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b808:	429a      	cmp	r2, r3
 800b80a:	d902      	bls.n	800b812 <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800b80c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b80e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b810:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800b812:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 800b816:	4618      	mov	r0, r3
 800b818:	3768      	adds	r7, #104	@ 0x68
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
 800b81e:	bf00      	nop
 800b820:	fff00000 	.word	0xfff00000
 800b824:	10624dd3 	.word	0x10624dd3

0800b828 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b0b4      	sub	sp, #208	@ 0xd0
 800b82c:	af04      	add	r7, sp, #16
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	607a      	str	r2, [r7, #4]
 800b834:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800b836:	f44f 7348 	mov.w	r3, #800	@ 0x320
 800b83a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800b83e:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800b842:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800b846:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 800b84a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800b84e:	f241 235c 	movw	r3, #4700	@ 0x125c
 800b852:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800b856:	4b9e      	ldr	r3, [pc, #632]	@ (800bad0 <VL53L0X_calc_sigma_estimate+0x2a8>)
 800b858:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800b85c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800b860:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800b862:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 800b866:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b86a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b86e:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800b870:	4b98      	ldr	r3, [pc, #608]	@ (800bad4 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800b872:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800b874:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b878:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800b87a:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800b87e:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800b880:	f240 6377 	movw	r3, #1655	@ 0x677
 800b884:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b886:	2300      	movs	r3, #0
 800b888:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	6a1b      	ldr	r3, [r3, #32]
 800b890:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	691b      	ldr	r3, [r3, #16]
 800b896:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b89a:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800b89e:	0c1b      	lsrs	r3, r3, #16
 800b8a0:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	68db      	ldr	r3, [r3, #12]
 800b8a6:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800b8a8:	f107 0310 	add.w	r3, r7, #16
 800b8ac:	461a      	mov	r2, r3
 800b8ae:	68b9      	ldr	r1, [r7, #8]
 800b8b0:	68f8      	ldr	r0, [r7, #12]
 800b8b2:	f7ff fe78 	bl	800b5a6 <VL53L0X_get_total_signal_rate>
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800b8bc:	f107 0314 	add.w	r3, r7, #20
 800b8c0:	461a      	mov	r2, r3
 800b8c2:	68b9      	ldr	r1, [r7, #8]
 800b8c4:	68f8      	ldr	r0, [r7, #12]
 800b8c6:	f7ff fe3f 	bl	800b548 <VL53L0X_get_total_xtalk_rate>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b8d6:	fb02 f303 	mul.w	r3, r2, r3
 800b8da:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800b8dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8de:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800b8e2:	0c1b      	lsrs	r3, r3, #16
 800b8e4:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b8ec:	fb02 f303 	mul.w	r3, r2, r3
 800b8f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800b8f4:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800b8f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b8fa:	429a      	cmp	r2, r3
 800b8fc:	d902      	bls.n	800b904 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800b8fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b900:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800b904:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d168      	bne.n	800b9de <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b912:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800b91c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b920:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b924:	461a      	mov	r2, r3
 800b926:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800b92a:	68f8      	ldr	r0, [r7, #12]
 800b92c:	f7fe feb4 	bl	800a698 <VL53L0X_calc_timeout_mclks>
 800b930:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800b938:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 800b942:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800b946:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800b94a:	461a      	mov	r2, r3
 800b94c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 800b950:	68f8      	ldr	r0, [r7, #12]
 800b952:	f7fe fea1 	bl	800a698 <VL53L0X_calc_timeout_mclks>
 800b956:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800b958:	2303      	movs	r3, #3
 800b95a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 800b95e:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800b962:	2b08      	cmp	r3, #8
 800b964:	d102      	bne.n	800b96c <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800b966:	2302      	movs	r3, #2
 800b968:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800b96c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b96e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b970:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800b972:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800b976:	fb02 f303 	mul.w	r3, r2, r3
 800b97a:	02db      	lsls	r3, r3, #11
 800b97c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b980:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b984:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b988:	4a53      	ldr	r2, [pc, #332]	@ (800bad8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b98a:	fba2 2303 	umull	r2, r3, r2, r3
 800b98e:	099b      	lsrs	r3, r3, #6
 800b990:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800b994:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b998:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800b99a:	fb02 f303 	mul.w	r3, r2, r3
 800b99e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800b9a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b9a6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800b9aa:	4a4b      	ldr	r2, [pc, #300]	@ (800bad8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800b9ac:	fba2 2303 	umull	r2, r3, r2, r3
 800b9b0:	099b      	lsrs	r3, r3, #6
 800b9b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800b9b6:	693b      	ldr	r3, [r7, #16]
 800b9b8:	3380      	adds	r3, #128	@ 0x80
 800b9ba:	0a1b      	lsrs	r3, r3, #8
 800b9bc:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800b9be:	693a      	ldr	r2, [r7, #16]
 800b9c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b9c4:	fb02 f303 	mul.w	r3, r2, r3
 800b9c8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800b9cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b9d0:	3380      	adds	r3, #128	@ 0x80
 800b9d2:	0a1b      	lsrs	r3, r3, #8
 800b9d4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800b9d8:	693b      	ldr	r3, [r7, #16]
 800b9da:	021b      	lsls	r3, r3, #8
 800b9dc:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800b9de:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d002      	beq.n	800b9ec <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800b9e6:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 800b9ea:	e15e      	b.n	800bcaa <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800b9ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d10c      	bne.n	800ba0c <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b9f8:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ba00:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 800ba04:	683b      	ldr	r3, [r7, #0]
 800ba06:	2200      	movs	r2, #0
 800ba08:	601a      	str	r2, [r3, #0]
 800ba0a:	e14c      	b.n	800bca6 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800ba0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d102      	bne.n	800ba1a <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800ba14:	2301      	movs	r3, #1
 800ba16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800ba1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ba1e:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800ba20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ba22:	041a      	lsls	r2, r3, #16
 800ba24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba26:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800ba2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ba32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ba34:	429a      	cmp	r2, r3
 800ba36:	d902      	bls.n	800ba3e <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800ba38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ba3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800ba3e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800ba42:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800ba46:	fb02 f303 	mul.w	r3, r2, r3
 800ba4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800ba4e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 800ba52:	4613      	mov	r3, r2
 800ba54:	005b      	lsls	r3, r3, #1
 800ba56:	4413      	add	r3, r2
 800ba58:	009b      	lsls	r3, r3, #2
 800ba5a:	4618      	mov	r0, r3
 800ba5c:	f7fe f87a 	bl	8009b54 <VL53L0X_isqrt>
 800ba60:	4603      	mov	r3, r0
 800ba62:	005b      	lsls	r3, r3, #1
 800ba64:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800ba66:	68bb      	ldr	r3, [r7, #8]
 800ba68:	891b      	ldrh	r3, [r3, #8]
 800ba6a:	461a      	mov	r2, r3
 800ba6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ba6e:	fb02 f303 	mul.w	r3, r2, r3
 800ba72:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800ba74:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba76:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800ba78:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ba7c:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800ba7e:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800ba80:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800ba84:	4a14      	ldr	r2, [pc, #80]	@ (800bad8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800ba86:	fba2 2303 	umull	r2, r3, r2, r3
 800ba8a:	099b      	lsrs	r3, r3, #6
 800ba8c:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800ba8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ba90:	041b      	lsls	r3, r3, #16
 800ba92:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800ba96:	4a10      	ldr	r2, [pc, #64]	@ (800bad8 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800ba98:	fba2 2303 	umull	r2, r3, r2, r3
 800ba9c:	099b      	lsrs	r3, r3, #6
 800ba9e:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800baa0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baa2:	021b      	lsls	r3, r3, #8
 800baa4:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800baa6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800baa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800baae:	2b00      	cmp	r3, #0
 800bab0:	bfb8      	it	lt
 800bab2:	425b      	neglt	r3, r3
 800bab4:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800bab6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bab8:	021b      	lsls	r3, r3, #8
 800baba:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	7e1b      	ldrb	r3, [r3, #24]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d00b      	beq.n	800badc <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800bac4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800bac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800bacc:	e033      	b.n	800bb36 <VL53L0X_calc_sigma_estimate+0x30e>
 800bace:	bf00      	nop
 800bad0:	028f87ae 	.word	0x028f87ae
 800bad4:	0006999a 	.word	0x0006999a
 800bad8:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800badc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bade:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bae2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bae6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800baea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800baec:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 800baf0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baf4:	fb02 f303 	mul.w	r3, r2, r3
 800baf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800bafc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800bb00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bb02:	4413      	add	r3, r2
 800bb04:	0c1b      	lsrs	r3, r3, #16
 800bb06:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800bb0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb0e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800bb12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800bb16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb1a:	085b      	lsrs	r3, r3, #1
 800bb1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800bb20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb24:	fb03 f303 	mul.w	r3, r3, r3
 800bb28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800bb2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb30:	0b9b      	lsrs	r3, r3, #14
 800bb32:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800bb36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb3c:	fb02 f303 	mul.w	r3, r2, r3
 800bb40:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800bb42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb44:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800bb48:	0c1b      	lsrs	r3, r3, #16
 800bb4a:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800bb4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb4e:	fb03 f303 	mul.w	r3, r3, r3
 800bb52:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 800bb54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bb58:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800bb5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb5c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800bb60:	0c1b      	lsrs	r3, r3, #16
 800bb62:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800bb64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb66:	fb03 f303 	mul.w	r3, r3, r3
 800bb6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800bb6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb70:	4413      	add	r3, r2
 800bb72:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800bb74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bb76:	f7fd ffed 	bl	8009b54 <VL53L0X_isqrt>
 800bb7a:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800bb7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb7e:	041b      	lsls	r3, r3, #16
 800bb80:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800bb82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb84:	3332      	adds	r3, #50	@ 0x32
 800bb86:	4a4b      	ldr	r2, [pc, #300]	@ (800bcb4 <VL53L0X_calc_sigma_estimate+0x48c>)
 800bb88:	fba2 2303 	umull	r2, r3, r2, r3
 800bb8c:	095a      	lsrs	r2, r3, #5
 800bb8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800bb90:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800bb98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bb9c:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 800bba0:	fb02 f303 	mul.w	r3, r2, r3
 800bba4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800bba8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bbac:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800bbb0:	3308      	adds	r3, #8
 800bbb2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 800bbb6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bbba:	4a3f      	ldr	r2, [pc, #252]	@ (800bcb8 <VL53L0X_calc_sigma_estimate+0x490>)
 800bbbc:	fba2 2303 	umull	r2, r3, r2, r3
 800bbc0:	0b5b      	lsrs	r3, r3, #13
 800bbc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800bbc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bbca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bbcc:	429a      	cmp	r2, r3
 800bbce:	d902      	bls.n	800bbd6 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800bbd0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bbd2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800bbd6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800bbda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800bbde:	4413      	add	r3, r2
 800bbe0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800bbe4:	4a35      	ldr	r2, [pc, #212]	@ (800bcbc <VL53L0X_calc_sigma_estimate+0x494>)
 800bbe6:	fba2 2303 	umull	r2, r3, r2, r3
 800bbea:	099b      	lsrs	r3, r3, #6
 800bbec:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800bbee:	6a3b      	ldr	r3, [r7, #32]
 800bbf0:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800bbf2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800bbf6:	441a      	add	r2, r3
 800bbf8:	6a3b      	ldr	r3, [r7, #32]
 800bbfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbfe:	4618      	mov	r0, r3
 800bc00:	f7fd ffa8 	bl	8009b54 <VL53L0X_isqrt>
 800bc04:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800bc06:	69fb      	ldr	r3, [r7, #28]
 800bc08:	021b      	lsls	r3, r3, #8
 800bc0a:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800bc12:	4a2a      	ldr	r2, [pc, #168]	@ (800bcbc <VL53L0X_calc_sigma_estimate+0x494>)
 800bc14:	fba2 2303 	umull	r2, r3, r2, r3
 800bc18:	099b      	lsrs	r3, r3, #6
 800bc1a:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800bc1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800bc20:	fb03 f303 	mul.w	r3, r3, r3
 800bc24:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800bc26:	69fb      	ldr	r3, [r7, #28]
 800bc28:	fb03 f303 	mul.w	r3, r3, r3
 800bc2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800bc2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc32:	4413      	add	r3, r2
 800bc34:	4618      	mov	r0, r3
 800bc36:	f7fd ff8d 	bl	8009b54 <VL53L0X_isqrt>
 800bc3a:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800bc3c:	69bb      	ldr	r3, [r7, #24]
 800bc3e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800bc42:	fb02 f303 	mul.w	r3, r2, r3
 800bc46:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800bc4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d009      	beq.n	800bc64 <VL53L0X_calc_sigma_estimate+0x43c>
 800bc50:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d005      	beq.n	800bc64 <VL53L0X_calc_sigma_estimate+0x43c>
 800bc58:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800bc5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc60:	429a      	cmp	r2, r3
 800bc62:	d903      	bls.n	800bc6c <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800bc64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bc68:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800bc72:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681a      	ldr	r2, [r3, #0]
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 800bc7e:	6939      	ldr	r1, [r7, #16]
 800bc80:	683b      	ldr	r3, [r7, #0]
 800bc82:	9303      	str	r3, [sp, #12]
 800bc84:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bc88:	9302      	str	r3, [sp, #8]
 800bc8a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800bc8e:	9301      	str	r3, [sp, #4]
 800bc90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bc9a:	68f8      	ldr	r0, [r7, #12]
 800bc9c:	f7ff fca8 	bl	800b5f0 <VL53L0X_calc_dmax>
 800bca0:	4603      	mov	r3, r0
 800bca2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bca6:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 800bcaa:	4618      	mov	r0, r3
 800bcac:	37c0      	adds	r7, #192	@ 0xc0
 800bcae:	46bd      	mov	sp, r7
 800bcb0:	bd80      	pop	{r7, pc}
 800bcb2:	bf00      	nop
 800bcb4:	51eb851f 	.word	0x51eb851f
 800bcb8:	d1b71759 	.word	0xd1b71759
 800bcbc:	10624dd3 	.word	0x10624dd3

0800bcc0 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b090      	sub	sp, #64	@ 0x40
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	60f8      	str	r0, [r7, #12]
 800bcc8:	607a      	str	r2, [r7, #4]
 800bcca:	461a      	mov	r2, r3
 800bccc:	460b      	mov	r3, r1
 800bcce:	72fb      	strb	r3, [r7, #11]
 800bcd0:	4613      	mov	r3, r2
 800bcd2:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800bcda:	2300      	movs	r3, #0
 800bcdc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 800bce0:	2300      	movs	r3, #0
 800bce2:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800bce6:	2300      	movs	r3, #0
 800bce8:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800bcec:	2300      	movs	r3, #0
 800bcee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800bd04:	2300      	movs	r3, #0
 800bd06:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800bd0e:	2300      	movs	r3, #0
 800bd10:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800bd12:	7afb      	ldrb	r3, [r7, #11]
 800bd14:	10db      	asrs	r3, r3, #3
 800bd16:	b2db      	uxtb	r3, r3
 800bd18:	f003 030f 	and.w	r3, r3, #15
 800bd1c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800bd20:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d017      	beq.n	800bd58 <VL53L0X_get_pal_range_status+0x98>
 800bd28:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bd2c:	2b05      	cmp	r3, #5
 800bd2e:	d013      	beq.n	800bd58 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800bd30:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bd34:	2b07      	cmp	r3, #7
 800bd36:	d00f      	beq.n	800bd58 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800bd38:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bd3c:	2b0c      	cmp	r3, #12
 800bd3e:	d00b      	beq.n	800bd58 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800bd40:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bd44:	2b0d      	cmp	r3, #13
 800bd46:	d007      	beq.n	800bd58 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 800bd48:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bd4c:	2b0e      	cmp	r3, #14
 800bd4e:	d003      	beq.n	800bd58 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 800bd50:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bd54:	2b0f      	cmp	r3, #15
 800bd56:	d103      	bne.n	800bd60 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 800bd58:	2301      	movs	r3, #1
 800bd5a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800bd5e:	e002      	b.n	800bd66 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 800bd60:	2300      	movs	r3, #0
 800bd62:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800bd66:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d109      	bne.n	800bd82 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800bd6e:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 800bd72:	461a      	mov	r2, r3
 800bd74:	2100      	movs	r1, #0
 800bd76:	68f8      	ldr	r0, [r7, #12]
 800bd78:	f7fc f9fc 	bl	8008174 <VL53L0X_GetLimitCheckEnable>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 800bd82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d02e      	beq.n	800bde8 <VL53L0X_get_pal_range_status+0x128>
 800bd8a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d12a      	bne.n	800bde8 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 800bd92:	f107 0310 	add.w	r3, r7, #16
 800bd96:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800bd9a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800bd9c:	68f8      	ldr	r0, [r7, #12]
 800bd9e:	f7ff fd43 	bl	800b828 <VL53L0X_calc_sigma_estimate>
 800bda2:	4603      	mov	r3, r0
 800bda4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 800bda8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d103      	bne.n	800bdb8 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800bdb0:	693b      	ldr	r3, [r7, #16]
 800bdb2:	b29a      	uxth	r2, r3
 800bdb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bdb6:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 800bdb8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d113      	bne.n	800bde8 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800bdc0:	f107 0320 	add.w	r3, r7, #32
 800bdc4:	461a      	mov	r2, r3
 800bdc6:	2100      	movs	r1, #0
 800bdc8:	68f8      	ldr	r0, [r7, #12]
 800bdca:	f7fc fa59 	bl	8008280 <VL53L0X_GetLimitCheckValue>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 800bdd4:	6a3b      	ldr	r3, [r7, #32]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d006      	beq.n	800bde8 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 800bdda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bddc:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800bdde:	429a      	cmp	r2, r3
 800bde0:	d902      	bls.n	800bde8 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 800bde2:	2301      	movs	r3, #1
 800bde4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800bde8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d109      	bne.n	800be04 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800bdf0:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	2102      	movs	r1, #2
 800bdf8:	68f8      	ldr	r0, [r7, #12]
 800bdfa:	f7fc f9bb 	bl	8008174 <VL53L0X_GetLimitCheckEnable>
 800bdfe:	4603      	mov	r3, r0
 800be00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 800be04:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d044      	beq.n	800be96 <VL53L0X_get_pal_range_status+0x1d6>
 800be0c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800be10:	2b00      	cmp	r3, #0
 800be12:	d140      	bne.n	800be96 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800be14:	f107 031c 	add.w	r3, r7, #28
 800be18:	461a      	mov	r2, r3
 800be1a:	2102      	movs	r1, #2
 800be1c:	68f8      	ldr	r0, [r7, #12]
 800be1e:	f7fc fa2f 	bl	8008280 <VL53L0X_GetLimitCheckValue>
 800be22:	4603      	mov	r3, r0
 800be24:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 800be28:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d107      	bne.n	800be40 <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800be30:	2201      	movs	r2, #1
 800be32:	21ff      	movs	r1, #255	@ 0xff
 800be34:	68f8      	ldr	r0, [r7, #12]
 800be36:	f000 f9bb 	bl	800c1b0 <VL53L0X_WrByte>
 800be3a:	4603      	mov	r3, r0
 800be3c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 800be40:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800be44:	2b00      	cmp	r3, #0
 800be46:	d109      	bne.n	800be5c <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 800be48:	f107 0316 	add.w	r3, r7, #22
 800be4c:	461a      	mov	r2, r3
 800be4e:	21b6      	movs	r1, #182	@ 0xb6
 800be50:	68f8      	ldr	r0, [r7, #12]
 800be52:	f000 fa59 	bl	800c308 <VL53L0X_RdWord>
 800be56:	4603      	mov	r3, r0
 800be58:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 800be5c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800be60:	2b00      	cmp	r3, #0
 800be62:	d107      	bne.n	800be74 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800be64:	2200      	movs	r2, #0
 800be66:	21ff      	movs	r1, #255	@ 0xff
 800be68:	68f8      	ldr	r0, [r7, #12]
 800be6a:	f000 f9a1 	bl	800c1b0 <VL53L0X_WrByte>
 800be6e:	4603      	mov	r3, r0
 800be70:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 800be74:	8afb      	ldrh	r3, [r7, #22]
 800be76:	025b      	lsls	r3, r3, #9
 800be78:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be7e:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 800be82:	69fb      	ldr	r3, [r7, #28]
 800be84:	2b00      	cmp	r3, #0
 800be86:	d006      	beq.n	800be96 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 800be88:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 800be8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d902      	bls.n	800be96 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800be90:	2301      	movs	r3, #1
 800be92:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 800be96:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d109      	bne.n	800beb2 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800be9e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800bea2:	461a      	mov	r2, r3
 800bea4:	2103      	movs	r1, #3
 800bea6:	68f8      	ldr	r0, [r7, #12]
 800bea8:	f7fc f964 	bl	8008174 <VL53L0X_GetLimitCheckEnable>
 800beac:	4603      	mov	r3, r0
 800beae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800beb2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d023      	beq.n	800bf02 <VL53L0X_get_pal_range_status+0x242>
 800beba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d11f      	bne.n	800bf02 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800bec2:	893b      	ldrh	r3, [r7, #8]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d102      	bne.n	800bece <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 800bec8:	2300      	movs	r3, #0
 800beca:	637b      	str	r3, [r7, #52]	@ 0x34
 800becc:	e005      	b.n	800beda <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	021a      	lsls	r2, r3, #8
 800bed2:	893b      	ldrh	r3, [r7, #8]
 800bed4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bed8:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 800beda:	f107 0318 	add.w	r3, r7, #24
 800bede:	461a      	mov	r2, r3
 800bee0:	2103      	movs	r1, #3
 800bee2:	68f8      	ldr	r0, [r7, #12]
 800bee4:	f7fc f9cc 	bl	8008280 <VL53L0X_GetLimitCheckValue>
 800bee8:	4603      	mov	r3, r0
 800beea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800beee:	69bb      	ldr	r3, [r7, #24]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d006      	beq.n	800bf02 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 800bef4:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 800bef6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bef8:	429a      	cmp	r2, r3
 800befa:	d202      	bcs.n	800bf02 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 800befc:	2301      	movs	r3, #1
 800befe:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bf02:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d14a      	bne.n	800bfa0 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 800bf0a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800bf0e:	2b01      	cmp	r3, #1
 800bf10:	d103      	bne.n	800bf1a <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 800bf12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf14:	22ff      	movs	r2, #255	@ 0xff
 800bf16:	701a      	strb	r2, [r3, #0]
 800bf18:	e042      	b.n	800bfa0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 800bf1a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bf1e:	2b01      	cmp	r3, #1
 800bf20:	d007      	beq.n	800bf32 <VL53L0X_get_pal_range_status+0x272>
 800bf22:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bf26:	2b02      	cmp	r3, #2
 800bf28:	d003      	beq.n	800bf32 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800bf2a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bf2e:	2b03      	cmp	r3, #3
 800bf30:	d103      	bne.n	800bf3a <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800bf32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf34:	2205      	movs	r2, #5
 800bf36:	701a      	strb	r2, [r3, #0]
 800bf38:	e032      	b.n	800bfa0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800bf3a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bf3e:	2b06      	cmp	r3, #6
 800bf40:	d003      	beq.n	800bf4a <VL53L0X_get_pal_range_status+0x28a>
 800bf42:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bf46:	2b09      	cmp	r3, #9
 800bf48:	d103      	bne.n	800bf52 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800bf4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf4c:	2204      	movs	r2, #4
 800bf4e:	701a      	strb	r2, [r3, #0]
 800bf50:	e026      	b.n	800bfa0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800bf52:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bf56:	2b08      	cmp	r3, #8
 800bf58:	d007      	beq.n	800bf6a <VL53L0X_get_pal_range_status+0x2aa>
 800bf5a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bf5e:	2b0a      	cmp	r3, #10
 800bf60:	d003      	beq.n	800bf6a <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800bf62:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800bf66:	2b01      	cmp	r3, #1
 800bf68:	d103      	bne.n	800bf72 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800bf6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf6c:	2203      	movs	r2, #3
 800bf6e:	701a      	strb	r2, [r3, #0]
 800bf70:	e016      	b.n	800bfa0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800bf72:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bf76:	2b04      	cmp	r3, #4
 800bf78:	d003      	beq.n	800bf82 <VL53L0X_get_pal_range_status+0x2c2>
 800bf7a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800bf7e:	2b01      	cmp	r3, #1
 800bf80:	d103      	bne.n	800bf8a <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800bf82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf84:	2202      	movs	r2, #2
 800bf86:	701a      	strb	r2, [r3, #0]
 800bf88:	e00a      	b.n	800bfa0 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800bf8a:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800bf8e:	2b01      	cmp	r3, #1
 800bf90:	d103      	bne.n	800bf9a <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800bf92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf94:	2201      	movs	r2, #1
 800bf96:	701a      	strb	r2, [r3, #0]
 800bf98:	e002      	b.n	800bfa0 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800bf9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800bfa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bfa2:	781b      	ldrb	r3, [r3, #0]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	d102      	bne.n	800bfae <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800bfa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800bfaa:	2200      	movs	r2, #0
 800bfac:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800bfae:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800bfb2:	461a      	mov	r2, r3
 800bfb4:	2101      	movs	r1, #1
 800bfb6:	68f8      	ldr	r0, [r7, #12]
 800bfb8:	f7fc f8dc 	bl	8008174 <VL53L0X_GetLimitCheckEnable>
 800bfbc:	4603      	mov	r3, r0
 800bfbe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800bfc2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d14f      	bne.n	800c06a <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800bfca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d003      	beq.n	800bfda <VL53L0X_get_pal_range_status+0x31a>
 800bfd2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800bfd6:	2b01      	cmp	r3, #1
 800bfd8:	d103      	bne.n	800bfe2 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800bfda:	2301      	movs	r3, #1
 800bfdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800bfe0:	e002      	b.n	800bfe8 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800bfee:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800bff2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800bff6:	2b04      	cmp	r3, #4
 800bff8:	d003      	beq.n	800c002 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800bffa:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d103      	bne.n	800c00a <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800c002:	2301      	movs	r3, #1
 800c004:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800c008:	e002      	b.n	800c010 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800c00a:	2300      	movs	r3, #0
 800c00c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800c016:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800c01a:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d003      	beq.n	800c02a <VL53L0X_get_pal_range_status+0x36a>
 800c022:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800c026:	2b01      	cmp	r3, #1
 800c028:	d103      	bne.n	800c032 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800c02a:	2301      	movs	r3, #1
 800c02c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800c030:	e002      	b.n	800c038 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800c032:	2300      	movs	r3, #0
 800c034:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c038:	68fb      	ldr	r3, [r7, #12]
 800c03a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800c03e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800c042:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c046:	2b00      	cmp	r3, #0
 800c048:	d003      	beq.n	800c052 <VL53L0X_get_pal_range_status+0x392>
 800c04a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800c04e:	2b01      	cmp	r3, #1
 800c050:	d103      	bne.n	800c05a <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800c052:	2301      	movs	r3, #1
 800c054:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800c058:	e002      	b.n	800c060 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800c05a:	2300      	movs	r3, #0
 800c05c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800c066:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c06a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800c06e:	4618      	mov	r0, r3
 800c070:	3740      	adds	r7, #64	@ 0x40
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}

0800c076 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800c076:	b580      	push	{r7, lr}
 800c078:	b088      	sub	sp, #32
 800c07a:	af02      	add	r7, sp, #8
 800c07c:	60f8      	str	r0, [r7, #12]
 800c07e:	60b9      	str	r1, [r7, #8]
 800c080:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	330a      	adds	r3, #10
 800c086:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800c094:	4619      	mov	r1, r3
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	b29a      	uxth	r2, r3
 800c09a:	697b      	ldr	r3, [r7, #20]
 800c09c:	9300      	str	r3, [sp, #0]
 800c09e:	4613      	mov	r3, r2
 800c0a0:	68ba      	ldr	r2, [r7, #8]
 800c0a2:	f7f8 fcf1 	bl	8004a88 <HAL_I2C_Master_Transmit>
 800c0a6:	4603      	mov	r3, r0
 800c0a8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800c0aa:	693b      	ldr	r3, [r7, #16]
}
 800c0ac:	4618      	mov	r0, r3
 800c0ae:	3718      	adds	r7, #24
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	bd80      	pop	{r7, pc}

0800c0b4 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	b088      	sub	sp, #32
 800c0b8:	af02      	add	r7, sp, #8
 800c0ba:	60f8      	str	r0, [r7, #12]
 800c0bc:	60b9      	str	r1, [r7, #8]
 800c0be:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	330a      	adds	r3, #10
 800c0c4:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800c0d2:	f043 0301 	orr.w	r3, r3, #1
 800c0d6:	b2db      	uxtb	r3, r3
 800c0d8:	4619      	mov	r1, r3
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	b29a      	uxth	r2, r3
 800c0de:	697b      	ldr	r3, [r7, #20]
 800c0e0:	9300      	str	r3, [sp, #0]
 800c0e2:	4613      	mov	r3, r2
 800c0e4:	68ba      	ldr	r2, [r7, #8]
 800c0e6:	f7f8 fdcd 	bl	8004c84 <HAL_I2C_Master_Receive>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800c0ee:	693b      	ldr	r3, [r7, #16]
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3718      	adds	r7, #24
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}

0800c0f8 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b086      	sub	sp, #24
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	60f8      	str	r0, [r7, #12]
 800c100:	607a      	str	r2, [r7, #4]
 800c102:	603b      	str	r3, [r7, #0]
 800c104:	460b      	mov	r3, r1
 800c106:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c108:	2300      	movs	r3, #0
 800c10a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	2b3f      	cmp	r3, #63	@ 0x3f
 800c110:	d902      	bls.n	800c118 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800c112:	f06f 0303 	mvn.w	r3, #3
 800c116:	e016      	b.n	800c146 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800c118:	4a0d      	ldr	r2, [pc, #52]	@ (800c150 <VL53L0X_WriteMulti+0x58>)
 800c11a:	7afb      	ldrb	r3, [r7, #11]
 800c11c:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800c11e:	683a      	ldr	r2, [r7, #0]
 800c120:	6879      	ldr	r1, [r7, #4]
 800c122:	480c      	ldr	r0, [pc, #48]	@ (800c154 <VL53L0X_WriteMulti+0x5c>)
 800c124:	f000 f9f6 	bl	800c514 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800c128:	683b      	ldr	r3, [r7, #0]
 800c12a:	3301      	adds	r3, #1
 800c12c:	461a      	mov	r2, r3
 800c12e:	4908      	ldr	r1, [pc, #32]	@ (800c150 <VL53L0X_WriteMulti+0x58>)
 800c130:	68f8      	ldr	r0, [r7, #12]
 800c132:	f7ff ffa0 	bl	800c076 <_I2CWrite>
 800c136:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c138:	693b      	ldr	r3, [r7, #16]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d001      	beq.n	800c142 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c13e:	23ec      	movs	r3, #236	@ 0xec
 800c140:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c142:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c146:	4618      	mov	r0, r3
 800c148:	3718      	adds	r7, #24
 800c14a:	46bd      	mov	sp, r7
 800c14c:	bd80      	pop	{r7, pc}
 800c14e:	bf00      	nop
 800c150:	200008c0 	.word	0x200008c0
 800c154:	200008c1 	.word	0x200008c1

0800c158 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800c158:	b580      	push	{r7, lr}
 800c15a:	b086      	sub	sp, #24
 800c15c:	af00      	add	r7, sp, #0
 800c15e:	60f8      	str	r0, [r7, #12]
 800c160:	607a      	str	r2, [r7, #4]
 800c162:	603b      	str	r3, [r7, #0]
 800c164:	460b      	mov	r3, r1
 800c166:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c168:	2300      	movs	r3, #0
 800c16a:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c16c:	f107 030b 	add.w	r3, r7, #11
 800c170:	2201      	movs	r2, #1
 800c172:	4619      	mov	r1, r3
 800c174:	68f8      	ldr	r0, [r7, #12]
 800c176:	f7ff ff7e 	bl	800c076 <_I2CWrite>
 800c17a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c17c:	693b      	ldr	r3, [r7, #16]
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d002      	beq.n	800c188 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c182:	23ec      	movs	r3, #236	@ 0xec
 800c184:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c186:	e00c      	b.n	800c1a2 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800c188:	683a      	ldr	r2, [r7, #0]
 800c18a:	6879      	ldr	r1, [r7, #4]
 800c18c:	68f8      	ldr	r0, [r7, #12]
 800c18e:	f7ff ff91 	bl	800c0b4 <_I2CRead>
 800c192:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d002      	beq.n	800c1a0 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c19a:	23ec      	movs	r3, #236	@ 0xec
 800c19c:	75fb      	strb	r3, [r7, #23]
 800c19e:	e000      	b.n	800c1a2 <VL53L0X_ReadMulti+0x4a>
    }
done:
 800c1a0:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800c1a2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	3718      	adds	r7, #24
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	bd80      	pop	{r7, pc}
	...

0800c1b0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b084      	sub	sp, #16
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	70fb      	strb	r3, [r7, #3]
 800c1bc:	4613      	mov	r3, r2
 800c1be:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800c1c4:	4a0b      	ldr	r2, [pc, #44]	@ (800c1f4 <VL53L0X_WrByte+0x44>)
 800c1c6:	78fb      	ldrb	r3, [r7, #3]
 800c1c8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800c1ca:	4a0a      	ldr	r2, [pc, #40]	@ (800c1f4 <VL53L0X_WrByte+0x44>)
 800c1cc:	78bb      	ldrb	r3, [r7, #2]
 800c1ce:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800c1d0:	2202      	movs	r2, #2
 800c1d2:	4908      	ldr	r1, [pc, #32]	@ (800c1f4 <VL53L0X_WrByte+0x44>)
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f7ff ff4e 	bl	800c076 <_I2CWrite>
 800c1da:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d001      	beq.n	800c1e6 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c1e2:	23ec      	movs	r3, #236	@ 0xec
 800c1e4:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c1e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c1ea:	4618      	mov	r0, r3
 800c1ec:	3710      	adds	r7, #16
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	bd80      	pop	{r7, pc}
 800c1f2:	bf00      	nop
 800c1f4:	200008c0 	.word	0x200008c0

0800c1f8 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b084      	sub	sp, #16
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
 800c200:	460b      	mov	r3, r1
 800c202:	70fb      	strb	r3, [r7, #3]
 800c204:	4613      	mov	r3, r2
 800c206:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c208:	2300      	movs	r3, #0
 800c20a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800c20c:	4a0e      	ldr	r2, [pc, #56]	@ (800c248 <VL53L0X_WrWord+0x50>)
 800c20e:	78fb      	ldrb	r3, [r7, #3]
 800c210:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800c212:	883b      	ldrh	r3, [r7, #0]
 800c214:	0a1b      	lsrs	r3, r3, #8
 800c216:	b29b      	uxth	r3, r3
 800c218:	b2da      	uxtb	r2, r3
 800c21a:	4b0b      	ldr	r3, [pc, #44]	@ (800c248 <VL53L0X_WrWord+0x50>)
 800c21c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800c21e:	883b      	ldrh	r3, [r7, #0]
 800c220:	b2da      	uxtb	r2, r3
 800c222:	4b09      	ldr	r3, [pc, #36]	@ (800c248 <VL53L0X_WrWord+0x50>)
 800c224:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800c226:	2203      	movs	r2, #3
 800c228:	4907      	ldr	r1, [pc, #28]	@ (800c248 <VL53L0X_WrWord+0x50>)
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f7ff ff23 	bl	800c076 <_I2CWrite>
 800c230:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	2b00      	cmp	r3, #0
 800c236:	d001      	beq.n	800c23c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c238:	23ec      	movs	r3, #236	@ 0xec
 800c23a:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800c23c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c240:	4618      	mov	r0, r3
 800c242:	3710      	adds	r7, #16
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}
 800c248:	200008c0 	.word	0x200008c0

0800c24c <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800c24c:	b580      	push	{r7, lr}
 800c24e:	b084      	sub	sp, #16
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
 800c254:	4608      	mov	r0, r1
 800c256:	4611      	mov	r1, r2
 800c258:	461a      	mov	r2, r3
 800c25a:	4603      	mov	r3, r0
 800c25c:	70fb      	strb	r3, [r7, #3]
 800c25e:	460b      	mov	r3, r1
 800c260:	70bb      	strb	r3, [r7, #2]
 800c262:	4613      	mov	r3, r2
 800c264:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c266:	2300      	movs	r3, #0
 800c268:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800c26a:	f107 020e 	add.w	r2, r7, #14
 800c26e:	78fb      	ldrb	r3, [r7, #3]
 800c270:	4619      	mov	r1, r3
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f000 f81e 	bl	800c2b4 <VL53L0X_RdByte>
 800c278:	4603      	mov	r3, r0
 800c27a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800c27c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d110      	bne.n	800c2a6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800c284:	7bba      	ldrb	r2, [r7, #14]
 800c286:	78bb      	ldrb	r3, [r7, #2]
 800c288:	4013      	ands	r3, r2
 800c28a:	b2da      	uxtb	r2, r3
 800c28c:	787b      	ldrb	r3, [r7, #1]
 800c28e:	4313      	orrs	r3, r2
 800c290:	b2db      	uxtb	r3, r3
 800c292:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800c294:	7bba      	ldrb	r2, [r7, #14]
 800c296:	78fb      	ldrb	r3, [r7, #3]
 800c298:	4619      	mov	r1, r3
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f7ff ff88 	bl	800c1b0 <VL53L0X_WrByte>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	73fb      	strb	r3, [r7, #15]
 800c2a4:	e000      	b.n	800c2a8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800c2a6:	bf00      	nop
done:
    return Status;
 800c2a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c2ac:	4618      	mov	r0, r3
 800c2ae:	3710      	adds	r7, #16
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}

0800c2b4 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b086      	sub	sp, #24
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	60f8      	str	r0, [r7, #12]
 800c2bc:	460b      	mov	r3, r1
 800c2be:	607a      	str	r2, [r7, #4]
 800c2c0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c2c6:	f107 030b 	add.w	r3, r7, #11
 800c2ca:	2201      	movs	r2, #1
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	68f8      	ldr	r0, [r7, #12]
 800c2d0:	f7ff fed1 	bl	800c076 <_I2CWrite>
 800c2d4:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800c2d6:	693b      	ldr	r3, [r7, #16]
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d002      	beq.n	800c2e2 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c2dc:	23ec      	movs	r3, #236	@ 0xec
 800c2de:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c2e0:	e00c      	b.n	800c2fc <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800c2e2:	2201      	movs	r2, #1
 800c2e4:	6879      	ldr	r1, [r7, #4]
 800c2e6:	68f8      	ldr	r0, [r7, #12]
 800c2e8:	f7ff fee4 	bl	800c0b4 <_I2CRead>
 800c2ec:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d002      	beq.n	800c2fa <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c2f4:	23ec      	movs	r3, #236	@ 0xec
 800c2f6:	75fb      	strb	r3, [r7, #23]
 800c2f8:	e000      	b.n	800c2fc <VL53L0X_RdByte+0x48>
    }
done:
 800c2fa:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800c2fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c300:	4618      	mov	r0, r3
 800c302:	3718      	adds	r7, #24
 800c304:	46bd      	mov	sp, r7
 800c306:	bd80      	pop	{r7, pc}

0800c308 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800c308:	b580      	push	{r7, lr}
 800c30a:	b086      	sub	sp, #24
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	60f8      	str	r0, [r7, #12]
 800c310:	460b      	mov	r3, r1
 800c312:	607a      	str	r2, [r7, #4]
 800c314:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c316:	2300      	movs	r3, #0
 800c318:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c31a:	f107 030b 	add.w	r3, r7, #11
 800c31e:	2201      	movs	r2, #1
 800c320:	4619      	mov	r1, r3
 800c322:	68f8      	ldr	r0, [r7, #12]
 800c324:	f7ff fea7 	bl	800c076 <_I2CWrite>
 800c328:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800c32a:	693b      	ldr	r3, [r7, #16]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d002      	beq.n	800c336 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c330:	23ec      	movs	r3, #236	@ 0xec
 800c332:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c334:	e015      	b.n	800c362 <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800c336:	2202      	movs	r2, #2
 800c338:	490d      	ldr	r1, [pc, #52]	@ (800c370 <VL53L0X_RdWord+0x68>)
 800c33a:	68f8      	ldr	r0, [r7, #12]
 800c33c:	f7ff feba 	bl	800c0b4 <_I2CRead>
 800c340:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c342:	693b      	ldr	r3, [r7, #16]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d002      	beq.n	800c34e <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c348:	23ec      	movs	r3, #236	@ 0xec
 800c34a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c34c:	e009      	b.n	800c362 <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800c34e:	4b08      	ldr	r3, [pc, #32]	@ (800c370 <VL53L0X_RdWord+0x68>)
 800c350:	781b      	ldrb	r3, [r3, #0]
 800c352:	021b      	lsls	r3, r3, #8
 800c354:	b29b      	uxth	r3, r3
 800c356:	4a06      	ldr	r2, [pc, #24]	@ (800c370 <VL53L0X_RdWord+0x68>)
 800c358:	7852      	ldrb	r2, [r2, #1]
 800c35a:	4413      	add	r3, r2
 800c35c:	b29a      	uxth	r2, r3
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800c362:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c366:	4618      	mov	r0, r3
 800c368:	3718      	adds	r7, #24
 800c36a:	46bd      	mov	sp, r7
 800c36c:	bd80      	pop	{r7, pc}
 800c36e:	bf00      	nop
 800c370:	200008c0 	.word	0x200008c0

0800c374 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800c374:	b580      	push	{r7, lr}
 800c376:	b086      	sub	sp, #24
 800c378:	af00      	add	r7, sp, #0
 800c37a:	60f8      	str	r0, [r7, #12]
 800c37c:	460b      	mov	r3, r1
 800c37e:	607a      	str	r2, [r7, #4]
 800c380:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c382:	2300      	movs	r3, #0
 800c384:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800c386:	f107 030b 	add.w	r3, r7, #11
 800c38a:	2201      	movs	r2, #1
 800c38c:	4619      	mov	r1, r3
 800c38e:	68f8      	ldr	r0, [r7, #12]
 800c390:	f7ff fe71 	bl	800c076 <_I2CWrite>
 800c394:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d002      	beq.n	800c3a2 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c39c:	23ec      	movs	r3, #236	@ 0xec
 800c39e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c3a0:	e01b      	b.n	800c3da <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800c3a2:	2204      	movs	r2, #4
 800c3a4:	4910      	ldr	r1, [pc, #64]	@ (800c3e8 <VL53L0X_RdDWord+0x74>)
 800c3a6:	68f8      	ldr	r0, [r7, #12]
 800c3a8:	f7ff fe84 	bl	800c0b4 <_I2CRead>
 800c3ac:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800c3ae:	693b      	ldr	r3, [r7, #16]
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d002      	beq.n	800c3ba <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800c3b4:	23ec      	movs	r3, #236	@ 0xec
 800c3b6:	75fb      	strb	r3, [r7, #23]
        goto done;
 800c3b8:	e00f      	b.n	800c3da <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800c3ba:	4b0b      	ldr	r3, [pc, #44]	@ (800c3e8 <VL53L0X_RdDWord+0x74>)
 800c3bc:	781b      	ldrb	r3, [r3, #0]
 800c3be:	061a      	lsls	r2, r3, #24
 800c3c0:	4b09      	ldr	r3, [pc, #36]	@ (800c3e8 <VL53L0X_RdDWord+0x74>)
 800c3c2:	785b      	ldrb	r3, [r3, #1]
 800c3c4:	041b      	lsls	r3, r3, #16
 800c3c6:	441a      	add	r2, r3
 800c3c8:	4b07      	ldr	r3, [pc, #28]	@ (800c3e8 <VL53L0X_RdDWord+0x74>)
 800c3ca:	789b      	ldrb	r3, [r3, #2]
 800c3cc:	021b      	lsls	r3, r3, #8
 800c3ce:	4413      	add	r3, r2
 800c3d0:	4a05      	ldr	r2, [pc, #20]	@ (800c3e8 <VL53L0X_RdDWord+0x74>)
 800c3d2:	78d2      	ldrb	r2, [r2, #3]
 800c3d4:	441a      	add	r2, r3
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800c3da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c3de:	4618      	mov	r0, r3
 800c3e0:	3718      	adds	r7, #24
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	200008c0 	.word	0x200008c0

0800c3ec <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800c3ec:	b580      	push	{r7, lr}
 800c3ee:	b084      	sub	sp, #16
 800c3f0:	af00      	add	r7, sp, #0
 800c3f2:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800c3f8:	2002      	movs	r0, #2
 800c3fa:	f7f7 fa81 	bl	8003900 <HAL_Delay>
    return status;
 800c3fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c402:	4618      	mov	r0, r3
 800c404:	3710      	adds	r7, #16
 800c406:	46bd      	mov	sp, r7
 800c408:	bd80      	pop	{r7, pc}
	...

0800c40c <sniprintf>:
 800c40c:	b40c      	push	{r2, r3}
 800c40e:	b530      	push	{r4, r5, lr}
 800c410:	4b18      	ldr	r3, [pc, #96]	@ (800c474 <sniprintf+0x68>)
 800c412:	1e0c      	subs	r4, r1, #0
 800c414:	681d      	ldr	r5, [r3, #0]
 800c416:	b09d      	sub	sp, #116	@ 0x74
 800c418:	da08      	bge.n	800c42c <sniprintf+0x20>
 800c41a:	238b      	movs	r3, #139	@ 0x8b
 800c41c:	602b      	str	r3, [r5, #0]
 800c41e:	f04f 30ff 	mov.w	r0, #4294967295
 800c422:	b01d      	add	sp, #116	@ 0x74
 800c424:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c428:	b002      	add	sp, #8
 800c42a:	4770      	bx	lr
 800c42c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c430:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c434:	f04f 0300 	mov.w	r3, #0
 800c438:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c43a:	bf14      	ite	ne
 800c43c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c440:	4623      	moveq	r3, r4
 800c442:	9304      	str	r3, [sp, #16]
 800c444:	9307      	str	r3, [sp, #28]
 800c446:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c44a:	9002      	str	r0, [sp, #8]
 800c44c:	9006      	str	r0, [sp, #24]
 800c44e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c452:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c454:	ab21      	add	r3, sp, #132	@ 0x84
 800c456:	a902      	add	r1, sp, #8
 800c458:	4628      	mov	r0, r5
 800c45a:	9301      	str	r3, [sp, #4]
 800c45c:	f000 f9bc 	bl	800c7d8 <_svfiprintf_r>
 800c460:	1c43      	adds	r3, r0, #1
 800c462:	bfbc      	itt	lt
 800c464:	238b      	movlt	r3, #139	@ 0x8b
 800c466:	602b      	strlt	r3, [r5, #0]
 800c468:	2c00      	cmp	r4, #0
 800c46a:	d0da      	beq.n	800c422 <sniprintf+0x16>
 800c46c:	9b02      	ldr	r3, [sp, #8]
 800c46e:	2200      	movs	r2, #0
 800c470:	701a      	strb	r2, [r3, #0]
 800c472:	e7d6      	b.n	800c422 <sniprintf+0x16>
 800c474:	200002e4 	.word	0x200002e4

0800c478 <memset>:
 800c478:	4402      	add	r2, r0
 800c47a:	4603      	mov	r3, r0
 800c47c:	4293      	cmp	r3, r2
 800c47e:	d100      	bne.n	800c482 <memset+0xa>
 800c480:	4770      	bx	lr
 800c482:	f803 1b01 	strb.w	r1, [r3], #1
 800c486:	e7f9      	b.n	800c47c <memset+0x4>

0800c488 <strncmp>:
 800c488:	b510      	push	{r4, lr}
 800c48a:	b16a      	cbz	r2, 800c4a8 <strncmp+0x20>
 800c48c:	3901      	subs	r1, #1
 800c48e:	1884      	adds	r4, r0, r2
 800c490:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c494:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c498:	429a      	cmp	r2, r3
 800c49a:	d103      	bne.n	800c4a4 <strncmp+0x1c>
 800c49c:	42a0      	cmp	r0, r4
 800c49e:	d001      	beq.n	800c4a4 <strncmp+0x1c>
 800c4a0:	2a00      	cmp	r2, #0
 800c4a2:	d1f5      	bne.n	800c490 <strncmp+0x8>
 800c4a4:	1ad0      	subs	r0, r2, r3
 800c4a6:	bd10      	pop	{r4, pc}
 800c4a8:	4610      	mov	r0, r2
 800c4aa:	e7fc      	b.n	800c4a6 <strncmp+0x1e>

0800c4ac <__errno>:
 800c4ac:	4b01      	ldr	r3, [pc, #4]	@ (800c4b4 <__errno+0x8>)
 800c4ae:	6818      	ldr	r0, [r3, #0]
 800c4b0:	4770      	bx	lr
 800c4b2:	bf00      	nop
 800c4b4:	200002e4 	.word	0x200002e4

0800c4b8 <__libc_init_array>:
 800c4b8:	b570      	push	{r4, r5, r6, lr}
 800c4ba:	4d0d      	ldr	r5, [pc, #52]	@ (800c4f0 <__libc_init_array+0x38>)
 800c4bc:	4c0d      	ldr	r4, [pc, #52]	@ (800c4f4 <__libc_init_array+0x3c>)
 800c4be:	1b64      	subs	r4, r4, r5
 800c4c0:	10a4      	asrs	r4, r4, #2
 800c4c2:	2600      	movs	r6, #0
 800c4c4:	42a6      	cmp	r6, r4
 800c4c6:	d109      	bne.n	800c4dc <__libc_init_array+0x24>
 800c4c8:	4d0b      	ldr	r5, [pc, #44]	@ (800c4f8 <__libc_init_array+0x40>)
 800c4ca:	4c0c      	ldr	r4, [pc, #48]	@ (800c4fc <__libc_init_array+0x44>)
 800c4cc:	f001 ff48 	bl	800e360 <_init>
 800c4d0:	1b64      	subs	r4, r4, r5
 800c4d2:	10a4      	asrs	r4, r4, #2
 800c4d4:	2600      	movs	r6, #0
 800c4d6:	42a6      	cmp	r6, r4
 800c4d8:	d105      	bne.n	800c4e6 <__libc_init_array+0x2e>
 800c4da:	bd70      	pop	{r4, r5, r6, pc}
 800c4dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4e0:	4798      	blx	r3
 800c4e2:	3601      	adds	r6, #1
 800c4e4:	e7ee      	b.n	800c4c4 <__libc_init_array+0xc>
 800c4e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4ea:	4798      	blx	r3
 800c4ec:	3601      	adds	r6, #1
 800c4ee:	e7f2      	b.n	800c4d6 <__libc_init_array+0x1e>
 800c4f0:	0800e6b0 	.word	0x0800e6b0
 800c4f4:	0800e6b0 	.word	0x0800e6b0
 800c4f8:	0800e6b0 	.word	0x0800e6b0
 800c4fc:	0800e6b4 	.word	0x0800e6b4

0800c500 <__retarget_lock_acquire_recursive>:
 800c500:	4770      	bx	lr

0800c502 <__retarget_lock_release_recursive>:
 800c502:	4770      	bx	lr

0800c504 <strcpy>:
 800c504:	4603      	mov	r3, r0
 800c506:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c50a:	f803 2b01 	strb.w	r2, [r3], #1
 800c50e:	2a00      	cmp	r2, #0
 800c510:	d1f9      	bne.n	800c506 <strcpy+0x2>
 800c512:	4770      	bx	lr

0800c514 <memcpy>:
 800c514:	440a      	add	r2, r1
 800c516:	4291      	cmp	r1, r2
 800c518:	f100 33ff 	add.w	r3, r0, #4294967295
 800c51c:	d100      	bne.n	800c520 <memcpy+0xc>
 800c51e:	4770      	bx	lr
 800c520:	b510      	push	{r4, lr}
 800c522:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c526:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c52a:	4291      	cmp	r1, r2
 800c52c:	d1f9      	bne.n	800c522 <memcpy+0xe>
 800c52e:	bd10      	pop	{r4, pc}

0800c530 <_free_r>:
 800c530:	b538      	push	{r3, r4, r5, lr}
 800c532:	4605      	mov	r5, r0
 800c534:	2900      	cmp	r1, #0
 800c536:	d041      	beq.n	800c5bc <_free_r+0x8c>
 800c538:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c53c:	1f0c      	subs	r4, r1, #4
 800c53e:	2b00      	cmp	r3, #0
 800c540:	bfb8      	it	lt
 800c542:	18e4      	addlt	r4, r4, r3
 800c544:	f000 f8e0 	bl	800c708 <__malloc_lock>
 800c548:	4a1d      	ldr	r2, [pc, #116]	@ (800c5c0 <_free_r+0x90>)
 800c54a:	6813      	ldr	r3, [r2, #0]
 800c54c:	b933      	cbnz	r3, 800c55c <_free_r+0x2c>
 800c54e:	6063      	str	r3, [r4, #4]
 800c550:	6014      	str	r4, [r2, #0]
 800c552:	4628      	mov	r0, r5
 800c554:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c558:	f000 b8dc 	b.w	800c714 <__malloc_unlock>
 800c55c:	42a3      	cmp	r3, r4
 800c55e:	d908      	bls.n	800c572 <_free_r+0x42>
 800c560:	6820      	ldr	r0, [r4, #0]
 800c562:	1821      	adds	r1, r4, r0
 800c564:	428b      	cmp	r3, r1
 800c566:	bf01      	itttt	eq
 800c568:	6819      	ldreq	r1, [r3, #0]
 800c56a:	685b      	ldreq	r3, [r3, #4]
 800c56c:	1809      	addeq	r1, r1, r0
 800c56e:	6021      	streq	r1, [r4, #0]
 800c570:	e7ed      	b.n	800c54e <_free_r+0x1e>
 800c572:	461a      	mov	r2, r3
 800c574:	685b      	ldr	r3, [r3, #4]
 800c576:	b10b      	cbz	r3, 800c57c <_free_r+0x4c>
 800c578:	42a3      	cmp	r3, r4
 800c57a:	d9fa      	bls.n	800c572 <_free_r+0x42>
 800c57c:	6811      	ldr	r1, [r2, #0]
 800c57e:	1850      	adds	r0, r2, r1
 800c580:	42a0      	cmp	r0, r4
 800c582:	d10b      	bne.n	800c59c <_free_r+0x6c>
 800c584:	6820      	ldr	r0, [r4, #0]
 800c586:	4401      	add	r1, r0
 800c588:	1850      	adds	r0, r2, r1
 800c58a:	4283      	cmp	r3, r0
 800c58c:	6011      	str	r1, [r2, #0]
 800c58e:	d1e0      	bne.n	800c552 <_free_r+0x22>
 800c590:	6818      	ldr	r0, [r3, #0]
 800c592:	685b      	ldr	r3, [r3, #4]
 800c594:	6053      	str	r3, [r2, #4]
 800c596:	4408      	add	r0, r1
 800c598:	6010      	str	r0, [r2, #0]
 800c59a:	e7da      	b.n	800c552 <_free_r+0x22>
 800c59c:	d902      	bls.n	800c5a4 <_free_r+0x74>
 800c59e:	230c      	movs	r3, #12
 800c5a0:	602b      	str	r3, [r5, #0]
 800c5a2:	e7d6      	b.n	800c552 <_free_r+0x22>
 800c5a4:	6820      	ldr	r0, [r4, #0]
 800c5a6:	1821      	adds	r1, r4, r0
 800c5a8:	428b      	cmp	r3, r1
 800c5aa:	bf04      	itt	eq
 800c5ac:	6819      	ldreq	r1, [r3, #0]
 800c5ae:	685b      	ldreq	r3, [r3, #4]
 800c5b0:	6063      	str	r3, [r4, #4]
 800c5b2:	bf04      	itt	eq
 800c5b4:	1809      	addeq	r1, r1, r0
 800c5b6:	6021      	streq	r1, [r4, #0]
 800c5b8:	6054      	str	r4, [r2, #4]
 800c5ba:	e7ca      	b.n	800c552 <_free_r+0x22>
 800c5bc:	bd38      	pop	{r3, r4, r5, pc}
 800c5be:	bf00      	nop
 800c5c0:	20000a44 	.word	0x20000a44

0800c5c4 <sbrk_aligned>:
 800c5c4:	b570      	push	{r4, r5, r6, lr}
 800c5c6:	4e0f      	ldr	r6, [pc, #60]	@ (800c604 <sbrk_aligned+0x40>)
 800c5c8:	460c      	mov	r4, r1
 800c5ca:	6831      	ldr	r1, [r6, #0]
 800c5cc:	4605      	mov	r5, r0
 800c5ce:	b911      	cbnz	r1, 800c5d6 <sbrk_aligned+0x12>
 800c5d0:	f000 fba4 	bl	800cd1c <_sbrk_r>
 800c5d4:	6030      	str	r0, [r6, #0]
 800c5d6:	4621      	mov	r1, r4
 800c5d8:	4628      	mov	r0, r5
 800c5da:	f000 fb9f 	bl	800cd1c <_sbrk_r>
 800c5de:	1c43      	adds	r3, r0, #1
 800c5e0:	d103      	bne.n	800c5ea <sbrk_aligned+0x26>
 800c5e2:	f04f 34ff 	mov.w	r4, #4294967295
 800c5e6:	4620      	mov	r0, r4
 800c5e8:	bd70      	pop	{r4, r5, r6, pc}
 800c5ea:	1cc4      	adds	r4, r0, #3
 800c5ec:	f024 0403 	bic.w	r4, r4, #3
 800c5f0:	42a0      	cmp	r0, r4
 800c5f2:	d0f8      	beq.n	800c5e6 <sbrk_aligned+0x22>
 800c5f4:	1a21      	subs	r1, r4, r0
 800c5f6:	4628      	mov	r0, r5
 800c5f8:	f000 fb90 	bl	800cd1c <_sbrk_r>
 800c5fc:	3001      	adds	r0, #1
 800c5fe:	d1f2      	bne.n	800c5e6 <sbrk_aligned+0x22>
 800c600:	e7ef      	b.n	800c5e2 <sbrk_aligned+0x1e>
 800c602:	bf00      	nop
 800c604:	20000a40 	.word	0x20000a40

0800c608 <_malloc_r>:
 800c608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c60c:	1ccd      	adds	r5, r1, #3
 800c60e:	f025 0503 	bic.w	r5, r5, #3
 800c612:	3508      	adds	r5, #8
 800c614:	2d0c      	cmp	r5, #12
 800c616:	bf38      	it	cc
 800c618:	250c      	movcc	r5, #12
 800c61a:	2d00      	cmp	r5, #0
 800c61c:	4606      	mov	r6, r0
 800c61e:	db01      	blt.n	800c624 <_malloc_r+0x1c>
 800c620:	42a9      	cmp	r1, r5
 800c622:	d904      	bls.n	800c62e <_malloc_r+0x26>
 800c624:	230c      	movs	r3, #12
 800c626:	6033      	str	r3, [r6, #0]
 800c628:	2000      	movs	r0, #0
 800c62a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c62e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c704 <_malloc_r+0xfc>
 800c632:	f000 f869 	bl	800c708 <__malloc_lock>
 800c636:	f8d8 3000 	ldr.w	r3, [r8]
 800c63a:	461c      	mov	r4, r3
 800c63c:	bb44      	cbnz	r4, 800c690 <_malloc_r+0x88>
 800c63e:	4629      	mov	r1, r5
 800c640:	4630      	mov	r0, r6
 800c642:	f7ff ffbf 	bl	800c5c4 <sbrk_aligned>
 800c646:	1c43      	adds	r3, r0, #1
 800c648:	4604      	mov	r4, r0
 800c64a:	d158      	bne.n	800c6fe <_malloc_r+0xf6>
 800c64c:	f8d8 4000 	ldr.w	r4, [r8]
 800c650:	4627      	mov	r7, r4
 800c652:	2f00      	cmp	r7, #0
 800c654:	d143      	bne.n	800c6de <_malloc_r+0xd6>
 800c656:	2c00      	cmp	r4, #0
 800c658:	d04b      	beq.n	800c6f2 <_malloc_r+0xea>
 800c65a:	6823      	ldr	r3, [r4, #0]
 800c65c:	4639      	mov	r1, r7
 800c65e:	4630      	mov	r0, r6
 800c660:	eb04 0903 	add.w	r9, r4, r3
 800c664:	f000 fb5a 	bl	800cd1c <_sbrk_r>
 800c668:	4581      	cmp	r9, r0
 800c66a:	d142      	bne.n	800c6f2 <_malloc_r+0xea>
 800c66c:	6821      	ldr	r1, [r4, #0]
 800c66e:	1a6d      	subs	r5, r5, r1
 800c670:	4629      	mov	r1, r5
 800c672:	4630      	mov	r0, r6
 800c674:	f7ff ffa6 	bl	800c5c4 <sbrk_aligned>
 800c678:	3001      	adds	r0, #1
 800c67a:	d03a      	beq.n	800c6f2 <_malloc_r+0xea>
 800c67c:	6823      	ldr	r3, [r4, #0]
 800c67e:	442b      	add	r3, r5
 800c680:	6023      	str	r3, [r4, #0]
 800c682:	f8d8 3000 	ldr.w	r3, [r8]
 800c686:	685a      	ldr	r2, [r3, #4]
 800c688:	bb62      	cbnz	r2, 800c6e4 <_malloc_r+0xdc>
 800c68a:	f8c8 7000 	str.w	r7, [r8]
 800c68e:	e00f      	b.n	800c6b0 <_malloc_r+0xa8>
 800c690:	6822      	ldr	r2, [r4, #0]
 800c692:	1b52      	subs	r2, r2, r5
 800c694:	d420      	bmi.n	800c6d8 <_malloc_r+0xd0>
 800c696:	2a0b      	cmp	r2, #11
 800c698:	d917      	bls.n	800c6ca <_malloc_r+0xc2>
 800c69a:	1961      	adds	r1, r4, r5
 800c69c:	42a3      	cmp	r3, r4
 800c69e:	6025      	str	r5, [r4, #0]
 800c6a0:	bf18      	it	ne
 800c6a2:	6059      	strne	r1, [r3, #4]
 800c6a4:	6863      	ldr	r3, [r4, #4]
 800c6a6:	bf08      	it	eq
 800c6a8:	f8c8 1000 	streq.w	r1, [r8]
 800c6ac:	5162      	str	r2, [r4, r5]
 800c6ae:	604b      	str	r3, [r1, #4]
 800c6b0:	4630      	mov	r0, r6
 800c6b2:	f000 f82f 	bl	800c714 <__malloc_unlock>
 800c6b6:	f104 000b 	add.w	r0, r4, #11
 800c6ba:	1d23      	adds	r3, r4, #4
 800c6bc:	f020 0007 	bic.w	r0, r0, #7
 800c6c0:	1ac2      	subs	r2, r0, r3
 800c6c2:	bf1c      	itt	ne
 800c6c4:	1a1b      	subne	r3, r3, r0
 800c6c6:	50a3      	strne	r3, [r4, r2]
 800c6c8:	e7af      	b.n	800c62a <_malloc_r+0x22>
 800c6ca:	6862      	ldr	r2, [r4, #4]
 800c6cc:	42a3      	cmp	r3, r4
 800c6ce:	bf0c      	ite	eq
 800c6d0:	f8c8 2000 	streq.w	r2, [r8]
 800c6d4:	605a      	strne	r2, [r3, #4]
 800c6d6:	e7eb      	b.n	800c6b0 <_malloc_r+0xa8>
 800c6d8:	4623      	mov	r3, r4
 800c6da:	6864      	ldr	r4, [r4, #4]
 800c6dc:	e7ae      	b.n	800c63c <_malloc_r+0x34>
 800c6de:	463c      	mov	r4, r7
 800c6e0:	687f      	ldr	r7, [r7, #4]
 800c6e2:	e7b6      	b.n	800c652 <_malloc_r+0x4a>
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	685b      	ldr	r3, [r3, #4]
 800c6e8:	42a3      	cmp	r3, r4
 800c6ea:	d1fb      	bne.n	800c6e4 <_malloc_r+0xdc>
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	6053      	str	r3, [r2, #4]
 800c6f0:	e7de      	b.n	800c6b0 <_malloc_r+0xa8>
 800c6f2:	230c      	movs	r3, #12
 800c6f4:	6033      	str	r3, [r6, #0]
 800c6f6:	4630      	mov	r0, r6
 800c6f8:	f000 f80c 	bl	800c714 <__malloc_unlock>
 800c6fc:	e794      	b.n	800c628 <_malloc_r+0x20>
 800c6fe:	6005      	str	r5, [r0, #0]
 800c700:	e7d6      	b.n	800c6b0 <_malloc_r+0xa8>
 800c702:	bf00      	nop
 800c704:	20000a44 	.word	0x20000a44

0800c708 <__malloc_lock>:
 800c708:	4801      	ldr	r0, [pc, #4]	@ (800c710 <__malloc_lock+0x8>)
 800c70a:	f7ff bef9 	b.w	800c500 <__retarget_lock_acquire_recursive>
 800c70e:	bf00      	nop
 800c710:	20000a3c 	.word	0x20000a3c

0800c714 <__malloc_unlock>:
 800c714:	4801      	ldr	r0, [pc, #4]	@ (800c71c <__malloc_unlock+0x8>)
 800c716:	f7ff bef4 	b.w	800c502 <__retarget_lock_release_recursive>
 800c71a:	bf00      	nop
 800c71c:	20000a3c 	.word	0x20000a3c

0800c720 <__ssputs_r>:
 800c720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c724:	688e      	ldr	r6, [r1, #8]
 800c726:	461f      	mov	r7, r3
 800c728:	42be      	cmp	r6, r7
 800c72a:	680b      	ldr	r3, [r1, #0]
 800c72c:	4682      	mov	sl, r0
 800c72e:	460c      	mov	r4, r1
 800c730:	4690      	mov	r8, r2
 800c732:	d82d      	bhi.n	800c790 <__ssputs_r+0x70>
 800c734:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c738:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c73c:	d026      	beq.n	800c78c <__ssputs_r+0x6c>
 800c73e:	6965      	ldr	r5, [r4, #20]
 800c740:	6909      	ldr	r1, [r1, #16]
 800c742:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c746:	eba3 0901 	sub.w	r9, r3, r1
 800c74a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c74e:	1c7b      	adds	r3, r7, #1
 800c750:	444b      	add	r3, r9
 800c752:	106d      	asrs	r5, r5, #1
 800c754:	429d      	cmp	r5, r3
 800c756:	bf38      	it	cc
 800c758:	461d      	movcc	r5, r3
 800c75a:	0553      	lsls	r3, r2, #21
 800c75c:	d527      	bpl.n	800c7ae <__ssputs_r+0x8e>
 800c75e:	4629      	mov	r1, r5
 800c760:	f7ff ff52 	bl	800c608 <_malloc_r>
 800c764:	4606      	mov	r6, r0
 800c766:	b360      	cbz	r0, 800c7c2 <__ssputs_r+0xa2>
 800c768:	6921      	ldr	r1, [r4, #16]
 800c76a:	464a      	mov	r2, r9
 800c76c:	f7ff fed2 	bl	800c514 <memcpy>
 800c770:	89a3      	ldrh	r3, [r4, #12]
 800c772:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c77a:	81a3      	strh	r3, [r4, #12]
 800c77c:	6126      	str	r6, [r4, #16]
 800c77e:	6165      	str	r5, [r4, #20]
 800c780:	444e      	add	r6, r9
 800c782:	eba5 0509 	sub.w	r5, r5, r9
 800c786:	6026      	str	r6, [r4, #0]
 800c788:	60a5      	str	r5, [r4, #8]
 800c78a:	463e      	mov	r6, r7
 800c78c:	42be      	cmp	r6, r7
 800c78e:	d900      	bls.n	800c792 <__ssputs_r+0x72>
 800c790:	463e      	mov	r6, r7
 800c792:	6820      	ldr	r0, [r4, #0]
 800c794:	4632      	mov	r2, r6
 800c796:	4641      	mov	r1, r8
 800c798:	f000 faa6 	bl	800cce8 <memmove>
 800c79c:	68a3      	ldr	r3, [r4, #8]
 800c79e:	1b9b      	subs	r3, r3, r6
 800c7a0:	60a3      	str	r3, [r4, #8]
 800c7a2:	6823      	ldr	r3, [r4, #0]
 800c7a4:	4433      	add	r3, r6
 800c7a6:	6023      	str	r3, [r4, #0]
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7ae:	462a      	mov	r2, r5
 800c7b0:	f000 fac4 	bl	800cd3c <_realloc_r>
 800c7b4:	4606      	mov	r6, r0
 800c7b6:	2800      	cmp	r0, #0
 800c7b8:	d1e0      	bne.n	800c77c <__ssputs_r+0x5c>
 800c7ba:	6921      	ldr	r1, [r4, #16]
 800c7bc:	4650      	mov	r0, sl
 800c7be:	f7ff feb7 	bl	800c530 <_free_r>
 800c7c2:	230c      	movs	r3, #12
 800c7c4:	f8ca 3000 	str.w	r3, [sl]
 800c7c8:	89a3      	ldrh	r3, [r4, #12]
 800c7ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7ce:	81a3      	strh	r3, [r4, #12]
 800c7d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c7d4:	e7e9      	b.n	800c7aa <__ssputs_r+0x8a>
	...

0800c7d8 <_svfiprintf_r>:
 800c7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7dc:	4698      	mov	r8, r3
 800c7de:	898b      	ldrh	r3, [r1, #12]
 800c7e0:	061b      	lsls	r3, r3, #24
 800c7e2:	b09d      	sub	sp, #116	@ 0x74
 800c7e4:	4607      	mov	r7, r0
 800c7e6:	460d      	mov	r5, r1
 800c7e8:	4614      	mov	r4, r2
 800c7ea:	d510      	bpl.n	800c80e <_svfiprintf_r+0x36>
 800c7ec:	690b      	ldr	r3, [r1, #16]
 800c7ee:	b973      	cbnz	r3, 800c80e <_svfiprintf_r+0x36>
 800c7f0:	2140      	movs	r1, #64	@ 0x40
 800c7f2:	f7ff ff09 	bl	800c608 <_malloc_r>
 800c7f6:	6028      	str	r0, [r5, #0]
 800c7f8:	6128      	str	r0, [r5, #16]
 800c7fa:	b930      	cbnz	r0, 800c80a <_svfiprintf_r+0x32>
 800c7fc:	230c      	movs	r3, #12
 800c7fe:	603b      	str	r3, [r7, #0]
 800c800:	f04f 30ff 	mov.w	r0, #4294967295
 800c804:	b01d      	add	sp, #116	@ 0x74
 800c806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c80a:	2340      	movs	r3, #64	@ 0x40
 800c80c:	616b      	str	r3, [r5, #20]
 800c80e:	2300      	movs	r3, #0
 800c810:	9309      	str	r3, [sp, #36]	@ 0x24
 800c812:	2320      	movs	r3, #32
 800c814:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c818:	f8cd 800c 	str.w	r8, [sp, #12]
 800c81c:	2330      	movs	r3, #48	@ 0x30
 800c81e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c9bc <_svfiprintf_r+0x1e4>
 800c822:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c826:	f04f 0901 	mov.w	r9, #1
 800c82a:	4623      	mov	r3, r4
 800c82c:	469a      	mov	sl, r3
 800c82e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c832:	b10a      	cbz	r2, 800c838 <_svfiprintf_r+0x60>
 800c834:	2a25      	cmp	r2, #37	@ 0x25
 800c836:	d1f9      	bne.n	800c82c <_svfiprintf_r+0x54>
 800c838:	ebba 0b04 	subs.w	fp, sl, r4
 800c83c:	d00b      	beq.n	800c856 <_svfiprintf_r+0x7e>
 800c83e:	465b      	mov	r3, fp
 800c840:	4622      	mov	r2, r4
 800c842:	4629      	mov	r1, r5
 800c844:	4638      	mov	r0, r7
 800c846:	f7ff ff6b 	bl	800c720 <__ssputs_r>
 800c84a:	3001      	adds	r0, #1
 800c84c:	f000 80a7 	beq.w	800c99e <_svfiprintf_r+0x1c6>
 800c850:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c852:	445a      	add	r2, fp
 800c854:	9209      	str	r2, [sp, #36]	@ 0x24
 800c856:	f89a 3000 	ldrb.w	r3, [sl]
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	f000 809f 	beq.w	800c99e <_svfiprintf_r+0x1c6>
 800c860:	2300      	movs	r3, #0
 800c862:	f04f 32ff 	mov.w	r2, #4294967295
 800c866:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c86a:	f10a 0a01 	add.w	sl, sl, #1
 800c86e:	9304      	str	r3, [sp, #16]
 800c870:	9307      	str	r3, [sp, #28]
 800c872:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c876:	931a      	str	r3, [sp, #104]	@ 0x68
 800c878:	4654      	mov	r4, sl
 800c87a:	2205      	movs	r2, #5
 800c87c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c880:	484e      	ldr	r0, [pc, #312]	@ (800c9bc <_svfiprintf_r+0x1e4>)
 800c882:	f7f3 fca5 	bl	80001d0 <memchr>
 800c886:	9a04      	ldr	r2, [sp, #16]
 800c888:	b9d8      	cbnz	r0, 800c8c2 <_svfiprintf_r+0xea>
 800c88a:	06d0      	lsls	r0, r2, #27
 800c88c:	bf44      	itt	mi
 800c88e:	2320      	movmi	r3, #32
 800c890:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c894:	0711      	lsls	r1, r2, #28
 800c896:	bf44      	itt	mi
 800c898:	232b      	movmi	r3, #43	@ 0x2b
 800c89a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c89e:	f89a 3000 	ldrb.w	r3, [sl]
 800c8a2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8a4:	d015      	beq.n	800c8d2 <_svfiprintf_r+0xfa>
 800c8a6:	9a07      	ldr	r2, [sp, #28]
 800c8a8:	4654      	mov	r4, sl
 800c8aa:	2000      	movs	r0, #0
 800c8ac:	f04f 0c0a 	mov.w	ip, #10
 800c8b0:	4621      	mov	r1, r4
 800c8b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8b6:	3b30      	subs	r3, #48	@ 0x30
 800c8b8:	2b09      	cmp	r3, #9
 800c8ba:	d94b      	bls.n	800c954 <_svfiprintf_r+0x17c>
 800c8bc:	b1b0      	cbz	r0, 800c8ec <_svfiprintf_r+0x114>
 800c8be:	9207      	str	r2, [sp, #28]
 800c8c0:	e014      	b.n	800c8ec <_svfiprintf_r+0x114>
 800c8c2:	eba0 0308 	sub.w	r3, r0, r8
 800c8c6:	fa09 f303 	lsl.w	r3, r9, r3
 800c8ca:	4313      	orrs	r3, r2
 800c8cc:	9304      	str	r3, [sp, #16]
 800c8ce:	46a2      	mov	sl, r4
 800c8d0:	e7d2      	b.n	800c878 <_svfiprintf_r+0xa0>
 800c8d2:	9b03      	ldr	r3, [sp, #12]
 800c8d4:	1d19      	adds	r1, r3, #4
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	9103      	str	r1, [sp, #12]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	bfbb      	ittet	lt
 800c8de:	425b      	neglt	r3, r3
 800c8e0:	f042 0202 	orrlt.w	r2, r2, #2
 800c8e4:	9307      	strge	r3, [sp, #28]
 800c8e6:	9307      	strlt	r3, [sp, #28]
 800c8e8:	bfb8      	it	lt
 800c8ea:	9204      	strlt	r2, [sp, #16]
 800c8ec:	7823      	ldrb	r3, [r4, #0]
 800c8ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800c8f0:	d10a      	bne.n	800c908 <_svfiprintf_r+0x130>
 800c8f2:	7863      	ldrb	r3, [r4, #1]
 800c8f4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8f6:	d132      	bne.n	800c95e <_svfiprintf_r+0x186>
 800c8f8:	9b03      	ldr	r3, [sp, #12]
 800c8fa:	1d1a      	adds	r2, r3, #4
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	9203      	str	r2, [sp, #12]
 800c900:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c904:	3402      	adds	r4, #2
 800c906:	9305      	str	r3, [sp, #20]
 800c908:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c9cc <_svfiprintf_r+0x1f4>
 800c90c:	7821      	ldrb	r1, [r4, #0]
 800c90e:	2203      	movs	r2, #3
 800c910:	4650      	mov	r0, sl
 800c912:	f7f3 fc5d 	bl	80001d0 <memchr>
 800c916:	b138      	cbz	r0, 800c928 <_svfiprintf_r+0x150>
 800c918:	9b04      	ldr	r3, [sp, #16]
 800c91a:	eba0 000a 	sub.w	r0, r0, sl
 800c91e:	2240      	movs	r2, #64	@ 0x40
 800c920:	4082      	lsls	r2, r0
 800c922:	4313      	orrs	r3, r2
 800c924:	3401      	adds	r4, #1
 800c926:	9304      	str	r3, [sp, #16]
 800c928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c92c:	4824      	ldr	r0, [pc, #144]	@ (800c9c0 <_svfiprintf_r+0x1e8>)
 800c92e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c932:	2206      	movs	r2, #6
 800c934:	f7f3 fc4c 	bl	80001d0 <memchr>
 800c938:	2800      	cmp	r0, #0
 800c93a:	d036      	beq.n	800c9aa <_svfiprintf_r+0x1d2>
 800c93c:	4b21      	ldr	r3, [pc, #132]	@ (800c9c4 <_svfiprintf_r+0x1ec>)
 800c93e:	bb1b      	cbnz	r3, 800c988 <_svfiprintf_r+0x1b0>
 800c940:	9b03      	ldr	r3, [sp, #12]
 800c942:	3307      	adds	r3, #7
 800c944:	f023 0307 	bic.w	r3, r3, #7
 800c948:	3308      	adds	r3, #8
 800c94a:	9303      	str	r3, [sp, #12]
 800c94c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c94e:	4433      	add	r3, r6
 800c950:	9309      	str	r3, [sp, #36]	@ 0x24
 800c952:	e76a      	b.n	800c82a <_svfiprintf_r+0x52>
 800c954:	fb0c 3202 	mla	r2, ip, r2, r3
 800c958:	460c      	mov	r4, r1
 800c95a:	2001      	movs	r0, #1
 800c95c:	e7a8      	b.n	800c8b0 <_svfiprintf_r+0xd8>
 800c95e:	2300      	movs	r3, #0
 800c960:	3401      	adds	r4, #1
 800c962:	9305      	str	r3, [sp, #20]
 800c964:	4619      	mov	r1, r3
 800c966:	f04f 0c0a 	mov.w	ip, #10
 800c96a:	4620      	mov	r0, r4
 800c96c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c970:	3a30      	subs	r2, #48	@ 0x30
 800c972:	2a09      	cmp	r2, #9
 800c974:	d903      	bls.n	800c97e <_svfiprintf_r+0x1a6>
 800c976:	2b00      	cmp	r3, #0
 800c978:	d0c6      	beq.n	800c908 <_svfiprintf_r+0x130>
 800c97a:	9105      	str	r1, [sp, #20]
 800c97c:	e7c4      	b.n	800c908 <_svfiprintf_r+0x130>
 800c97e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c982:	4604      	mov	r4, r0
 800c984:	2301      	movs	r3, #1
 800c986:	e7f0      	b.n	800c96a <_svfiprintf_r+0x192>
 800c988:	ab03      	add	r3, sp, #12
 800c98a:	9300      	str	r3, [sp, #0]
 800c98c:	462a      	mov	r2, r5
 800c98e:	4b0e      	ldr	r3, [pc, #56]	@ (800c9c8 <_svfiprintf_r+0x1f0>)
 800c990:	a904      	add	r1, sp, #16
 800c992:	4638      	mov	r0, r7
 800c994:	f3af 8000 	nop.w
 800c998:	1c42      	adds	r2, r0, #1
 800c99a:	4606      	mov	r6, r0
 800c99c:	d1d6      	bne.n	800c94c <_svfiprintf_r+0x174>
 800c99e:	89ab      	ldrh	r3, [r5, #12]
 800c9a0:	065b      	lsls	r3, r3, #25
 800c9a2:	f53f af2d 	bmi.w	800c800 <_svfiprintf_r+0x28>
 800c9a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c9a8:	e72c      	b.n	800c804 <_svfiprintf_r+0x2c>
 800c9aa:	ab03      	add	r3, sp, #12
 800c9ac:	9300      	str	r3, [sp, #0]
 800c9ae:	462a      	mov	r2, r5
 800c9b0:	4b05      	ldr	r3, [pc, #20]	@ (800c9c8 <_svfiprintf_r+0x1f0>)
 800c9b2:	a904      	add	r1, sp, #16
 800c9b4:	4638      	mov	r0, r7
 800c9b6:	f000 f879 	bl	800caac <_printf_i>
 800c9ba:	e7ed      	b.n	800c998 <_svfiprintf_r+0x1c0>
 800c9bc:	0800e42c 	.word	0x0800e42c
 800c9c0:	0800e436 	.word	0x0800e436
 800c9c4:	00000000 	.word	0x00000000
 800c9c8:	0800c721 	.word	0x0800c721
 800c9cc:	0800e432 	.word	0x0800e432

0800c9d0 <_printf_common>:
 800c9d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9d4:	4616      	mov	r6, r2
 800c9d6:	4698      	mov	r8, r3
 800c9d8:	688a      	ldr	r2, [r1, #8]
 800c9da:	690b      	ldr	r3, [r1, #16]
 800c9dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c9e0:	4293      	cmp	r3, r2
 800c9e2:	bfb8      	it	lt
 800c9e4:	4613      	movlt	r3, r2
 800c9e6:	6033      	str	r3, [r6, #0]
 800c9e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c9ec:	4607      	mov	r7, r0
 800c9ee:	460c      	mov	r4, r1
 800c9f0:	b10a      	cbz	r2, 800c9f6 <_printf_common+0x26>
 800c9f2:	3301      	adds	r3, #1
 800c9f4:	6033      	str	r3, [r6, #0]
 800c9f6:	6823      	ldr	r3, [r4, #0]
 800c9f8:	0699      	lsls	r1, r3, #26
 800c9fa:	bf42      	ittt	mi
 800c9fc:	6833      	ldrmi	r3, [r6, #0]
 800c9fe:	3302      	addmi	r3, #2
 800ca00:	6033      	strmi	r3, [r6, #0]
 800ca02:	6825      	ldr	r5, [r4, #0]
 800ca04:	f015 0506 	ands.w	r5, r5, #6
 800ca08:	d106      	bne.n	800ca18 <_printf_common+0x48>
 800ca0a:	f104 0a19 	add.w	sl, r4, #25
 800ca0e:	68e3      	ldr	r3, [r4, #12]
 800ca10:	6832      	ldr	r2, [r6, #0]
 800ca12:	1a9b      	subs	r3, r3, r2
 800ca14:	42ab      	cmp	r3, r5
 800ca16:	dc26      	bgt.n	800ca66 <_printf_common+0x96>
 800ca18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ca1c:	6822      	ldr	r2, [r4, #0]
 800ca1e:	3b00      	subs	r3, #0
 800ca20:	bf18      	it	ne
 800ca22:	2301      	movne	r3, #1
 800ca24:	0692      	lsls	r2, r2, #26
 800ca26:	d42b      	bmi.n	800ca80 <_printf_common+0xb0>
 800ca28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ca2c:	4641      	mov	r1, r8
 800ca2e:	4638      	mov	r0, r7
 800ca30:	47c8      	blx	r9
 800ca32:	3001      	adds	r0, #1
 800ca34:	d01e      	beq.n	800ca74 <_printf_common+0xa4>
 800ca36:	6823      	ldr	r3, [r4, #0]
 800ca38:	6922      	ldr	r2, [r4, #16]
 800ca3a:	f003 0306 	and.w	r3, r3, #6
 800ca3e:	2b04      	cmp	r3, #4
 800ca40:	bf02      	ittt	eq
 800ca42:	68e5      	ldreq	r5, [r4, #12]
 800ca44:	6833      	ldreq	r3, [r6, #0]
 800ca46:	1aed      	subeq	r5, r5, r3
 800ca48:	68a3      	ldr	r3, [r4, #8]
 800ca4a:	bf0c      	ite	eq
 800ca4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ca50:	2500      	movne	r5, #0
 800ca52:	4293      	cmp	r3, r2
 800ca54:	bfc4      	itt	gt
 800ca56:	1a9b      	subgt	r3, r3, r2
 800ca58:	18ed      	addgt	r5, r5, r3
 800ca5a:	2600      	movs	r6, #0
 800ca5c:	341a      	adds	r4, #26
 800ca5e:	42b5      	cmp	r5, r6
 800ca60:	d11a      	bne.n	800ca98 <_printf_common+0xc8>
 800ca62:	2000      	movs	r0, #0
 800ca64:	e008      	b.n	800ca78 <_printf_common+0xa8>
 800ca66:	2301      	movs	r3, #1
 800ca68:	4652      	mov	r2, sl
 800ca6a:	4641      	mov	r1, r8
 800ca6c:	4638      	mov	r0, r7
 800ca6e:	47c8      	blx	r9
 800ca70:	3001      	adds	r0, #1
 800ca72:	d103      	bne.n	800ca7c <_printf_common+0xac>
 800ca74:	f04f 30ff 	mov.w	r0, #4294967295
 800ca78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca7c:	3501      	adds	r5, #1
 800ca7e:	e7c6      	b.n	800ca0e <_printf_common+0x3e>
 800ca80:	18e1      	adds	r1, r4, r3
 800ca82:	1c5a      	adds	r2, r3, #1
 800ca84:	2030      	movs	r0, #48	@ 0x30
 800ca86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ca8a:	4422      	add	r2, r4
 800ca8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ca90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ca94:	3302      	adds	r3, #2
 800ca96:	e7c7      	b.n	800ca28 <_printf_common+0x58>
 800ca98:	2301      	movs	r3, #1
 800ca9a:	4622      	mov	r2, r4
 800ca9c:	4641      	mov	r1, r8
 800ca9e:	4638      	mov	r0, r7
 800caa0:	47c8      	blx	r9
 800caa2:	3001      	adds	r0, #1
 800caa4:	d0e6      	beq.n	800ca74 <_printf_common+0xa4>
 800caa6:	3601      	adds	r6, #1
 800caa8:	e7d9      	b.n	800ca5e <_printf_common+0x8e>
	...

0800caac <_printf_i>:
 800caac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cab0:	7e0f      	ldrb	r7, [r1, #24]
 800cab2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cab4:	2f78      	cmp	r7, #120	@ 0x78
 800cab6:	4691      	mov	r9, r2
 800cab8:	4680      	mov	r8, r0
 800caba:	460c      	mov	r4, r1
 800cabc:	469a      	mov	sl, r3
 800cabe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cac2:	d807      	bhi.n	800cad4 <_printf_i+0x28>
 800cac4:	2f62      	cmp	r7, #98	@ 0x62
 800cac6:	d80a      	bhi.n	800cade <_printf_i+0x32>
 800cac8:	2f00      	cmp	r7, #0
 800caca:	f000 80d1 	beq.w	800cc70 <_printf_i+0x1c4>
 800cace:	2f58      	cmp	r7, #88	@ 0x58
 800cad0:	f000 80b8 	beq.w	800cc44 <_printf_i+0x198>
 800cad4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cad8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cadc:	e03a      	b.n	800cb54 <_printf_i+0xa8>
 800cade:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cae2:	2b15      	cmp	r3, #21
 800cae4:	d8f6      	bhi.n	800cad4 <_printf_i+0x28>
 800cae6:	a101      	add	r1, pc, #4	@ (adr r1, 800caec <_printf_i+0x40>)
 800cae8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800caec:	0800cb45 	.word	0x0800cb45
 800caf0:	0800cb59 	.word	0x0800cb59
 800caf4:	0800cad5 	.word	0x0800cad5
 800caf8:	0800cad5 	.word	0x0800cad5
 800cafc:	0800cad5 	.word	0x0800cad5
 800cb00:	0800cad5 	.word	0x0800cad5
 800cb04:	0800cb59 	.word	0x0800cb59
 800cb08:	0800cad5 	.word	0x0800cad5
 800cb0c:	0800cad5 	.word	0x0800cad5
 800cb10:	0800cad5 	.word	0x0800cad5
 800cb14:	0800cad5 	.word	0x0800cad5
 800cb18:	0800cc57 	.word	0x0800cc57
 800cb1c:	0800cb83 	.word	0x0800cb83
 800cb20:	0800cc11 	.word	0x0800cc11
 800cb24:	0800cad5 	.word	0x0800cad5
 800cb28:	0800cad5 	.word	0x0800cad5
 800cb2c:	0800cc79 	.word	0x0800cc79
 800cb30:	0800cad5 	.word	0x0800cad5
 800cb34:	0800cb83 	.word	0x0800cb83
 800cb38:	0800cad5 	.word	0x0800cad5
 800cb3c:	0800cad5 	.word	0x0800cad5
 800cb40:	0800cc19 	.word	0x0800cc19
 800cb44:	6833      	ldr	r3, [r6, #0]
 800cb46:	1d1a      	adds	r2, r3, #4
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	6032      	str	r2, [r6, #0]
 800cb4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cb50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800cb54:	2301      	movs	r3, #1
 800cb56:	e09c      	b.n	800cc92 <_printf_i+0x1e6>
 800cb58:	6833      	ldr	r3, [r6, #0]
 800cb5a:	6820      	ldr	r0, [r4, #0]
 800cb5c:	1d19      	adds	r1, r3, #4
 800cb5e:	6031      	str	r1, [r6, #0]
 800cb60:	0606      	lsls	r6, r0, #24
 800cb62:	d501      	bpl.n	800cb68 <_printf_i+0xbc>
 800cb64:	681d      	ldr	r5, [r3, #0]
 800cb66:	e003      	b.n	800cb70 <_printf_i+0xc4>
 800cb68:	0645      	lsls	r5, r0, #25
 800cb6a:	d5fb      	bpl.n	800cb64 <_printf_i+0xb8>
 800cb6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800cb70:	2d00      	cmp	r5, #0
 800cb72:	da03      	bge.n	800cb7c <_printf_i+0xd0>
 800cb74:	232d      	movs	r3, #45	@ 0x2d
 800cb76:	426d      	negs	r5, r5
 800cb78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb7c:	4858      	ldr	r0, [pc, #352]	@ (800cce0 <_printf_i+0x234>)
 800cb7e:	230a      	movs	r3, #10
 800cb80:	e011      	b.n	800cba6 <_printf_i+0xfa>
 800cb82:	6821      	ldr	r1, [r4, #0]
 800cb84:	6833      	ldr	r3, [r6, #0]
 800cb86:	0608      	lsls	r0, r1, #24
 800cb88:	f853 5b04 	ldr.w	r5, [r3], #4
 800cb8c:	d402      	bmi.n	800cb94 <_printf_i+0xe8>
 800cb8e:	0649      	lsls	r1, r1, #25
 800cb90:	bf48      	it	mi
 800cb92:	b2ad      	uxthmi	r5, r5
 800cb94:	2f6f      	cmp	r7, #111	@ 0x6f
 800cb96:	4852      	ldr	r0, [pc, #328]	@ (800cce0 <_printf_i+0x234>)
 800cb98:	6033      	str	r3, [r6, #0]
 800cb9a:	bf14      	ite	ne
 800cb9c:	230a      	movne	r3, #10
 800cb9e:	2308      	moveq	r3, #8
 800cba0:	2100      	movs	r1, #0
 800cba2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cba6:	6866      	ldr	r6, [r4, #4]
 800cba8:	60a6      	str	r6, [r4, #8]
 800cbaa:	2e00      	cmp	r6, #0
 800cbac:	db05      	blt.n	800cbba <_printf_i+0x10e>
 800cbae:	6821      	ldr	r1, [r4, #0]
 800cbb0:	432e      	orrs	r6, r5
 800cbb2:	f021 0104 	bic.w	r1, r1, #4
 800cbb6:	6021      	str	r1, [r4, #0]
 800cbb8:	d04b      	beq.n	800cc52 <_printf_i+0x1a6>
 800cbba:	4616      	mov	r6, r2
 800cbbc:	fbb5 f1f3 	udiv	r1, r5, r3
 800cbc0:	fb03 5711 	mls	r7, r3, r1, r5
 800cbc4:	5dc7      	ldrb	r7, [r0, r7]
 800cbc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cbca:	462f      	mov	r7, r5
 800cbcc:	42bb      	cmp	r3, r7
 800cbce:	460d      	mov	r5, r1
 800cbd0:	d9f4      	bls.n	800cbbc <_printf_i+0x110>
 800cbd2:	2b08      	cmp	r3, #8
 800cbd4:	d10b      	bne.n	800cbee <_printf_i+0x142>
 800cbd6:	6823      	ldr	r3, [r4, #0]
 800cbd8:	07df      	lsls	r7, r3, #31
 800cbda:	d508      	bpl.n	800cbee <_printf_i+0x142>
 800cbdc:	6923      	ldr	r3, [r4, #16]
 800cbde:	6861      	ldr	r1, [r4, #4]
 800cbe0:	4299      	cmp	r1, r3
 800cbe2:	bfde      	ittt	le
 800cbe4:	2330      	movle	r3, #48	@ 0x30
 800cbe6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cbea:	f106 36ff 	addle.w	r6, r6, #4294967295
 800cbee:	1b92      	subs	r2, r2, r6
 800cbf0:	6122      	str	r2, [r4, #16]
 800cbf2:	f8cd a000 	str.w	sl, [sp]
 800cbf6:	464b      	mov	r3, r9
 800cbf8:	aa03      	add	r2, sp, #12
 800cbfa:	4621      	mov	r1, r4
 800cbfc:	4640      	mov	r0, r8
 800cbfe:	f7ff fee7 	bl	800c9d0 <_printf_common>
 800cc02:	3001      	adds	r0, #1
 800cc04:	d14a      	bne.n	800cc9c <_printf_i+0x1f0>
 800cc06:	f04f 30ff 	mov.w	r0, #4294967295
 800cc0a:	b004      	add	sp, #16
 800cc0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc10:	6823      	ldr	r3, [r4, #0]
 800cc12:	f043 0320 	orr.w	r3, r3, #32
 800cc16:	6023      	str	r3, [r4, #0]
 800cc18:	4832      	ldr	r0, [pc, #200]	@ (800cce4 <_printf_i+0x238>)
 800cc1a:	2778      	movs	r7, #120	@ 0x78
 800cc1c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cc20:	6823      	ldr	r3, [r4, #0]
 800cc22:	6831      	ldr	r1, [r6, #0]
 800cc24:	061f      	lsls	r7, r3, #24
 800cc26:	f851 5b04 	ldr.w	r5, [r1], #4
 800cc2a:	d402      	bmi.n	800cc32 <_printf_i+0x186>
 800cc2c:	065f      	lsls	r7, r3, #25
 800cc2e:	bf48      	it	mi
 800cc30:	b2ad      	uxthmi	r5, r5
 800cc32:	6031      	str	r1, [r6, #0]
 800cc34:	07d9      	lsls	r1, r3, #31
 800cc36:	bf44      	itt	mi
 800cc38:	f043 0320 	orrmi.w	r3, r3, #32
 800cc3c:	6023      	strmi	r3, [r4, #0]
 800cc3e:	b11d      	cbz	r5, 800cc48 <_printf_i+0x19c>
 800cc40:	2310      	movs	r3, #16
 800cc42:	e7ad      	b.n	800cba0 <_printf_i+0xf4>
 800cc44:	4826      	ldr	r0, [pc, #152]	@ (800cce0 <_printf_i+0x234>)
 800cc46:	e7e9      	b.n	800cc1c <_printf_i+0x170>
 800cc48:	6823      	ldr	r3, [r4, #0]
 800cc4a:	f023 0320 	bic.w	r3, r3, #32
 800cc4e:	6023      	str	r3, [r4, #0]
 800cc50:	e7f6      	b.n	800cc40 <_printf_i+0x194>
 800cc52:	4616      	mov	r6, r2
 800cc54:	e7bd      	b.n	800cbd2 <_printf_i+0x126>
 800cc56:	6833      	ldr	r3, [r6, #0]
 800cc58:	6825      	ldr	r5, [r4, #0]
 800cc5a:	6961      	ldr	r1, [r4, #20]
 800cc5c:	1d18      	adds	r0, r3, #4
 800cc5e:	6030      	str	r0, [r6, #0]
 800cc60:	062e      	lsls	r6, r5, #24
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	d501      	bpl.n	800cc6a <_printf_i+0x1be>
 800cc66:	6019      	str	r1, [r3, #0]
 800cc68:	e002      	b.n	800cc70 <_printf_i+0x1c4>
 800cc6a:	0668      	lsls	r0, r5, #25
 800cc6c:	d5fb      	bpl.n	800cc66 <_printf_i+0x1ba>
 800cc6e:	8019      	strh	r1, [r3, #0]
 800cc70:	2300      	movs	r3, #0
 800cc72:	6123      	str	r3, [r4, #16]
 800cc74:	4616      	mov	r6, r2
 800cc76:	e7bc      	b.n	800cbf2 <_printf_i+0x146>
 800cc78:	6833      	ldr	r3, [r6, #0]
 800cc7a:	1d1a      	adds	r2, r3, #4
 800cc7c:	6032      	str	r2, [r6, #0]
 800cc7e:	681e      	ldr	r6, [r3, #0]
 800cc80:	6862      	ldr	r2, [r4, #4]
 800cc82:	2100      	movs	r1, #0
 800cc84:	4630      	mov	r0, r6
 800cc86:	f7f3 faa3 	bl	80001d0 <memchr>
 800cc8a:	b108      	cbz	r0, 800cc90 <_printf_i+0x1e4>
 800cc8c:	1b80      	subs	r0, r0, r6
 800cc8e:	6060      	str	r0, [r4, #4]
 800cc90:	6863      	ldr	r3, [r4, #4]
 800cc92:	6123      	str	r3, [r4, #16]
 800cc94:	2300      	movs	r3, #0
 800cc96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cc9a:	e7aa      	b.n	800cbf2 <_printf_i+0x146>
 800cc9c:	6923      	ldr	r3, [r4, #16]
 800cc9e:	4632      	mov	r2, r6
 800cca0:	4649      	mov	r1, r9
 800cca2:	4640      	mov	r0, r8
 800cca4:	47d0      	blx	sl
 800cca6:	3001      	adds	r0, #1
 800cca8:	d0ad      	beq.n	800cc06 <_printf_i+0x15a>
 800ccaa:	6823      	ldr	r3, [r4, #0]
 800ccac:	079b      	lsls	r3, r3, #30
 800ccae:	d413      	bmi.n	800ccd8 <_printf_i+0x22c>
 800ccb0:	68e0      	ldr	r0, [r4, #12]
 800ccb2:	9b03      	ldr	r3, [sp, #12]
 800ccb4:	4298      	cmp	r0, r3
 800ccb6:	bfb8      	it	lt
 800ccb8:	4618      	movlt	r0, r3
 800ccba:	e7a6      	b.n	800cc0a <_printf_i+0x15e>
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	4632      	mov	r2, r6
 800ccc0:	4649      	mov	r1, r9
 800ccc2:	4640      	mov	r0, r8
 800ccc4:	47d0      	blx	sl
 800ccc6:	3001      	adds	r0, #1
 800ccc8:	d09d      	beq.n	800cc06 <_printf_i+0x15a>
 800ccca:	3501      	adds	r5, #1
 800cccc:	68e3      	ldr	r3, [r4, #12]
 800ccce:	9903      	ldr	r1, [sp, #12]
 800ccd0:	1a5b      	subs	r3, r3, r1
 800ccd2:	42ab      	cmp	r3, r5
 800ccd4:	dcf2      	bgt.n	800ccbc <_printf_i+0x210>
 800ccd6:	e7eb      	b.n	800ccb0 <_printf_i+0x204>
 800ccd8:	2500      	movs	r5, #0
 800ccda:	f104 0619 	add.w	r6, r4, #25
 800ccde:	e7f5      	b.n	800cccc <_printf_i+0x220>
 800cce0:	0800e43d 	.word	0x0800e43d
 800cce4:	0800e44e 	.word	0x0800e44e

0800cce8 <memmove>:
 800cce8:	4288      	cmp	r0, r1
 800ccea:	b510      	push	{r4, lr}
 800ccec:	eb01 0402 	add.w	r4, r1, r2
 800ccf0:	d902      	bls.n	800ccf8 <memmove+0x10>
 800ccf2:	4284      	cmp	r4, r0
 800ccf4:	4623      	mov	r3, r4
 800ccf6:	d807      	bhi.n	800cd08 <memmove+0x20>
 800ccf8:	1e43      	subs	r3, r0, #1
 800ccfa:	42a1      	cmp	r1, r4
 800ccfc:	d008      	beq.n	800cd10 <memmove+0x28>
 800ccfe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd02:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cd06:	e7f8      	b.n	800ccfa <memmove+0x12>
 800cd08:	4402      	add	r2, r0
 800cd0a:	4601      	mov	r1, r0
 800cd0c:	428a      	cmp	r2, r1
 800cd0e:	d100      	bne.n	800cd12 <memmove+0x2a>
 800cd10:	bd10      	pop	{r4, pc}
 800cd12:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cd16:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cd1a:	e7f7      	b.n	800cd0c <memmove+0x24>

0800cd1c <_sbrk_r>:
 800cd1c:	b538      	push	{r3, r4, r5, lr}
 800cd1e:	4d06      	ldr	r5, [pc, #24]	@ (800cd38 <_sbrk_r+0x1c>)
 800cd20:	2300      	movs	r3, #0
 800cd22:	4604      	mov	r4, r0
 800cd24:	4608      	mov	r0, r1
 800cd26:	602b      	str	r3, [r5, #0]
 800cd28:	f7f6 fd06 	bl	8003738 <_sbrk>
 800cd2c:	1c43      	adds	r3, r0, #1
 800cd2e:	d102      	bne.n	800cd36 <_sbrk_r+0x1a>
 800cd30:	682b      	ldr	r3, [r5, #0]
 800cd32:	b103      	cbz	r3, 800cd36 <_sbrk_r+0x1a>
 800cd34:	6023      	str	r3, [r4, #0]
 800cd36:	bd38      	pop	{r3, r4, r5, pc}
 800cd38:	20000a38 	.word	0x20000a38

0800cd3c <_realloc_r>:
 800cd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd40:	4607      	mov	r7, r0
 800cd42:	4614      	mov	r4, r2
 800cd44:	460d      	mov	r5, r1
 800cd46:	b921      	cbnz	r1, 800cd52 <_realloc_r+0x16>
 800cd48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd4c:	4611      	mov	r1, r2
 800cd4e:	f7ff bc5b 	b.w	800c608 <_malloc_r>
 800cd52:	b92a      	cbnz	r2, 800cd60 <_realloc_r+0x24>
 800cd54:	f7ff fbec 	bl	800c530 <_free_r>
 800cd58:	4625      	mov	r5, r4
 800cd5a:	4628      	mov	r0, r5
 800cd5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd60:	f000 f81a 	bl	800cd98 <_malloc_usable_size_r>
 800cd64:	4284      	cmp	r4, r0
 800cd66:	4606      	mov	r6, r0
 800cd68:	d802      	bhi.n	800cd70 <_realloc_r+0x34>
 800cd6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cd6e:	d8f4      	bhi.n	800cd5a <_realloc_r+0x1e>
 800cd70:	4621      	mov	r1, r4
 800cd72:	4638      	mov	r0, r7
 800cd74:	f7ff fc48 	bl	800c608 <_malloc_r>
 800cd78:	4680      	mov	r8, r0
 800cd7a:	b908      	cbnz	r0, 800cd80 <_realloc_r+0x44>
 800cd7c:	4645      	mov	r5, r8
 800cd7e:	e7ec      	b.n	800cd5a <_realloc_r+0x1e>
 800cd80:	42b4      	cmp	r4, r6
 800cd82:	4622      	mov	r2, r4
 800cd84:	4629      	mov	r1, r5
 800cd86:	bf28      	it	cs
 800cd88:	4632      	movcs	r2, r6
 800cd8a:	f7ff fbc3 	bl	800c514 <memcpy>
 800cd8e:	4629      	mov	r1, r5
 800cd90:	4638      	mov	r0, r7
 800cd92:	f7ff fbcd 	bl	800c530 <_free_r>
 800cd96:	e7f1      	b.n	800cd7c <_realloc_r+0x40>

0800cd98 <_malloc_usable_size_r>:
 800cd98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd9c:	1f18      	subs	r0, r3, #4
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	bfbc      	itt	lt
 800cda2:	580b      	ldrlt	r3, [r1, r0]
 800cda4:	18c0      	addlt	r0, r0, r3
 800cda6:	4770      	bx	lr

0800cda8 <atan2>:
 800cda8:	f000 ba2e 	b.w	800d208 <__ieee754_atan2>
 800cdac:	0000      	movs	r0, r0
	...

0800cdb0 <cos>:
 800cdb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cdb2:	ec53 2b10 	vmov	r2, r3, d0
 800cdb6:	4826      	ldr	r0, [pc, #152]	@ (800ce50 <cos+0xa0>)
 800cdb8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cdbc:	4281      	cmp	r1, r0
 800cdbe:	d806      	bhi.n	800cdce <cos+0x1e>
 800cdc0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800ce48 <cos+0x98>
 800cdc4:	b005      	add	sp, #20
 800cdc6:	f85d eb04 	ldr.w	lr, [sp], #4
 800cdca:	f000 b899 	b.w	800cf00 <__kernel_cos>
 800cdce:	4821      	ldr	r0, [pc, #132]	@ (800ce54 <cos+0xa4>)
 800cdd0:	4281      	cmp	r1, r0
 800cdd2:	d908      	bls.n	800cde6 <cos+0x36>
 800cdd4:	4610      	mov	r0, r2
 800cdd6:	4619      	mov	r1, r3
 800cdd8:	f7f3 fa4e 	bl	8000278 <__aeabi_dsub>
 800cddc:	ec41 0b10 	vmov	d0, r0, r1
 800cde0:	b005      	add	sp, #20
 800cde2:	f85d fb04 	ldr.w	pc, [sp], #4
 800cde6:	4668      	mov	r0, sp
 800cde8:	f000 fad6 	bl	800d398 <__ieee754_rem_pio2>
 800cdec:	f000 0003 	and.w	r0, r0, #3
 800cdf0:	2801      	cmp	r0, #1
 800cdf2:	d00b      	beq.n	800ce0c <cos+0x5c>
 800cdf4:	2802      	cmp	r0, #2
 800cdf6:	d015      	beq.n	800ce24 <cos+0x74>
 800cdf8:	b9d8      	cbnz	r0, 800ce32 <cos+0x82>
 800cdfa:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cdfe:	ed9d 0b00 	vldr	d0, [sp]
 800ce02:	f000 f87d 	bl	800cf00 <__kernel_cos>
 800ce06:	ec51 0b10 	vmov	r0, r1, d0
 800ce0a:	e7e7      	b.n	800cddc <cos+0x2c>
 800ce0c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ce10:	ed9d 0b00 	vldr	d0, [sp]
 800ce14:	f000 f93c 	bl	800d090 <__kernel_sin>
 800ce18:	ec53 2b10 	vmov	r2, r3, d0
 800ce1c:	4610      	mov	r0, r2
 800ce1e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800ce22:	e7db      	b.n	800cddc <cos+0x2c>
 800ce24:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ce28:	ed9d 0b00 	vldr	d0, [sp]
 800ce2c:	f000 f868 	bl	800cf00 <__kernel_cos>
 800ce30:	e7f2      	b.n	800ce18 <cos+0x68>
 800ce32:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ce36:	ed9d 0b00 	vldr	d0, [sp]
 800ce3a:	2001      	movs	r0, #1
 800ce3c:	f000 f928 	bl	800d090 <__kernel_sin>
 800ce40:	e7e1      	b.n	800ce06 <cos+0x56>
 800ce42:	bf00      	nop
 800ce44:	f3af 8000 	nop.w
	...
 800ce50:	3fe921fb 	.word	0x3fe921fb
 800ce54:	7fefffff 	.word	0x7fefffff

0800ce58 <sin>:
 800ce58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ce5a:	ec53 2b10 	vmov	r2, r3, d0
 800ce5e:	4826      	ldr	r0, [pc, #152]	@ (800cef8 <sin+0xa0>)
 800ce60:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ce64:	4281      	cmp	r1, r0
 800ce66:	d807      	bhi.n	800ce78 <sin+0x20>
 800ce68:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800cef0 <sin+0x98>
 800ce6c:	2000      	movs	r0, #0
 800ce6e:	b005      	add	sp, #20
 800ce70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ce74:	f000 b90c 	b.w	800d090 <__kernel_sin>
 800ce78:	4820      	ldr	r0, [pc, #128]	@ (800cefc <sin+0xa4>)
 800ce7a:	4281      	cmp	r1, r0
 800ce7c:	d908      	bls.n	800ce90 <sin+0x38>
 800ce7e:	4610      	mov	r0, r2
 800ce80:	4619      	mov	r1, r3
 800ce82:	f7f3 f9f9 	bl	8000278 <__aeabi_dsub>
 800ce86:	ec41 0b10 	vmov	d0, r0, r1
 800ce8a:	b005      	add	sp, #20
 800ce8c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ce90:	4668      	mov	r0, sp
 800ce92:	f000 fa81 	bl	800d398 <__ieee754_rem_pio2>
 800ce96:	f000 0003 	and.w	r0, r0, #3
 800ce9a:	2801      	cmp	r0, #1
 800ce9c:	d00c      	beq.n	800ceb8 <sin+0x60>
 800ce9e:	2802      	cmp	r0, #2
 800cea0:	d011      	beq.n	800cec6 <sin+0x6e>
 800cea2:	b9e8      	cbnz	r0, 800cee0 <sin+0x88>
 800cea4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cea8:	ed9d 0b00 	vldr	d0, [sp]
 800ceac:	2001      	movs	r0, #1
 800ceae:	f000 f8ef 	bl	800d090 <__kernel_sin>
 800ceb2:	ec51 0b10 	vmov	r0, r1, d0
 800ceb6:	e7e6      	b.n	800ce86 <sin+0x2e>
 800ceb8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cebc:	ed9d 0b00 	vldr	d0, [sp]
 800cec0:	f000 f81e 	bl	800cf00 <__kernel_cos>
 800cec4:	e7f5      	b.n	800ceb2 <sin+0x5a>
 800cec6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ceca:	ed9d 0b00 	vldr	d0, [sp]
 800cece:	2001      	movs	r0, #1
 800ced0:	f000 f8de 	bl	800d090 <__kernel_sin>
 800ced4:	ec53 2b10 	vmov	r2, r3, d0
 800ced8:	4610      	mov	r0, r2
 800ceda:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800cede:	e7d2      	b.n	800ce86 <sin+0x2e>
 800cee0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cee4:	ed9d 0b00 	vldr	d0, [sp]
 800cee8:	f000 f80a 	bl	800cf00 <__kernel_cos>
 800ceec:	e7f2      	b.n	800ced4 <sin+0x7c>
 800ceee:	bf00      	nop
	...
 800cef8:	3fe921fb 	.word	0x3fe921fb
 800cefc:	7fefffff 	.word	0x7fefffff

0800cf00 <__kernel_cos>:
 800cf00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf04:	ec57 6b10 	vmov	r6, r7, d0
 800cf08:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800cf0c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800cf10:	ed8d 1b00 	vstr	d1, [sp]
 800cf14:	d206      	bcs.n	800cf24 <__kernel_cos+0x24>
 800cf16:	4630      	mov	r0, r6
 800cf18:	4639      	mov	r1, r7
 800cf1a:	f7f3 fdff 	bl	8000b1c <__aeabi_d2iz>
 800cf1e:	2800      	cmp	r0, #0
 800cf20:	f000 8088 	beq.w	800d034 <__kernel_cos+0x134>
 800cf24:	4632      	mov	r2, r6
 800cf26:	463b      	mov	r3, r7
 800cf28:	4630      	mov	r0, r6
 800cf2a:	4639      	mov	r1, r7
 800cf2c:	f7f3 fb5c 	bl	80005e8 <__aeabi_dmul>
 800cf30:	4b51      	ldr	r3, [pc, #324]	@ (800d078 <__kernel_cos+0x178>)
 800cf32:	2200      	movs	r2, #0
 800cf34:	4604      	mov	r4, r0
 800cf36:	460d      	mov	r5, r1
 800cf38:	f7f3 fb56 	bl	80005e8 <__aeabi_dmul>
 800cf3c:	a340      	add	r3, pc, #256	@ (adr r3, 800d040 <__kernel_cos+0x140>)
 800cf3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf42:	4682      	mov	sl, r0
 800cf44:	468b      	mov	fp, r1
 800cf46:	4620      	mov	r0, r4
 800cf48:	4629      	mov	r1, r5
 800cf4a:	f7f3 fb4d 	bl	80005e8 <__aeabi_dmul>
 800cf4e:	a33e      	add	r3, pc, #248	@ (adr r3, 800d048 <__kernel_cos+0x148>)
 800cf50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf54:	f7f3 f992 	bl	800027c <__adddf3>
 800cf58:	4622      	mov	r2, r4
 800cf5a:	462b      	mov	r3, r5
 800cf5c:	f7f3 fb44 	bl	80005e8 <__aeabi_dmul>
 800cf60:	a33b      	add	r3, pc, #236	@ (adr r3, 800d050 <__kernel_cos+0x150>)
 800cf62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf66:	f7f3 f987 	bl	8000278 <__aeabi_dsub>
 800cf6a:	4622      	mov	r2, r4
 800cf6c:	462b      	mov	r3, r5
 800cf6e:	f7f3 fb3b 	bl	80005e8 <__aeabi_dmul>
 800cf72:	a339      	add	r3, pc, #228	@ (adr r3, 800d058 <__kernel_cos+0x158>)
 800cf74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf78:	f7f3 f980 	bl	800027c <__adddf3>
 800cf7c:	4622      	mov	r2, r4
 800cf7e:	462b      	mov	r3, r5
 800cf80:	f7f3 fb32 	bl	80005e8 <__aeabi_dmul>
 800cf84:	a336      	add	r3, pc, #216	@ (adr r3, 800d060 <__kernel_cos+0x160>)
 800cf86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8a:	f7f3 f975 	bl	8000278 <__aeabi_dsub>
 800cf8e:	4622      	mov	r2, r4
 800cf90:	462b      	mov	r3, r5
 800cf92:	f7f3 fb29 	bl	80005e8 <__aeabi_dmul>
 800cf96:	a334      	add	r3, pc, #208	@ (adr r3, 800d068 <__kernel_cos+0x168>)
 800cf98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9c:	f7f3 f96e 	bl	800027c <__adddf3>
 800cfa0:	4622      	mov	r2, r4
 800cfa2:	462b      	mov	r3, r5
 800cfa4:	f7f3 fb20 	bl	80005e8 <__aeabi_dmul>
 800cfa8:	4622      	mov	r2, r4
 800cfaa:	462b      	mov	r3, r5
 800cfac:	f7f3 fb1c 	bl	80005e8 <__aeabi_dmul>
 800cfb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cfb4:	4604      	mov	r4, r0
 800cfb6:	460d      	mov	r5, r1
 800cfb8:	4630      	mov	r0, r6
 800cfba:	4639      	mov	r1, r7
 800cfbc:	f7f3 fb14 	bl	80005e8 <__aeabi_dmul>
 800cfc0:	460b      	mov	r3, r1
 800cfc2:	4602      	mov	r2, r0
 800cfc4:	4629      	mov	r1, r5
 800cfc6:	4620      	mov	r0, r4
 800cfc8:	f7f3 f956 	bl	8000278 <__aeabi_dsub>
 800cfcc:	4b2b      	ldr	r3, [pc, #172]	@ (800d07c <__kernel_cos+0x17c>)
 800cfce:	4598      	cmp	r8, r3
 800cfd0:	4606      	mov	r6, r0
 800cfd2:	460f      	mov	r7, r1
 800cfd4:	d810      	bhi.n	800cff8 <__kernel_cos+0xf8>
 800cfd6:	4602      	mov	r2, r0
 800cfd8:	460b      	mov	r3, r1
 800cfda:	4650      	mov	r0, sl
 800cfdc:	4659      	mov	r1, fp
 800cfde:	f7f3 f94b 	bl	8000278 <__aeabi_dsub>
 800cfe2:	460b      	mov	r3, r1
 800cfe4:	4926      	ldr	r1, [pc, #152]	@ (800d080 <__kernel_cos+0x180>)
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	2000      	movs	r0, #0
 800cfea:	f7f3 f945 	bl	8000278 <__aeabi_dsub>
 800cfee:	ec41 0b10 	vmov	d0, r0, r1
 800cff2:	b003      	add	sp, #12
 800cff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cff8:	4b22      	ldr	r3, [pc, #136]	@ (800d084 <__kernel_cos+0x184>)
 800cffa:	4921      	ldr	r1, [pc, #132]	@ (800d080 <__kernel_cos+0x180>)
 800cffc:	4598      	cmp	r8, r3
 800cffe:	bf8c      	ite	hi
 800d000:	4d21      	ldrhi	r5, [pc, #132]	@ (800d088 <__kernel_cos+0x188>)
 800d002:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800d006:	2400      	movs	r4, #0
 800d008:	4622      	mov	r2, r4
 800d00a:	462b      	mov	r3, r5
 800d00c:	2000      	movs	r0, #0
 800d00e:	f7f3 f933 	bl	8000278 <__aeabi_dsub>
 800d012:	4622      	mov	r2, r4
 800d014:	4680      	mov	r8, r0
 800d016:	4689      	mov	r9, r1
 800d018:	462b      	mov	r3, r5
 800d01a:	4650      	mov	r0, sl
 800d01c:	4659      	mov	r1, fp
 800d01e:	f7f3 f92b 	bl	8000278 <__aeabi_dsub>
 800d022:	4632      	mov	r2, r6
 800d024:	463b      	mov	r3, r7
 800d026:	f7f3 f927 	bl	8000278 <__aeabi_dsub>
 800d02a:	4602      	mov	r2, r0
 800d02c:	460b      	mov	r3, r1
 800d02e:	4640      	mov	r0, r8
 800d030:	4649      	mov	r1, r9
 800d032:	e7da      	b.n	800cfea <__kernel_cos+0xea>
 800d034:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800d070 <__kernel_cos+0x170>
 800d038:	e7db      	b.n	800cff2 <__kernel_cos+0xf2>
 800d03a:	bf00      	nop
 800d03c:	f3af 8000 	nop.w
 800d040:	be8838d4 	.word	0xbe8838d4
 800d044:	bda8fae9 	.word	0xbda8fae9
 800d048:	bdb4b1c4 	.word	0xbdb4b1c4
 800d04c:	3e21ee9e 	.word	0x3e21ee9e
 800d050:	809c52ad 	.word	0x809c52ad
 800d054:	3e927e4f 	.word	0x3e927e4f
 800d058:	19cb1590 	.word	0x19cb1590
 800d05c:	3efa01a0 	.word	0x3efa01a0
 800d060:	16c15177 	.word	0x16c15177
 800d064:	3f56c16c 	.word	0x3f56c16c
 800d068:	5555554c 	.word	0x5555554c
 800d06c:	3fa55555 	.word	0x3fa55555
 800d070:	00000000 	.word	0x00000000
 800d074:	3ff00000 	.word	0x3ff00000
 800d078:	3fe00000 	.word	0x3fe00000
 800d07c:	3fd33332 	.word	0x3fd33332
 800d080:	3ff00000 	.word	0x3ff00000
 800d084:	3fe90000 	.word	0x3fe90000
 800d088:	3fd20000 	.word	0x3fd20000
 800d08c:	00000000 	.word	0x00000000

0800d090 <__kernel_sin>:
 800d090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d094:	ec55 4b10 	vmov	r4, r5, d0
 800d098:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800d09c:	b085      	sub	sp, #20
 800d09e:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800d0a2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800d0a6:	4680      	mov	r8, r0
 800d0a8:	d205      	bcs.n	800d0b6 <__kernel_sin+0x26>
 800d0aa:	4620      	mov	r0, r4
 800d0ac:	4629      	mov	r1, r5
 800d0ae:	f7f3 fd35 	bl	8000b1c <__aeabi_d2iz>
 800d0b2:	2800      	cmp	r0, #0
 800d0b4:	d052      	beq.n	800d15c <__kernel_sin+0xcc>
 800d0b6:	4622      	mov	r2, r4
 800d0b8:	462b      	mov	r3, r5
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	4629      	mov	r1, r5
 800d0be:	f7f3 fa93 	bl	80005e8 <__aeabi_dmul>
 800d0c2:	4682      	mov	sl, r0
 800d0c4:	468b      	mov	fp, r1
 800d0c6:	4602      	mov	r2, r0
 800d0c8:	460b      	mov	r3, r1
 800d0ca:	4620      	mov	r0, r4
 800d0cc:	4629      	mov	r1, r5
 800d0ce:	f7f3 fa8b 	bl	80005e8 <__aeabi_dmul>
 800d0d2:	a342      	add	r3, pc, #264	@ (adr r3, 800d1dc <__kernel_sin+0x14c>)
 800d0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0d8:	e9cd 0100 	strd	r0, r1, [sp]
 800d0dc:	4650      	mov	r0, sl
 800d0de:	4659      	mov	r1, fp
 800d0e0:	f7f3 fa82 	bl	80005e8 <__aeabi_dmul>
 800d0e4:	a33f      	add	r3, pc, #252	@ (adr r3, 800d1e4 <__kernel_sin+0x154>)
 800d0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ea:	f7f3 f8c5 	bl	8000278 <__aeabi_dsub>
 800d0ee:	4652      	mov	r2, sl
 800d0f0:	465b      	mov	r3, fp
 800d0f2:	f7f3 fa79 	bl	80005e8 <__aeabi_dmul>
 800d0f6:	a33d      	add	r3, pc, #244	@ (adr r3, 800d1ec <__kernel_sin+0x15c>)
 800d0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0fc:	f7f3 f8be 	bl	800027c <__adddf3>
 800d100:	4652      	mov	r2, sl
 800d102:	465b      	mov	r3, fp
 800d104:	f7f3 fa70 	bl	80005e8 <__aeabi_dmul>
 800d108:	a33a      	add	r3, pc, #232	@ (adr r3, 800d1f4 <__kernel_sin+0x164>)
 800d10a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10e:	f7f3 f8b3 	bl	8000278 <__aeabi_dsub>
 800d112:	4652      	mov	r2, sl
 800d114:	465b      	mov	r3, fp
 800d116:	f7f3 fa67 	bl	80005e8 <__aeabi_dmul>
 800d11a:	a338      	add	r3, pc, #224	@ (adr r3, 800d1fc <__kernel_sin+0x16c>)
 800d11c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d120:	f7f3 f8ac 	bl	800027c <__adddf3>
 800d124:	4606      	mov	r6, r0
 800d126:	460f      	mov	r7, r1
 800d128:	f1b8 0f00 	cmp.w	r8, #0
 800d12c:	d11b      	bne.n	800d166 <__kernel_sin+0xd6>
 800d12e:	4602      	mov	r2, r0
 800d130:	460b      	mov	r3, r1
 800d132:	4650      	mov	r0, sl
 800d134:	4659      	mov	r1, fp
 800d136:	f7f3 fa57 	bl	80005e8 <__aeabi_dmul>
 800d13a:	a325      	add	r3, pc, #148	@ (adr r3, 800d1d0 <__kernel_sin+0x140>)
 800d13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d140:	f7f3 f89a 	bl	8000278 <__aeabi_dsub>
 800d144:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d148:	f7f3 fa4e 	bl	80005e8 <__aeabi_dmul>
 800d14c:	4602      	mov	r2, r0
 800d14e:	460b      	mov	r3, r1
 800d150:	4620      	mov	r0, r4
 800d152:	4629      	mov	r1, r5
 800d154:	f7f3 f892 	bl	800027c <__adddf3>
 800d158:	4604      	mov	r4, r0
 800d15a:	460d      	mov	r5, r1
 800d15c:	ec45 4b10 	vmov	d0, r4, r5
 800d160:	b005      	add	sp, #20
 800d162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d16a:	4b1b      	ldr	r3, [pc, #108]	@ (800d1d8 <__kernel_sin+0x148>)
 800d16c:	2200      	movs	r2, #0
 800d16e:	f7f3 fa3b 	bl	80005e8 <__aeabi_dmul>
 800d172:	4632      	mov	r2, r6
 800d174:	4680      	mov	r8, r0
 800d176:	4689      	mov	r9, r1
 800d178:	463b      	mov	r3, r7
 800d17a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d17e:	f7f3 fa33 	bl	80005e8 <__aeabi_dmul>
 800d182:	4602      	mov	r2, r0
 800d184:	460b      	mov	r3, r1
 800d186:	4640      	mov	r0, r8
 800d188:	4649      	mov	r1, r9
 800d18a:	f7f3 f875 	bl	8000278 <__aeabi_dsub>
 800d18e:	4652      	mov	r2, sl
 800d190:	465b      	mov	r3, fp
 800d192:	f7f3 fa29 	bl	80005e8 <__aeabi_dmul>
 800d196:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d19a:	f7f3 f86d 	bl	8000278 <__aeabi_dsub>
 800d19e:	a30c      	add	r3, pc, #48	@ (adr r3, 800d1d0 <__kernel_sin+0x140>)
 800d1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1a4:	4606      	mov	r6, r0
 800d1a6:	460f      	mov	r7, r1
 800d1a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1ac:	f7f3 fa1c 	bl	80005e8 <__aeabi_dmul>
 800d1b0:	4602      	mov	r2, r0
 800d1b2:	460b      	mov	r3, r1
 800d1b4:	4630      	mov	r0, r6
 800d1b6:	4639      	mov	r1, r7
 800d1b8:	f7f3 f860 	bl	800027c <__adddf3>
 800d1bc:	4602      	mov	r2, r0
 800d1be:	460b      	mov	r3, r1
 800d1c0:	4620      	mov	r0, r4
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	f7f3 f858 	bl	8000278 <__aeabi_dsub>
 800d1c8:	e7c6      	b.n	800d158 <__kernel_sin+0xc8>
 800d1ca:	bf00      	nop
 800d1cc:	f3af 8000 	nop.w
 800d1d0:	55555549 	.word	0x55555549
 800d1d4:	3fc55555 	.word	0x3fc55555
 800d1d8:	3fe00000 	.word	0x3fe00000
 800d1dc:	5acfd57c 	.word	0x5acfd57c
 800d1e0:	3de5d93a 	.word	0x3de5d93a
 800d1e4:	8a2b9ceb 	.word	0x8a2b9ceb
 800d1e8:	3e5ae5e6 	.word	0x3e5ae5e6
 800d1ec:	57b1fe7d 	.word	0x57b1fe7d
 800d1f0:	3ec71de3 	.word	0x3ec71de3
 800d1f4:	19c161d5 	.word	0x19c161d5
 800d1f8:	3f2a01a0 	.word	0x3f2a01a0
 800d1fc:	1110f8a6 	.word	0x1110f8a6
 800d200:	3f811111 	.word	0x3f811111
 800d204:	00000000 	.word	0x00000000

0800d208 <__ieee754_atan2>:
 800d208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d20c:	ec57 6b11 	vmov	r6, r7, d1
 800d210:	4273      	negs	r3, r6
 800d212:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800d390 <__ieee754_atan2+0x188>
 800d216:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800d21a:	4333      	orrs	r3, r6
 800d21c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d220:	4543      	cmp	r3, r8
 800d222:	ec51 0b10 	vmov	r0, r1, d0
 800d226:	4635      	mov	r5, r6
 800d228:	d809      	bhi.n	800d23e <__ieee754_atan2+0x36>
 800d22a:	4244      	negs	r4, r0
 800d22c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800d230:	4304      	orrs	r4, r0
 800d232:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800d236:	4544      	cmp	r4, r8
 800d238:	468e      	mov	lr, r1
 800d23a:	4681      	mov	r9, r0
 800d23c:	d907      	bls.n	800d24e <__ieee754_atan2+0x46>
 800d23e:	4632      	mov	r2, r6
 800d240:	463b      	mov	r3, r7
 800d242:	f7f3 f81b 	bl	800027c <__adddf3>
 800d246:	ec41 0b10 	vmov	d0, r0, r1
 800d24a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d24e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800d252:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800d256:	4334      	orrs	r4, r6
 800d258:	d103      	bne.n	800d262 <__ieee754_atan2+0x5a>
 800d25a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d25e:	f000 ba97 	b.w	800d790 <atan>
 800d262:	17bc      	asrs	r4, r7, #30
 800d264:	f004 0402 	and.w	r4, r4, #2
 800d268:	ea53 0909 	orrs.w	r9, r3, r9
 800d26c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800d270:	d107      	bne.n	800d282 <__ieee754_atan2+0x7a>
 800d272:	2c02      	cmp	r4, #2
 800d274:	d05f      	beq.n	800d336 <__ieee754_atan2+0x12e>
 800d276:	2c03      	cmp	r4, #3
 800d278:	d1e5      	bne.n	800d246 <__ieee754_atan2+0x3e>
 800d27a:	a143      	add	r1, pc, #268	@ (adr r1, 800d388 <__ieee754_atan2+0x180>)
 800d27c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d280:	e7e1      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d282:	4315      	orrs	r5, r2
 800d284:	d106      	bne.n	800d294 <__ieee754_atan2+0x8c>
 800d286:	f1be 0f00 	cmp.w	lr, #0
 800d28a:	db5f      	blt.n	800d34c <__ieee754_atan2+0x144>
 800d28c:	a136      	add	r1, pc, #216	@ (adr r1, 800d368 <__ieee754_atan2+0x160>)
 800d28e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d292:	e7d8      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d294:	4542      	cmp	r2, r8
 800d296:	d10f      	bne.n	800d2b8 <__ieee754_atan2+0xb0>
 800d298:	4293      	cmp	r3, r2
 800d29a:	f104 34ff 	add.w	r4, r4, #4294967295
 800d29e:	d107      	bne.n	800d2b0 <__ieee754_atan2+0xa8>
 800d2a0:	2c02      	cmp	r4, #2
 800d2a2:	d84c      	bhi.n	800d33e <__ieee754_atan2+0x136>
 800d2a4:	4b36      	ldr	r3, [pc, #216]	@ (800d380 <__ieee754_atan2+0x178>)
 800d2a6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d2aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d2ae:	e7ca      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d2b0:	2c02      	cmp	r4, #2
 800d2b2:	d848      	bhi.n	800d346 <__ieee754_atan2+0x13e>
 800d2b4:	4b33      	ldr	r3, [pc, #204]	@ (800d384 <__ieee754_atan2+0x17c>)
 800d2b6:	e7f6      	b.n	800d2a6 <__ieee754_atan2+0x9e>
 800d2b8:	4543      	cmp	r3, r8
 800d2ba:	d0e4      	beq.n	800d286 <__ieee754_atan2+0x7e>
 800d2bc:	1a9b      	subs	r3, r3, r2
 800d2be:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800d2c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d2c6:	da1e      	bge.n	800d306 <__ieee754_atan2+0xfe>
 800d2c8:	2f00      	cmp	r7, #0
 800d2ca:	da01      	bge.n	800d2d0 <__ieee754_atan2+0xc8>
 800d2cc:	323c      	adds	r2, #60	@ 0x3c
 800d2ce:	db1e      	blt.n	800d30e <__ieee754_atan2+0x106>
 800d2d0:	4632      	mov	r2, r6
 800d2d2:	463b      	mov	r3, r7
 800d2d4:	f7f3 fab2 	bl	800083c <__aeabi_ddiv>
 800d2d8:	ec41 0b10 	vmov	d0, r0, r1
 800d2dc:	f000 fbf0 	bl	800dac0 <fabs>
 800d2e0:	f000 fa56 	bl	800d790 <atan>
 800d2e4:	ec51 0b10 	vmov	r0, r1, d0
 800d2e8:	2c01      	cmp	r4, #1
 800d2ea:	d013      	beq.n	800d314 <__ieee754_atan2+0x10c>
 800d2ec:	2c02      	cmp	r4, #2
 800d2ee:	d015      	beq.n	800d31c <__ieee754_atan2+0x114>
 800d2f0:	2c00      	cmp	r4, #0
 800d2f2:	d0a8      	beq.n	800d246 <__ieee754_atan2+0x3e>
 800d2f4:	a318      	add	r3, pc, #96	@ (adr r3, 800d358 <__ieee754_atan2+0x150>)
 800d2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2fa:	f7f2 ffbd 	bl	8000278 <__aeabi_dsub>
 800d2fe:	a318      	add	r3, pc, #96	@ (adr r3, 800d360 <__ieee754_atan2+0x158>)
 800d300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d304:	e014      	b.n	800d330 <__ieee754_atan2+0x128>
 800d306:	a118      	add	r1, pc, #96	@ (adr r1, 800d368 <__ieee754_atan2+0x160>)
 800d308:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d30c:	e7ec      	b.n	800d2e8 <__ieee754_atan2+0xe0>
 800d30e:	2000      	movs	r0, #0
 800d310:	2100      	movs	r1, #0
 800d312:	e7e9      	b.n	800d2e8 <__ieee754_atan2+0xe0>
 800d314:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d318:	4619      	mov	r1, r3
 800d31a:	e794      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d31c:	a30e      	add	r3, pc, #56	@ (adr r3, 800d358 <__ieee754_atan2+0x150>)
 800d31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d322:	f7f2 ffa9 	bl	8000278 <__aeabi_dsub>
 800d326:	4602      	mov	r2, r0
 800d328:	460b      	mov	r3, r1
 800d32a:	a10d      	add	r1, pc, #52	@ (adr r1, 800d360 <__ieee754_atan2+0x158>)
 800d32c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d330:	f7f2 ffa2 	bl	8000278 <__aeabi_dsub>
 800d334:	e787      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d336:	a10a      	add	r1, pc, #40	@ (adr r1, 800d360 <__ieee754_atan2+0x158>)
 800d338:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d33c:	e783      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d33e:	a10c      	add	r1, pc, #48	@ (adr r1, 800d370 <__ieee754_atan2+0x168>)
 800d340:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d344:	e77f      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d346:	2000      	movs	r0, #0
 800d348:	2100      	movs	r1, #0
 800d34a:	e77c      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d34c:	a10a      	add	r1, pc, #40	@ (adr r1, 800d378 <__ieee754_atan2+0x170>)
 800d34e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d352:	e778      	b.n	800d246 <__ieee754_atan2+0x3e>
 800d354:	f3af 8000 	nop.w
 800d358:	33145c07 	.word	0x33145c07
 800d35c:	3ca1a626 	.word	0x3ca1a626
 800d360:	54442d18 	.word	0x54442d18
 800d364:	400921fb 	.word	0x400921fb
 800d368:	54442d18 	.word	0x54442d18
 800d36c:	3ff921fb 	.word	0x3ff921fb
 800d370:	54442d18 	.word	0x54442d18
 800d374:	3fe921fb 	.word	0x3fe921fb
 800d378:	54442d18 	.word	0x54442d18
 800d37c:	bff921fb 	.word	0xbff921fb
 800d380:	0800e478 	.word	0x0800e478
 800d384:	0800e460 	.word	0x0800e460
 800d388:	54442d18 	.word	0x54442d18
 800d38c:	c00921fb 	.word	0xc00921fb
 800d390:	7ff00000 	.word	0x7ff00000
 800d394:	00000000 	.word	0x00000000

0800d398 <__ieee754_rem_pio2>:
 800d398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d39c:	ec57 6b10 	vmov	r6, r7, d0
 800d3a0:	4bc5      	ldr	r3, [pc, #788]	@ (800d6b8 <__ieee754_rem_pio2+0x320>)
 800d3a2:	b08d      	sub	sp, #52	@ 0x34
 800d3a4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800d3a8:	4598      	cmp	r8, r3
 800d3aa:	4604      	mov	r4, r0
 800d3ac:	9704      	str	r7, [sp, #16]
 800d3ae:	d807      	bhi.n	800d3c0 <__ieee754_rem_pio2+0x28>
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	ed80 0b00 	vstr	d0, [r0]
 800d3b8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d3bc:	2500      	movs	r5, #0
 800d3be:	e028      	b.n	800d412 <__ieee754_rem_pio2+0x7a>
 800d3c0:	4bbe      	ldr	r3, [pc, #760]	@ (800d6bc <__ieee754_rem_pio2+0x324>)
 800d3c2:	4598      	cmp	r8, r3
 800d3c4:	d878      	bhi.n	800d4b8 <__ieee754_rem_pio2+0x120>
 800d3c6:	9b04      	ldr	r3, [sp, #16]
 800d3c8:	4dbd      	ldr	r5, [pc, #756]	@ (800d6c0 <__ieee754_rem_pio2+0x328>)
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	4630      	mov	r0, r6
 800d3ce:	a3ac      	add	r3, pc, #688	@ (adr r3, 800d680 <__ieee754_rem_pio2+0x2e8>)
 800d3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3d4:	4639      	mov	r1, r7
 800d3d6:	dd38      	ble.n	800d44a <__ieee754_rem_pio2+0xb2>
 800d3d8:	f7f2 ff4e 	bl	8000278 <__aeabi_dsub>
 800d3dc:	45a8      	cmp	r8, r5
 800d3de:	4606      	mov	r6, r0
 800d3e0:	460f      	mov	r7, r1
 800d3e2:	d01a      	beq.n	800d41a <__ieee754_rem_pio2+0x82>
 800d3e4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800d688 <__ieee754_rem_pio2+0x2f0>)
 800d3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ea:	f7f2 ff45 	bl	8000278 <__aeabi_dsub>
 800d3ee:	4602      	mov	r2, r0
 800d3f0:	460b      	mov	r3, r1
 800d3f2:	4680      	mov	r8, r0
 800d3f4:	4689      	mov	r9, r1
 800d3f6:	4630      	mov	r0, r6
 800d3f8:	4639      	mov	r1, r7
 800d3fa:	f7f2 ff3d 	bl	8000278 <__aeabi_dsub>
 800d3fe:	a3a2      	add	r3, pc, #648	@ (adr r3, 800d688 <__ieee754_rem_pio2+0x2f0>)
 800d400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d404:	f7f2 ff38 	bl	8000278 <__aeabi_dsub>
 800d408:	e9c4 8900 	strd	r8, r9, [r4]
 800d40c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d410:	2501      	movs	r5, #1
 800d412:	4628      	mov	r0, r5
 800d414:	b00d      	add	sp, #52	@ 0x34
 800d416:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d41a:	a39d      	add	r3, pc, #628	@ (adr r3, 800d690 <__ieee754_rem_pio2+0x2f8>)
 800d41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d420:	f7f2 ff2a 	bl	8000278 <__aeabi_dsub>
 800d424:	a39c      	add	r3, pc, #624	@ (adr r3, 800d698 <__ieee754_rem_pio2+0x300>)
 800d426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d42a:	4606      	mov	r6, r0
 800d42c:	460f      	mov	r7, r1
 800d42e:	f7f2 ff23 	bl	8000278 <__aeabi_dsub>
 800d432:	4602      	mov	r2, r0
 800d434:	460b      	mov	r3, r1
 800d436:	4680      	mov	r8, r0
 800d438:	4689      	mov	r9, r1
 800d43a:	4630      	mov	r0, r6
 800d43c:	4639      	mov	r1, r7
 800d43e:	f7f2 ff1b 	bl	8000278 <__aeabi_dsub>
 800d442:	a395      	add	r3, pc, #596	@ (adr r3, 800d698 <__ieee754_rem_pio2+0x300>)
 800d444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d448:	e7dc      	b.n	800d404 <__ieee754_rem_pio2+0x6c>
 800d44a:	f7f2 ff17 	bl	800027c <__adddf3>
 800d44e:	45a8      	cmp	r8, r5
 800d450:	4606      	mov	r6, r0
 800d452:	460f      	mov	r7, r1
 800d454:	d018      	beq.n	800d488 <__ieee754_rem_pio2+0xf0>
 800d456:	a38c      	add	r3, pc, #560	@ (adr r3, 800d688 <__ieee754_rem_pio2+0x2f0>)
 800d458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d45c:	f7f2 ff0e 	bl	800027c <__adddf3>
 800d460:	4602      	mov	r2, r0
 800d462:	460b      	mov	r3, r1
 800d464:	4680      	mov	r8, r0
 800d466:	4689      	mov	r9, r1
 800d468:	4630      	mov	r0, r6
 800d46a:	4639      	mov	r1, r7
 800d46c:	f7f2 ff04 	bl	8000278 <__aeabi_dsub>
 800d470:	a385      	add	r3, pc, #532	@ (adr r3, 800d688 <__ieee754_rem_pio2+0x2f0>)
 800d472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d476:	f7f2 ff01 	bl	800027c <__adddf3>
 800d47a:	f04f 35ff 	mov.w	r5, #4294967295
 800d47e:	e9c4 8900 	strd	r8, r9, [r4]
 800d482:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d486:	e7c4      	b.n	800d412 <__ieee754_rem_pio2+0x7a>
 800d488:	a381      	add	r3, pc, #516	@ (adr r3, 800d690 <__ieee754_rem_pio2+0x2f8>)
 800d48a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d48e:	f7f2 fef5 	bl	800027c <__adddf3>
 800d492:	a381      	add	r3, pc, #516	@ (adr r3, 800d698 <__ieee754_rem_pio2+0x300>)
 800d494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d498:	4606      	mov	r6, r0
 800d49a:	460f      	mov	r7, r1
 800d49c:	f7f2 feee 	bl	800027c <__adddf3>
 800d4a0:	4602      	mov	r2, r0
 800d4a2:	460b      	mov	r3, r1
 800d4a4:	4680      	mov	r8, r0
 800d4a6:	4689      	mov	r9, r1
 800d4a8:	4630      	mov	r0, r6
 800d4aa:	4639      	mov	r1, r7
 800d4ac:	f7f2 fee4 	bl	8000278 <__aeabi_dsub>
 800d4b0:	a379      	add	r3, pc, #484	@ (adr r3, 800d698 <__ieee754_rem_pio2+0x300>)
 800d4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4b6:	e7de      	b.n	800d476 <__ieee754_rem_pio2+0xde>
 800d4b8:	4b82      	ldr	r3, [pc, #520]	@ (800d6c4 <__ieee754_rem_pio2+0x32c>)
 800d4ba:	4598      	cmp	r8, r3
 800d4bc:	f200 80d1 	bhi.w	800d662 <__ieee754_rem_pio2+0x2ca>
 800d4c0:	f000 fafe 	bl	800dac0 <fabs>
 800d4c4:	ec57 6b10 	vmov	r6, r7, d0
 800d4c8:	a375      	add	r3, pc, #468	@ (adr r3, 800d6a0 <__ieee754_rem_pio2+0x308>)
 800d4ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ce:	4630      	mov	r0, r6
 800d4d0:	4639      	mov	r1, r7
 800d4d2:	f7f3 f889 	bl	80005e8 <__aeabi_dmul>
 800d4d6:	4b7c      	ldr	r3, [pc, #496]	@ (800d6c8 <__ieee754_rem_pio2+0x330>)
 800d4d8:	2200      	movs	r2, #0
 800d4da:	f7f2 fecf 	bl	800027c <__adddf3>
 800d4de:	f7f3 fb1d 	bl	8000b1c <__aeabi_d2iz>
 800d4e2:	4605      	mov	r5, r0
 800d4e4:	f7f3 f816 	bl	8000514 <__aeabi_i2d>
 800d4e8:	4602      	mov	r2, r0
 800d4ea:	460b      	mov	r3, r1
 800d4ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d4f0:	a363      	add	r3, pc, #396	@ (adr r3, 800d680 <__ieee754_rem_pio2+0x2e8>)
 800d4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4f6:	f7f3 f877 	bl	80005e8 <__aeabi_dmul>
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	460b      	mov	r3, r1
 800d4fe:	4630      	mov	r0, r6
 800d500:	4639      	mov	r1, r7
 800d502:	f7f2 feb9 	bl	8000278 <__aeabi_dsub>
 800d506:	a360      	add	r3, pc, #384	@ (adr r3, 800d688 <__ieee754_rem_pio2+0x2f0>)
 800d508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d50c:	4682      	mov	sl, r0
 800d50e:	468b      	mov	fp, r1
 800d510:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d514:	f7f3 f868 	bl	80005e8 <__aeabi_dmul>
 800d518:	2d1f      	cmp	r5, #31
 800d51a:	4606      	mov	r6, r0
 800d51c:	460f      	mov	r7, r1
 800d51e:	dc0c      	bgt.n	800d53a <__ieee754_rem_pio2+0x1a2>
 800d520:	4b6a      	ldr	r3, [pc, #424]	@ (800d6cc <__ieee754_rem_pio2+0x334>)
 800d522:	1e6a      	subs	r2, r5, #1
 800d524:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d528:	4543      	cmp	r3, r8
 800d52a:	d006      	beq.n	800d53a <__ieee754_rem_pio2+0x1a2>
 800d52c:	4632      	mov	r2, r6
 800d52e:	463b      	mov	r3, r7
 800d530:	4650      	mov	r0, sl
 800d532:	4659      	mov	r1, fp
 800d534:	f7f2 fea0 	bl	8000278 <__aeabi_dsub>
 800d538:	e00e      	b.n	800d558 <__ieee754_rem_pio2+0x1c0>
 800d53a:	463b      	mov	r3, r7
 800d53c:	4632      	mov	r2, r6
 800d53e:	4650      	mov	r0, sl
 800d540:	4659      	mov	r1, fp
 800d542:	f7f2 fe99 	bl	8000278 <__aeabi_dsub>
 800d546:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d54a:	9305      	str	r3, [sp, #20]
 800d54c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d550:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800d554:	2b10      	cmp	r3, #16
 800d556:	dc02      	bgt.n	800d55e <__ieee754_rem_pio2+0x1c6>
 800d558:	e9c4 0100 	strd	r0, r1, [r4]
 800d55c:	e039      	b.n	800d5d2 <__ieee754_rem_pio2+0x23a>
 800d55e:	a34c      	add	r3, pc, #304	@ (adr r3, 800d690 <__ieee754_rem_pio2+0x2f8>)
 800d560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d564:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d568:	f7f3 f83e 	bl	80005e8 <__aeabi_dmul>
 800d56c:	4606      	mov	r6, r0
 800d56e:	460f      	mov	r7, r1
 800d570:	4602      	mov	r2, r0
 800d572:	460b      	mov	r3, r1
 800d574:	4650      	mov	r0, sl
 800d576:	4659      	mov	r1, fp
 800d578:	f7f2 fe7e 	bl	8000278 <__aeabi_dsub>
 800d57c:	4602      	mov	r2, r0
 800d57e:	460b      	mov	r3, r1
 800d580:	4680      	mov	r8, r0
 800d582:	4689      	mov	r9, r1
 800d584:	4650      	mov	r0, sl
 800d586:	4659      	mov	r1, fp
 800d588:	f7f2 fe76 	bl	8000278 <__aeabi_dsub>
 800d58c:	4632      	mov	r2, r6
 800d58e:	463b      	mov	r3, r7
 800d590:	f7f2 fe72 	bl	8000278 <__aeabi_dsub>
 800d594:	a340      	add	r3, pc, #256	@ (adr r3, 800d698 <__ieee754_rem_pio2+0x300>)
 800d596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d59a:	4606      	mov	r6, r0
 800d59c:	460f      	mov	r7, r1
 800d59e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d5a2:	f7f3 f821 	bl	80005e8 <__aeabi_dmul>
 800d5a6:	4632      	mov	r2, r6
 800d5a8:	463b      	mov	r3, r7
 800d5aa:	f7f2 fe65 	bl	8000278 <__aeabi_dsub>
 800d5ae:	4602      	mov	r2, r0
 800d5b0:	460b      	mov	r3, r1
 800d5b2:	4606      	mov	r6, r0
 800d5b4:	460f      	mov	r7, r1
 800d5b6:	4640      	mov	r0, r8
 800d5b8:	4649      	mov	r1, r9
 800d5ba:	f7f2 fe5d 	bl	8000278 <__aeabi_dsub>
 800d5be:	9a05      	ldr	r2, [sp, #20]
 800d5c0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d5c4:	1ad3      	subs	r3, r2, r3
 800d5c6:	2b31      	cmp	r3, #49	@ 0x31
 800d5c8:	dc20      	bgt.n	800d60c <__ieee754_rem_pio2+0x274>
 800d5ca:	e9c4 0100 	strd	r0, r1, [r4]
 800d5ce:	46c2      	mov	sl, r8
 800d5d0:	46cb      	mov	fp, r9
 800d5d2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800d5d6:	4650      	mov	r0, sl
 800d5d8:	4642      	mov	r2, r8
 800d5da:	464b      	mov	r3, r9
 800d5dc:	4659      	mov	r1, fp
 800d5de:	f7f2 fe4b 	bl	8000278 <__aeabi_dsub>
 800d5e2:	463b      	mov	r3, r7
 800d5e4:	4632      	mov	r2, r6
 800d5e6:	f7f2 fe47 	bl	8000278 <__aeabi_dsub>
 800d5ea:	9b04      	ldr	r3, [sp, #16]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d5f2:	f6bf af0e 	bge.w	800d412 <__ieee754_rem_pio2+0x7a>
 800d5f6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800d5fa:	6063      	str	r3, [r4, #4]
 800d5fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d600:	f8c4 8000 	str.w	r8, [r4]
 800d604:	60a0      	str	r0, [r4, #8]
 800d606:	60e3      	str	r3, [r4, #12]
 800d608:	426d      	negs	r5, r5
 800d60a:	e702      	b.n	800d412 <__ieee754_rem_pio2+0x7a>
 800d60c:	a326      	add	r3, pc, #152	@ (adr r3, 800d6a8 <__ieee754_rem_pio2+0x310>)
 800d60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d612:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d616:	f7f2 ffe7 	bl	80005e8 <__aeabi_dmul>
 800d61a:	4606      	mov	r6, r0
 800d61c:	460f      	mov	r7, r1
 800d61e:	4602      	mov	r2, r0
 800d620:	460b      	mov	r3, r1
 800d622:	4640      	mov	r0, r8
 800d624:	4649      	mov	r1, r9
 800d626:	f7f2 fe27 	bl	8000278 <__aeabi_dsub>
 800d62a:	4602      	mov	r2, r0
 800d62c:	460b      	mov	r3, r1
 800d62e:	4682      	mov	sl, r0
 800d630:	468b      	mov	fp, r1
 800d632:	4640      	mov	r0, r8
 800d634:	4649      	mov	r1, r9
 800d636:	f7f2 fe1f 	bl	8000278 <__aeabi_dsub>
 800d63a:	4632      	mov	r2, r6
 800d63c:	463b      	mov	r3, r7
 800d63e:	f7f2 fe1b 	bl	8000278 <__aeabi_dsub>
 800d642:	a31b      	add	r3, pc, #108	@ (adr r3, 800d6b0 <__ieee754_rem_pio2+0x318>)
 800d644:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d648:	4606      	mov	r6, r0
 800d64a:	460f      	mov	r7, r1
 800d64c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d650:	f7f2 ffca 	bl	80005e8 <__aeabi_dmul>
 800d654:	4632      	mov	r2, r6
 800d656:	463b      	mov	r3, r7
 800d658:	f7f2 fe0e 	bl	8000278 <__aeabi_dsub>
 800d65c:	4606      	mov	r6, r0
 800d65e:	460f      	mov	r7, r1
 800d660:	e764      	b.n	800d52c <__ieee754_rem_pio2+0x194>
 800d662:	4b1b      	ldr	r3, [pc, #108]	@ (800d6d0 <__ieee754_rem_pio2+0x338>)
 800d664:	4598      	cmp	r8, r3
 800d666:	d935      	bls.n	800d6d4 <__ieee754_rem_pio2+0x33c>
 800d668:	4632      	mov	r2, r6
 800d66a:	463b      	mov	r3, r7
 800d66c:	4630      	mov	r0, r6
 800d66e:	4639      	mov	r1, r7
 800d670:	f7f2 fe02 	bl	8000278 <__aeabi_dsub>
 800d674:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d678:	e9c4 0100 	strd	r0, r1, [r4]
 800d67c:	e69e      	b.n	800d3bc <__ieee754_rem_pio2+0x24>
 800d67e:	bf00      	nop
 800d680:	54400000 	.word	0x54400000
 800d684:	3ff921fb 	.word	0x3ff921fb
 800d688:	1a626331 	.word	0x1a626331
 800d68c:	3dd0b461 	.word	0x3dd0b461
 800d690:	1a600000 	.word	0x1a600000
 800d694:	3dd0b461 	.word	0x3dd0b461
 800d698:	2e037073 	.word	0x2e037073
 800d69c:	3ba3198a 	.word	0x3ba3198a
 800d6a0:	6dc9c883 	.word	0x6dc9c883
 800d6a4:	3fe45f30 	.word	0x3fe45f30
 800d6a8:	2e000000 	.word	0x2e000000
 800d6ac:	3ba3198a 	.word	0x3ba3198a
 800d6b0:	252049c1 	.word	0x252049c1
 800d6b4:	397b839a 	.word	0x397b839a
 800d6b8:	3fe921fb 	.word	0x3fe921fb
 800d6bc:	4002d97b 	.word	0x4002d97b
 800d6c0:	3ff921fb 	.word	0x3ff921fb
 800d6c4:	413921fb 	.word	0x413921fb
 800d6c8:	3fe00000 	.word	0x3fe00000
 800d6cc:	0800e490 	.word	0x0800e490
 800d6d0:	7fefffff 	.word	0x7fefffff
 800d6d4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800d6d8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800d6dc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800d6e0:	4630      	mov	r0, r6
 800d6e2:	460f      	mov	r7, r1
 800d6e4:	f7f3 fa1a 	bl	8000b1c <__aeabi_d2iz>
 800d6e8:	f7f2 ff14 	bl	8000514 <__aeabi_i2d>
 800d6ec:	4602      	mov	r2, r0
 800d6ee:	460b      	mov	r3, r1
 800d6f0:	4630      	mov	r0, r6
 800d6f2:	4639      	mov	r1, r7
 800d6f4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d6f8:	f7f2 fdbe 	bl	8000278 <__aeabi_dsub>
 800d6fc:	4b22      	ldr	r3, [pc, #136]	@ (800d788 <__ieee754_rem_pio2+0x3f0>)
 800d6fe:	2200      	movs	r2, #0
 800d700:	f7f2 ff72 	bl	80005e8 <__aeabi_dmul>
 800d704:	460f      	mov	r7, r1
 800d706:	4606      	mov	r6, r0
 800d708:	f7f3 fa08 	bl	8000b1c <__aeabi_d2iz>
 800d70c:	f7f2 ff02 	bl	8000514 <__aeabi_i2d>
 800d710:	4602      	mov	r2, r0
 800d712:	460b      	mov	r3, r1
 800d714:	4630      	mov	r0, r6
 800d716:	4639      	mov	r1, r7
 800d718:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800d71c:	f7f2 fdac 	bl	8000278 <__aeabi_dsub>
 800d720:	4b19      	ldr	r3, [pc, #100]	@ (800d788 <__ieee754_rem_pio2+0x3f0>)
 800d722:	2200      	movs	r2, #0
 800d724:	f7f2 ff60 	bl	80005e8 <__aeabi_dmul>
 800d728:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800d72c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800d730:	f04f 0803 	mov.w	r8, #3
 800d734:	2600      	movs	r6, #0
 800d736:	2700      	movs	r7, #0
 800d738:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800d73c:	4632      	mov	r2, r6
 800d73e:	463b      	mov	r3, r7
 800d740:	46c2      	mov	sl, r8
 800d742:	f108 38ff 	add.w	r8, r8, #4294967295
 800d746:	f7f3 f9b7 	bl	8000ab8 <__aeabi_dcmpeq>
 800d74a:	2800      	cmp	r0, #0
 800d74c:	d1f4      	bne.n	800d738 <__ieee754_rem_pio2+0x3a0>
 800d74e:	4b0f      	ldr	r3, [pc, #60]	@ (800d78c <__ieee754_rem_pio2+0x3f4>)
 800d750:	9301      	str	r3, [sp, #4]
 800d752:	2302      	movs	r3, #2
 800d754:	9300      	str	r3, [sp, #0]
 800d756:	462a      	mov	r2, r5
 800d758:	4653      	mov	r3, sl
 800d75a:	4621      	mov	r1, r4
 800d75c:	a806      	add	r0, sp, #24
 800d75e:	f000 f9b7 	bl	800dad0 <__kernel_rem_pio2>
 800d762:	9b04      	ldr	r3, [sp, #16]
 800d764:	2b00      	cmp	r3, #0
 800d766:	4605      	mov	r5, r0
 800d768:	f6bf ae53 	bge.w	800d412 <__ieee754_rem_pio2+0x7a>
 800d76c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800d770:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d774:	e9c4 2300 	strd	r2, r3, [r4]
 800d778:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800d77c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d780:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800d784:	e740      	b.n	800d608 <__ieee754_rem_pio2+0x270>
 800d786:	bf00      	nop
 800d788:	41700000 	.word	0x41700000
 800d78c:	0800e510 	.word	0x0800e510

0800d790 <atan>:
 800d790:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d794:	ec55 4b10 	vmov	r4, r5, d0
 800d798:	4bbf      	ldr	r3, [pc, #764]	@ (800da98 <atan+0x308>)
 800d79a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800d79e:	429e      	cmp	r6, r3
 800d7a0:	46ab      	mov	fp, r5
 800d7a2:	d918      	bls.n	800d7d6 <atan+0x46>
 800d7a4:	4bbd      	ldr	r3, [pc, #756]	@ (800da9c <atan+0x30c>)
 800d7a6:	429e      	cmp	r6, r3
 800d7a8:	d801      	bhi.n	800d7ae <atan+0x1e>
 800d7aa:	d109      	bne.n	800d7c0 <atan+0x30>
 800d7ac:	b144      	cbz	r4, 800d7c0 <atan+0x30>
 800d7ae:	4622      	mov	r2, r4
 800d7b0:	462b      	mov	r3, r5
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	4629      	mov	r1, r5
 800d7b6:	f7f2 fd61 	bl	800027c <__adddf3>
 800d7ba:	4604      	mov	r4, r0
 800d7bc:	460d      	mov	r5, r1
 800d7be:	e006      	b.n	800d7ce <atan+0x3e>
 800d7c0:	f1bb 0f00 	cmp.w	fp, #0
 800d7c4:	f340 812b 	ble.w	800da1e <atan+0x28e>
 800d7c8:	a597      	add	r5, pc, #604	@ (adr r5, 800da28 <atan+0x298>)
 800d7ca:	e9d5 4500 	ldrd	r4, r5, [r5]
 800d7ce:	ec45 4b10 	vmov	d0, r4, r5
 800d7d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7d6:	4bb2      	ldr	r3, [pc, #712]	@ (800daa0 <atan+0x310>)
 800d7d8:	429e      	cmp	r6, r3
 800d7da:	d813      	bhi.n	800d804 <atan+0x74>
 800d7dc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800d7e0:	429e      	cmp	r6, r3
 800d7e2:	d80c      	bhi.n	800d7fe <atan+0x6e>
 800d7e4:	a392      	add	r3, pc, #584	@ (adr r3, 800da30 <atan+0x2a0>)
 800d7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ea:	4620      	mov	r0, r4
 800d7ec:	4629      	mov	r1, r5
 800d7ee:	f7f2 fd45 	bl	800027c <__adddf3>
 800d7f2:	4bac      	ldr	r3, [pc, #688]	@ (800daa4 <atan+0x314>)
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	f7f3 f987 	bl	8000b08 <__aeabi_dcmpgt>
 800d7fa:	2800      	cmp	r0, #0
 800d7fc:	d1e7      	bne.n	800d7ce <atan+0x3e>
 800d7fe:	f04f 3aff 	mov.w	sl, #4294967295
 800d802:	e029      	b.n	800d858 <atan+0xc8>
 800d804:	f000 f95c 	bl	800dac0 <fabs>
 800d808:	4ba7      	ldr	r3, [pc, #668]	@ (800daa8 <atan+0x318>)
 800d80a:	429e      	cmp	r6, r3
 800d80c:	ec55 4b10 	vmov	r4, r5, d0
 800d810:	f200 80bc 	bhi.w	800d98c <atan+0x1fc>
 800d814:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800d818:	429e      	cmp	r6, r3
 800d81a:	f200 809e 	bhi.w	800d95a <atan+0x1ca>
 800d81e:	4622      	mov	r2, r4
 800d820:	462b      	mov	r3, r5
 800d822:	4620      	mov	r0, r4
 800d824:	4629      	mov	r1, r5
 800d826:	f7f2 fd29 	bl	800027c <__adddf3>
 800d82a:	4b9e      	ldr	r3, [pc, #632]	@ (800daa4 <atan+0x314>)
 800d82c:	2200      	movs	r2, #0
 800d82e:	f7f2 fd23 	bl	8000278 <__aeabi_dsub>
 800d832:	2200      	movs	r2, #0
 800d834:	4606      	mov	r6, r0
 800d836:	460f      	mov	r7, r1
 800d838:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800d83c:	4620      	mov	r0, r4
 800d83e:	4629      	mov	r1, r5
 800d840:	f7f2 fd1c 	bl	800027c <__adddf3>
 800d844:	4602      	mov	r2, r0
 800d846:	460b      	mov	r3, r1
 800d848:	4630      	mov	r0, r6
 800d84a:	4639      	mov	r1, r7
 800d84c:	f7f2 fff6 	bl	800083c <__aeabi_ddiv>
 800d850:	f04f 0a00 	mov.w	sl, #0
 800d854:	4604      	mov	r4, r0
 800d856:	460d      	mov	r5, r1
 800d858:	4622      	mov	r2, r4
 800d85a:	462b      	mov	r3, r5
 800d85c:	4620      	mov	r0, r4
 800d85e:	4629      	mov	r1, r5
 800d860:	f7f2 fec2 	bl	80005e8 <__aeabi_dmul>
 800d864:	4602      	mov	r2, r0
 800d866:	460b      	mov	r3, r1
 800d868:	4680      	mov	r8, r0
 800d86a:	4689      	mov	r9, r1
 800d86c:	f7f2 febc 	bl	80005e8 <__aeabi_dmul>
 800d870:	a371      	add	r3, pc, #452	@ (adr r3, 800da38 <atan+0x2a8>)
 800d872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d876:	4606      	mov	r6, r0
 800d878:	460f      	mov	r7, r1
 800d87a:	f7f2 feb5 	bl	80005e8 <__aeabi_dmul>
 800d87e:	a370      	add	r3, pc, #448	@ (adr r3, 800da40 <atan+0x2b0>)
 800d880:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d884:	f7f2 fcfa 	bl	800027c <__adddf3>
 800d888:	4632      	mov	r2, r6
 800d88a:	463b      	mov	r3, r7
 800d88c:	f7f2 feac 	bl	80005e8 <__aeabi_dmul>
 800d890:	a36d      	add	r3, pc, #436	@ (adr r3, 800da48 <atan+0x2b8>)
 800d892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d896:	f7f2 fcf1 	bl	800027c <__adddf3>
 800d89a:	4632      	mov	r2, r6
 800d89c:	463b      	mov	r3, r7
 800d89e:	f7f2 fea3 	bl	80005e8 <__aeabi_dmul>
 800d8a2:	a36b      	add	r3, pc, #428	@ (adr r3, 800da50 <atan+0x2c0>)
 800d8a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8a8:	f7f2 fce8 	bl	800027c <__adddf3>
 800d8ac:	4632      	mov	r2, r6
 800d8ae:	463b      	mov	r3, r7
 800d8b0:	f7f2 fe9a 	bl	80005e8 <__aeabi_dmul>
 800d8b4:	a368      	add	r3, pc, #416	@ (adr r3, 800da58 <atan+0x2c8>)
 800d8b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8ba:	f7f2 fcdf 	bl	800027c <__adddf3>
 800d8be:	4632      	mov	r2, r6
 800d8c0:	463b      	mov	r3, r7
 800d8c2:	f7f2 fe91 	bl	80005e8 <__aeabi_dmul>
 800d8c6:	a366      	add	r3, pc, #408	@ (adr r3, 800da60 <atan+0x2d0>)
 800d8c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8cc:	f7f2 fcd6 	bl	800027c <__adddf3>
 800d8d0:	4642      	mov	r2, r8
 800d8d2:	464b      	mov	r3, r9
 800d8d4:	f7f2 fe88 	bl	80005e8 <__aeabi_dmul>
 800d8d8:	a363      	add	r3, pc, #396	@ (adr r3, 800da68 <atan+0x2d8>)
 800d8da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8de:	4680      	mov	r8, r0
 800d8e0:	4689      	mov	r9, r1
 800d8e2:	4630      	mov	r0, r6
 800d8e4:	4639      	mov	r1, r7
 800d8e6:	f7f2 fe7f 	bl	80005e8 <__aeabi_dmul>
 800d8ea:	a361      	add	r3, pc, #388	@ (adr r3, 800da70 <atan+0x2e0>)
 800d8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8f0:	f7f2 fcc2 	bl	8000278 <__aeabi_dsub>
 800d8f4:	4632      	mov	r2, r6
 800d8f6:	463b      	mov	r3, r7
 800d8f8:	f7f2 fe76 	bl	80005e8 <__aeabi_dmul>
 800d8fc:	a35e      	add	r3, pc, #376	@ (adr r3, 800da78 <atan+0x2e8>)
 800d8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d902:	f7f2 fcb9 	bl	8000278 <__aeabi_dsub>
 800d906:	4632      	mov	r2, r6
 800d908:	463b      	mov	r3, r7
 800d90a:	f7f2 fe6d 	bl	80005e8 <__aeabi_dmul>
 800d90e:	a35c      	add	r3, pc, #368	@ (adr r3, 800da80 <atan+0x2f0>)
 800d910:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d914:	f7f2 fcb0 	bl	8000278 <__aeabi_dsub>
 800d918:	4632      	mov	r2, r6
 800d91a:	463b      	mov	r3, r7
 800d91c:	f7f2 fe64 	bl	80005e8 <__aeabi_dmul>
 800d920:	a359      	add	r3, pc, #356	@ (adr r3, 800da88 <atan+0x2f8>)
 800d922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d926:	f7f2 fca7 	bl	8000278 <__aeabi_dsub>
 800d92a:	4632      	mov	r2, r6
 800d92c:	463b      	mov	r3, r7
 800d92e:	f7f2 fe5b 	bl	80005e8 <__aeabi_dmul>
 800d932:	4602      	mov	r2, r0
 800d934:	460b      	mov	r3, r1
 800d936:	4640      	mov	r0, r8
 800d938:	4649      	mov	r1, r9
 800d93a:	f7f2 fc9f 	bl	800027c <__adddf3>
 800d93e:	4622      	mov	r2, r4
 800d940:	462b      	mov	r3, r5
 800d942:	f7f2 fe51 	bl	80005e8 <__aeabi_dmul>
 800d946:	f1ba 3fff 	cmp.w	sl, #4294967295
 800d94a:	4602      	mov	r2, r0
 800d94c:	460b      	mov	r3, r1
 800d94e:	d148      	bne.n	800d9e2 <atan+0x252>
 800d950:	4620      	mov	r0, r4
 800d952:	4629      	mov	r1, r5
 800d954:	f7f2 fc90 	bl	8000278 <__aeabi_dsub>
 800d958:	e72f      	b.n	800d7ba <atan+0x2a>
 800d95a:	4b52      	ldr	r3, [pc, #328]	@ (800daa4 <atan+0x314>)
 800d95c:	2200      	movs	r2, #0
 800d95e:	4620      	mov	r0, r4
 800d960:	4629      	mov	r1, r5
 800d962:	f7f2 fc89 	bl	8000278 <__aeabi_dsub>
 800d966:	4b4f      	ldr	r3, [pc, #316]	@ (800daa4 <atan+0x314>)
 800d968:	4606      	mov	r6, r0
 800d96a:	460f      	mov	r7, r1
 800d96c:	2200      	movs	r2, #0
 800d96e:	4620      	mov	r0, r4
 800d970:	4629      	mov	r1, r5
 800d972:	f7f2 fc83 	bl	800027c <__adddf3>
 800d976:	4602      	mov	r2, r0
 800d978:	460b      	mov	r3, r1
 800d97a:	4630      	mov	r0, r6
 800d97c:	4639      	mov	r1, r7
 800d97e:	f7f2 ff5d 	bl	800083c <__aeabi_ddiv>
 800d982:	f04f 0a01 	mov.w	sl, #1
 800d986:	4604      	mov	r4, r0
 800d988:	460d      	mov	r5, r1
 800d98a:	e765      	b.n	800d858 <atan+0xc8>
 800d98c:	4b47      	ldr	r3, [pc, #284]	@ (800daac <atan+0x31c>)
 800d98e:	429e      	cmp	r6, r3
 800d990:	d21c      	bcs.n	800d9cc <atan+0x23c>
 800d992:	4b47      	ldr	r3, [pc, #284]	@ (800dab0 <atan+0x320>)
 800d994:	2200      	movs	r2, #0
 800d996:	4620      	mov	r0, r4
 800d998:	4629      	mov	r1, r5
 800d99a:	f7f2 fc6d 	bl	8000278 <__aeabi_dsub>
 800d99e:	4b44      	ldr	r3, [pc, #272]	@ (800dab0 <atan+0x320>)
 800d9a0:	4606      	mov	r6, r0
 800d9a2:	460f      	mov	r7, r1
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	4629      	mov	r1, r5
 800d9aa:	f7f2 fe1d 	bl	80005e8 <__aeabi_dmul>
 800d9ae:	4b3d      	ldr	r3, [pc, #244]	@ (800daa4 <atan+0x314>)
 800d9b0:	2200      	movs	r2, #0
 800d9b2:	f7f2 fc63 	bl	800027c <__adddf3>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	460b      	mov	r3, r1
 800d9ba:	4630      	mov	r0, r6
 800d9bc:	4639      	mov	r1, r7
 800d9be:	f7f2 ff3d 	bl	800083c <__aeabi_ddiv>
 800d9c2:	f04f 0a02 	mov.w	sl, #2
 800d9c6:	4604      	mov	r4, r0
 800d9c8:	460d      	mov	r5, r1
 800d9ca:	e745      	b.n	800d858 <atan+0xc8>
 800d9cc:	4622      	mov	r2, r4
 800d9ce:	462b      	mov	r3, r5
 800d9d0:	4938      	ldr	r1, [pc, #224]	@ (800dab4 <atan+0x324>)
 800d9d2:	2000      	movs	r0, #0
 800d9d4:	f7f2 ff32 	bl	800083c <__aeabi_ddiv>
 800d9d8:	f04f 0a03 	mov.w	sl, #3
 800d9dc:	4604      	mov	r4, r0
 800d9de:	460d      	mov	r5, r1
 800d9e0:	e73a      	b.n	800d858 <atan+0xc8>
 800d9e2:	4b35      	ldr	r3, [pc, #212]	@ (800dab8 <atan+0x328>)
 800d9e4:	4e35      	ldr	r6, [pc, #212]	@ (800dabc <atan+0x32c>)
 800d9e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ee:	f7f2 fc43 	bl	8000278 <__aeabi_dsub>
 800d9f2:	4622      	mov	r2, r4
 800d9f4:	462b      	mov	r3, r5
 800d9f6:	f7f2 fc3f 	bl	8000278 <__aeabi_dsub>
 800d9fa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800d9fe:	4602      	mov	r2, r0
 800da00:	460b      	mov	r3, r1
 800da02:	e9d6 0100 	ldrd	r0, r1, [r6]
 800da06:	f7f2 fc37 	bl	8000278 <__aeabi_dsub>
 800da0a:	f1bb 0f00 	cmp.w	fp, #0
 800da0e:	4604      	mov	r4, r0
 800da10:	460d      	mov	r5, r1
 800da12:	f6bf aedc 	bge.w	800d7ce <atan+0x3e>
 800da16:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800da1a:	461d      	mov	r5, r3
 800da1c:	e6d7      	b.n	800d7ce <atan+0x3e>
 800da1e:	a51c      	add	r5, pc, #112	@ (adr r5, 800da90 <atan+0x300>)
 800da20:	e9d5 4500 	ldrd	r4, r5, [r5]
 800da24:	e6d3      	b.n	800d7ce <atan+0x3e>
 800da26:	bf00      	nop
 800da28:	54442d18 	.word	0x54442d18
 800da2c:	3ff921fb 	.word	0x3ff921fb
 800da30:	8800759c 	.word	0x8800759c
 800da34:	7e37e43c 	.word	0x7e37e43c
 800da38:	e322da11 	.word	0xe322da11
 800da3c:	3f90ad3a 	.word	0x3f90ad3a
 800da40:	24760deb 	.word	0x24760deb
 800da44:	3fa97b4b 	.word	0x3fa97b4b
 800da48:	a0d03d51 	.word	0xa0d03d51
 800da4c:	3fb10d66 	.word	0x3fb10d66
 800da50:	c54c206e 	.word	0xc54c206e
 800da54:	3fb745cd 	.word	0x3fb745cd
 800da58:	920083ff 	.word	0x920083ff
 800da5c:	3fc24924 	.word	0x3fc24924
 800da60:	5555550d 	.word	0x5555550d
 800da64:	3fd55555 	.word	0x3fd55555
 800da68:	2c6a6c2f 	.word	0x2c6a6c2f
 800da6c:	bfa2b444 	.word	0xbfa2b444
 800da70:	52defd9a 	.word	0x52defd9a
 800da74:	3fadde2d 	.word	0x3fadde2d
 800da78:	af749a6d 	.word	0xaf749a6d
 800da7c:	3fb3b0f2 	.word	0x3fb3b0f2
 800da80:	fe231671 	.word	0xfe231671
 800da84:	3fbc71c6 	.word	0x3fbc71c6
 800da88:	9998ebc4 	.word	0x9998ebc4
 800da8c:	3fc99999 	.word	0x3fc99999
 800da90:	54442d18 	.word	0x54442d18
 800da94:	bff921fb 	.word	0xbff921fb
 800da98:	440fffff 	.word	0x440fffff
 800da9c:	7ff00000 	.word	0x7ff00000
 800daa0:	3fdbffff 	.word	0x3fdbffff
 800daa4:	3ff00000 	.word	0x3ff00000
 800daa8:	3ff2ffff 	.word	0x3ff2ffff
 800daac:	40038000 	.word	0x40038000
 800dab0:	3ff80000 	.word	0x3ff80000
 800dab4:	bff00000 	.word	0xbff00000
 800dab8:	0800e618 	.word	0x0800e618
 800dabc:	0800e638 	.word	0x0800e638

0800dac0 <fabs>:
 800dac0:	ec51 0b10 	vmov	r0, r1, d0
 800dac4:	4602      	mov	r2, r0
 800dac6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800daca:	ec43 2b10 	vmov	d0, r2, r3
 800dace:	4770      	bx	lr

0800dad0 <__kernel_rem_pio2>:
 800dad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dad4:	ed2d 8b02 	vpush	{d8}
 800dad8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800dadc:	f112 0f14 	cmn.w	r2, #20
 800dae0:	9306      	str	r3, [sp, #24]
 800dae2:	9104      	str	r1, [sp, #16]
 800dae4:	4bc2      	ldr	r3, [pc, #776]	@ (800ddf0 <__kernel_rem_pio2+0x320>)
 800dae6:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800dae8:	9008      	str	r0, [sp, #32]
 800daea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800daee:	9300      	str	r3, [sp, #0]
 800daf0:	9b06      	ldr	r3, [sp, #24]
 800daf2:	f103 33ff 	add.w	r3, r3, #4294967295
 800daf6:	bfa8      	it	ge
 800daf8:	1ed4      	subge	r4, r2, #3
 800dafa:	9305      	str	r3, [sp, #20]
 800dafc:	bfb2      	itee	lt
 800dafe:	2400      	movlt	r4, #0
 800db00:	2318      	movge	r3, #24
 800db02:	fb94 f4f3 	sdivge	r4, r4, r3
 800db06:	f06f 0317 	mvn.w	r3, #23
 800db0a:	fb04 3303 	mla	r3, r4, r3, r3
 800db0e:	eb03 0b02 	add.w	fp, r3, r2
 800db12:	9b00      	ldr	r3, [sp, #0]
 800db14:	9a05      	ldr	r2, [sp, #20]
 800db16:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800dde0 <__kernel_rem_pio2+0x310>
 800db1a:	eb03 0802 	add.w	r8, r3, r2
 800db1e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800db20:	1aa7      	subs	r7, r4, r2
 800db22:	ae20      	add	r6, sp, #128	@ 0x80
 800db24:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800db28:	2500      	movs	r5, #0
 800db2a:	4545      	cmp	r5, r8
 800db2c:	dd12      	ble.n	800db54 <__kernel_rem_pio2+0x84>
 800db2e:	9b06      	ldr	r3, [sp, #24]
 800db30:	aa20      	add	r2, sp, #128	@ 0x80
 800db32:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800db36:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800db3a:	2700      	movs	r7, #0
 800db3c:	9b00      	ldr	r3, [sp, #0]
 800db3e:	429f      	cmp	r7, r3
 800db40:	dc2e      	bgt.n	800dba0 <__kernel_rem_pio2+0xd0>
 800db42:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800dde0 <__kernel_rem_pio2+0x310>
 800db46:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800db4a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800db4e:	46a8      	mov	r8, r5
 800db50:	2600      	movs	r6, #0
 800db52:	e01b      	b.n	800db8c <__kernel_rem_pio2+0xbc>
 800db54:	42ef      	cmn	r7, r5
 800db56:	d407      	bmi.n	800db68 <__kernel_rem_pio2+0x98>
 800db58:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800db5c:	f7f2 fcda 	bl	8000514 <__aeabi_i2d>
 800db60:	e8e6 0102 	strd	r0, r1, [r6], #8
 800db64:	3501      	adds	r5, #1
 800db66:	e7e0      	b.n	800db2a <__kernel_rem_pio2+0x5a>
 800db68:	ec51 0b18 	vmov	r0, r1, d8
 800db6c:	e7f8      	b.n	800db60 <__kernel_rem_pio2+0x90>
 800db6e:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800db72:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800db76:	f7f2 fd37 	bl	80005e8 <__aeabi_dmul>
 800db7a:	4602      	mov	r2, r0
 800db7c:	460b      	mov	r3, r1
 800db7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800db82:	f7f2 fb7b 	bl	800027c <__adddf3>
 800db86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800db8a:	3601      	adds	r6, #1
 800db8c:	9b05      	ldr	r3, [sp, #20]
 800db8e:	429e      	cmp	r6, r3
 800db90:	dded      	ble.n	800db6e <__kernel_rem_pio2+0x9e>
 800db92:	ed9d 7b02 	vldr	d7, [sp, #8]
 800db96:	3701      	adds	r7, #1
 800db98:	ecaa 7b02 	vstmia	sl!, {d7}
 800db9c:	3508      	adds	r5, #8
 800db9e:	e7cd      	b.n	800db3c <__kernel_rem_pio2+0x6c>
 800dba0:	9b00      	ldr	r3, [sp, #0]
 800dba2:	f8dd 8000 	ldr.w	r8, [sp]
 800dba6:	aa0c      	add	r2, sp, #48	@ 0x30
 800dba8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dbac:	930a      	str	r3, [sp, #40]	@ 0x28
 800dbae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800dbb0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800dbb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbb6:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800dbba:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dbbc:	ab98      	add	r3, sp, #608	@ 0x260
 800dbbe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800dbc2:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800dbc6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800dbca:	ac0c      	add	r4, sp, #48	@ 0x30
 800dbcc:	ab70      	add	r3, sp, #448	@ 0x1c0
 800dbce:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800dbd2:	46a1      	mov	r9, r4
 800dbd4:	46c2      	mov	sl, r8
 800dbd6:	f1ba 0f00 	cmp.w	sl, #0
 800dbda:	dc77      	bgt.n	800dccc <__kernel_rem_pio2+0x1fc>
 800dbdc:	4658      	mov	r0, fp
 800dbde:	ed9d 0b02 	vldr	d0, [sp, #8]
 800dbe2:	f000 fac5 	bl	800e170 <scalbn>
 800dbe6:	ec57 6b10 	vmov	r6, r7, d0
 800dbea:	2200      	movs	r2, #0
 800dbec:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800dbf0:	4630      	mov	r0, r6
 800dbf2:	4639      	mov	r1, r7
 800dbf4:	f7f2 fcf8 	bl	80005e8 <__aeabi_dmul>
 800dbf8:	ec41 0b10 	vmov	d0, r0, r1
 800dbfc:	f000 fb34 	bl	800e268 <floor>
 800dc00:	4b7c      	ldr	r3, [pc, #496]	@ (800ddf4 <__kernel_rem_pio2+0x324>)
 800dc02:	ec51 0b10 	vmov	r0, r1, d0
 800dc06:	2200      	movs	r2, #0
 800dc08:	f7f2 fcee 	bl	80005e8 <__aeabi_dmul>
 800dc0c:	4602      	mov	r2, r0
 800dc0e:	460b      	mov	r3, r1
 800dc10:	4630      	mov	r0, r6
 800dc12:	4639      	mov	r1, r7
 800dc14:	f7f2 fb30 	bl	8000278 <__aeabi_dsub>
 800dc18:	460f      	mov	r7, r1
 800dc1a:	4606      	mov	r6, r0
 800dc1c:	f7f2 ff7e 	bl	8000b1c <__aeabi_d2iz>
 800dc20:	9002      	str	r0, [sp, #8]
 800dc22:	f7f2 fc77 	bl	8000514 <__aeabi_i2d>
 800dc26:	4602      	mov	r2, r0
 800dc28:	460b      	mov	r3, r1
 800dc2a:	4630      	mov	r0, r6
 800dc2c:	4639      	mov	r1, r7
 800dc2e:	f7f2 fb23 	bl	8000278 <__aeabi_dsub>
 800dc32:	f1bb 0f00 	cmp.w	fp, #0
 800dc36:	4606      	mov	r6, r0
 800dc38:	460f      	mov	r7, r1
 800dc3a:	dd6c      	ble.n	800dd16 <__kernel_rem_pio2+0x246>
 800dc3c:	f108 31ff 	add.w	r1, r8, #4294967295
 800dc40:	ab0c      	add	r3, sp, #48	@ 0x30
 800dc42:	9d02      	ldr	r5, [sp, #8]
 800dc44:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dc48:	f1cb 0018 	rsb	r0, fp, #24
 800dc4c:	fa43 f200 	asr.w	r2, r3, r0
 800dc50:	4415      	add	r5, r2
 800dc52:	4082      	lsls	r2, r0
 800dc54:	1a9b      	subs	r3, r3, r2
 800dc56:	aa0c      	add	r2, sp, #48	@ 0x30
 800dc58:	9502      	str	r5, [sp, #8]
 800dc5a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800dc5e:	f1cb 0217 	rsb	r2, fp, #23
 800dc62:	fa43 f902 	asr.w	r9, r3, r2
 800dc66:	f1b9 0f00 	cmp.w	r9, #0
 800dc6a:	dd64      	ble.n	800dd36 <__kernel_rem_pio2+0x266>
 800dc6c:	9b02      	ldr	r3, [sp, #8]
 800dc6e:	2200      	movs	r2, #0
 800dc70:	3301      	adds	r3, #1
 800dc72:	9302      	str	r3, [sp, #8]
 800dc74:	4615      	mov	r5, r2
 800dc76:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800dc7a:	4590      	cmp	r8, r2
 800dc7c:	f300 80a1 	bgt.w	800ddc2 <__kernel_rem_pio2+0x2f2>
 800dc80:	f1bb 0f00 	cmp.w	fp, #0
 800dc84:	dd07      	ble.n	800dc96 <__kernel_rem_pio2+0x1c6>
 800dc86:	f1bb 0f01 	cmp.w	fp, #1
 800dc8a:	f000 80c1 	beq.w	800de10 <__kernel_rem_pio2+0x340>
 800dc8e:	f1bb 0f02 	cmp.w	fp, #2
 800dc92:	f000 80c8 	beq.w	800de26 <__kernel_rem_pio2+0x356>
 800dc96:	f1b9 0f02 	cmp.w	r9, #2
 800dc9a:	d14c      	bne.n	800dd36 <__kernel_rem_pio2+0x266>
 800dc9c:	4632      	mov	r2, r6
 800dc9e:	463b      	mov	r3, r7
 800dca0:	4955      	ldr	r1, [pc, #340]	@ (800ddf8 <__kernel_rem_pio2+0x328>)
 800dca2:	2000      	movs	r0, #0
 800dca4:	f7f2 fae8 	bl	8000278 <__aeabi_dsub>
 800dca8:	4606      	mov	r6, r0
 800dcaa:	460f      	mov	r7, r1
 800dcac:	2d00      	cmp	r5, #0
 800dcae:	d042      	beq.n	800dd36 <__kernel_rem_pio2+0x266>
 800dcb0:	4658      	mov	r0, fp
 800dcb2:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800dde8 <__kernel_rem_pio2+0x318>
 800dcb6:	f000 fa5b 	bl	800e170 <scalbn>
 800dcba:	4630      	mov	r0, r6
 800dcbc:	4639      	mov	r1, r7
 800dcbe:	ec53 2b10 	vmov	r2, r3, d0
 800dcc2:	f7f2 fad9 	bl	8000278 <__aeabi_dsub>
 800dcc6:	4606      	mov	r6, r0
 800dcc8:	460f      	mov	r7, r1
 800dcca:	e034      	b.n	800dd36 <__kernel_rem_pio2+0x266>
 800dccc:	4b4b      	ldr	r3, [pc, #300]	@ (800ddfc <__kernel_rem_pio2+0x32c>)
 800dcce:	2200      	movs	r2, #0
 800dcd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dcd4:	f7f2 fc88 	bl	80005e8 <__aeabi_dmul>
 800dcd8:	f7f2 ff20 	bl	8000b1c <__aeabi_d2iz>
 800dcdc:	f7f2 fc1a 	bl	8000514 <__aeabi_i2d>
 800dce0:	4b47      	ldr	r3, [pc, #284]	@ (800de00 <__kernel_rem_pio2+0x330>)
 800dce2:	2200      	movs	r2, #0
 800dce4:	4606      	mov	r6, r0
 800dce6:	460f      	mov	r7, r1
 800dce8:	f7f2 fc7e 	bl	80005e8 <__aeabi_dmul>
 800dcec:	4602      	mov	r2, r0
 800dcee:	460b      	mov	r3, r1
 800dcf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dcf4:	f7f2 fac0 	bl	8000278 <__aeabi_dsub>
 800dcf8:	f7f2 ff10 	bl	8000b1c <__aeabi_d2iz>
 800dcfc:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800dd00:	f849 0b04 	str.w	r0, [r9], #4
 800dd04:	4639      	mov	r1, r7
 800dd06:	4630      	mov	r0, r6
 800dd08:	f7f2 fab8 	bl	800027c <__adddf3>
 800dd0c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dd14:	e75f      	b.n	800dbd6 <__kernel_rem_pio2+0x106>
 800dd16:	d107      	bne.n	800dd28 <__kernel_rem_pio2+0x258>
 800dd18:	f108 33ff 	add.w	r3, r8, #4294967295
 800dd1c:	aa0c      	add	r2, sp, #48	@ 0x30
 800dd1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800dd22:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800dd26:	e79e      	b.n	800dc66 <__kernel_rem_pio2+0x196>
 800dd28:	4b36      	ldr	r3, [pc, #216]	@ (800de04 <__kernel_rem_pio2+0x334>)
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	f7f2 fee2 	bl	8000af4 <__aeabi_dcmpge>
 800dd30:	2800      	cmp	r0, #0
 800dd32:	d143      	bne.n	800ddbc <__kernel_rem_pio2+0x2ec>
 800dd34:	4681      	mov	r9, r0
 800dd36:	2200      	movs	r2, #0
 800dd38:	2300      	movs	r3, #0
 800dd3a:	4630      	mov	r0, r6
 800dd3c:	4639      	mov	r1, r7
 800dd3e:	f7f2 febb 	bl	8000ab8 <__aeabi_dcmpeq>
 800dd42:	2800      	cmp	r0, #0
 800dd44:	f000 80c1 	beq.w	800deca <__kernel_rem_pio2+0x3fa>
 800dd48:	f108 33ff 	add.w	r3, r8, #4294967295
 800dd4c:	2200      	movs	r2, #0
 800dd4e:	9900      	ldr	r1, [sp, #0]
 800dd50:	428b      	cmp	r3, r1
 800dd52:	da70      	bge.n	800de36 <__kernel_rem_pio2+0x366>
 800dd54:	2a00      	cmp	r2, #0
 800dd56:	f000 808b 	beq.w	800de70 <__kernel_rem_pio2+0x3a0>
 800dd5a:	f108 38ff 	add.w	r8, r8, #4294967295
 800dd5e:	ab0c      	add	r3, sp, #48	@ 0x30
 800dd60:	f1ab 0b18 	sub.w	fp, fp, #24
 800dd64:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d0f6      	beq.n	800dd5a <__kernel_rem_pio2+0x28a>
 800dd6c:	4658      	mov	r0, fp
 800dd6e:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800dde8 <__kernel_rem_pio2+0x318>
 800dd72:	f000 f9fd 	bl	800e170 <scalbn>
 800dd76:	f108 0301 	add.w	r3, r8, #1
 800dd7a:	00da      	lsls	r2, r3, #3
 800dd7c:	9205      	str	r2, [sp, #20]
 800dd7e:	ec55 4b10 	vmov	r4, r5, d0
 800dd82:	aa70      	add	r2, sp, #448	@ 0x1c0
 800dd84:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800ddfc <__kernel_rem_pio2+0x32c>
 800dd88:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800dd8c:	4646      	mov	r6, r8
 800dd8e:	f04f 0a00 	mov.w	sl, #0
 800dd92:	2e00      	cmp	r6, #0
 800dd94:	f280 80d1 	bge.w	800df3a <__kernel_rem_pio2+0x46a>
 800dd98:	4644      	mov	r4, r8
 800dd9a:	2c00      	cmp	r4, #0
 800dd9c:	f2c0 80ff 	blt.w	800df9e <__kernel_rem_pio2+0x4ce>
 800dda0:	4b19      	ldr	r3, [pc, #100]	@ (800de08 <__kernel_rem_pio2+0x338>)
 800dda2:	461f      	mov	r7, r3
 800dda4:	ab70      	add	r3, sp, #448	@ 0x1c0
 800dda6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ddaa:	9306      	str	r3, [sp, #24]
 800ddac:	f04f 0a00 	mov.w	sl, #0
 800ddb0:	f04f 0b00 	mov.w	fp, #0
 800ddb4:	2600      	movs	r6, #0
 800ddb6:	eba8 0504 	sub.w	r5, r8, r4
 800ddba:	e0e4      	b.n	800df86 <__kernel_rem_pio2+0x4b6>
 800ddbc:	f04f 0902 	mov.w	r9, #2
 800ddc0:	e754      	b.n	800dc6c <__kernel_rem_pio2+0x19c>
 800ddc2:	f854 3b04 	ldr.w	r3, [r4], #4
 800ddc6:	bb0d      	cbnz	r5, 800de0c <__kernel_rem_pio2+0x33c>
 800ddc8:	b123      	cbz	r3, 800ddd4 <__kernel_rem_pio2+0x304>
 800ddca:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ddce:	f844 3c04 	str.w	r3, [r4, #-4]
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	3201      	adds	r2, #1
 800ddd6:	461d      	mov	r5, r3
 800ddd8:	e74f      	b.n	800dc7a <__kernel_rem_pio2+0x1aa>
 800ddda:	bf00      	nop
 800dddc:	f3af 8000 	nop.w
	...
 800ddec:	3ff00000 	.word	0x3ff00000
 800ddf0:	0800e698 	.word	0x0800e698
 800ddf4:	40200000 	.word	0x40200000
 800ddf8:	3ff00000 	.word	0x3ff00000
 800ddfc:	3e700000 	.word	0x3e700000
 800de00:	41700000 	.word	0x41700000
 800de04:	3fe00000 	.word	0x3fe00000
 800de08:	0800e658 	.word	0x0800e658
 800de0c:	1acb      	subs	r3, r1, r3
 800de0e:	e7de      	b.n	800ddce <__kernel_rem_pio2+0x2fe>
 800de10:	f108 32ff 	add.w	r2, r8, #4294967295
 800de14:	ab0c      	add	r3, sp, #48	@ 0x30
 800de16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de1a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800de1e:	a90c      	add	r1, sp, #48	@ 0x30
 800de20:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800de24:	e737      	b.n	800dc96 <__kernel_rem_pio2+0x1c6>
 800de26:	f108 32ff 	add.w	r2, r8, #4294967295
 800de2a:	ab0c      	add	r3, sp, #48	@ 0x30
 800de2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de30:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800de34:	e7f3      	b.n	800de1e <__kernel_rem_pio2+0x34e>
 800de36:	a90c      	add	r1, sp, #48	@ 0x30
 800de38:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800de3c:	3b01      	subs	r3, #1
 800de3e:	430a      	orrs	r2, r1
 800de40:	e785      	b.n	800dd4e <__kernel_rem_pio2+0x27e>
 800de42:	3401      	adds	r4, #1
 800de44:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800de48:	2a00      	cmp	r2, #0
 800de4a:	d0fa      	beq.n	800de42 <__kernel_rem_pio2+0x372>
 800de4c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de4e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800de52:	eb0d 0503 	add.w	r5, sp, r3
 800de56:	9b06      	ldr	r3, [sp, #24]
 800de58:	aa20      	add	r2, sp, #128	@ 0x80
 800de5a:	4443      	add	r3, r8
 800de5c:	f108 0701 	add.w	r7, r8, #1
 800de60:	3d98      	subs	r5, #152	@ 0x98
 800de62:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800de66:	4444      	add	r4, r8
 800de68:	42bc      	cmp	r4, r7
 800de6a:	da04      	bge.n	800de76 <__kernel_rem_pio2+0x3a6>
 800de6c:	46a0      	mov	r8, r4
 800de6e:	e6a2      	b.n	800dbb6 <__kernel_rem_pio2+0xe6>
 800de70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de72:	2401      	movs	r4, #1
 800de74:	e7e6      	b.n	800de44 <__kernel_rem_pio2+0x374>
 800de76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de78:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800de7c:	f7f2 fb4a 	bl	8000514 <__aeabi_i2d>
 800de80:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800e140 <__kernel_rem_pio2+0x670>
 800de84:	e8e6 0102 	strd	r0, r1, [r6], #8
 800de88:	ed8d 7b02 	vstr	d7, [sp, #8]
 800de8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800de90:	46b2      	mov	sl, r6
 800de92:	f04f 0800 	mov.w	r8, #0
 800de96:	9b05      	ldr	r3, [sp, #20]
 800de98:	4598      	cmp	r8, r3
 800de9a:	dd05      	ble.n	800dea8 <__kernel_rem_pio2+0x3d8>
 800de9c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dea0:	3701      	adds	r7, #1
 800dea2:	eca5 7b02 	vstmia	r5!, {d7}
 800dea6:	e7df      	b.n	800de68 <__kernel_rem_pio2+0x398>
 800dea8:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800deac:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800deb0:	f7f2 fb9a 	bl	80005e8 <__aeabi_dmul>
 800deb4:	4602      	mov	r2, r0
 800deb6:	460b      	mov	r3, r1
 800deb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800debc:	f7f2 f9de 	bl	800027c <__adddf3>
 800dec0:	f108 0801 	add.w	r8, r8, #1
 800dec4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dec8:	e7e5      	b.n	800de96 <__kernel_rem_pio2+0x3c6>
 800deca:	f1cb 0000 	rsb	r0, fp, #0
 800dece:	ec47 6b10 	vmov	d0, r6, r7
 800ded2:	f000 f94d 	bl	800e170 <scalbn>
 800ded6:	ec55 4b10 	vmov	r4, r5, d0
 800deda:	4b9b      	ldr	r3, [pc, #620]	@ (800e148 <__kernel_rem_pio2+0x678>)
 800dedc:	2200      	movs	r2, #0
 800dede:	4620      	mov	r0, r4
 800dee0:	4629      	mov	r1, r5
 800dee2:	f7f2 fe07 	bl	8000af4 <__aeabi_dcmpge>
 800dee6:	b300      	cbz	r0, 800df2a <__kernel_rem_pio2+0x45a>
 800dee8:	4b98      	ldr	r3, [pc, #608]	@ (800e14c <__kernel_rem_pio2+0x67c>)
 800deea:	2200      	movs	r2, #0
 800deec:	4620      	mov	r0, r4
 800deee:	4629      	mov	r1, r5
 800def0:	f7f2 fb7a 	bl	80005e8 <__aeabi_dmul>
 800def4:	f7f2 fe12 	bl	8000b1c <__aeabi_d2iz>
 800def8:	4606      	mov	r6, r0
 800defa:	f7f2 fb0b 	bl	8000514 <__aeabi_i2d>
 800defe:	4b92      	ldr	r3, [pc, #584]	@ (800e148 <__kernel_rem_pio2+0x678>)
 800df00:	2200      	movs	r2, #0
 800df02:	f7f2 fb71 	bl	80005e8 <__aeabi_dmul>
 800df06:	460b      	mov	r3, r1
 800df08:	4602      	mov	r2, r0
 800df0a:	4629      	mov	r1, r5
 800df0c:	4620      	mov	r0, r4
 800df0e:	f7f2 f9b3 	bl	8000278 <__aeabi_dsub>
 800df12:	f7f2 fe03 	bl	8000b1c <__aeabi_d2iz>
 800df16:	ab0c      	add	r3, sp, #48	@ 0x30
 800df18:	f10b 0b18 	add.w	fp, fp, #24
 800df1c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800df20:	f108 0801 	add.w	r8, r8, #1
 800df24:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800df28:	e720      	b.n	800dd6c <__kernel_rem_pio2+0x29c>
 800df2a:	4620      	mov	r0, r4
 800df2c:	4629      	mov	r1, r5
 800df2e:	f7f2 fdf5 	bl	8000b1c <__aeabi_d2iz>
 800df32:	ab0c      	add	r3, sp, #48	@ 0x30
 800df34:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800df38:	e718      	b.n	800dd6c <__kernel_rem_pio2+0x29c>
 800df3a:	ab0c      	add	r3, sp, #48	@ 0x30
 800df3c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800df40:	f7f2 fae8 	bl	8000514 <__aeabi_i2d>
 800df44:	4622      	mov	r2, r4
 800df46:	462b      	mov	r3, r5
 800df48:	f7f2 fb4e 	bl	80005e8 <__aeabi_dmul>
 800df4c:	4652      	mov	r2, sl
 800df4e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800df52:	465b      	mov	r3, fp
 800df54:	4620      	mov	r0, r4
 800df56:	4629      	mov	r1, r5
 800df58:	f7f2 fb46 	bl	80005e8 <__aeabi_dmul>
 800df5c:	3e01      	subs	r6, #1
 800df5e:	4604      	mov	r4, r0
 800df60:	460d      	mov	r5, r1
 800df62:	e716      	b.n	800dd92 <__kernel_rem_pio2+0x2c2>
 800df64:	9906      	ldr	r1, [sp, #24]
 800df66:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800df6a:	9106      	str	r1, [sp, #24]
 800df6c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800df70:	f7f2 fb3a 	bl	80005e8 <__aeabi_dmul>
 800df74:	4602      	mov	r2, r0
 800df76:	460b      	mov	r3, r1
 800df78:	4650      	mov	r0, sl
 800df7a:	4659      	mov	r1, fp
 800df7c:	f7f2 f97e 	bl	800027c <__adddf3>
 800df80:	3601      	adds	r6, #1
 800df82:	4682      	mov	sl, r0
 800df84:	468b      	mov	fp, r1
 800df86:	9b00      	ldr	r3, [sp, #0]
 800df88:	429e      	cmp	r6, r3
 800df8a:	dc01      	bgt.n	800df90 <__kernel_rem_pio2+0x4c0>
 800df8c:	42ae      	cmp	r6, r5
 800df8e:	dde9      	ble.n	800df64 <__kernel_rem_pio2+0x494>
 800df90:	ab48      	add	r3, sp, #288	@ 0x120
 800df92:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800df96:	e9c5 ab00 	strd	sl, fp, [r5]
 800df9a:	3c01      	subs	r4, #1
 800df9c:	e6fd      	b.n	800dd9a <__kernel_rem_pio2+0x2ca>
 800df9e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800dfa0:	2b02      	cmp	r3, #2
 800dfa2:	dc0b      	bgt.n	800dfbc <__kernel_rem_pio2+0x4ec>
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	dc35      	bgt.n	800e014 <__kernel_rem_pio2+0x544>
 800dfa8:	d059      	beq.n	800e05e <__kernel_rem_pio2+0x58e>
 800dfaa:	9b02      	ldr	r3, [sp, #8]
 800dfac:	f003 0007 	and.w	r0, r3, #7
 800dfb0:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800dfb4:	ecbd 8b02 	vpop	{d8}
 800dfb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfbc:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800dfbe:	2b03      	cmp	r3, #3
 800dfc0:	d1f3      	bne.n	800dfaa <__kernel_rem_pio2+0x4da>
 800dfc2:	9b05      	ldr	r3, [sp, #20]
 800dfc4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800dfc8:	eb0d 0403 	add.w	r4, sp, r3
 800dfcc:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800dfd0:	4625      	mov	r5, r4
 800dfd2:	46c2      	mov	sl, r8
 800dfd4:	f1ba 0f00 	cmp.w	sl, #0
 800dfd8:	dc69      	bgt.n	800e0ae <__kernel_rem_pio2+0x5de>
 800dfda:	4645      	mov	r5, r8
 800dfdc:	2d01      	cmp	r5, #1
 800dfde:	f300 8087 	bgt.w	800e0f0 <__kernel_rem_pio2+0x620>
 800dfe2:	9c05      	ldr	r4, [sp, #20]
 800dfe4:	ab48      	add	r3, sp, #288	@ 0x120
 800dfe6:	441c      	add	r4, r3
 800dfe8:	2000      	movs	r0, #0
 800dfea:	2100      	movs	r1, #0
 800dfec:	f1b8 0f01 	cmp.w	r8, #1
 800dff0:	f300 809c 	bgt.w	800e12c <__kernel_rem_pio2+0x65c>
 800dff4:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800dff8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800dffc:	f1b9 0f00 	cmp.w	r9, #0
 800e000:	f040 80a6 	bne.w	800e150 <__kernel_rem_pio2+0x680>
 800e004:	9b04      	ldr	r3, [sp, #16]
 800e006:	e9c3 5600 	strd	r5, r6, [r3]
 800e00a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800e00e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800e012:	e7ca      	b.n	800dfaa <__kernel_rem_pio2+0x4da>
 800e014:	9d05      	ldr	r5, [sp, #20]
 800e016:	ab48      	add	r3, sp, #288	@ 0x120
 800e018:	441d      	add	r5, r3
 800e01a:	4644      	mov	r4, r8
 800e01c:	2000      	movs	r0, #0
 800e01e:	2100      	movs	r1, #0
 800e020:	2c00      	cmp	r4, #0
 800e022:	da35      	bge.n	800e090 <__kernel_rem_pio2+0x5c0>
 800e024:	f1b9 0f00 	cmp.w	r9, #0
 800e028:	d038      	beq.n	800e09c <__kernel_rem_pio2+0x5cc>
 800e02a:	4602      	mov	r2, r0
 800e02c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e030:	9c04      	ldr	r4, [sp, #16]
 800e032:	e9c4 2300 	strd	r2, r3, [r4]
 800e036:	4602      	mov	r2, r0
 800e038:	460b      	mov	r3, r1
 800e03a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800e03e:	f7f2 f91b 	bl	8000278 <__aeabi_dsub>
 800e042:	ad4a      	add	r5, sp, #296	@ 0x128
 800e044:	2401      	movs	r4, #1
 800e046:	45a0      	cmp	r8, r4
 800e048:	da2b      	bge.n	800e0a2 <__kernel_rem_pio2+0x5d2>
 800e04a:	f1b9 0f00 	cmp.w	r9, #0
 800e04e:	d002      	beq.n	800e056 <__kernel_rem_pio2+0x586>
 800e050:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e054:	4619      	mov	r1, r3
 800e056:	9b04      	ldr	r3, [sp, #16]
 800e058:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e05c:	e7a5      	b.n	800dfaa <__kernel_rem_pio2+0x4da>
 800e05e:	9c05      	ldr	r4, [sp, #20]
 800e060:	ab48      	add	r3, sp, #288	@ 0x120
 800e062:	441c      	add	r4, r3
 800e064:	2000      	movs	r0, #0
 800e066:	2100      	movs	r1, #0
 800e068:	f1b8 0f00 	cmp.w	r8, #0
 800e06c:	da09      	bge.n	800e082 <__kernel_rem_pio2+0x5b2>
 800e06e:	f1b9 0f00 	cmp.w	r9, #0
 800e072:	d002      	beq.n	800e07a <__kernel_rem_pio2+0x5aa>
 800e074:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e078:	4619      	mov	r1, r3
 800e07a:	9b04      	ldr	r3, [sp, #16]
 800e07c:	e9c3 0100 	strd	r0, r1, [r3]
 800e080:	e793      	b.n	800dfaa <__kernel_rem_pio2+0x4da>
 800e082:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e086:	f7f2 f8f9 	bl	800027c <__adddf3>
 800e08a:	f108 38ff 	add.w	r8, r8, #4294967295
 800e08e:	e7eb      	b.n	800e068 <__kernel_rem_pio2+0x598>
 800e090:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800e094:	f7f2 f8f2 	bl	800027c <__adddf3>
 800e098:	3c01      	subs	r4, #1
 800e09a:	e7c1      	b.n	800e020 <__kernel_rem_pio2+0x550>
 800e09c:	4602      	mov	r2, r0
 800e09e:	460b      	mov	r3, r1
 800e0a0:	e7c6      	b.n	800e030 <__kernel_rem_pio2+0x560>
 800e0a2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800e0a6:	f7f2 f8e9 	bl	800027c <__adddf3>
 800e0aa:	3401      	adds	r4, #1
 800e0ac:	e7cb      	b.n	800e046 <__kernel_rem_pio2+0x576>
 800e0ae:	ed35 7b02 	vldmdb	r5!, {d7}
 800e0b2:	ed8d 7b00 	vstr	d7, [sp]
 800e0b6:	ed95 7b02 	vldr	d7, [r5, #8]
 800e0ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e0be:	ec53 2b17 	vmov	r2, r3, d7
 800e0c2:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e0c6:	f7f2 f8d9 	bl	800027c <__adddf3>
 800e0ca:	4602      	mov	r2, r0
 800e0cc:	460b      	mov	r3, r1
 800e0ce:	4606      	mov	r6, r0
 800e0d0:	460f      	mov	r7, r1
 800e0d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e0d6:	f7f2 f8cf 	bl	8000278 <__aeabi_dsub>
 800e0da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e0de:	f7f2 f8cd 	bl	800027c <__adddf3>
 800e0e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e0e6:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800e0ea:	e9c5 6700 	strd	r6, r7, [r5]
 800e0ee:	e771      	b.n	800dfd4 <__kernel_rem_pio2+0x504>
 800e0f0:	ed34 7b02 	vldmdb	r4!, {d7}
 800e0f4:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800e0f8:	ec51 0b17 	vmov	r0, r1, d7
 800e0fc:	4652      	mov	r2, sl
 800e0fe:	465b      	mov	r3, fp
 800e100:	ed8d 7b00 	vstr	d7, [sp]
 800e104:	f7f2 f8ba 	bl	800027c <__adddf3>
 800e108:	4602      	mov	r2, r0
 800e10a:	460b      	mov	r3, r1
 800e10c:	4606      	mov	r6, r0
 800e10e:	460f      	mov	r7, r1
 800e110:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e114:	f7f2 f8b0 	bl	8000278 <__aeabi_dsub>
 800e118:	4652      	mov	r2, sl
 800e11a:	465b      	mov	r3, fp
 800e11c:	f7f2 f8ae 	bl	800027c <__adddf3>
 800e120:	3d01      	subs	r5, #1
 800e122:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e126:	e9c4 6700 	strd	r6, r7, [r4]
 800e12a:	e757      	b.n	800dfdc <__kernel_rem_pio2+0x50c>
 800e12c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800e130:	f7f2 f8a4 	bl	800027c <__adddf3>
 800e134:	f108 38ff 	add.w	r8, r8, #4294967295
 800e138:	e758      	b.n	800dfec <__kernel_rem_pio2+0x51c>
 800e13a:	bf00      	nop
 800e13c:	f3af 8000 	nop.w
	...
 800e148:	41700000 	.word	0x41700000
 800e14c:	3e700000 	.word	0x3e700000
 800e150:	9b04      	ldr	r3, [sp, #16]
 800e152:	9a04      	ldr	r2, [sp, #16]
 800e154:	601d      	str	r5, [r3, #0]
 800e156:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800e15a:	605c      	str	r4, [r3, #4]
 800e15c:	609f      	str	r7, [r3, #8]
 800e15e:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800e162:	60d3      	str	r3, [r2, #12]
 800e164:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e168:	6110      	str	r0, [r2, #16]
 800e16a:	6153      	str	r3, [r2, #20]
 800e16c:	e71d      	b.n	800dfaa <__kernel_rem_pio2+0x4da>
 800e16e:	bf00      	nop

0800e170 <scalbn>:
 800e170:	b570      	push	{r4, r5, r6, lr}
 800e172:	ec55 4b10 	vmov	r4, r5, d0
 800e176:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800e17a:	4606      	mov	r6, r0
 800e17c:	462b      	mov	r3, r5
 800e17e:	b991      	cbnz	r1, 800e1a6 <scalbn+0x36>
 800e180:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e184:	4323      	orrs	r3, r4
 800e186:	d03b      	beq.n	800e200 <scalbn+0x90>
 800e188:	4b33      	ldr	r3, [pc, #204]	@ (800e258 <scalbn+0xe8>)
 800e18a:	4620      	mov	r0, r4
 800e18c:	4629      	mov	r1, r5
 800e18e:	2200      	movs	r2, #0
 800e190:	f7f2 fa2a 	bl	80005e8 <__aeabi_dmul>
 800e194:	4b31      	ldr	r3, [pc, #196]	@ (800e25c <scalbn+0xec>)
 800e196:	429e      	cmp	r6, r3
 800e198:	4604      	mov	r4, r0
 800e19a:	460d      	mov	r5, r1
 800e19c:	da0f      	bge.n	800e1be <scalbn+0x4e>
 800e19e:	a326      	add	r3, pc, #152	@ (adr r3, 800e238 <scalbn+0xc8>)
 800e1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1a4:	e01e      	b.n	800e1e4 <scalbn+0x74>
 800e1a6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800e1aa:	4291      	cmp	r1, r2
 800e1ac:	d10b      	bne.n	800e1c6 <scalbn+0x56>
 800e1ae:	4622      	mov	r2, r4
 800e1b0:	4620      	mov	r0, r4
 800e1b2:	4629      	mov	r1, r5
 800e1b4:	f7f2 f862 	bl	800027c <__adddf3>
 800e1b8:	4604      	mov	r4, r0
 800e1ba:	460d      	mov	r5, r1
 800e1bc:	e020      	b.n	800e200 <scalbn+0x90>
 800e1be:	460b      	mov	r3, r1
 800e1c0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800e1c4:	3936      	subs	r1, #54	@ 0x36
 800e1c6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800e1ca:	4296      	cmp	r6, r2
 800e1cc:	dd0d      	ble.n	800e1ea <scalbn+0x7a>
 800e1ce:	2d00      	cmp	r5, #0
 800e1d0:	a11b      	add	r1, pc, #108	@ (adr r1, 800e240 <scalbn+0xd0>)
 800e1d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1d6:	da02      	bge.n	800e1de <scalbn+0x6e>
 800e1d8:	a11b      	add	r1, pc, #108	@ (adr r1, 800e248 <scalbn+0xd8>)
 800e1da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1de:	a318      	add	r3, pc, #96	@ (adr r3, 800e240 <scalbn+0xd0>)
 800e1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1e4:	f7f2 fa00 	bl	80005e8 <__aeabi_dmul>
 800e1e8:	e7e6      	b.n	800e1b8 <scalbn+0x48>
 800e1ea:	1872      	adds	r2, r6, r1
 800e1ec:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800e1f0:	428a      	cmp	r2, r1
 800e1f2:	dcec      	bgt.n	800e1ce <scalbn+0x5e>
 800e1f4:	2a00      	cmp	r2, #0
 800e1f6:	dd06      	ble.n	800e206 <scalbn+0x96>
 800e1f8:	f36f 531e 	bfc	r3, #20, #11
 800e1fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e200:	ec45 4b10 	vmov	d0, r4, r5
 800e204:	bd70      	pop	{r4, r5, r6, pc}
 800e206:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800e20a:	da08      	bge.n	800e21e <scalbn+0xae>
 800e20c:	2d00      	cmp	r5, #0
 800e20e:	a10a      	add	r1, pc, #40	@ (adr r1, 800e238 <scalbn+0xc8>)
 800e210:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e214:	dac3      	bge.n	800e19e <scalbn+0x2e>
 800e216:	a10e      	add	r1, pc, #56	@ (adr r1, 800e250 <scalbn+0xe0>)
 800e218:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e21c:	e7bf      	b.n	800e19e <scalbn+0x2e>
 800e21e:	3236      	adds	r2, #54	@ 0x36
 800e220:	f36f 531e 	bfc	r3, #20, #11
 800e224:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e228:	4620      	mov	r0, r4
 800e22a:	4b0d      	ldr	r3, [pc, #52]	@ (800e260 <scalbn+0xf0>)
 800e22c:	4629      	mov	r1, r5
 800e22e:	2200      	movs	r2, #0
 800e230:	e7d8      	b.n	800e1e4 <scalbn+0x74>
 800e232:	bf00      	nop
 800e234:	f3af 8000 	nop.w
 800e238:	c2f8f359 	.word	0xc2f8f359
 800e23c:	01a56e1f 	.word	0x01a56e1f
 800e240:	8800759c 	.word	0x8800759c
 800e244:	7e37e43c 	.word	0x7e37e43c
 800e248:	8800759c 	.word	0x8800759c
 800e24c:	fe37e43c 	.word	0xfe37e43c
 800e250:	c2f8f359 	.word	0xc2f8f359
 800e254:	81a56e1f 	.word	0x81a56e1f
 800e258:	43500000 	.word	0x43500000
 800e25c:	ffff3cb0 	.word	0xffff3cb0
 800e260:	3c900000 	.word	0x3c900000
 800e264:	00000000 	.word	0x00000000

0800e268 <floor>:
 800e268:	ec51 0b10 	vmov	r0, r1, d0
 800e26c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e274:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800e278:	2e13      	cmp	r6, #19
 800e27a:	460c      	mov	r4, r1
 800e27c:	4605      	mov	r5, r0
 800e27e:	4680      	mov	r8, r0
 800e280:	dc34      	bgt.n	800e2ec <floor+0x84>
 800e282:	2e00      	cmp	r6, #0
 800e284:	da17      	bge.n	800e2b6 <floor+0x4e>
 800e286:	a332      	add	r3, pc, #200	@ (adr r3, 800e350 <floor+0xe8>)
 800e288:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e28c:	f7f1 fff6 	bl	800027c <__adddf3>
 800e290:	2200      	movs	r2, #0
 800e292:	2300      	movs	r3, #0
 800e294:	f7f2 fc38 	bl	8000b08 <__aeabi_dcmpgt>
 800e298:	b150      	cbz	r0, 800e2b0 <floor+0x48>
 800e29a:	2c00      	cmp	r4, #0
 800e29c:	da55      	bge.n	800e34a <floor+0xe2>
 800e29e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800e2a2:	432c      	orrs	r4, r5
 800e2a4:	2500      	movs	r5, #0
 800e2a6:	42ac      	cmp	r4, r5
 800e2a8:	4c2b      	ldr	r4, [pc, #172]	@ (800e358 <floor+0xf0>)
 800e2aa:	bf08      	it	eq
 800e2ac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800e2b0:	4621      	mov	r1, r4
 800e2b2:	4628      	mov	r0, r5
 800e2b4:	e023      	b.n	800e2fe <floor+0x96>
 800e2b6:	4f29      	ldr	r7, [pc, #164]	@ (800e35c <floor+0xf4>)
 800e2b8:	4137      	asrs	r7, r6
 800e2ba:	ea01 0307 	and.w	r3, r1, r7
 800e2be:	4303      	orrs	r3, r0
 800e2c0:	d01d      	beq.n	800e2fe <floor+0x96>
 800e2c2:	a323      	add	r3, pc, #140	@ (adr r3, 800e350 <floor+0xe8>)
 800e2c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c8:	f7f1 ffd8 	bl	800027c <__adddf3>
 800e2cc:	2200      	movs	r2, #0
 800e2ce:	2300      	movs	r3, #0
 800e2d0:	f7f2 fc1a 	bl	8000b08 <__aeabi_dcmpgt>
 800e2d4:	2800      	cmp	r0, #0
 800e2d6:	d0eb      	beq.n	800e2b0 <floor+0x48>
 800e2d8:	2c00      	cmp	r4, #0
 800e2da:	bfbe      	ittt	lt
 800e2dc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800e2e0:	4133      	asrlt	r3, r6
 800e2e2:	18e4      	addlt	r4, r4, r3
 800e2e4:	ea24 0407 	bic.w	r4, r4, r7
 800e2e8:	2500      	movs	r5, #0
 800e2ea:	e7e1      	b.n	800e2b0 <floor+0x48>
 800e2ec:	2e33      	cmp	r6, #51	@ 0x33
 800e2ee:	dd0a      	ble.n	800e306 <floor+0x9e>
 800e2f0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800e2f4:	d103      	bne.n	800e2fe <floor+0x96>
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	460b      	mov	r3, r1
 800e2fa:	f7f1 ffbf 	bl	800027c <__adddf3>
 800e2fe:	ec41 0b10 	vmov	d0, r0, r1
 800e302:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e306:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800e30a:	f04f 37ff 	mov.w	r7, #4294967295
 800e30e:	40df      	lsrs	r7, r3
 800e310:	4207      	tst	r7, r0
 800e312:	d0f4      	beq.n	800e2fe <floor+0x96>
 800e314:	a30e      	add	r3, pc, #56	@ (adr r3, 800e350 <floor+0xe8>)
 800e316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e31a:	f7f1 ffaf 	bl	800027c <__adddf3>
 800e31e:	2200      	movs	r2, #0
 800e320:	2300      	movs	r3, #0
 800e322:	f7f2 fbf1 	bl	8000b08 <__aeabi_dcmpgt>
 800e326:	2800      	cmp	r0, #0
 800e328:	d0c2      	beq.n	800e2b0 <floor+0x48>
 800e32a:	2c00      	cmp	r4, #0
 800e32c:	da0a      	bge.n	800e344 <floor+0xdc>
 800e32e:	2e14      	cmp	r6, #20
 800e330:	d101      	bne.n	800e336 <floor+0xce>
 800e332:	3401      	adds	r4, #1
 800e334:	e006      	b.n	800e344 <floor+0xdc>
 800e336:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800e33a:	2301      	movs	r3, #1
 800e33c:	40b3      	lsls	r3, r6
 800e33e:	441d      	add	r5, r3
 800e340:	4545      	cmp	r5, r8
 800e342:	d3f6      	bcc.n	800e332 <floor+0xca>
 800e344:	ea25 0507 	bic.w	r5, r5, r7
 800e348:	e7b2      	b.n	800e2b0 <floor+0x48>
 800e34a:	2500      	movs	r5, #0
 800e34c:	462c      	mov	r4, r5
 800e34e:	e7af      	b.n	800e2b0 <floor+0x48>
 800e350:	8800759c 	.word	0x8800759c
 800e354:	7e37e43c 	.word	0x7e37e43c
 800e358:	bff00000 	.word	0xbff00000
 800e35c:	000fffff 	.word	0x000fffff

0800e360 <_init>:
 800e360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e362:	bf00      	nop
 800e364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e366:	bc08      	pop	{r3}
 800e368:	469e      	mov	lr, r3
 800e36a:	4770      	bx	lr

0800e36c <_fini>:
 800e36c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e36e:	bf00      	nop
 800e370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e372:	bc08      	pop	{r3}
 800e374:	469e      	mov	lr, r3
 800e376:	4770      	bx	lr
