// Seed: 2427394845
module module_0;
  logic id_1;
  tri   id_2;
  assign id_2 = -1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    input tri id_0
    , id_8,
    input tri0 id_1,
    output uwire id_2,
    output logic id_3,
    input tri1 id_4
    , id_9,
    output supply1 id_5,
    output tri id_6
);
  assign id_5 = -1'b0 == {-1{-1}};
  module_0 modCall_1 ();
  always @(posedge
  id_5++
  )
    for (id_9 = -1; id_4; id_6++) begin : LABEL_0
      id_3 = 1'h0;
    end
endmodule
