/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [35:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [7:0] celloutsig_0_15z;
  reg [4:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  reg [5:0] celloutsig_0_1z;
  reg [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [19:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [18:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [26:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [55:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_44z;
  wire [19:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_64z = ~(celloutsig_0_15z[3] | celloutsig_0_44z[1]);
  assign celloutsig_0_8z = ~(celloutsig_0_4z[6] | in_data[1]);
  assign celloutsig_0_14z = ~(in_data[29] | celloutsig_0_9z);
  assign celloutsig_1_12z = ~celloutsig_1_5z;
  assign celloutsig_0_40z = { celloutsig_0_2z[9:0], celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_33z } == { in_data[20:18], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_37z };
  assign celloutsig_1_2z = in_data[112:109] == in_data[186:183];
  assign celloutsig_0_12z = { celloutsig_0_1z[5:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z } == { celloutsig_0_6z[4:1], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_21z = celloutsig_0_20z[5:1] === { celloutsig_0_6z[2:0], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_7z[3:1], celloutsig_0_12z } === celloutsig_0_6z[3:0];
  assign celloutsig_1_0z = in_data[114:96] && in_data[121:103];
  assign celloutsig_1_11z = { celloutsig_1_10z[4:3], celloutsig_1_1z } && celloutsig_1_10z[5:3];
  assign celloutsig_0_30z = celloutsig_0_15z[6:0] && { celloutsig_0_24z[8:3], celloutsig_0_8z };
  assign celloutsig_0_38z = celloutsig_0_36z[18:3] || celloutsig_0_13z[26:11];
  assign celloutsig_0_63z = celloutsig_0_35z[0] & ~(celloutsig_0_37z);
  assign celloutsig_1_4z = in_data[106] & ~(in_data[141]);
  assign celloutsig_0_26z = celloutsig_0_0z & ~(celloutsig_0_20z[2]);
  assign celloutsig_0_35z = celloutsig_0_19z[5:2] % { 1'h1, celloutsig_0_27z[15:13] };
  assign celloutsig_0_36z = { celloutsig_0_4z[15:13], celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_26z } % { 1'h1, celloutsig_0_24z[16:13], celloutsig_0_29z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_3z };
  assign celloutsig_1_10z = { celloutsig_1_7z[8:7], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_3z } % { 1'h1, celloutsig_1_7z[8], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_15z = { in_data[173:170], celloutsig_1_12z } % { 1'h1, celloutsig_1_7z[11:8] };
  assign celloutsig_0_11z = celloutsig_0_1z[2:0] % { 1'h1, in_data[88], celloutsig_0_0z };
  assign celloutsig_0_25z = in_data[25:21] % { 1'h1, celloutsig_0_4z[8:5] };
  assign celloutsig_0_31z = celloutsig_0_7z[2:0] % { 1'h1, celloutsig_0_4z[11], celloutsig_0_30z };
  assign celloutsig_0_6z = { celloutsig_0_1z[3:0], celloutsig_0_3z } * { in_data[91:88], celloutsig_0_3z };
  assign celloutsig_0_24z = { celloutsig_0_20z[3:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_19z } * celloutsig_0_4z;
  assign celloutsig_0_44z = celloutsig_0_40z ? celloutsig_0_27z[14:12] : { celloutsig_0_1z[2:1], celloutsig_0_12z };
  assign celloutsig_0_4z = celloutsig_0_2z[0] ? { celloutsig_0_2z[12:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z } : in_data[86:67];
  assign celloutsig_1_18z = celloutsig_1_9z ? { celloutsig_1_15z[3:1], celloutsig_1_15z, 1'h1, celloutsig_1_4z } : { celloutsig_1_7z[8:0], celloutsig_1_0z };
  assign celloutsig_1_19z = celloutsig_1_10z[5] ? { celloutsig_1_18z[6:1], celloutsig_1_6z } : { celloutsig_1_18z[4:0], celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_0_10z = celloutsig_0_1z[0] ? { in_data[26:18], celloutsig_0_6z } : { celloutsig_0_4z[13:2], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_1_3z = in_data[183:159] != { in_data[169:154], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_28z = { celloutsig_0_11z[0], celloutsig_0_4z, celloutsig_0_10z } != { celloutsig_0_10z[7:5], celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_34z = - { celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_5z = - { celloutsig_0_2z[6:3], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_7z = - { in_data[141:129], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_7z = - celloutsig_0_1z[4:1];
  assign celloutsig_0_13z = - { celloutsig_0_1z[5], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_22z = - { in_data[93:87], celloutsig_0_18z };
  assign celloutsig_0_33z = { celloutsig_0_19z[5:0], celloutsig_0_18z, celloutsig_0_6z } !== { celloutsig_0_2z[3:1], celloutsig_0_28z, celloutsig_0_15z };
  assign celloutsig_0_3z = { in_data[0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } !== { in_data[79:77], celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[139:135] !== in_data[179:175];
  assign celloutsig_1_6z = { in_data[132:124], celloutsig_1_5z, celloutsig_1_3z } !== { in_data[110:105], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_4z[9:6], celloutsig_0_3z } !== celloutsig_0_2z[8:4];
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_12z } !== celloutsig_0_1z[5:1];
  assign celloutsig_0_0z = ~^ in_data[10:5];
  assign celloutsig_1_5z = ~^ { in_data[143:140], celloutsig_1_4z };
  assign celloutsig_0_19z = celloutsig_0_13z[22:14] >> { celloutsig_0_5z[8:5], celloutsig_0_16z };
  assign celloutsig_0_27z = { celloutsig_0_4z[17:0], celloutsig_0_14z } >> { celloutsig_0_2z[11:1], celloutsig_0_22z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_1z = { in_data[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_15z = 8'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_15z = { celloutsig_0_4z[15:10], celloutsig_0_14z, celloutsig_0_9z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_16z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_16z = celloutsig_0_10z[8:4];
  always_latch
    if (clkin_data[0]) celloutsig_0_20z = 6'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_14z };
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 13'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = { celloutsig_0_1z[4], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_37z = ~((celloutsig_0_9z & celloutsig_0_31z[0]) | (celloutsig_0_28z & celloutsig_0_34z[7]));
  assign celloutsig_1_9z = ~((celloutsig_1_4z & in_data[164]) | (celloutsig_1_2z & celloutsig_1_2z));
  assign { out_data[137:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
