// Seed: 902823145
module module_0 ();
  wire id_1;
  assign module_1.type_13 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input supply0 id_2,
    input wire id_3,
    output wire id_4,
    input tri0 id_5,
    input supply1 id_6
    , id_10,
    input supply0 id_7,
    output wand id_8
);
  wire id_11;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri1  id_0,
    output tri   id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  wand  id_4,
    input  uwire id_5,
    input  wire  id_6
    , id_10,
    output tri1  id_7,
    output logic id_8
);
  always
    if (id_4) begin : LABEL_0
      @(id_5) #id_11 id_8 <= 1;
    end else begin : LABEL_0
      `define pp_12 0
    end
  module_0 modCall_1 ();
endmodule
