xrun(64): 22.09-s013: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s013: Started on Nov 12, 2024 at 16:03:15 -03
xrun
	-64bit
	norgate_tb.sv
	norgate.sv
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		norgate_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.norgate_tb:sv <0x7801c86a>
			streams:   6, words:  6882
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Registers:           4       4
		Scalar wires:        5       -
		Initial blocks:      2       2
		Cont. assignments:   1       1
		Pseudo assignments:  3       3
	Writing initial simulation snapshot: worklib.norgate_tb:sv
Loading snapshot worklib.norgate_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/tools/cadence/installs/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> run
                Tempo   Entradas    SaÃ­das
                         a    b       c
                ====   ==========  =======
                   0     0    0       1
                   5     0    1       0
                  10     1    0       0
                  15     1    1       0
Simulation complete via $finish(1) at time 20 NS + 0
./norgate_tb.sv:26       $finish;
xcelium> exit
TOOL:	xrun(64)	22.09-s013: Exiting on Nov 12, 2024 at 16:03:30 -03  (total: 00:00:15)
