

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s'
================================================================
* Date:           Tue Dec 19 18:13:51 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 17.389 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        6|        6| 0.150 us | 0.150 us |    3|    3| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      1|       0|    387|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    150|    -|
|Register         |        -|      -|     135|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|     135|    537|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_exp_table1    |        1|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_3u_softmax_config5_s_invert_tabkb  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_191_p2                     |     *    |      1|  0|   7|          17|          18|
    |p_Val2_9_fu_584_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_570_p2                 |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_556_p2                   |     +    |      0|  0|  25|          18|          18|
    |sub_ln1193_1_fu_323_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_379_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_267_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_351_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_407_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_295_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op8           |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_604_p2               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_245_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_231_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_369_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_425_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_622_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_313_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln340_2_fu_480_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_514_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_638_p3          |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_441_p3            |  select  |      0|  0|  10|           1|           9|
    |select_ln388_1_fu_488_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_522_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_646_p3          |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_449_p3            |  select  |      0|  0|  11|           1|          11|
    |select_ln65_fu_237_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_251_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_1_fu_496_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_530_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_654_p3                   |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_457_p3                     |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_363_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_419_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_301_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_4_fu_357_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_5_fu_413_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_610_p2             |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_616_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_307_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_345_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_401_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_598_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_289_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0| 387|         194|         342|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter0     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n       |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n       |   9|          2|    1|          2|
    |exp_table1_address0         |  21|          4|   10|         40|
    |grp_fu_191_p0               |  21|          4|   17|         68|
    |grp_fu_191_p1               |  15|          3|   18|         54|
    |res_V_data_0_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_1_V_TDATA_blk_n  |   9|          2|    1|          2|
    |res_V_data_2_V_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 150|         31|   54|        182|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |exp_res_0_V_reg_699          |  17|   0|   17|          0|
    |exp_res_1_V_reg_710          |  17|   0|   17|          0|
    |exp_res_2_V_reg_721          |  17|   0|   17|          0|
    |sext_ln241_reg_731           |  26|   0|   26|          0|
    |tmp_data_0_V_reg_736         |  16|   0|   16|          0|
    |tmp_data_1_V_reg_741         |  16|   0|   16|          0|
    |y_V_1_reg_689                |  10|   0|   10|          0|
    |y_V_2_reg_694                |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 135|   0|  135|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|ap_start                    |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|ap_done                     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|ap_idle                     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|ap_ready                    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|data_V_data_0_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|data_V_data_1_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|data_V_data_2_V_blk_n       | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|res_V_data_0_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|res_V_data_1_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|res_V_data_2_V_TDATA_blk_n  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,3u>,softmax_config5> | return value |
|data_V_data_0_V_dout        |  in |   16|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n     |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read        | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout        |  in |   16|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n     |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read        | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout        |  in |   16|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n     |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read        | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|res_V_data_0_V_TDATA        | out |   16|    axis    |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_TVALID       | out |    1|    axis    |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_TREADY       |  in |    1|    axis    |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_TDATA        | out |   16|    axis    |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_TVALID       | out |    1|    axis    |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_TREADY       |  in |    1|    axis    |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_TDATA        | out |   16|    axis    |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_TVALID       | out |    1|    axis    |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_TREADY       |  in |    1|    axis    |                            res_V_data_2_V                            |    pointer   |
+----------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

