
esdaTest4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026e8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080027a8  080027a8  000037a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080027f4  080027f4  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080027f4  080027f4  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080027f4  080027f4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080027f4  080027f4  000037f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080027f8  080027f8  000037f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080027fc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  2000000c  08002808  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000074  08002808  00004074  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007305  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001481  00000000  00000000  0000b339  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008b0  00000000  00000000  0000c7c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006be  00000000  00000000  0000d070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000edfe  00000000  00000000  0000d72e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009dcb  00000000  00000000  0001c52c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005d1c2  00000000  00000000  000262f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000834b9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001efc  00000000  00000000  000834fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000853f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002790 	.word	0x08002790

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002790 	.word	0x08002790

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <main>:
void Error_Handler(void);



int main(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b083      	sub	sp, #12
 8000224:	af00      	add	r7, sp, #0
    HAL_Init();
 8000226:	f000 fbc1 	bl	80009ac <HAL_Init>
    SystemClock_Config();
 800022a:	f000 f919 	bl	8000460 <SystemClock_Config>
    MX_GPIO_Init();
 800022e:	f000 fa27 	bl	8000680 <MX_GPIO_Init>
    MX_TIM1_Init();
 8000232:	f000 f955 	bl	80004e0 <MX_TIM1_Init>
    // Start all 3 complementary PWM channels
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000236:	4b26      	ldr	r3, [pc, #152]	@ (80002d0 <main+0xb0>)
 8000238:	2100      	movs	r1, #0
 800023a:	0018      	movs	r0, r3
 800023c:	f001 fb82 	bl	8001944 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000240:	4b23      	ldr	r3, [pc, #140]	@ (80002d0 <main+0xb0>)
 8000242:	2104      	movs	r1, #4
 8000244:	0018      	movs	r0, r3
 8000246:	f001 fb7d 	bl	8001944 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800024a:	4b21      	ldr	r3, [pc, #132]	@ (80002d0 <main+0xb0>)
 800024c:	2108      	movs	r1, #8
 800024e:	0018      	movs	r0, r3
 8000250:	f001 fb78 	bl	8001944 <HAL_TIM_PWM_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000254:	4b1e      	ldr	r3, [pc, #120]	@ (80002d0 <main+0xb0>)
 8000256:	2100      	movs	r1, #0
 8000258:	0018      	movs	r0, r3
 800025a:	f002 f8fd 	bl	8002458 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800025e:	4b1c      	ldr	r3, [pc, #112]	@ (80002d0 <main+0xb0>)
 8000260:	2104      	movs	r1, #4
 8000262:	0018      	movs	r0, r3
 8000264:	f002 f8f8 	bl	8002458 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000268:	4b19      	ldr	r3, [pc, #100]	@ (80002d0 <main+0xb0>)
 800026a:	2108      	movs	r1, #8
 800026c:	0018      	movs	r0, r3
 800026e:	f002 f8f3 	bl	8002458 <HAL_TIMEx_PWMN_Start>

//        TIM1->CCER |= (TIM_CCER_CC1NP | TIM_CCER_CC2NP | TIM_CCER_CC3NP);

    while (1)
    {
        uint8_t hall = READ_HALL();
 8000272:	2390      	movs	r3, #144	@ 0x90
 8000274:	05db      	lsls	r3, r3, #23
 8000276:	2140      	movs	r1, #64	@ 0x40
 8000278:	0018      	movs	r0, r3
 800027a:	f000 fe43 	bl	8000f04 <HAL_GPIO_ReadPin>
 800027e:	0003      	movs	r3, r0
 8000280:	b25b      	sxtb	r3, r3
 8000282:	009b      	lsls	r3, r3, #2
 8000284:	b25c      	sxtb	r4, r3
 8000286:	2390      	movs	r3, #144	@ 0x90
 8000288:	05db      	lsls	r3, r3, #23
 800028a:	2180      	movs	r1, #128	@ 0x80
 800028c:	0018      	movs	r0, r3
 800028e:	f000 fe39 	bl	8000f04 <HAL_GPIO_ReadPin>
 8000292:	0003      	movs	r3, r0
 8000294:	b25b      	sxtb	r3, r3
 8000296:	18db      	adds	r3, r3, r3
 8000298:	b25b      	sxtb	r3, r3
 800029a:	4323      	orrs	r3, r4
 800029c:	b25c      	sxtb	r4, r3
 800029e:	4b0d      	ldr	r3, [pc, #52]	@ (80002d4 <main+0xb4>)
 80002a0:	2101      	movs	r1, #1
 80002a2:	0018      	movs	r0, r3
 80002a4:	f000 fe2e 	bl	8000f04 <HAL_GPIO_ReadPin>
 80002a8:	0003      	movs	r3, r0
 80002aa:	b25b      	sxtb	r3, r3
 80002ac:	4323      	orrs	r3, r4
 80002ae:	b25b      	sxtb	r3, r3
 80002b0:	b2da      	uxtb	r2, r3
 80002b2:	1dfb      	adds	r3, r7, #7
 80002b4:	2107      	movs	r1, #7
 80002b6:	400a      	ands	r2, r1
 80002b8:	701a      	strb	r2, [r3, #0]

        set_phase(hall);// Update active IGBTs based on rotor position
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	0018      	movs	r0, r3
 80002c0:	f000 f80a 	bl	80002d8 <set_phase>
        HAL_Delay(1); // Polling rate
 80002c4:	2001      	movs	r0, #1
 80002c6:	f000 fbd5 	bl	8000a74 <HAL_Delay>
    {
 80002ca:	46c0      	nop			@ (mov r8, r8)
 80002cc:	e7d1      	b.n	8000272 <main+0x52>
 80002ce:	46c0      	nop			@ (mov r8, r8)
 80002d0:	20000028 	.word	0x20000028
 80002d4:	48000400 	.word	0x48000400

080002d8 <set_phase>:
    }
}


void set_phase(uint8_t hall)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0
 80002de:	0002      	movs	r2, r0
 80002e0:	1dfb      	adds	r3, r7, #7
 80002e2:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_MOE_DISABLE(&htim1);
 80002e4:	4b55      	ldr	r3, [pc, #340]	@ (800043c <set_phase+0x164>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	6a1b      	ldr	r3, [r3, #32]
 80002ea:	4a55      	ldr	r2, [pc, #340]	@ (8000440 <set_phase+0x168>)
 80002ec:	4013      	ands	r3, r2
 80002ee:	d10d      	bne.n	800030c <set_phase+0x34>
 80002f0:	4b52      	ldr	r3, [pc, #328]	@ (800043c <set_phase+0x164>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	6a1b      	ldr	r3, [r3, #32]
 80002f6:	4a53      	ldr	r2, [pc, #332]	@ (8000444 <set_phase+0x16c>)
 80002f8:	4013      	ands	r3, r2
 80002fa:	d107      	bne.n	800030c <set_phase+0x34>
 80002fc:	4b4f      	ldr	r3, [pc, #316]	@ (800043c <set_phase+0x164>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000302:	4b4e      	ldr	r3, [pc, #312]	@ (800043c <set_phase+0x164>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	4950      	ldr	r1, [pc, #320]	@ (8000448 <set_phase+0x170>)
 8000308:	400a      	ands	r2, r1
 800030a:	645a      	str	r2, [r3, #68]	@ 0x44
	__HAL_TIM_DISABLE(&htim1);  // Stop counter safely
 800030c:	4b4b      	ldr	r3, [pc, #300]	@ (800043c <set_phase+0x164>)
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	6a1b      	ldr	r3, [r3, #32]
 8000312:	4a4b      	ldr	r2, [pc, #300]	@ (8000440 <set_phase+0x168>)
 8000314:	4013      	ands	r3, r2
 8000316:	d10d      	bne.n	8000334 <set_phase+0x5c>
 8000318:	4b48      	ldr	r3, [pc, #288]	@ (800043c <set_phase+0x164>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	6a1b      	ldr	r3, [r3, #32]
 800031e:	4a49      	ldr	r2, [pc, #292]	@ (8000444 <set_phase+0x16c>)
 8000320:	4013      	ands	r3, r2
 8000322:	d107      	bne.n	8000334 <set_phase+0x5c>
 8000324:	4b45      	ldr	r3, [pc, #276]	@ (800043c <set_phase+0x164>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	4b44      	ldr	r3, [pc, #272]	@ (800043c <set_phase+0x164>)
 800032c:	681b      	ldr	r3, [r3, #0]
 800032e:	2101      	movs	r1, #1
 8000330:	438a      	bics	r2, r1
 8000332:	601a      	str	r2, [r3, #0]


    // Disable all high-side and low-side outputs
    TIM1->CCER &= ~(TIM_CCER_CC1E | TIM_CCER_CC1NE |
 8000334:	4b45      	ldr	r3, [pc, #276]	@ (800044c <set_phase+0x174>)
 8000336:	6a1a      	ldr	r2, [r3, #32]
 8000338:	4b44      	ldr	r3, [pc, #272]	@ (800044c <set_phase+0x174>)
 800033a:	4945      	ldr	r1, [pc, #276]	@ (8000450 <set_phase+0x178>)
 800033c:	400a      	ands	r2, r1
 800033e:	621a      	str	r2, [r3, #32]
                    TIM_CCER_CC2E | TIM_CCER_CC2NE |
                    TIM_CCER_CC3E | TIM_CCER_CC3NE);

    // Clear any previous polarity misconfiguration (optional redundancy)
    TIM1->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP |
 8000340:	4b42      	ldr	r3, [pc, #264]	@ (800044c <set_phase+0x174>)
 8000342:	6a1a      	ldr	r2, [r3, #32]
 8000344:	4b41      	ldr	r3, [pc, #260]	@ (800044c <set_phase+0x174>)
 8000346:	4943      	ldr	r1, [pc, #268]	@ (8000454 <set_phase+0x17c>)
 8000348:	400a      	ands	r2, r1
 800034a:	621a      	str	r2, [r3, #32]
                    TIM_CCER_CC2P | TIM_CCER_CC2NP |
                    TIM_CCER_CC3P | TIM_CCER_CC3NP);

    // Set complementary output polarities (CCxNP = 1, active low for low-side)
    TIM1->CCER |= (TIM_CCER_CC1NP | TIM_CCER_CC2NP | TIM_CCER_CC3NP);
 800034c:	4b3f      	ldr	r3, [pc, #252]	@ (800044c <set_phase+0x174>)
 800034e:	6a1a      	ldr	r2, [r3, #32]
 8000350:	4b3e      	ldr	r3, [pc, #248]	@ (800044c <set_phase+0x174>)
 8000352:	4941      	ldr	r1, [pc, #260]	@ (8000458 <set_phase+0x180>)
 8000354:	430a      	orrs	r2, r1
 8000356:	621a      	str	r2, [r3, #32]

    switch(hall)
 8000358:	1dfb      	adds	r3, r7, #7
 800035a:	781b      	ldrb	r3, [r3, #0]
 800035c:	2b06      	cmp	r3, #6
 800035e:	d856      	bhi.n	800040e <set_phase+0x136>
 8000360:	009a      	lsls	r2, r3, #2
 8000362:	4b3e      	ldr	r3, [pc, #248]	@ (800045c <set_phase+0x184>)
 8000364:	18d3      	adds	r3, r2, r3
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	469f      	mov	pc, r3
    {
    case 0b001:  // Step 1: C+, B-
        TIM1->CCER |= TIM_CCER_CC3E;    // C high-side on
 800036a:	4b38      	ldr	r3, [pc, #224]	@ (800044c <set_phase+0x174>)
 800036c:	6a1a      	ldr	r2, [r3, #32]
 800036e:	4b37      	ldr	r3, [pc, #220]	@ (800044c <set_phase+0x174>)
 8000370:	2180      	movs	r1, #128	@ 0x80
 8000372:	0049      	lsls	r1, r1, #1
 8000374:	430a      	orrs	r2, r1
 8000376:	621a      	str	r2, [r3, #32]
        TIM1->CCER |= TIM_CCER_CC2NE;   // B low-side on
 8000378:	4b34      	ldr	r3, [pc, #208]	@ (800044c <set_phase+0x174>)
 800037a:	6a1a      	ldr	r2, [r3, #32]
 800037c:	4b33      	ldr	r3, [pc, #204]	@ (800044c <set_phase+0x174>)
 800037e:	2140      	movs	r1, #64	@ 0x40
 8000380:	430a      	orrs	r2, r1
 8000382:	621a      	str	r2, [r3, #32]
        break;
 8000384:	e044      	b.n	8000410 <set_phase+0x138>

    case 0b101:  // Step 2: A+, B-
        TIM1->CCER |= TIM_CCER_CC1E;    // A high-side on
 8000386:	4b31      	ldr	r3, [pc, #196]	@ (800044c <set_phase+0x174>)
 8000388:	6a1a      	ldr	r2, [r3, #32]
 800038a:	4b30      	ldr	r3, [pc, #192]	@ (800044c <set_phase+0x174>)
 800038c:	2101      	movs	r1, #1
 800038e:	430a      	orrs	r2, r1
 8000390:	621a      	str	r2, [r3, #32]
        TIM1->CCER |= TIM_CCER_CC2NE;   // B low-side on
 8000392:	4b2e      	ldr	r3, [pc, #184]	@ (800044c <set_phase+0x174>)
 8000394:	6a1a      	ldr	r2, [r3, #32]
 8000396:	4b2d      	ldr	r3, [pc, #180]	@ (800044c <set_phase+0x174>)
 8000398:	2140      	movs	r1, #64	@ 0x40
 800039a:	430a      	orrs	r2, r1
 800039c:	621a      	str	r2, [r3, #32]
        break;
 800039e:	e037      	b.n	8000410 <set_phase+0x138>

    case 0b100:  // Step 3: A+, C-
        TIM1->CCER |= TIM_CCER_CC1E;    // A high-side
 80003a0:	4b2a      	ldr	r3, [pc, #168]	@ (800044c <set_phase+0x174>)
 80003a2:	6a1a      	ldr	r2, [r3, #32]
 80003a4:	4b29      	ldr	r3, [pc, #164]	@ (800044c <set_phase+0x174>)
 80003a6:	2101      	movs	r1, #1
 80003a8:	430a      	orrs	r2, r1
 80003aa:	621a      	str	r2, [r3, #32]
        TIM1->CCER |= TIM_CCER_CC3NE;   // C low-side
 80003ac:	4b27      	ldr	r3, [pc, #156]	@ (800044c <set_phase+0x174>)
 80003ae:	6a1a      	ldr	r2, [r3, #32]
 80003b0:	4b26      	ldr	r3, [pc, #152]	@ (800044c <set_phase+0x174>)
 80003b2:	2180      	movs	r1, #128	@ 0x80
 80003b4:	00c9      	lsls	r1, r1, #3
 80003b6:	430a      	orrs	r2, r1
 80003b8:	621a      	str	r2, [r3, #32]
        break;
 80003ba:	e029      	b.n	8000410 <set_phase+0x138>

    case 0b110:  // Step 4: B+, C-
        TIM1->CCER |= TIM_CCER_CC2E;    // B high-side
 80003bc:	4b23      	ldr	r3, [pc, #140]	@ (800044c <set_phase+0x174>)
 80003be:	6a1a      	ldr	r2, [r3, #32]
 80003c0:	4b22      	ldr	r3, [pc, #136]	@ (800044c <set_phase+0x174>)
 80003c2:	2110      	movs	r1, #16
 80003c4:	430a      	orrs	r2, r1
 80003c6:	621a      	str	r2, [r3, #32]
        TIM1->CCER |= TIM_CCER_CC3NE;   // C low-side
 80003c8:	4b20      	ldr	r3, [pc, #128]	@ (800044c <set_phase+0x174>)
 80003ca:	6a1a      	ldr	r2, [r3, #32]
 80003cc:	4b1f      	ldr	r3, [pc, #124]	@ (800044c <set_phase+0x174>)
 80003ce:	2180      	movs	r1, #128	@ 0x80
 80003d0:	00c9      	lsls	r1, r1, #3
 80003d2:	430a      	orrs	r2, r1
 80003d4:	621a      	str	r2, [r3, #32]
        break;
 80003d6:	e01b      	b.n	8000410 <set_phase+0x138>

    case 0b010:  // Step 5: B+, A-
        TIM1->CCER |= TIM_CCER_CC2E;    // B high-side
 80003d8:	4b1c      	ldr	r3, [pc, #112]	@ (800044c <set_phase+0x174>)
 80003da:	6a1a      	ldr	r2, [r3, #32]
 80003dc:	4b1b      	ldr	r3, [pc, #108]	@ (800044c <set_phase+0x174>)
 80003de:	2110      	movs	r1, #16
 80003e0:	430a      	orrs	r2, r1
 80003e2:	621a      	str	r2, [r3, #32]
        TIM1->CCER |= TIM_CCER_CC1NE;   // A low-side
 80003e4:	4b19      	ldr	r3, [pc, #100]	@ (800044c <set_phase+0x174>)
 80003e6:	6a1a      	ldr	r2, [r3, #32]
 80003e8:	4b18      	ldr	r3, [pc, #96]	@ (800044c <set_phase+0x174>)
 80003ea:	2104      	movs	r1, #4
 80003ec:	430a      	orrs	r2, r1
 80003ee:	621a      	str	r2, [r3, #32]
        break;
 80003f0:	e00e      	b.n	8000410 <set_phase+0x138>

    case 0b011:  // Step 6: C+, A-
        TIM1->CCER |= TIM_CCER_CC3E;    // C high-side
 80003f2:	4b16      	ldr	r3, [pc, #88]	@ (800044c <set_phase+0x174>)
 80003f4:	6a1a      	ldr	r2, [r3, #32]
 80003f6:	4b15      	ldr	r3, [pc, #84]	@ (800044c <set_phase+0x174>)
 80003f8:	2180      	movs	r1, #128	@ 0x80
 80003fa:	0049      	lsls	r1, r1, #1
 80003fc:	430a      	orrs	r2, r1
 80003fe:	621a      	str	r2, [r3, #32]
        TIM1->CCER |= TIM_CCER_CC1NE;   // A low-side
 8000400:	4b12      	ldr	r3, [pc, #72]	@ (800044c <set_phase+0x174>)
 8000402:	6a1a      	ldr	r2, [r3, #32]
 8000404:	4b11      	ldr	r3, [pc, #68]	@ (800044c <set_phase+0x174>)
 8000406:	2104      	movs	r1, #4
 8000408:	430a      	orrs	r2, r1
 800040a:	621a      	str	r2, [r3, #32]
        break;
 800040c:	e000      	b.n	8000410 <set_phase+0x138>

    default:
        // Invalid Hall state or motor stop — leave all disabled
        break;
 800040e:	46c0      	nop			@ (mov r8, r8)
    }

    __HAL_TIM_ENABLE(&htim1);
 8000410:	4b0a      	ldr	r3, [pc, #40]	@ (800043c <set_phase+0x164>)
 8000412:	681b      	ldr	r3, [r3, #0]
 8000414:	681a      	ldr	r2, [r3, #0]
 8000416:	4b09      	ldr	r3, [pc, #36]	@ (800043c <set_phase+0x164>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	2101      	movs	r1, #1
 800041c:	430a      	orrs	r2, r1
 800041e:	601a      	str	r2, [r3, #0]
    __HAL_TIM_MOE_ENABLE(&htim1);
 8000420:	4b06      	ldr	r3, [pc, #24]	@ (800043c <set_phase+0x164>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000426:	4b05      	ldr	r3, [pc, #20]	@ (800043c <set_phase+0x164>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	2180      	movs	r1, #128	@ 0x80
 800042c:	0209      	lsls	r1, r1, #8
 800042e:	430a      	orrs	r2, r1
 8000430:	645a      	str	r2, [r3, #68]	@ 0x44

}
 8000432:	46c0      	nop			@ (mov r8, r8)
 8000434:	46bd      	mov	sp, r7
 8000436:	b002      	add	sp, #8
 8000438:	bd80      	pop	{r7, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	20000028 	.word	0x20000028
 8000440:	00001111 	.word	0x00001111
 8000444:	00000444 	.word	0x00000444
 8000448:	ffff7fff 	.word	0xffff7fff
 800044c:	40012c00 	.word	0x40012c00
 8000450:	fffffaaa 	.word	0xfffffaaa
 8000454:	fffff555 	.word	0xfffff555
 8000458:	00000888 	.word	0x00000888
 800045c:	080027a8 	.word	0x080027a8

08000460 <SystemClock_Config>:



void SystemClock_Config(void)
{
 8000460:	b590      	push	{r4, r7, lr}
 8000462:	b091      	sub	sp, #68	@ 0x44
 8000464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000466:	2410      	movs	r4, #16
 8000468:	193b      	adds	r3, r7, r4
 800046a:	0018      	movs	r0, r3
 800046c:	2330      	movs	r3, #48	@ 0x30
 800046e:	001a      	movs	r2, r3
 8000470:	2100      	movs	r1, #0
 8000472:	f002 f960 	bl	8002736 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000476:	003b      	movs	r3, r7
 8000478:	0018      	movs	r0, r3
 800047a:	2310      	movs	r3, #16
 800047c:	001a      	movs	r2, r3
 800047e:	2100      	movs	r1, #0
 8000480:	f002 f959 	bl	8002736 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000484:	0021      	movs	r1, r4
 8000486:	187b      	adds	r3, r7, r1
 8000488:	2202      	movs	r2, #2
 800048a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800048c:	187b      	adds	r3, r7, r1
 800048e:	2201      	movs	r2, #1
 8000490:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000492:	187b      	adds	r3, r7, r1
 8000494:	2210      	movs	r2, #16
 8000496:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000498:	187b      	adds	r3, r7, r1
 800049a:	2200      	movs	r2, #0
 800049c:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800049e:	187b      	adds	r3, r7, r1
 80004a0:	0018      	movs	r0, r3
 80004a2:	f000 fd69 	bl	8000f78 <HAL_RCC_OscConfig>
 80004a6:	1e03      	subs	r3, r0, #0
 80004a8:	d001      	beq.n	80004ae <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80004aa:	f000 f987 	bl	80007bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004ae:	003b      	movs	r3, r7
 80004b0:	2207      	movs	r2, #7
 80004b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80004b4:	003b      	movs	r3, r7
 80004b6:	2200      	movs	r2, #0
 80004b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ba:	003b      	movs	r3, r7
 80004bc:	2200      	movs	r2, #0
 80004be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004c0:	003b      	movs	r3, r7
 80004c2:	2200      	movs	r2, #0
 80004c4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004c6:	003b      	movs	r3, r7
 80004c8:	2100      	movs	r1, #0
 80004ca:	0018      	movs	r0, r3
 80004cc:	f001 f86e 	bl	80015ac <HAL_RCC_ClockConfig>
 80004d0:	1e03      	subs	r3, r0, #0
 80004d2:	d001      	beq.n	80004d8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80004d4:	f000 f972 	bl	80007bc <Error_Handler>
  }
}
 80004d8:	46c0      	nop			@ (mov r8, r8)
 80004da:	46bd      	mov	sp, r7
 80004dc:	b011      	add	sp, #68	@ 0x44
 80004de:	bd90      	pop	{r4, r7, pc}

080004e0 <MX_TIM1_Init>:

static void MX_TIM1_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b096      	sub	sp, #88	@ 0x58
 80004e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004e6:	2348      	movs	r3, #72	@ 0x48
 80004e8:	18fb      	adds	r3, r7, r3
 80004ea:	0018      	movs	r0, r3
 80004ec:	2310      	movs	r3, #16
 80004ee:	001a      	movs	r2, r3
 80004f0:	2100      	movs	r1, #0
 80004f2:	f002 f920 	bl	8002736 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004f6:	2340      	movs	r3, #64	@ 0x40
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	0018      	movs	r0, r3
 80004fc:	2308      	movs	r3, #8
 80004fe:	001a      	movs	r2, r3
 8000500:	2100      	movs	r1, #0
 8000502:	f002 f918 	bl	8002736 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000506:	2324      	movs	r3, #36	@ 0x24
 8000508:	18fb      	adds	r3, r7, r3
 800050a:	0018      	movs	r0, r3
 800050c:	231c      	movs	r3, #28
 800050e:	001a      	movs	r2, r3
 8000510:	2100      	movs	r1, #0
 8000512:	f002 f910 	bl	8002736 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000516:	1d3b      	adds	r3, r7, #4
 8000518:	0018      	movs	r0, r3
 800051a:	2320      	movs	r3, #32
 800051c:	001a      	movs	r2, r3
 800051e:	2100      	movs	r1, #0
 8000520:	f002 f909 	bl	8002736 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000524:	4b52      	ldr	r3, [pc, #328]	@ (8000670 <MX_TIM1_Init+0x190>)
 8000526:	4a53      	ldr	r2, [pc, #332]	@ (8000674 <MX_TIM1_Init+0x194>)
 8000528:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800052a:	4b51      	ldr	r3, [pc, #324]	@ (8000670 <MX_TIM1_Init+0x190>)
 800052c:	2200      	movs	r2, #0
 800052e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000530:	4b4f      	ldr	r3, [pc, #316]	@ (8000670 <MX_TIM1_Init+0x190>)
 8000532:	2200      	movs	r2, #0
 8000534:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = PWM_PERIOD;
 8000536:	4b4e      	ldr	r3, [pc, #312]	@ (8000670 <MX_TIM1_Init+0x190>)
 8000538:	4a4f      	ldr	r2, [pc, #316]	@ (8000678 <MX_TIM1_Init+0x198>)
 800053a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800053c:	4b4c      	ldr	r3, [pc, #304]	@ (8000670 <MX_TIM1_Init+0x190>)
 800053e:	2200      	movs	r2, #0
 8000540:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000542:	4b4b      	ldr	r3, [pc, #300]	@ (8000670 <MX_TIM1_Init+0x190>)
 8000544:	2200      	movs	r2, #0
 8000546:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000548:	4b49      	ldr	r3, [pc, #292]	@ (8000670 <MX_TIM1_Init+0x190>)
 800054a:	2200      	movs	r2, #0
 800054c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800054e:	4b48      	ldr	r3, [pc, #288]	@ (8000670 <MX_TIM1_Init+0x190>)
 8000550:	0018      	movs	r0, r3
 8000552:	f001 f94f 	bl	80017f4 <HAL_TIM_Base_Init>
 8000556:	1e03      	subs	r3, r0, #0
 8000558:	d001      	beq.n	800055e <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800055a:	f000 f92f 	bl	80007bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800055e:	2148      	movs	r1, #72	@ 0x48
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2280      	movs	r2, #128	@ 0x80
 8000564:	0152      	lsls	r2, r2, #5
 8000566:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000568:	187a      	adds	r2, r7, r1
 800056a:	4b41      	ldr	r3, [pc, #260]	@ (8000670 <MX_TIM1_Init+0x190>)
 800056c:	0011      	movs	r1, r2
 800056e:	0018      	movs	r0, r3
 8000570:	f001 fb60 	bl	8001c34 <HAL_TIM_ConfigClockSource>
 8000574:	1e03      	subs	r3, r0, #0
 8000576:	d001      	beq.n	800057c <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000578:	f000 f920 	bl	80007bc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800057c:	4b3c      	ldr	r3, [pc, #240]	@ (8000670 <MX_TIM1_Init+0x190>)
 800057e:	0018      	movs	r0, r3
 8000580:	f001 f988 	bl	8001894 <HAL_TIM_PWM_Init>
 8000584:	1e03      	subs	r3, r0, #0
 8000586:	d001      	beq.n	800058c <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000588:	f000 f918 	bl	80007bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800058c:	2140      	movs	r1, #64	@ 0x40
 800058e:	187b      	adds	r3, r7, r1
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000594:	187b      	adds	r3, r7, r1
 8000596:	2200      	movs	r2, #0
 8000598:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800059a:	187a      	adds	r2, r7, r1
 800059c:	4b34      	ldr	r3, [pc, #208]	@ (8000670 <MX_TIM1_Init+0x190>)
 800059e:	0011      	movs	r1, r2
 80005a0:	0018      	movs	r0, r3
 80005a2:	f001 ffef 	bl	8002584 <HAL_TIMEx_MasterConfigSynchronization>
 80005a6:	1e03      	subs	r3, r0, #0
 80005a8:	d001      	beq.n	80005ae <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80005aa:	f000 f907 	bl	80007bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80005ae:	2124      	movs	r1, #36	@ 0x24
 80005b0:	187b      	adds	r3, r7, r1
 80005b2:	2260      	movs	r2, #96	@ 0x60
 80005b4:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 32767;
 80005b6:	187b      	adds	r3, r7, r1
 80005b8:	4a30      	ldr	r2, [pc, #192]	@ (800067c <MX_TIM1_Init+0x19c>)
 80005ba:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80005bc:	187b      	adds	r3, r7, r1
 80005be:	2200      	movs	r2, #0
 80005c0:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	2200      	movs	r2, #0
 80005c6:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2200      	movs	r2, #0
 80005d2:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	0092      	lsls	r2, r2, #2
 80005da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80005dc:	1879      	adds	r1, r7, r1
 80005de:	4b24      	ldr	r3, [pc, #144]	@ (8000670 <MX_TIM1_Init+0x190>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	0018      	movs	r0, r3
 80005e4:	f001 fa60 	bl	8001aa8 <HAL_TIM_PWM_ConfigChannel>
 80005e8:	1e03      	subs	r3, r0, #0
 80005ea:	d001      	beq.n	80005f0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80005ec:	f000 f8e6 	bl	80007bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80005f0:	2324      	movs	r3, #36	@ 0x24
 80005f2:	18f9      	adds	r1, r7, r3
 80005f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000670 <MX_TIM1_Init+0x190>)
 80005f6:	2204      	movs	r2, #4
 80005f8:	0018      	movs	r0, r3
 80005fa:	f001 fa55 	bl	8001aa8 <HAL_TIM_PWM_ConfigChannel>
 80005fe:	1e03      	subs	r3, r0, #0
 8000600:	d001      	beq.n	8000606 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8000602:	f000 f8db 	bl	80007bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000606:	2324      	movs	r3, #36	@ 0x24
 8000608:	18f9      	adds	r1, r7, r3
 800060a:	4b19      	ldr	r3, [pc, #100]	@ (8000670 <MX_TIM1_Init+0x190>)
 800060c:	2208      	movs	r2, #8
 800060e:	0018      	movs	r0, r3
 8000610:	f001 fa4a 	bl	8001aa8 <HAL_TIM_PWM_ConfigChannel>
 8000614:	1e03      	subs	r3, r0, #0
 8000616:	d001      	beq.n	800061c <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 8000618:	f000 f8d0 	bl	80007bc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800061c:	1d3b      	adds	r3, r7, #4
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000622:	1d3b      	adds	r3, r7, #4
 8000624:	2200      	movs	r2, #0
 8000626:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000628:	1d3b      	adds	r3, r7, #4
 800062a:	2200      	movs	r2, #0
 800062c:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 255;
 800062e:	1d3b      	adds	r3, r7, #4
 8000630:	22ff      	movs	r2, #255	@ 0xff
 8000632:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000634:	1d3b      	adds	r3, r7, #4
 8000636:	2280      	movs	r2, #128	@ 0x80
 8000638:	0152      	lsls	r2, r2, #5
 800063a:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800063c:	1d3b      	adds	r3, r7, #4
 800063e:	2280      	movs	r2, #128	@ 0x80
 8000640:	0192      	lsls	r2, r2, #6
 8000642:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2280      	movs	r2, #128	@ 0x80
 8000648:	01d2      	lsls	r2, r2, #7
 800064a:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800064c:	1d3a      	adds	r2, r7, #4
 800064e:	4b08      	ldr	r3, [pc, #32]	@ (8000670 <MX_TIM1_Init+0x190>)
 8000650:	0011      	movs	r1, r2
 8000652:	0018      	movs	r0, r3
 8000654:	f001 ffee 	bl	8002634 <HAL_TIMEx_ConfigBreakDeadTime>
 8000658:	1e03      	subs	r3, r0, #0
 800065a:	d001      	beq.n	8000660 <MX_TIM1_Init+0x180>
  {
    Error_Handler();
 800065c:	f000 f8ae 	bl	80007bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000660:	4b03      	ldr	r3, [pc, #12]	@ (8000670 <MX_TIM1_Init+0x190>)
 8000662:	0018      	movs	r0, r3
 8000664:	f000 f8f4 	bl	8000850 <HAL_TIM_MspPostInit>

}
 8000668:	46c0      	nop			@ (mov r8, r8)
 800066a:	46bd      	mov	sp, r7
 800066c:	b016      	add	sp, #88	@ 0x58
 800066e:	bd80      	pop	{r7, pc}
 8000670:	20000028 	.word	0x20000028
 8000674:	40012c00 	.word	0x40012c00
 8000678:	0000ffff 	.word	0x0000ffff
 800067c:	00007fff 	.word	0x00007fff

08000680 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8000680:	b590      	push	{r4, r7, lr}
 8000682:	b089      	sub	sp, #36	@ 0x24
 8000684:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000686:	240c      	movs	r4, #12
 8000688:	193b      	adds	r3, r7, r4
 800068a:	0018      	movs	r0, r3
 800068c:	2314      	movs	r3, #20
 800068e:	001a      	movs	r2, r3
 8000690:	2100      	movs	r1, #0
 8000692:	f002 f850 	bl	8002736 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000696:	4b47      	ldr	r3, [pc, #284]	@ (80007b4 <MX_GPIO_Init+0x134>)
 8000698:	695a      	ldr	r2, [r3, #20]
 800069a:	4b46      	ldr	r3, [pc, #280]	@ (80007b4 <MX_GPIO_Init+0x134>)
 800069c:	2180      	movs	r1, #128	@ 0x80
 800069e:	0289      	lsls	r1, r1, #10
 80006a0:	430a      	orrs	r2, r1
 80006a2:	615a      	str	r2, [r3, #20]
 80006a4:	4b43      	ldr	r3, [pc, #268]	@ (80007b4 <MX_GPIO_Init+0x134>)
 80006a6:	695a      	ldr	r2, [r3, #20]
 80006a8:	2380      	movs	r3, #128	@ 0x80
 80006aa:	029b      	lsls	r3, r3, #10
 80006ac:	4013      	ands	r3, r2
 80006ae:	60bb      	str	r3, [r7, #8]
 80006b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006b2:	4b40      	ldr	r3, [pc, #256]	@ (80007b4 <MX_GPIO_Init+0x134>)
 80006b4:	695a      	ldr	r2, [r3, #20]
 80006b6:	4b3f      	ldr	r3, [pc, #252]	@ (80007b4 <MX_GPIO_Init+0x134>)
 80006b8:	2180      	movs	r1, #128	@ 0x80
 80006ba:	02c9      	lsls	r1, r1, #11
 80006bc:	430a      	orrs	r2, r1
 80006be:	615a      	str	r2, [r3, #20]
 80006c0:	4b3c      	ldr	r3, [pc, #240]	@ (80007b4 <MX_GPIO_Init+0x134>)
 80006c2:	695a      	ldr	r2, [r3, #20]
 80006c4:	2380      	movs	r3, #128	@ 0x80
 80006c6:	02db      	lsls	r3, r3, #11
 80006c8:	4013      	ands	r3, r2
 80006ca:	607b      	str	r3, [r7, #4]
 80006cc:	687b      	ldr	r3, [r7, #4]

  // Configure GPIOA6 (Hall sensor A)
      GPIO_InitStruct.Pin = GPIO_PIN_6;  // Configure pin 6 of GPIOA
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	2240      	movs	r2, #64	@ 0x40
 80006d2:	601a      	str	r2, [r3, #0]
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;  // Set as input
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
      GPIO_InitStruct.Pull = GPIO_NOPULL;  // No pull-up or pull-down resistor
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);  // Initialize GPIOA6
 80006e0:	193a      	adds	r2, r7, r4
 80006e2:	2390      	movs	r3, #144	@ 0x90
 80006e4:	05db      	lsls	r3, r3, #23
 80006e6:	0011      	movs	r1, r2
 80006e8:	0018      	movs	r0, r3
 80006ea:	f000 fa9b 	bl	8000c24 <HAL_GPIO_Init>

      // Configure GPIOA7 (Hall sensor B)
      GPIO_InitStruct.Pin = GPIO_PIN_7;  // Configure pin 7 of GPIOA
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	2280      	movs	r2, #128	@ 0x80
 80006f2:	601a      	str	r2, [r3, #0]
      HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);  // Initialize GPIOA7
 80006f4:	193a      	adds	r2, r7, r4
 80006f6:	2390      	movs	r3, #144	@ 0x90
 80006f8:	05db      	lsls	r3, r3, #23
 80006fa:	0011      	movs	r1, r2
 80006fc:	0018      	movs	r0, r3
 80006fe:	f000 fa91 	bl	8000c24 <HAL_GPIO_Init>

      // Configure GPIOB (Hall sensor C, assuming GPIOB pin number)
      GPIO_InitStruct.Pin = GPIO_PIN_0;  // Configure pin 0 of GPIOB (or another pin as required)
 8000702:	193b      	adds	r3, r7, r4
 8000704:	2201      	movs	r2, #1
 8000706:	601a      	str	r2, [r3, #0]
      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);  // Initialize GPIOB0 (adjust as necessary)
 8000708:	193b      	adds	r3, r7, r4
 800070a:	4a2b      	ldr	r2, [pc, #172]	@ (80007b8 <MX_GPIO_Init+0x138>)
 800070c:	0019      	movs	r1, r3
 800070e:	0010      	movs	r0, r2
 8000710:	f000 fa88 	bl	8000c24 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10;
 8000714:	0021      	movs	r1, r4
 8000716:	193b      	adds	r3, r7, r4
 8000718:	22e0      	movs	r2, #224	@ 0xe0
 800071a:	00d2      	lsls	r2, r2, #3
 800071c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800071e:	000c      	movs	r4, r1
 8000720:	193b      	adds	r3, r7, r4
 8000722:	2202      	movs	r2, #2
 8000724:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000726:	193b      	adds	r3, r7, r4
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800072c:	193b      	adds	r3, r7, r4
 800072e:	2203      	movs	r2, #3
 8000730:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000732:	193b      	adds	r3, r7, r4
 8000734:	2202      	movs	r2, #2
 8000736:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000738:	193a      	adds	r2, r7, r4
 800073a:	2390      	movs	r3, #144	@ 0x90
 800073c:	05db      	lsls	r3, r3, #23
 800073e:	0011      	movs	r1, r2
 8000740:	0018      	movs	r0, r3
 8000742:	f000 fa6f 	bl	8000c24 <HAL_GPIO_Init>

  // TIM1 CH1N/CH2N/CH3N complementary outputs
  GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8000746:	0021      	movs	r1, r4
 8000748:	187b      	adds	r3, r7, r1
 800074a:	22e0      	movs	r2, #224	@ 0xe0
 800074c:	0212      	lsls	r2, r2, #8
 800074e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000750:	000c      	movs	r4, r1
 8000752:	193b      	adds	r3, r7, r4
 8000754:	2202      	movs	r2, #2
 8000756:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	193b      	adds	r3, r7, r4
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800075e:	193b      	adds	r3, r7, r4
 8000760:	2203      	movs	r2, #3
 8000762:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000764:	193b      	adds	r3, r7, r4
 8000766:	2202      	movs	r2, #2
 8000768:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800076a:	193b      	adds	r3, r7, r4
 800076c:	4a12      	ldr	r2, [pc, #72]	@ (80007b8 <MX_GPIO_Init+0x138>)
 800076e:	0019      	movs	r1, r3
 8000770:	0010      	movs	r0, r2
 8000772:	f000 fa57 	bl	8000c24 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000776:	2390      	movs	r3, #144	@ 0x90
 8000778:	05db      	lsls	r3, r3, #23
 800077a:	2201      	movs	r2, #1
 800077c:	2120      	movs	r1, #32
 800077e:	0018      	movs	r0, r3
 8000780:	f000 fbdd 	bl	8000f3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000784:	0021      	movs	r1, r4
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2220      	movs	r2, #32
 800078a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078c:	187b      	adds	r3, r7, r1
 800078e:	2201      	movs	r2, #1
 8000790:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000792:	187b      	adds	r3, r7, r1
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000798:	187b      	adds	r3, r7, r1
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079e:	187a      	adds	r2, r7, r1
 80007a0:	2390      	movs	r3, #144	@ 0x90
 80007a2:	05db      	lsls	r3, r3, #23
 80007a4:	0011      	movs	r1, r2
 80007a6:	0018      	movs	r0, r3
 80007a8:	f000 fa3c 	bl	8000c24 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007ac:	46c0      	nop			@ (mov r8, r8)
 80007ae:	46bd      	mov	sp, r7
 80007b0:	b009      	add	sp, #36	@ 0x24
 80007b2:	bd90      	pop	{r4, r7, pc}
 80007b4:	40021000 	.word	0x40021000
 80007b8:	48000400 	.word	0x48000400

080007bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007c0:	b672      	cpsid	i
}
 80007c2:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007c4:	46c0      	nop			@ (mov r8, r8)
 80007c6:	e7fd      	b.n	80007c4 <Error_Handler+0x8>

080007c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ce:	4b0f      	ldr	r3, [pc, #60]	@ (800080c <HAL_MspInit+0x44>)
 80007d0:	699a      	ldr	r2, [r3, #24]
 80007d2:	4b0e      	ldr	r3, [pc, #56]	@ (800080c <HAL_MspInit+0x44>)
 80007d4:	2101      	movs	r1, #1
 80007d6:	430a      	orrs	r2, r1
 80007d8:	619a      	str	r2, [r3, #24]
 80007da:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <HAL_MspInit+0x44>)
 80007dc:	699b      	ldr	r3, [r3, #24]
 80007de:	2201      	movs	r2, #1
 80007e0:	4013      	ands	r3, r2
 80007e2:	607b      	str	r3, [r7, #4]
 80007e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e6:	4b09      	ldr	r3, [pc, #36]	@ (800080c <HAL_MspInit+0x44>)
 80007e8:	69da      	ldr	r2, [r3, #28]
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <HAL_MspInit+0x44>)
 80007ec:	2180      	movs	r1, #128	@ 0x80
 80007ee:	0549      	lsls	r1, r1, #21
 80007f0:	430a      	orrs	r2, r1
 80007f2:	61da      	str	r2, [r3, #28]
 80007f4:	4b05      	ldr	r3, [pc, #20]	@ (800080c <HAL_MspInit+0x44>)
 80007f6:	69da      	ldr	r2, [r3, #28]
 80007f8:	2380      	movs	r3, #128	@ 0x80
 80007fa:	055b      	lsls	r3, r3, #21
 80007fc:	4013      	ands	r3, r2
 80007fe:	603b      	str	r3, [r7, #0]
 8000800:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	b002      	add	sp, #8
 8000808:	bd80      	pop	{r7, pc}
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	40021000 	.word	0x40021000

08000810 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a0a      	ldr	r2, [pc, #40]	@ (8000848 <HAL_TIM_Base_MspInit+0x38>)
 800081e:	4293      	cmp	r3, r2
 8000820:	d10d      	bne.n	800083e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000822:	4b0a      	ldr	r3, [pc, #40]	@ (800084c <HAL_TIM_Base_MspInit+0x3c>)
 8000824:	699a      	ldr	r2, [r3, #24]
 8000826:	4b09      	ldr	r3, [pc, #36]	@ (800084c <HAL_TIM_Base_MspInit+0x3c>)
 8000828:	2180      	movs	r1, #128	@ 0x80
 800082a:	0109      	lsls	r1, r1, #4
 800082c:	430a      	orrs	r2, r1
 800082e:	619a      	str	r2, [r3, #24]
 8000830:	4b06      	ldr	r3, [pc, #24]	@ (800084c <HAL_TIM_Base_MspInit+0x3c>)
 8000832:	699a      	ldr	r2, [r3, #24]
 8000834:	2380      	movs	r3, #128	@ 0x80
 8000836:	011b      	lsls	r3, r3, #4
 8000838:	4013      	ands	r3, r2
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800083e:	46c0      	nop			@ (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b004      	add	sp, #16
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	40012c00 	.word	0x40012c00
 800084c:	40021000 	.word	0x40021000

08000850 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000850:	b590      	push	{r4, r7, lr}
 8000852:	b08b      	sub	sp, #44	@ 0x2c
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	2414      	movs	r4, #20
 800085a:	193b      	adds	r3, r7, r4
 800085c:	0018      	movs	r0, r3
 800085e:	2314      	movs	r3, #20
 8000860:	001a      	movs	r2, r3
 8000862:	2100      	movs	r1, #0
 8000864:	f001 ff67 	bl	8002736 <memset>
  if(htim->Instance==TIM1)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a28      	ldr	r2, [pc, #160]	@ (8000910 <HAL_TIM_MspPostInit+0xc0>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d149      	bne.n	8000906 <HAL_TIM_MspPostInit+0xb6>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4b28      	ldr	r3, [pc, #160]	@ (8000914 <HAL_TIM_MspPostInit+0xc4>)
 8000874:	695a      	ldr	r2, [r3, #20]
 8000876:	4b27      	ldr	r3, [pc, #156]	@ (8000914 <HAL_TIM_MspPostInit+0xc4>)
 8000878:	2180      	movs	r1, #128	@ 0x80
 800087a:	02c9      	lsls	r1, r1, #11
 800087c:	430a      	orrs	r2, r1
 800087e:	615a      	str	r2, [r3, #20]
 8000880:	4b24      	ldr	r3, [pc, #144]	@ (8000914 <HAL_TIM_MspPostInit+0xc4>)
 8000882:	695a      	ldr	r2, [r3, #20]
 8000884:	2380      	movs	r3, #128	@ 0x80
 8000886:	02db      	lsls	r3, r3, #11
 8000888:	4013      	ands	r3, r2
 800088a:	613b      	str	r3, [r7, #16]
 800088c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	4b21      	ldr	r3, [pc, #132]	@ (8000914 <HAL_TIM_MspPostInit+0xc4>)
 8000890:	695a      	ldr	r2, [r3, #20]
 8000892:	4b20      	ldr	r3, [pc, #128]	@ (8000914 <HAL_TIM_MspPostInit+0xc4>)
 8000894:	2180      	movs	r1, #128	@ 0x80
 8000896:	0289      	lsls	r1, r1, #10
 8000898:	430a      	orrs	r2, r1
 800089a:	615a      	str	r2, [r3, #20]
 800089c:	4b1d      	ldr	r3, [pc, #116]	@ (8000914 <HAL_TIM_MspPostInit+0xc4>)
 800089e:	695a      	ldr	r2, [r3, #20]
 80008a0:	2380      	movs	r3, #128	@ 0x80
 80008a2:	029b      	lsls	r3, r3, #10
 80008a4:	4013      	ands	r3, r2
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80008aa:	193b      	adds	r3, r7, r4
 80008ac:	22e0      	movs	r2, #224	@ 0xe0
 80008ae:	0212      	lsls	r2, r2, #8
 80008b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b2:	193b      	adds	r3, r7, r4
 80008b4:	2202      	movs	r2, #2
 80008b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	2200      	movs	r2, #0
 80008bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	2200      	movs	r2, #0
 80008c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	2202      	movs	r2, #2
 80008c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	4a12      	ldr	r2, [pc, #72]	@ (8000918 <HAL_TIM_MspPostInit+0xc8>)
 80008ce:	0019      	movs	r1, r3
 80008d0:	0010      	movs	r0, r2
 80008d2:	f000 f9a7 	bl	8000c24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80008d6:	0021      	movs	r1, r4
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	22e0      	movs	r2, #224	@ 0xe0
 80008dc:	00d2      	lsls	r2, r2, #3
 80008de:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008e0:	187b      	adds	r3, r7, r1
 80008e2:	2202      	movs	r2, #2
 80008e4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e6:	187b      	adds	r3, r7, r1
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	2202      	movs	r2, #2
 80008f6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f8:	187a      	adds	r2, r7, r1
 80008fa:	2390      	movs	r3, #144	@ 0x90
 80008fc:	05db      	lsls	r3, r3, #23
 80008fe:	0011      	movs	r1, r2
 8000900:	0018      	movs	r0, r3
 8000902:	f000 f98f 	bl	8000c24 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	b00b      	add	sp, #44	@ 0x2c
 800090c:	bd90      	pop	{r4, r7, pc}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	40012c00 	.word	0x40012c00
 8000914:	40021000 	.word	0x40021000
 8000918:	48000400 	.word	0x48000400

0800091c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000920:	46c0      	nop			@ (mov r8, r8)
 8000922:	e7fd      	b.n	8000920 <NMI_Handler+0x4>

08000924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000928:	46c0      	nop			@ (mov r8, r8)
 800092a:	e7fd      	b.n	8000928 <HardFault_Handler+0x4>

0800092c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000930:	46c0      	nop			@ (mov r8, r8)
 8000932:	46bd      	mov	sp, r7
 8000934:	bd80      	pop	{r7, pc}

08000936 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800093a:	46c0      	nop			@ (mov r8, r8)
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}

08000940 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000944:	f000 f87a 	bl	8000a3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000948:	46c0      	nop			@ (mov r8, r8)
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}

0800094e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800094e:	b580      	push	{r7, lr}
 8000950:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000952:	46c0      	nop			@ (mov r8, r8)
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000958:	480d      	ldr	r0, [pc, #52]	@ (8000990 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800095a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800095c:	f7ff fff7 	bl	800094e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000960:	480c      	ldr	r0, [pc, #48]	@ (8000994 <LoopForever+0x6>)
  ldr r1, =_edata
 8000962:	490d      	ldr	r1, [pc, #52]	@ (8000998 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000964:	4a0d      	ldr	r2, [pc, #52]	@ (800099c <LoopForever+0xe>)
  movs r3, #0
 8000966:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000968:	e002      	b.n	8000970 <LoopCopyDataInit>

0800096a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800096a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800096c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800096e:	3304      	adds	r3, #4

08000970 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000970:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000972:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000974:	d3f9      	bcc.n	800096a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000976:	4a0a      	ldr	r2, [pc, #40]	@ (80009a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000978:	4c0a      	ldr	r4, [pc, #40]	@ (80009a4 <LoopForever+0x16>)
  movs r3, #0
 800097a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800097c:	e001      	b.n	8000982 <LoopFillZerobss>

0800097e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800097e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000980:	3204      	adds	r2, #4

08000982 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000982:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000984:	d3fb      	bcc.n	800097e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000986:	f001 fedf 	bl	8002748 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800098a:	f7ff fc49 	bl	8000220 <main>

0800098e <LoopForever>:

LoopForever:
    b LoopForever
 800098e:	e7fe      	b.n	800098e <LoopForever>
  ldr   r0, =_estack
 8000990:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000994:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000998:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800099c:	080027fc 	.word	0x080027fc
  ldr r2, =_sbss
 80009a0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80009a4:	20000074 	.word	0x20000074

080009a8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009a8:	e7fe      	b.n	80009a8 <ADC1_IRQHandler>
	...

080009ac <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009b0:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <HAL_Init+0x24>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b06      	ldr	r3, [pc, #24]	@ (80009d0 <HAL_Init+0x24>)
 80009b6:	2110      	movs	r1, #16
 80009b8:	430a      	orrs	r2, r1
 80009ba:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80009bc:	2003      	movs	r0, #3
 80009be:	f000 f809 	bl	80009d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009c2:	f7ff ff01 	bl	80007c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009c6:	2300      	movs	r3, #0
}
 80009c8:	0018      	movs	r0, r3
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	46c0      	nop			@ (mov r8, r8)
 80009d0:	40022000 	.word	0x40022000

080009d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009dc:	4b14      	ldr	r3, [pc, #80]	@ (8000a30 <HAL_InitTick+0x5c>)
 80009de:	681c      	ldr	r4, [r3, #0]
 80009e0:	4b14      	ldr	r3, [pc, #80]	@ (8000a34 <HAL_InitTick+0x60>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	0019      	movs	r1, r3
 80009e6:	23fa      	movs	r3, #250	@ 0xfa
 80009e8:	0098      	lsls	r0, r3, #2
 80009ea:	f7ff fb8d 	bl	8000108 <__udivsi3>
 80009ee:	0003      	movs	r3, r0
 80009f0:	0019      	movs	r1, r3
 80009f2:	0020      	movs	r0, r4
 80009f4:	f7ff fb88 	bl	8000108 <__udivsi3>
 80009f8:	0003      	movs	r3, r0
 80009fa:	0018      	movs	r0, r3
 80009fc:	f000 f905 	bl	8000c0a <HAL_SYSTICK_Config>
 8000a00:	1e03      	subs	r3, r0, #0
 8000a02:	d001      	beq.n	8000a08 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a04:	2301      	movs	r3, #1
 8000a06:	e00f      	b.n	8000a28 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	2b03      	cmp	r3, #3
 8000a0c:	d80b      	bhi.n	8000a26 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a0e:	6879      	ldr	r1, [r7, #4]
 8000a10:	2301      	movs	r3, #1
 8000a12:	425b      	negs	r3, r3
 8000a14:	2200      	movs	r2, #0
 8000a16:	0018      	movs	r0, r3
 8000a18:	f000 f8e2 	bl	8000be0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <HAL_InitTick+0x64>)
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a22:	2300      	movs	r3, #0
 8000a24:	e000      	b.n	8000a28 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
}
 8000a28:	0018      	movs	r0, r3
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	b003      	add	sp, #12
 8000a2e:	bd90      	pop	{r4, r7, pc}
 8000a30:	20000000 	.word	0x20000000
 8000a34:	20000008 	.word	0x20000008
 8000a38:	20000004 	.word	0x20000004

08000a3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a40:	4b05      	ldr	r3, [pc, #20]	@ (8000a58 <HAL_IncTick+0x1c>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	001a      	movs	r2, r3
 8000a46:	4b05      	ldr	r3, [pc, #20]	@ (8000a5c <HAL_IncTick+0x20>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	18d2      	adds	r2, r2, r3
 8000a4c:	4b03      	ldr	r3, [pc, #12]	@ (8000a5c <HAL_IncTick+0x20>)
 8000a4e:	601a      	str	r2, [r3, #0]
}
 8000a50:	46c0      	nop			@ (mov r8, r8)
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	46c0      	nop			@ (mov r8, r8)
 8000a58:	20000008 	.word	0x20000008
 8000a5c:	20000070 	.word	0x20000070

08000a60 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  return uwTick;
 8000a64:	4b02      	ldr	r3, [pc, #8]	@ (8000a70 <HAL_GetTick+0x10>)
 8000a66:	681b      	ldr	r3, [r3, #0]
}
 8000a68:	0018      	movs	r0, r3
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	46c0      	nop			@ (mov r8, r8)
 8000a70:	20000070 	.word	0x20000070

08000a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b084      	sub	sp, #16
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a7c:	f7ff fff0 	bl	8000a60 <HAL_GetTick>
 8000a80:	0003      	movs	r3, r0
 8000a82:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	d005      	beq.n	8000a9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <HAL_Delay+0x44>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	001a      	movs	r2, r3
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	189b      	adds	r3, r3, r2
 8000a98:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a9a:	46c0      	nop			@ (mov r8, r8)
 8000a9c:	f7ff ffe0 	bl	8000a60 <HAL_GetTick>
 8000aa0:	0002      	movs	r2, r0
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	1ad3      	subs	r3, r2, r3
 8000aa6:	68fa      	ldr	r2, [r7, #12]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d8f7      	bhi.n	8000a9c <HAL_Delay+0x28>
  {
  }
}
 8000aac:	46c0      	nop			@ (mov r8, r8)
 8000aae:	46c0      	nop			@ (mov r8, r8)
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	b004      	add	sp, #16
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			@ (mov r8, r8)
 8000ab8:	20000008 	.word	0x20000008

08000abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000abc:	b590      	push	{r4, r7, lr}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	0002      	movs	r2, r0
 8000ac4:	6039      	str	r1, [r7, #0]
 8000ac6:	1dfb      	adds	r3, r7, #7
 8000ac8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000aca:	1dfb      	adds	r3, r7, #7
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ad0:	d828      	bhi.n	8000b24 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ad2:	4a2f      	ldr	r2, [pc, #188]	@ (8000b90 <__NVIC_SetPriority+0xd4>)
 8000ad4:	1dfb      	adds	r3, r7, #7
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	b25b      	sxtb	r3, r3
 8000ada:	089b      	lsrs	r3, r3, #2
 8000adc:	33c0      	adds	r3, #192	@ 0xc0
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	589b      	ldr	r3, [r3, r2]
 8000ae2:	1dfa      	adds	r2, r7, #7
 8000ae4:	7812      	ldrb	r2, [r2, #0]
 8000ae6:	0011      	movs	r1, r2
 8000ae8:	2203      	movs	r2, #3
 8000aea:	400a      	ands	r2, r1
 8000aec:	00d2      	lsls	r2, r2, #3
 8000aee:	21ff      	movs	r1, #255	@ 0xff
 8000af0:	4091      	lsls	r1, r2
 8000af2:	000a      	movs	r2, r1
 8000af4:	43d2      	mvns	r2, r2
 8000af6:	401a      	ands	r2, r3
 8000af8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	019b      	lsls	r3, r3, #6
 8000afe:	22ff      	movs	r2, #255	@ 0xff
 8000b00:	401a      	ands	r2, r3
 8000b02:	1dfb      	adds	r3, r7, #7
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	0018      	movs	r0, r3
 8000b08:	2303      	movs	r3, #3
 8000b0a:	4003      	ands	r3, r0
 8000b0c:	00db      	lsls	r3, r3, #3
 8000b0e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b10:	481f      	ldr	r0, [pc, #124]	@ (8000b90 <__NVIC_SetPriority+0xd4>)
 8000b12:	1dfb      	adds	r3, r7, #7
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	b25b      	sxtb	r3, r3
 8000b18:	089b      	lsrs	r3, r3, #2
 8000b1a:	430a      	orrs	r2, r1
 8000b1c:	33c0      	adds	r3, #192	@ 0xc0
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b22:	e031      	b.n	8000b88 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b24:	4a1b      	ldr	r2, [pc, #108]	@ (8000b94 <__NVIC_SetPriority+0xd8>)
 8000b26:	1dfb      	adds	r3, r7, #7
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	0019      	movs	r1, r3
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	400b      	ands	r3, r1
 8000b30:	3b08      	subs	r3, #8
 8000b32:	089b      	lsrs	r3, r3, #2
 8000b34:	3306      	adds	r3, #6
 8000b36:	009b      	lsls	r3, r3, #2
 8000b38:	18d3      	adds	r3, r2, r3
 8000b3a:	3304      	adds	r3, #4
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	1dfa      	adds	r2, r7, #7
 8000b40:	7812      	ldrb	r2, [r2, #0]
 8000b42:	0011      	movs	r1, r2
 8000b44:	2203      	movs	r2, #3
 8000b46:	400a      	ands	r2, r1
 8000b48:	00d2      	lsls	r2, r2, #3
 8000b4a:	21ff      	movs	r1, #255	@ 0xff
 8000b4c:	4091      	lsls	r1, r2
 8000b4e:	000a      	movs	r2, r1
 8000b50:	43d2      	mvns	r2, r2
 8000b52:	401a      	ands	r2, r3
 8000b54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	019b      	lsls	r3, r3, #6
 8000b5a:	22ff      	movs	r2, #255	@ 0xff
 8000b5c:	401a      	ands	r2, r3
 8000b5e:	1dfb      	adds	r3, r7, #7
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	0018      	movs	r0, r3
 8000b64:	2303      	movs	r3, #3
 8000b66:	4003      	ands	r3, r0
 8000b68:	00db      	lsls	r3, r3, #3
 8000b6a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b6c:	4809      	ldr	r0, [pc, #36]	@ (8000b94 <__NVIC_SetPriority+0xd8>)
 8000b6e:	1dfb      	adds	r3, r7, #7
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	001c      	movs	r4, r3
 8000b74:	230f      	movs	r3, #15
 8000b76:	4023      	ands	r3, r4
 8000b78:	3b08      	subs	r3, #8
 8000b7a:	089b      	lsrs	r3, r3, #2
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	3306      	adds	r3, #6
 8000b80:	009b      	lsls	r3, r3, #2
 8000b82:	18c3      	adds	r3, r0, r3
 8000b84:	3304      	adds	r3, #4
 8000b86:	601a      	str	r2, [r3, #0]
}
 8000b88:	46c0      	nop			@ (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b003      	add	sp, #12
 8000b8e:	bd90      	pop	{r4, r7, pc}
 8000b90:	e000e100 	.word	0xe000e100
 8000b94:	e000ed00 	.word	0xe000ed00

08000b98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b082      	sub	sp, #8
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	1e5a      	subs	r2, r3, #1
 8000ba4:	2380      	movs	r3, #128	@ 0x80
 8000ba6:	045b      	lsls	r3, r3, #17
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d301      	bcc.n	8000bb0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bac:	2301      	movs	r3, #1
 8000bae:	e010      	b.n	8000bd2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bdc <SysTick_Config+0x44>)
 8000bb2:	687a      	ldr	r2, [r7, #4]
 8000bb4:	3a01      	subs	r2, #1
 8000bb6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bb8:	2301      	movs	r3, #1
 8000bba:	425b      	negs	r3, r3
 8000bbc:	2103      	movs	r1, #3
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f7ff ff7c 	bl	8000abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bc4:	4b05      	ldr	r3, [pc, #20]	@ (8000bdc <SysTick_Config+0x44>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bca:	4b04      	ldr	r3, [pc, #16]	@ (8000bdc <SysTick_Config+0x44>)
 8000bcc:	2207      	movs	r2, #7
 8000bce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bd0:	2300      	movs	r3, #0
}
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	b002      	add	sp, #8
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	46c0      	nop			@ (mov r8, r8)
 8000bdc:	e000e010 	.word	0xe000e010

08000be0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b084      	sub	sp, #16
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	60b9      	str	r1, [r7, #8]
 8000be8:	607a      	str	r2, [r7, #4]
 8000bea:	210f      	movs	r1, #15
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	1c02      	adds	r2, r0, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000bf2:	68ba      	ldr	r2, [r7, #8]
 8000bf4:	187b      	adds	r3, r7, r1
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	b25b      	sxtb	r3, r3
 8000bfa:	0011      	movs	r1, r2
 8000bfc:	0018      	movs	r0, r3
 8000bfe:	f7ff ff5d 	bl	8000abc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000c02:	46c0      	nop			@ (mov r8, r8)
 8000c04:	46bd      	mov	sp, r7
 8000c06:	b004      	add	sp, #16
 8000c08:	bd80      	pop	{r7, pc}

08000c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c0a:	b580      	push	{r7, lr}
 8000c0c:	b082      	sub	sp, #8
 8000c0e:	af00      	add	r7, sp, #0
 8000c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	0018      	movs	r0, r3
 8000c16:	f7ff ffbf 	bl	8000b98 <SysTick_Config>
 8000c1a:	0003      	movs	r3, r0
}
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b002      	add	sp, #8
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c32:	e14f      	b.n	8000ed4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2101      	movs	r1, #1
 8000c3a:	697a      	ldr	r2, [r7, #20]
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	000a      	movs	r2, r1
 8000c40:	4013      	ands	r3, r2
 8000c42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d100      	bne.n	8000c4c <HAL_GPIO_Init+0x28>
 8000c4a:	e140      	b.n	8000ece <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	685b      	ldr	r3, [r3, #4]
 8000c50:	2203      	movs	r2, #3
 8000c52:	4013      	ands	r3, r2
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d005      	beq.n	8000c64 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c60:	2b02      	cmp	r3, #2
 8000c62:	d130      	bne.n	8000cc6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	005b      	lsls	r3, r3, #1
 8000c6e:	2203      	movs	r2, #3
 8000c70:	409a      	lsls	r2, r3
 8000c72:	0013      	movs	r3, r2
 8000c74:	43da      	mvns	r2, r3
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	68da      	ldr	r2, [r3, #12]
 8000c80:	697b      	ldr	r3, [r7, #20]
 8000c82:	005b      	lsls	r3, r3, #1
 8000c84:	409a      	lsls	r2, r3
 8000c86:	0013      	movs	r3, r2
 8000c88:	693a      	ldr	r2, [r7, #16]
 8000c8a:	4313      	orrs	r3, r2
 8000c8c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	693a      	ldr	r2, [r7, #16]
 8000c92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	685b      	ldr	r3, [r3, #4]
 8000c98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	409a      	lsls	r2, r3
 8000ca0:	0013      	movs	r3, r2
 8000ca2:	43da      	mvns	r2, r3
 8000ca4:	693b      	ldr	r3, [r7, #16]
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	091b      	lsrs	r3, r3, #4
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	401a      	ands	r2, r3
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	409a      	lsls	r2, r3
 8000cb8:	0013      	movs	r3, r2
 8000cba:	693a      	ldr	r2, [r7, #16]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	2203      	movs	r2, #3
 8000ccc:	4013      	ands	r3, r2
 8000cce:	2b03      	cmp	r3, #3
 8000cd0:	d017      	beq.n	8000d02 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	68db      	ldr	r3, [r3, #12]
 8000cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	2203      	movs	r2, #3
 8000cde:	409a      	lsls	r2, r3
 8000ce0:	0013      	movs	r3, r2
 8000ce2:	43da      	mvns	r2, r3
 8000ce4:	693b      	ldr	r3, [r7, #16]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	005b      	lsls	r3, r3, #1
 8000cf2:	409a      	lsls	r2, r3
 8000cf4:	0013      	movs	r3, r2
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2203      	movs	r2, #3
 8000d08:	4013      	ands	r3, r2
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d123      	bne.n	8000d56 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d0e:	697b      	ldr	r3, [r7, #20]
 8000d10:	08da      	lsrs	r2, r3, #3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3208      	adds	r2, #8
 8000d16:	0092      	lsls	r2, r2, #2
 8000d18:	58d3      	ldr	r3, [r2, r3]
 8000d1a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	2207      	movs	r2, #7
 8000d20:	4013      	ands	r3, r2
 8000d22:	009b      	lsls	r3, r3, #2
 8000d24:	220f      	movs	r2, #15
 8000d26:	409a      	lsls	r2, r3
 8000d28:	0013      	movs	r3, r2
 8000d2a:	43da      	mvns	r2, r3
 8000d2c:	693b      	ldr	r3, [r7, #16]
 8000d2e:	4013      	ands	r3, r2
 8000d30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	691a      	ldr	r2, [r3, #16]
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	2107      	movs	r1, #7
 8000d3a:	400b      	ands	r3, r1
 8000d3c:	009b      	lsls	r3, r3, #2
 8000d3e:	409a      	lsls	r2, r3
 8000d40:	0013      	movs	r3, r2
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	08da      	lsrs	r2, r3, #3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3208      	adds	r2, #8
 8000d50:	0092      	lsls	r2, r2, #2
 8000d52:	6939      	ldr	r1, [r7, #16]
 8000d54:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	2203      	movs	r2, #3
 8000d62:	409a      	lsls	r2, r3
 8000d64:	0013      	movs	r3, r2
 8000d66:	43da      	mvns	r2, r3
 8000d68:	693b      	ldr	r3, [r7, #16]
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	2203      	movs	r2, #3
 8000d74:	401a      	ands	r2, r3
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	409a      	lsls	r2, r3
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685a      	ldr	r2, [r3, #4]
 8000d8e:	23c0      	movs	r3, #192	@ 0xc0
 8000d90:	029b      	lsls	r3, r3, #10
 8000d92:	4013      	ands	r3, r2
 8000d94:	d100      	bne.n	8000d98 <HAL_GPIO_Init+0x174>
 8000d96:	e09a      	b.n	8000ece <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d98:	4b54      	ldr	r3, [pc, #336]	@ (8000eec <HAL_GPIO_Init+0x2c8>)
 8000d9a:	699a      	ldr	r2, [r3, #24]
 8000d9c:	4b53      	ldr	r3, [pc, #332]	@ (8000eec <HAL_GPIO_Init+0x2c8>)
 8000d9e:	2101      	movs	r1, #1
 8000da0:	430a      	orrs	r2, r1
 8000da2:	619a      	str	r2, [r3, #24]
 8000da4:	4b51      	ldr	r3, [pc, #324]	@ (8000eec <HAL_GPIO_Init+0x2c8>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	2201      	movs	r2, #1
 8000daa:	4013      	ands	r3, r2
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000db0:	4a4f      	ldr	r2, [pc, #316]	@ (8000ef0 <HAL_GPIO_Init+0x2cc>)
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	089b      	lsrs	r3, r3, #2
 8000db6:	3302      	adds	r3, #2
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	589b      	ldr	r3, [r3, r2]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	2203      	movs	r2, #3
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	009b      	lsls	r3, r3, #2
 8000dc6:	220f      	movs	r2, #15
 8000dc8:	409a      	lsls	r2, r3
 8000dca:	0013      	movs	r3, r2
 8000dcc:	43da      	mvns	r2, r3
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000dd4:	687a      	ldr	r2, [r7, #4]
 8000dd6:	2390      	movs	r3, #144	@ 0x90
 8000dd8:	05db      	lsls	r3, r3, #23
 8000dda:	429a      	cmp	r2, r3
 8000ddc:	d013      	beq.n	8000e06 <HAL_GPIO_Init+0x1e2>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a44      	ldr	r2, [pc, #272]	@ (8000ef4 <HAL_GPIO_Init+0x2d0>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d00d      	beq.n	8000e02 <HAL_GPIO_Init+0x1de>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4a43      	ldr	r2, [pc, #268]	@ (8000ef8 <HAL_GPIO_Init+0x2d4>)
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d007      	beq.n	8000dfe <HAL_GPIO_Init+0x1da>
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	4a42      	ldr	r2, [pc, #264]	@ (8000efc <HAL_GPIO_Init+0x2d8>)
 8000df2:	4293      	cmp	r3, r2
 8000df4:	d101      	bne.n	8000dfa <HAL_GPIO_Init+0x1d6>
 8000df6:	2303      	movs	r3, #3
 8000df8:	e006      	b.n	8000e08 <HAL_GPIO_Init+0x1e4>
 8000dfa:	2305      	movs	r3, #5
 8000dfc:	e004      	b.n	8000e08 <HAL_GPIO_Init+0x1e4>
 8000dfe:	2302      	movs	r3, #2
 8000e00:	e002      	b.n	8000e08 <HAL_GPIO_Init+0x1e4>
 8000e02:	2301      	movs	r3, #1
 8000e04:	e000      	b.n	8000e08 <HAL_GPIO_Init+0x1e4>
 8000e06:	2300      	movs	r3, #0
 8000e08:	697a      	ldr	r2, [r7, #20]
 8000e0a:	2103      	movs	r1, #3
 8000e0c:	400a      	ands	r2, r1
 8000e0e:	0092      	lsls	r2, r2, #2
 8000e10:	4093      	lsls	r3, r2
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e18:	4935      	ldr	r1, [pc, #212]	@ (8000ef0 <HAL_GPIO_Init+0x2cc>)
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	089b      	lsrs	r3, r3, #2
 8000e1e:	3302      	adds	r3, #2
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e26:	4b36      	ldr	r3, [pc, #216]	@ (8000f00 <HAL_GPIO_Init+0x2dc>)
 8000e28:	689b      	ldr	r3, [r3, #8]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	43da      	mvns	r2, r3
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685a      	ldr	r2, [r3, #4]
 8000e3a:	2380      	movs	r3, #128	@ 0x80
 8000e3c:	035b      	lsls	r3, r3, #13
 8000e3e:	4013      	ands	r3, r2
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000e4a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f00 <HAL_GPIO_Init+0x2dc>)
 8000e4c:	693a      	ldr	r2, [r7, #16]
 8000e4e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000e50:	4b2b      	ldr	r3, [pc, #172]	@ (8000f00 <HAL_GPIO_Init+0x2dc>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	43da      	mvns	r2, r3
 8000e5a:	693b      	ldr	r3, [r7, #16]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	685a      	ldr	r2, [r3, #4]
 8000e64:	2380      	movs	r3, #128	@ 0x80
 8000e66:	039b      	lsls	r3, r3, #14
 8000e68:	4013      	ands	r3, r2
 8000e6a:	d003      	beq.n	8000e74 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000e74:	4b22      	ldr	r3, [pc, #136]	@ (8000f00 <HAL_GPIO_Init+0x2dc>)
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000e7a:	4b21      	ldr	r3, [pc, #132]	@ (8000f00 <HAL_GPIO_Init+0x2dc>)
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	43da      	mvns	r2, r3
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	4013      	ands	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685a      	ldr	r2, [r3, #4]
 8000e8e:	2380      	movs	r3, #128	@ 0x80
 8000e90:	029b      	lsls	r3, r3, #10
 8000e92:	4013      	ands	r3, r2
 8000e94:	d003      	beq.n	8000e9e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e9e:	4b18      	ldr	r3, [pc, #96]	@ (8000f00 <HAL_GPIO_Init+0x2dc>)
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000ea4:	4b16      	ldr	r3, [pc, #88]	@ (8000f00 <HAL_GPIO_Init+0x2dc>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	43da      	mvns	r2, r3
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	685a      	ldr	r2, [r3, #4]
 8000eb8:	2380      	movs	r3, #128	@ 0x80
 8000eba:	025b      	lsls	r3, r3, #9
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	d003      	beq.n	8000ec8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f00 <HAL_GPIO_Init+0x2dc>)
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	40da      	lsrs	r2, r3
 8000edc:	1e13      	subs	r3, r2, #0
 8000ede:	d000      	beq.n	8000ee2 <HAL_GPIO_Init+0x2be>
 8000ee0:	e6a8      	b.n	8000c34 <HAL_GPIO_Init+0x10>
  } 
}
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	46c0      	nop			@ (mov r8, r8)
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	b006      	add	sp, #24
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000
 8000ef0:	40010000 	.word	0x40010000
 8000ef4:	48000400 	.word	0x48000400
 8000ef8:	48000800 	.word	0x48000800
 8000efc:	48000c00 	.word	0x48000c00
 8000f00:	40010400 	.word	0x40010400

08000f04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b084      	sub	sp, #16
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
 8000f0c:	000a      	movs	r2, r1
 8000f0e:	1cbb      	adds	r3, r7, #2
 8000f10:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	691b      	ldr	r3, [r3, #16]
 8000f16:	1cba      	adds	r2, r7, #2
 8000f18:	8812      	ldrh	r2, [r2, #0]
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	d004      	beq.n	8000f28 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000f1e:	230f      	movs	r3, #15
 8000f20:	18fb      	adds	r3, r7, r3
 8000f22:	2201      	movs	r2, #1
 8000f24:	701a      	strb	r2, [r3, #0]
 8000f26:	e003      	b.n	8000f30 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000f28:	230f      	movs	r3, #15
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000f30:	230f      	movs	r3, #15
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	781b      	ldrb	r3, [r3, #0]
  }
 8000f36:	0018      	movs	r0, r3
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	b004      	add	sp, #16
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	6078      	str	r0, [r7, #4]
 8000f46:	0008      	movs	r0, r1
 8000f48:	0011      	movs	r1, r2
 8000f4a:	1cbb      	adds	r3, r7, #2
 8000f4c:	1c02      	adds	r2, r0, #0
 8000f4e:	801a      	strh	r2, [r3, #0]
 8000f50:	1c7b      	adds	r3, r7, #1
 8000f52:	1c0a      	adds	r2, r1, #0
 8000f54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f56:	1c7b      	adds	r3, r7, #1
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d004      	beq.n	8000f68 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f5e:	1cbb      	adds	r3, r7, #2
 8000f60:	881a      	ldrh	r2, [r3, #0]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f66:	e003      	b.n	8000f70 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f68:	1cbb      	adds	r3, r7, #2
 8000f6a:	881a      	ldrh	r2, [r3, #0]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000f70:	46c0      	nop			@ (mov r8, r8)
 8000f72:	46bd      	mov	sp, r7
 8000f74:	b002      	add	sp, #8
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b088      	sub	sp, #32
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d101      	bne.n	8000f8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e301      	b.n	800158e <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2201      	movs	r2, #1
 8000f90:	4013      	ands	r3, r2
 8000f92:	d100      	bne.n	8000f96 <HAL_RCC_OscConfig+0x1e>
 8000f94:	e08d      	b.n	80010b2 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f96:	4bc3      	ldr	r3, [pc, #780]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	220c      	movs	r2, #12
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	2b04      	cmp	r3, #4
 8000fa0:	d00e      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fa2:	4bc0      	ldr	r3, [pc, #768]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	220c      	movs	r2, #12
 8000fa8:	4013      	ands	r3, r2
 8000faa:	2b08      	cmp	r3, #8
 8000fac:	d116      	bne.n	8000fdc <HAL_RCC_OscConfig+0x64>
 8000fae:	4bbd      	ldr	r3, [pc, #756]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8000fb0:	685a      	ldr	r2, [r3, #4]
 8000fb2:	2380      	movs	r3, #128	@ 0x80
 8000fb4:	025b      	lsls	r3, r3, #9
 8000fb6:	401a      	ands	r2, r3
 8000fb8:	2380      	movs	r3, #128	@ 0x80
 8000fba:	025b      	lsls	r3, r3, #9
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d10d      	bne.n	8000fdc <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fc0:	4bb8      	ldr	r3, [pc, #736]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8000fc2:	681a      	ldr	r2, [r3, #0]
 8000fc4:	2380      	movs	r3, #128	@ 0x80
 8000fc6:	029b      	lsls	r3, r3, #10
 8000fc8:	4013      	ands	r3, r2
 8000fca:	d100      	bne.n	8000fce <HAL_RCC_OscConfig+0x56>
 8000fcc:	e070      	b.n	80010b0 <HAL_RCC_OscConfig+0x138>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d000      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x60>
 8000fd6:	e06b      	b.n	80010b0 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e2d8      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d107      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x7c>
 8000fe4:	4baf      	ldr	r3, [pc, #700]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	4bae      	ldr	r3, [pc, #696]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8000fea:	2180      	movs	r1, #128	@ 0x80
 8000fec:	0249      	lsls	r1, r1, #9
 8000fee:	430a      	orrs	r2, r1
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	e02f      	b.n	8001054 <HAL_RCC_OscConfig+0xdc>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d10c      	bne.n	8001016 <HAL_RCC_OscConfig+0x9e>
 8000ffc:	4ba9      	ldr	r3, [pc, #676]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4ba8      	ldr	r3, [pc, #672]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001002:	49a9      	ldr	r1, [pc, #676]	@ (80012a8 <HAL_RCC_OscConfig+0x330>)
 8001004:	400a      	ands	r2, r1
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	4ba6      	ldr	r3, [pc, #664]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4ba5      	ldr	r3, [pc, #660]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800100e:	49a7      	ldr	r1, [pc, #668]	@ (80012ac <HAL_RCC_OscConfig+0x334>)
 8001010:	400a      	ands	r2, r1
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	e01e      	b.n	8001054 <HAL_RCC_OscConfig+0xdc>
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	2b05      	cmp	r3, #5
 800101c:	d10e      	bne.n	800103c <HAL_RCC_OscConfig+0xc4>
 800101e:	4ba1      	ldr	r3, [pc, #644]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001020:	681a      	ldr	r2, [r3, #0]
 8001022:	4ba0      	ldr	r3, [pc, #640]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001024:	2180      	movs	r1, #128	@ 0x80
 8001026:	02c9      	lsls	r1, r1, #11
 8001028:	430a      	orrs	r2, r1
 800102a:	601a      	str	r2, [r3, #0]
 800102c:	4b9d      	ldr	r3, [pc, #628]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4b9c      	ldr	r3, [pc, #624]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001032:	2180      	movs	r1, #128	@ 0x80
 8001034:	0249      	lsls	r1, r1, #9
 8001036:	430a      	orrs	r2, r1
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	e00b      	b.n	8001054 <HAL_RCC_OscConfig+0xdc>
 800103c:	4b99      	ldr	r3, [pc, #612]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b98      	ldr	r3, [pc, #608]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001042:	4999      	ldr	r1, [pc, #612]	@ (80012a8 <HAL_RCC_OscConfig+0x330>)
 8001044:	400a      	ands	r2, r1
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	4b96      	ldr	r3, [pc, #600]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	4b95      	ldr	r3, [pc, #596]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800104e:	4997      	ldr	r1, [pc, #604]	@ (80012ac <HAL_RCC_OscConfig+0x334>)
 8001050:	400a      	ands	r2, r1
 8001052:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d014      	beq.n	8001086 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800105c:	f7ff fd00 	bl	8000a60 <HAL_GetTick>
 8001060:	0003      	movs	r3, r0
 8001062:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001064:	e008      	b.n	8001078 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001066:	f7ff fcfb 	bl	8000a60 <HAL_GetTick>
 800106a:	0002      	movs	r2, r0
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b64      	cmp	r3, #100	@ 0x64
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e28a      	b.n	800158e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001078:	4b8a      	ldr	r3, [pc, #552]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	2380      	movs	r3, #128	@ 0x80
 800107e:	029b      	lsls	r3, r3, #10
 8001080:	4013      	ands	r3, r2
 8001082:	d0f0      	beq.n	8001066 <HAL_RCC_OscConfig+0xee>
 8001084:	e015      	b.n	80010b2 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001086:	f7ff fceb 	bl	8000a60 <HAL_GetTick>
 800108a:	0003      	movs	r3, r0
 800108c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800108e:	e008      	b.n	80010a2 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001090:	f7ff fce6 	bl	8000a60 <HAL_GetTick>
 8001094:	0002      	movs	r2, r0
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	2b64      	cmp	r3, #100	@ 0x64
 800109c:	d901      	bls.n	80010a2 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800109e:	2303      	movs	r3, #3
 80010a0:	e275      	b.n	800158e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a2:	4b80      	ldr	r3, [pc, #512]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	2380      	movs	r3, #128	@ 0x80
 80010a8:	029b      	lsls	r3, r3, #10
 80010aa:	4013      	ands	r3, r2
 80010ac:	d1f0      	bne.n	8001090 <HAL_RCC_OscConfig+0x118>
 80010ae:	e000      	b.n	80010b2 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	2202      	movs	r2, #2
 80010b8:	4013      	ands	r3, r2
 80010ba:	d100      	bne.n	80010be <HAL_RCC_OscConfig+0x146>
 80010bc:	e069      	b.n	8001192 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010be:	4b79      	ldr	r3, [pc, #484]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	220c      	movs	r2, #12
 80010c4:	4013      	ands	r3, r2
 80010c6:	d00b      	beq.n	80010e0 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010c8:	4b76      	ldr	r3, [pc, #472]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	220c      	movs	r2, #12
 80010ce:	4013      	ands	r3, r2
 80010d0:	2b08      	cmp	r3, #8
 80010d2:	d11c      	bne.n	800110e <HAL_RCC_OscConfig+0x196>
 80010d4:	4b73      	ldr	r3, [pc, #460]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	2380      	movs	r3, #128	@ 0x80
 80010da:	025b      	lsls	r3, r3, #9
 80010dc:	4013      	ands	r3, r2
 80010de:	d116      	bne.n	800110e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010e0:	4b70      	ldr	r3, [pc, #448]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2202      	movs	r2, #2
 80010e6:	4013      	ands	r3, r2
 80010e8:	d005      	beq.n	80010f6 <HAL_RCC_OscConfig+0x17e>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	68db      	ldr	r3, [r3, #12]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d001      	beq.n	80010f6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80010f2:	2301      	movs	r3, #1
 80010f4:	e24b      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010f6:	4b6b      	ldr	r3, [pc, #428]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	22f8      	movs	r2, #248	@ 0xf8
 80010fc:	4393      	bics	r3, r2
 80010fe:	0019      	movs	r1, r3
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	691b      	ldr	r3, [r3, #16]
 8001104:	00da      	lsls	r2, r3, #3
 8001106:	4b67      	ldr	r3, [pc, #412]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001108:	430a      	orrs	r2, r1
 800110a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800110c:	e041      	b.n	8001192 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	68db      	ldr	r3, [r3, #12]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d024      	beq.n	8001160 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001116:	4b63      	ldr	r3, [pc, #396]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	4b62      	ldr	r3, [pc, #392]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800111c:	2101      	movs	r1, #1
 800111e:	430a      	orrs	r2, r1
 8001120:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001122:	f7ff fc9d 	bl	8000a60 <HAL_GetTick>
 8001126:	0003      	movs	r3, r0
 8001128:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800112a:	e008      	b.n	800113e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800112c:	f7ff fc98 	bl	8000a60 <HAL_GetTick>
 8001130:	0002      	movs	r2, r0
 8001132:	69bb      	ldr	r3, [r7, #24]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	2b02      	cmp	r3, #2
 8001138:	d901      	bls.n	800113e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800113a:	2303      	movs	r3, #3
 800113c:	e227      	b.n	800158e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800113e:	4b59      	ldr	r3, [pc, #356]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2202      	movs	r2, #2
 8001144:	4013      	ands	r3, r2
 8001146:	d0f1      	beq.n	800112c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001148:	4b56      	ldr	r3, [pc, #344]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	22f8      	movs	r2, #248	@ 0xf8
 800114e:	4393      	bics	r3, r2
 8001150:	0019      	movs	r1, r3
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	691b      	ldr	r3, [r3, #16]
 8001156:	00da      	lsls	r2, r3, #3
 8001158:	4b52      	ldr	r3, [pc, #328]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800115a:	430a      	orrs	r2, r1
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	e018      	b.n	8001192 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001160:	4b50      	ldr	r3, [pc, #320]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b4f      	ldr	r3, [pc, #316]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001166:	2101      	movs	r1, #1
 8001168:	438a      	bics	r2, r1
 800116a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800116c:	f7ff fc78 	bl	8000a60 <HAL_GetTick>
 8001170:	0003      	movs	r3, r0
 8001172:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001174:	e008      	b.n	8001188 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001176:	f7ff fc73 	bl	8000a60 <HAL_GetTick>
 800117a:	0002      	movs	r2, r0
 800117c:	69bb      	ldr	r3, [r7, #24]
 800117e:	1ad3      	subs	r3, r2, r3
 8001180:	2b02      	cmp	r3, #2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e202      	b.n	800158e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001188:	4b46      	ldr	r3, [pc, #280]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2202      	movs	r2, #2
 800118e:	4013      	ands	r3, r2
 8001190:	d1f1      	bne.n	8001176 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2208      	movs	r2, #8
 8001198:	4013      	ands	r3, r2
 800119a:	d036      	beq.n	800120a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69db      	ldr	r3, [r3, #28]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d019      	beq.n	80011d8 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011a4:	4b3f      	ldr	r3, [pc, #252]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80011a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011a8:	4b3e      	ldr	r3, [pc, #248]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80011aa:	2101      	movs	r1, #1
 80011ac:	430a      	orrs	r2, r1
 80011ae:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011b0:	f7ff fc56 	bl	8000a60 <HAL_GetTick>
 80011b4:	0003      	movs	r3, r0
 80011b6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011ba:	f7ff fc51 	bl	8000a60 <HAL_GetTick>
 80011be:	0002      	movs	r2, r0
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e1e0      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011cc:	4b35      	ldr	r3, [pc, #212]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80011ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d0:	2202      	movs	r2, #2
 80011d2:	4013      	ands	r3, r2
 80011d4:	d0f1      	beq.n	80011ba <HAL_RCC_OscConfig+0x242>
 80011d6:	e018      	b.n	800120a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011d8:	4b32      	ldr	r3, [pc, #200]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80011da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80011dc:	4b31      	ldr	r3, [pc, #196]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80011de:	2101      	movs	r1, #1
 80011e0:	438a      	bics	r2, r1
 80011e2:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e4:	f7ff fc3c 	bl	8000a60 <HAL_GetTick>
 80011e8:	0003      	movs	r3, r0
 80011ea:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011ec:	e008      	b.n	8001200 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011ee:	f7ff fc37 	bl	8000a60 <HAL_GetTick>
 80011f2:	0002      	movs	r2, r0
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d901      	bls.n	8001200 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80011fc:	2303      	movs	r3, #3
 80011fe:	e1c6      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001200:	4b28      	ldr	r3, [pc, #160]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001204:	2202      	movs	r2, #2
 8001206:	4013      	ands	r3, r2
 8001208:	d1f1      	bne.n	80011ee <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	2204      	movs	r2, #4
 8001210:	4013      	ands	r3, r2
 8001212:	d100      	bne.n	8001216 <HAL_RCC_OscConfig+0x29e>
 8001214:	e0b4      	b.n	8001380 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001216:	201f      	movs	r0, #31
 8001218:	183b      	adds	r3, r7, r0
 800121a:	2200      	movs	r2, #0
 800121c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800121e:	4b21      	ldr	r3, [pc, #132]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001220:	69da      	ldr	r2, [r3, #28]
 8001222:	2380      	movs	r3, #128	@ 0x80
 8001224:	055b      	lsls	r3, r3, #21
 8001226:	4013      	ands	r3, r2
 8001228:	d110      	bne.n	800124c <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800122a:	4b1e      	ldr	r3, [pc, #120]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800122c:	69da      	ldr	r2, [r3, #28]
 800122e:	4b1d      	ldr	r3, [pc, #116]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001230:	2180      	movs	r1, #128	@ 0x80
 8001232:	0549      	lsls	r1, r1, #21
 8001234:	430a      	orrs	r2, r1
 8001236:	61da      	str	r2, [r3, #28]
 8001238:	4b1a      	ldr	r3, [pc, #104]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800123a:	69da      	ldr	r2, [r3, #28]
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	055b      	lsls	r3, r3, #21
 8001240:	4013      	ands	r3, r2
 8001242:	60fb      	str	r3, [r7, #12]
 8001244:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001246:	183b      	adds	r3, r7, r0
 8001248:	2201      	movs	r2, #1
 800124a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800124c:	4b18      	ldr	r3, [pc, #96]	@ (80012b0 <HAL_RCC_OscConfig+0x338>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	2380      	movs	r3, #128	@ 0x80
 8001252:	005b      	lsls	r3, r3, #1
 8001254:	4013      	ands	r3, r2
 8001256:	d11a      	bne.n	800128e <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001258:	4b15      	ldr	r3, [pc, #84]	@ (80012b0 <HAL_RCC_OscConfig+0x338>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b14      	ldr	r3, [pc, #80]	@ (80012b0 <HAL_RCC_OscConfig+0x338>)
 800125e:	2180      	movs	r1, #128	@ 0x80
 8001260:	0049      	lsls	r1, r1, #1
 8001262:	430a      	orrs	r2, r1
 8001264:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001266:	f7ff fbfb 	bl	8000a60 <HAL_GetTick>
 800126a:	0003      	movs	r3, r0
 800126c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800126e:	e008      	b.n	8001282 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001270:	f7ff fbf6 	bl	8000a60 <HAL_GetTick>
 8001274:	0002      	movs	r2, r0
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b64      	cmp	r3, #100	@ 0x64
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e185      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001282:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <HAL_RCC_OscConfig+0x338>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	2380      	movs	r3, #128	@ 0x80
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	4013      	ands	r3, r2
 800128c:	d0f0      	beq.n	8001270 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	689b      	ldr	r3, [r3, #8]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d10e      	bne.n	80012b4 <HAL_RCC_OscConfig+0x33c>
 8001296:	4b03      	ldr	r3, [pc, #12]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001298:	6a1a      	ldr	r2, [r3, #32]
 800129a:	4b02      	ldr	r3, [pc, #8]	@ (80012a4 <HAL_RCC_OscConfig+0x32c>)
 800129c:	2101      	movs	r1, #1
 800129e:	430a      	orrs	r2, r1
 80012a0:	621a      	str	r2, [r3, #32]
 80012a2:	e035      	b.n	8001310 <HAL_RCC_OscConfig+0x398>
 80012a4:	40021000 	.word	0x40021000
 80012a8:	fffeffff 	.word	0xfffeffff
 80012ac:	fffbffff 	.word	0xfffbffff
 80012b0:	40007000 	.word	0x40007000
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	689b      	ldr	r3, [r3, #8]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d10c      	bne.n	80012d6 <HAL_RCC_OscConfig+0x35e>
 80012bc:	4bb6      	ldr	r3, [pc, #728]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012be:	6a1a      	ldr	r2, [r3, #32]
 80012c0:	4bb5      	ldr	r3, [pc, #724]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012c2:	2101      	movs	r1, #1
 80012c4:	438a      	bics	r2, r1
 80012c6:	621a      	str	r2, [r3, #32]
 80012c8:	4bb3      	ldr	r3, [pc, #716]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012ca:	6a1a      	ldr	r2, [r3, #32]
 80012cc:	4bb2      	ldr	r3, [pc, #712]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012ce:	2104      	movs	r1, #4
 80012d0:	438a      	bics	r2, r1
 80012d2:	621a      	str	r2, [r3, #32]
 80012d4:	e01c      	b.n	8001310 <HAL_RCC_OscConfig+0x398>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	2b05      	cmp	r3, #5
 80012dc:	d10c      	bne.n	80012f8 <HAL_RCC_OscConfig+0x380>
 80012de:	4bae      	ldr	r3, [pc, #696]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012e0:	6a1a      	ldr	r2, [r3, #32]
 80012e2:	4bad      	ldr	r3, [pc, #692]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012e4:	2104      	movs	r1, #4
 80012e6:	430a      	orrs	r2, r1
 80012e8:	621a      	str	r2, [r3, #32]
 80012ea:	4bab      	ldr	r3, [pc, #684]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012ec:	6a1a      	ldr	r2, [r3, #32]
 80012ee:	4baa      	ldr	r3, [pc, #680]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012f0:	2101      	movs	r1, #1
 80012f2:	430a      	orrs	r2, r1
 80012f4:	621a      	str	r2, [r3, #32]
 80012f6:	e00b      	b.n	8001310 <HAL_RCC_OscConfig+0x398>
 80012f8:	4ba7      	ldr	r3, [pc, #668]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012fa:	6a1a      	ldr	r2, [r3, #32]
 80012fc:	4ba6      	ldr	r3, [pc, #664]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80012fe:	2101      	movs	r1, #1
 8001300:	438a      	bics	r2, r1
 8001302:	621a      	str	r2, [r3, #32]
 8001304:	4ba4      	ldr	r3, [pc, #656]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001306:	6a1a      	ldr	r2, [r3, #32]
 8001308:	4ba3      	ldr	r3, [pc, #652]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 800130a:	2104      	movs	r1, #4
 800130c:	438a      	bics	r2, r1
 800130e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	689b      	ldr	r3, [r3, #8]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d014      	beq.n	8001342 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001318:	f7ff fba2 	bl	8000a60 <HAL_GetTick>
 800131c:	0003      	movs	r3, r0
 800131e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001320:	e009      	b.n	8001336 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001322:	f7ff fb9d 	bl	8000a60 <HAL_GetTick>
 8001326:	0002      	movs	r2, r0
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	4a9b      	ldr	r2, [pc, #620]	@ (800159c <HAL_RCC_OscConfig+0x624>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d901      	bls.n	8001336 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001332:	2303      	movs	r3, #3
 8001334:	e12b      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001336:	4b98      	ldr	r3, [pc, #608]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001338:	6a1b      	ldr	r3, [r3, #32]
 800133a:	2202      	movs	r2, #2
 800133c:	4013      	ands	r3, r2
 800133e:	d0f0      	beq.n	8001322 <HAL_RCC_OscConfig+0x3aa>
 8001340:	e013      	b.n	800136a <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001342:	f7ff fb8d 	bl	8000a60 <HAL_GetTick>
 8001346:	0003      	movs	r3, r0
 8001348:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800134a:	e009      	b.n	8001360 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800134c:	f7ff fb88 	bl	8000a60 <HAL_GetTick>
 8001350:	0002      	movs	r2, r0
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	4a91      	ldr	r2, [pc, #580]	@ (800159c <HAL_RCC_OscConfig+0x624>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d901      	bls.n	8001360 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e116      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001360:	4b8d      	ldr	r3, [pc, #564]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	2202      	movs	r2, #2
 8001366:	4013      	ands	r3, r2
 8001368:	d1f0      	bne.n	800134c <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800136a:	231f      	movs	r3, #31
 800136c:	18fb      	adds	r3, r7, r3
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b01      	cmp	r3, #1
 8001372:	d105      	bne.n	8001380 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001374:	4b88      	ldr	r3, [pc, #544]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001376:	69da      	ldr	r2, [r3, #28]
 8001378:	4b87      	ldr	r3, [pc, #540]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 800137a:	4989      	ldr	r1, [pc, #548]	@ (80015a0 <HAL_RCC_OscConfig+0x628>)
 800137c:	400a      	ands	r2, r1
 800137e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2210      	movs	r2, #16
 8001386:	4013      	ands	r3, r2
 8001388:	d063      	beq.n	8001452 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	695b      	ldr	r3, [r3, #20]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d12a      	bne.n	80013e8 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001392:	4b81      	ldr	r3, [pc, #516]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001394:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001396:	4b80      	ldr	r3, [pc, #512]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001398:	2104      	movs	r1, #4
 800139a:	430a      	orrs	r2, r1
 800139c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800139e:	4b7e      	ldr	r3, [pc, #504]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80013a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013a2:	4b7d      	ldr	r3, [pc, #500]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80013a4:	2101      	movs	r1, #1
 80013a6:	430a      	orrs	r2, r1
 80013a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013aa:	f7ff fb59 	bl	8000a60 <HAL_GetTick>
 80013ae:	0003      	movs	r3, r0
 80013b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013b2:	e008      	b.n	80013c6 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013b4:	f7ff fb54 	bl	8000a60 <HAL_GetTick>
 80013b8:	0002      	movs	r2, r0
 80013ba:	69bb      	ldr	r3, [r7, #24]
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	2b02      	cmp	r3, #2
 80013c0:	d901      	bls.n	80013c6 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 80013c2:	2303      	movs	r3, #3
 80013c4:	e0e3      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013c6:	4b74      	ldr	r3, [pc, #464]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80013c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ca:	2202      	movs	r2, #2
 80013cc:	4013      	ands	r3, r2
 80013ce:	d0f1      	beq.n	80013b4 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013d0:	4b71      	ldr	r3, [pc, #452]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80013d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013d4:	22f8      	movs	r2, #248	@ 0xf8
 80013d6:	4393      	bics	r3, r2
 80013d8:	0019      	movs	r1, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	699b      	ldr	r3, [r3, #24]
 80013de:	00da      	lsls	r2, r3, #3
 80013e0:	4b6d      	ldr	r3, [pc, #436]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80013e2:	430a      	orrs	r2, r1
 80013e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80013e6:	e034      	b.n	8001452 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	695b      	ldr	r3, [r3, #20]
 80013ec:	3305      	adds	r3, #5
 80013ee:	d111      	bne.n	8001414 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80013f0:	4b69      	ldr	r3, [pc, #420]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80013f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013f4:	4b68      	ldr	r3, [pc, #416]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80013f6:	2104      	movs	r1, #4
 80013f8:	438a      	bics	r2, r1
 80013fa:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80013fc:	4b66      	ldr	r3, [pc, #408]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80013fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001400:	22f8      	movs	r2, #248	@ 0xf8
 8001402:	4393      	bics	r3, r2
 8001404:	0019      	movs	r1, r3
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	00da      	lsls	r2, r3, #3
 800140c:	4b62      	ldr	r3, [pc, #392]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 800140e:	430a      	orrs	r2, r1
 8001410:	635a      	str	r2, [r3, #52]	@ 0x34
 8001412:	e01e      	b.n	8001452 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001414:	4b60      	ldr	r3, [pc, #384]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001416:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001418:	4b5f      	ldr	r3, [pc, #380]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 800141a:	2104      	movs	r1, #4
 800141c:	430a      	orrs	r2, r1
 800141e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001420:	4b5d      	ldr	r3, [pc, #372]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001422:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001424:	4b5c      	ldr	r3, [pc, #368]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001426:	2101      	movs	r1, #1
 8001428:	438a      	bics	r2, r1
 800142a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800142c:	f7ff fb18 	bl	8000a60 <HAL_GetTick>
 8001430:	0003      	movs	r3, r0
 8001432:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001434:	e008      	b.n	8001448 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001436:	f7ff fb13 	bl	8000a60 <HAL_GetTick>
 800143a:	0002      	movs	r2, r0
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	1ad3      	subs	r3, r2, r3
 8001440:	2b02      	cmp	r3, #2
 8001442:	d901      	bls.n	8001448 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001444:	2303      	movs	r3, #3
 8001446:	e0a2      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001448:	4b53      	ldr	r3, [pc, #332]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 800144a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800144c:	2202      	movs	r2, #2
 800144e:	4013      	ands	r3, r2
 8001450:	d1f1      	bne.n	8001436 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6a1b      	ldr	r3, [r3, #32]
 8001456:	2b00      	cmp	r3, #0
 8001458:	d100      	bne.n	800145c <HAL_RCC_OscConfig+0x4e4>
 800145a:	e097      	b.n	800158c <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800145c:	4b4e      	ldr	r3, [pc, #312]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	220c      	movs	r2, #12
 8001462:	4013      	ands	r3, r2
 8001464:	2b08      	cmp	r3, #8
 8001466:	d100      	bne.n	800146a <HAL_RCC_OscConfig+0x4f2>
 8001468:	e06b      	b.n	8001542 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6a1b      	ldr	r3, [r3, #32]
 800146e:	2b02      	cmp	r3, #2
 8001470:	d14c      	bne.n	800150c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001472:	4b49      	ldr	r3, [pc, #292]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b48      	ldr	r3, [pc, #288]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001478:	494a      	ldr	r1, [pc, #296]	@ (80015a4 <HAL_RCC_OscConfig+0x62c>)
 800147a:	400a      	ands	r2, r1
 800147c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147e:	f7ff faef 	bl	8000a60 <HAL_GetTick>
 8001482:	0003      	movs	r3, r0
 8001484:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001486:	e008      	b.n	800149a <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001488:	f7ff faea 	bl	8000a60 <HAL_GetTick>
 800148c:	0002      	movs	r2, r0
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	1ad3      	subs	r3, r2, r3
 8001492:	2b02      	cmp	r3, #2
 8001494:	d901      	bls.n	800149a <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001496:	2303      	movs	r3, #3
 8001498:	e079      	b.n	800158e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800149a:	4b3f      	ldr	r3, [pc, #252]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	2380      	movs	r3, #128	@ 0x80
 80014a0:	049b      	lsls	r3, r3, #18
 80014a2:	4013      	ands	r3, r2
 80014a4:	d1f0      	bne.n	8001488 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014a6:	4b3c      	ldr	r3, [pc, #240]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80014a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014aa:	220f      	movs	r2, #15
 80014ac:	4393      	bics	r3, r2
 80014ae:	0019      	movs	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014b4:	4b38      	ldr	r3, [pc, #224]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80014b6:	430a      	orrs	r2, r1
 80014b8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014ba:	4b37      	ldr	r3, [pc, #220]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	4a3a      	ldr	r2, [pc, #232]	@ (80015a8 <HAL_RCC_OscConfig+0x630>)
 80014c0:	4013      	ands	r3, r2
 80014c2:	0019      	movs	r1, r3
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014cc:	431a      	orrs	r2, r3
 80014ce:	4b32      	ldr	r3, [pc, #200]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80014d0:	430a      	orrs	r2, r1
 80014d2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014d4:	4b30      	ldr	r3, [pc, #192]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 80014da:	2180      	movs	r1, #128	@ 0x80
 80014dc:	0449      	lsls	r1, r1, #17
 80014de:	430a      	orrs	r2, r1
 80014e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e2:	f7ff fabd 	bl	8000a60 <HAL_GetTick>
 80014e6:	0003      	movs	r3, r0
 80014e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014ea:	e008      	b.n	80014fe <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014ec:	f7ff fab8 	bl	8000a60 <HAL_GetTick>
 80014f0:	0002      	movs	r2, r0
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	2b02      	cmp	r3, #2
 80014f8:	d901      	bls.n	80014fe <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80014fa:	2303      	movs	r3, #3
 80014fc:	e047      	b.n	800158e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014fe:	4b26      	ldr	r3, [pc, #152]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	2380      	movs	r3, #128	@ 0x80
 8001504:	049b      	lsls	r3, r3, #18
 8001506:	4013      	ands	r3, r2
 8001508:	d0f0      	beq.n	80014ec <HAL_RCC_OscConfig+0x574>
 800150a:	e03f      	b.n	800158c <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800150c:	4b22      	ldr	r3, [pc, #136]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b21      	ldr	r3, [pc, #132]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001512:	4924      	ldr	r1, [pc, #144]	@ (80015a4 <HAL_RCC_OscConfig+0x62c>)
 8001514:	400a      	ands	r2, r1
 8001516:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001518:	f7ff faa2 	bl	8000a60 <HAL_GetTick>
 800151c:	0003      	movs	r3, r0
 800151e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001520:	e008      	b.n	8001534 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001522:	f7ff fa9d 	bl	8000a60 <HAL_GetTick>
 8001526:	0002      	movs	r2, r0
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	2b02      	cmp	r3, #2
 800152e:	d901      	bls.n	8001534 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001530:	2303      	movs	r3, #3
 8001532:	e02c      	b.n	800158e <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001534:	4b18      	ldr	r3, [pc, #96]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	2380      	movs	r3, #128	@ 0x80
 800153a:	049b      	lsls	r3, r3, #18
 800153c:	4013      	ands	r3, r2
 800153e:	d1f0      	bne.n	8001522 <HAL_RCC_OscConfig+0x5aa>
 8001540:	e024      	b.n	800158c <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6a1b      	ldr	r3, [r3, #32]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d101      	bne.n	800154e <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e01f      	b.n	800158e <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800154e:	4b12      	ldr	r3, [pc, #72]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001554:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <HAL_RCC_OscConfig+0x620>)
 8001556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001558:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800155a:	697a      	ldr	r2, [r7, #20]
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	025b      	lsls	r3, r3, #9
 8001560:	401a      	ands	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001566:	429a      	cmp	r2, r3
 8001568:	d10e      	bne.n	8001588 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	220f      	movs	r2, #15
 800156e:	401a      	ands	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001574:	429a      	cmp	r2, r3
 8001576:	d107      	bne.n	8001588 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001578:	697a      	ldr	r2, [r7, #20]
 800157a:	23f0      	movs	r3, #240	@ 0xf0
 800157c:	039b      	lsls	r3, r3, #14
 800157e:	401a      	ands	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001584:	429a      	cmp	r2, r3
 8001586:	d001      	beq.n	800158c <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001588:	2301      	movs	r3, #1
 800158a:	e000      	b.n	800158e <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 800158c:	2300      	movs	r3, #0
}
 800158e:	0018      	movs	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	b008      	add	sp, #32
 8001594:	bd80      	pop	{r7, pc}
 8001596:	46c0      	nop			@ (mov r8, r8)
 8001598:	40021000 	.word	0x40021000
 800159c:	00001388 	.word	0x00001388
 80015a0:	efffffff 	.word	0xefffffff
 80015a4:	feffffff 	.word	0xfeffffff
 80015a8:	ffc2ffff 	.word	0xffc2ffff

080015ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b084      	sub	sp, #16
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d101      	bne.n	80015c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015bc:	2301      	movs	r3, #1
 80015be:	e0b3      	b.n	8001728 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015c0:	4b5b      	ldr	r3, [pc, #364]	@ (8001730 <HAL_RCC_ClockConfig+0x184>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2201      	movs	r2, #1
 80015c6:	4013      	ands	r3, r2
 80015c8:	683a      	ldr	r2, [r7, #0]
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d911      	bls.n	80015f2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ce:	4b58      	ldr	r3, [pc, #352]	@ (8001730 <HAL_RCC_ClockConfig+0x184>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2201      	movs	r2, #1
 80015d4:	4393      	bics	r3, r2
 80015d6:	0019      	movs	r1, r3
 80015d8:	4b55      	ldr	r3, [pc, #340]	@ (8001730 <HAL_RCC_ClockConfig+0x184>)
 80015da:	683a      	ldr	r2, [r7, #0]
 80015dc:	430a      	orrs	r2, r1
 80015de:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015e0:	4b53      	ldr	r3, [pc, #332]	@ (8001730 <HAL_RCC_ClockConfig+0x184>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2201      	movs	r2, #1
 80015e6:	4013      	ands	r3, r2
 80015e8:	683a      	ldr	r2, [r7, #0]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d001      	beq.n	80015f2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e09a      	b.n	8001728 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	2202      	movs	r2, #2
 80015f8:	4013      	ands	r3, r2
 80015fa:	d015      	beq.n	8001628 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2204      	movs	r2, #4
 8001602:	4013      	ands	r3, r2
 8001604:	d006      	beq.n	8001614 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001606:	4b4b      	ldr	r3, [pc, #300]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 8001608:	685a      	ldr	r2, [r3, #4]
 800160a:	4b4a      	ldr	r3, [pc, #296]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 800160c:	21e0      	movs	r1, #224	@ 0xe0
 800160e:	00c9      	lsls	r1, r1, #3
 8001610:	430a      	orrs	r2, r1
 8001612:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001614:	4b47      	ldr	r3, [pc, #284]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	22f0      	movs	r2, #240	@ 0xf0
 800161a:	4393      	bics	r3, r2
 800161c:	0019      	movs	r1, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	689a      	ldr	r2, [r3, #8]
 8001622:	4b44      	ldr	r3, [pc, #272]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 8001624:	430a      	orrs	r2, r1
 8001626:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2201      	movs	r2, #1
 800162e:	4013      	ands	r3, r2
 8001630:	d040      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d107      	bne.n	800164a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800163a:	4b3e      	ldr	r3, [pc, #248]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	2380      	movs	r3, #128	@ 0x80
 8001640:	029b      	lsls	r3, r3, #10
 8001642:	4013      	ands	r3, r2
 8001644:	d114      	bne.n	8001670 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e06e      	b.n	8001728 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d107      	bne.n	8001662 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001652:	4b38      	ldr	r3, [pc, #224]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	2380      	movs	r3, #128	@ 0x80
 8001658:	049b      	lsls	r3, r3, #18
 800165a:	4013      	ands	r3, r2
 800165c:	d108      	bne.n	8001670 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e062      	b.n	8001728 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001662:	4b34      	ldr	r3, [pc, #208]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2202      	movs	r2, #2
 8001668:	4013      	ands	r3, r2
 800166a:	d101      	bne.n	8001670 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e05b      	b.n	8001728 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001670:	4b30      	ldr	r3, [pc, #192]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2203      	movs	r2, #3
 8001676:	4393      	bics	r3, r2
 8001678:	0019      	movs	r1, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685a      	ldr	r2, [r3, #4]
 800167e:	4b2d      	ldr	r3, [pc, #180]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 8001680:	430a      	orrs	r2, r1
 8001682:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001684:	f7ff f9ec 	bl	8000a60 <HAL_GetTick>
 8001688:	0003      	movs	r3, r0
 800168a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800168c:	e009      	b.n	80016a2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800168e:	f7ff f9e7 	bl	8000a60 <HAL_GetTick>
 8001692:	0002      	movs	r2, r0
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	1ad3      	subs	r3, r2, r3
 8001698:	4a27      	ldr	r2, [pc, #156]	@ (8001738 <HAL_RCC_ClockConfig+0x18c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e042      	b.n	8001728 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016a2:	4b24      	ldr	r3, [pc, #144]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	220c      	movs	r2, #12
 80016a8:	401a      	ands	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d1ec      	bne.n	800168e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001730 <HAL_RCC_ClockConfig+0x184>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	2201      	movs	r2, #1
 80016ba:	4013      	ands	r3, r2
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d211      	bcs.n	80016e6 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001730 <HAL_RCC_ClockConfig+0x184>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2201      	movs	r2, #1
 80016c8:	4393      	bics	r3, r2
 80016ca:	0019      	movs	r1, r3
 80016cc:	4b18      	ldr	r3, [pc, #96]	@ (8001730 <HAL_RCC_ClockConfig+0x184>)
 80016ce:	683a      	ldr	r2, [r7, #0]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016d4:	4b16      	ldr	r3, [pc, #88]	@ (8001730 <HAL_RCC_ClockConfig+0x184>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2201      	movs	r2, #1
 80016da:	4013      	ands	r3, r2
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d001      	beq.n	80016e6 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e020      	b.n	8001728 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2204      	movs	r2, #4
 80016ec:	4013      	ands	r3, r2
 80016ee:	d009      	beq.n	8001704 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80016f0:	4b10      	ldr	r3, [pc, #64]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	4a11      	ldr	r2, [pc, #68]	@ (800173c <HAL_RCC_ClockConfig+0x190>)
 80016f6:	4013      	ands	r3, r2
 80016f8:	0019      	movs	r1, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	68da      	ldr	r2, [r3, #12]
 80016fe:	4b0d      	ldr	r3, [pc, #52]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 8001700:	430a      	orrs	r2, r1
 8001702:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001704:	f000 f820 	bl	8001748 <HAL_RCC_GetSysClockFreq>
 8001708:	0001      	movs	r1, r0
 800170a:	4b0a      	ldr	r3, [pc, #40]	@ (8001734 <HAL_RCC_ClockConfig+0x188>)
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	091b      	lsrs	r3, r3, #4
 8001710:	220f      	movs	r2, #15
 8001712:	4013      	ands	r3, r2
 8001714:	4a0a      	ldr	r2, [pc, #40]	@ (8001740 <HAL_RCC_ClockConfig+0x194>)
 8001716:	5cd3      	ldrb	r3, [r2, r3]
 8001718:	000a      	movs	r2, r1
 800171a:	40da      	lsrs	r2, r3
 800171c:	4b09      	ldr	r3, [pc, #36]	@ (8001744 <HAL_RCC_ClockConfig+0x198>)
 800171e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001720:	2003      	movs	r0, #3
 8001722:	f7ff f957 	bl	80009d4 <HAL_InitTick>
  
  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	0018      	movs	r0, r3
 800172a:	46bd      	mov	sp, r7
 800172c:	b004      	add	sp, #16
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40022000 	.word	0x40022000
 8001734:	40021000 	.word	0x40021000
 8001738:	00001388 	.word	0x00001388
 800173c:	fffff8ff 	.word	0xfffff8ff
 8001740:	080027c4 	.word	0x080027c4
 8001744:	20000000 	.word	0x20000000

08001748 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b086      	sub	sp, #24
 800174c:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	2300      	movs	r3, #0
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
 800175a:	2300      	movs	r3, #0
 800175c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800175e:	2300      	movs	r3, #0
 8001760:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001762:	4b20      	ldr	r3, [pc, #128]	@ (80017e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	220c      	movs	r2, #12
 800176c:	4013      	ands	r3, r2
 800176e:	2b04      	cmp	r3, #4
 8001770:	d002      	beq.n	8001778 <HAL_RCC_GetSysClockFreq+0x30>
 8001772:	2b08      	cmp	r3, #8
 8001774:	d003      	beq.n	800177e <HAL_RCC_GetSysClockFreq+0x36>
 8001776:	e02c      	b.n	80017d2 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001778:	4b1b      	ldr	r3, [pc, #108]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 800177a:	613b      	str	r3, [r7, #16]
      break;
 800177c:	e02c      	b.n	80017d8 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	0c9b      	lsrs	r3, r3, #18
 8001782:	220f      	movs	r2, #15
 8001784:	4013      	ands	r3, r2
 8001786:	4a19      	ldr	r2, [pc, #100]	@ (80017ec <HAL_RCC_GetSysClockFreq+0xa4>)
 8001788:	5cd3      	ldrb	r3, [r2, r3]
 800178a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800178c:	4b15      	ldr	r3, [pc, #84]	@ (80017e4 <HAL_RCC_GetSysClockFreq+0x9c>)
 800178e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001790:	220f      	movs	r2, #15
 8001792:	4013      	ands	r3, r2
 8001794:	4a16      	ldr	r2, [pc, #88]	@ (80017f0 <HAL_RCC_GetSysClockFreq+0xa8>)
 8001796:	5cd3      	ldrb	r3, [r2, r3]
 8001798:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	025b      	lsls	r3, r3, #9
 80017a0:	4013      	ands	r3, r2
 80017a2:	d009      	beq.n	80017b8 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80017a4:	68b9      	ldr	r1, [r7, #8]
 80017a6:	4810      	ldr	r0, [pc, #64]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80017a8:	f7fe fcae 	bl	8000108 <__udivsi3>
 80017ac:	0003      	movs	r3, r0
 80017ae:	001a      	movs	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	4353      	muls	r3, r2
 80017b4:	617b      	str	r3, [r7, #20]
 80017b6:	e009      	b.n	80017cc <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80017b8:	6879      	ldr	r1, [r7, #4]
 80017ba:	000a      	movs	r2, r1
 80017bc:	0152      	lsls	r2, r2, #5
 80017be:	1a52      	subs	r2, r2, r1
 80017c0:	0193      	lsls	r3, r2, #6
 80017c2:	1a9b      	subs	r3, r3, r2
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	185b      	adds	r3, r3, r1
 80017c8:	021b      	lsls	r3, r3, #8
 80017ca:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	613b      	str	r3, [r7, #16]
      break;
 80017d0:	e002      	b.n	80017d8 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017d2:	4b05      	ldr	r3, [pc, #20]	@ (80017e8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80017d4:	613b      	str	r3, [r7, #16]
      break;
 80017d6:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80017d8:	693b      	ldr	r3, [r7, #16]
}
 80017da:	0018      	movs	r0, r3
 80017dc:	46bd      	mov	sp, r7
 80017de:	b006      	add	sp, #24
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	46c0      	nop			@ (mov r8, r8)
 80017e4:	40021000 	.word	0x40021000
 80017e8:	007a1200 	.word	0x007a1200
 80017ec:	080027d4 	.word	0x080027d4
 80017f0:	080027e4 	.word	0x080027e4

080017f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d101      	bne.n	8001806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e042      	b.n	800188c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	223d      	movs	r2, #61	@ 0x3d
 800180a:	5c9b      	ldrb	r3, [r3, r2]
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d107      	bne.n	8001822 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	223c      	movs	r2, #60	@ 0x3c
 8001816:	2100      	movs	r1, #0
 8001818:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	0018      	movs	r0, r3
 800181e:	f7fe fff7 	bl	8000810 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	223d      	movs	r2, #61	@ 0x3d
 8001826:	2102      	movs	r1, #2
 8001828:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	3304      	adds	r3, #4
 8001832:	0019      	movs	r1, r3
 8001834:	0010      	movs	r0, r2
 8001836:	f000 fad1 	bl	8001ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2246      	movs	r2, #70	@ 0x46
 800183e:	2101      	movs	r1, #1
 8001840:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	223e      	movs	r2, #62	@ 0x3e
 8001846:	2101      	movs	r1, #1
 8001848:	5499      	strb	r1, [r3, r2]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	223f      	movs	r2, #63	@ 0x3f
 800184e:	2101      	movs	r1, #1
 8001850:	5499      	strb	r1, [r3, r2]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	2240      	movs	r2, #64	@ 0x40
 8001856:	2101      	movs	r1, #1
 8001858:	5499      	strb	r1, [r3, r2]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2241      	movs	r2, #65	@ 0x41
 800185e:	2101      	movs	r1, #1
 8001860:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2242      	movs	r2, #66	@ 0x42
 8001866:	2101      	movs	r1, #1
 8001868:	5499      	strb	r1, [r3, r2]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2243      	movs	r2, #67	@ 0x43
 800186e:	2101      	movs	r1, #1
 8001870:	5499      	strb	r1, [r3, r2]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2244      	movs	r2, #68	@ 0x44
 8001876:	2101      	movs	r1, #1
 8001878:	5499      	strb	r1, [r3, r2]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2245      	movs	r2, #69	@ 0x45
 800187e:	2101      	movs	r1, #1
 8001880:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	223d      	movs	r2, #61	@ 0x3d
 8001886:	2101      	movs	r1, #1
 8001888:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800188a:	2300      	movs	r3, #0
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	b002      	add	sp, #8
 8001892:	bd80      	pop	{r7, pc}

08001894 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e042      	b.n	800192c <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	223d      	movs	r2, #61	@ 0x3d
 80018aa:	5c9b      	ldrb	r3, [r3, r2]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d107      	bne.n	80018c2 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	223c      	movs	r2, #60	@ 0x3c
 80018b6:	2100      	movs	r1, #0
 80018b8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	0018      	movs	r0, r3
 80018be:	f000 f839 	bl	8001934 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	223d      	movs	r2, #61	@ 0x3d
 80018c6:	2102      	movs	r1, #2
 80018c8:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3304      	adds	r3, #4
 80018d2:	0019      	movs	r1, r3
 80018d4:	0010      	movs	r0, r2
 80018d6:	f000 fa81 	bl	8001ddc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2246      	movs	r2, #70	@ 0x46
 80018de:	2101      	movs	r1, #1
 80018e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	223e      	movs	r2, #62	@ 0x3e
 80018e6:	2101      	movs	r1, #1
 80018e8:	5499      	strb	r1, [r3, r2]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	223f      	movs	r2, #63	@ 0x3f
 80018ee:	2101      	movs	r1, #1
 80018f0:	5499      	strb	r1, [r3, r2]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2240      	movs	r2, #64	@ 0x40
 80018f6:	2101      	movs	r1, #1
 80018f8:	5499      	strb	r1, [r3, r2]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2241      	movs	r2, #65	@ 0x41
 80018fe:	2101      	movs	r1, #1
 8001900:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2242      	movs	r2, #66	@ 0x42
 8001906:	2101      	movs	r1, #1
 8001908:	5499      	strb	r1, [r3, r2]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	2243      	movs	r2, #67	@ 0x43
 800190e:	2101      	movs	r1, #1
 8001910:	5499      	strb	r1, [r3, r2]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2244      	movs	r2, #68	@ 0x44
 8001916:	2101      	movs	r1, #1
 8001918:	5499      	strb	r1, [r3, r2]
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2245      	movs	r2, #69	@ 0x45
 800191e:	2101      	movs	r1, #1
 8001920:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	223d      	movs	r2, #61	@ 0x3d
 8001926:	2101      	movs	r1, #1
 8001928:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800192a:	2300      	movs	r3, #0
}
 800192c:	0018      	movs	r0, r3
 800192e:	46bd      	mov	sp, r7
 8001930:	b002      	add	sp, #8
 8001932:	bd80      	pop	{r7, pc}

08001934 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800193c:	46c0      	nop			@ (mov r8, r8)
 800193e:	46bd      	mov	sp, r7
 8001940:	b002      	add	sp, #8
 8001942:	bd80      	pop	{r7, pc}

08001944 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
 800194c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d108      	bne.n	8001966 <HAL_TIM_PWM_Start+0x22>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	223e      	movs	r2, #62	@ 0x3e
 8001958:	5c9b      	ldrb	r3, [r3, r2]
 800195a:	b2db      	uxtb	r3, r3
 800195c:	3b01      	subs	r3, #1
 800195e:	1e5a      	subs	r2, r3, #1
 8001960:	4193      	sbcs	r3, r2
 8001962:	b2db      	uxtb	r3, r3
 8001964:	e01f      	b.n	80019a6 <HAL_TIM_PWM_Start+0x62>
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	2b04      	cmp	r3, #4
 800196a:	d108      	bne.n	800197e <HAL_TIM_PWM_Start+0x3a>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	223f      	movs	r2, #63	@ 0x3f
 8001970:	5c9b      	ldrb	r3, [r3, r2]
 8001972:	b2db      	uxtb	r3, r3
 8001974:	3b01      	subs	r3, #1
 8001976:	1e5a      	subs	r2, r3, #1
 8001978:	4193      	sbcs	r3, r2
 800197a:	b2db      	uxtb	r3, r3
 800197c:	e013      	b.n	80019a6 <HAL_TIM_PWM_Start+0x62>
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	2b08      	cmp	r3, #8
 8001982:	d108      	bne.n	8001996 <HAL_TIM_PWM_Start+0x52>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2240      	movs	r2, #64	@ 0x40
 8001988:	5c9b      	ldrb	r3, [r3, r2]
 800198a:	b2db      	uxtb	r3, r3
 800198c:	3b01      	subs	r3, #1
 800198e:	1e5a      	subs	r2, r3, #1
 8001990:	4193      	sbcs	r3, r2
 8001992:	b2db      	uxtb	r3, r3
 8001994:	e007      	b.n	80019a6 <HAL_TIM_PWM_Start+0x62>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2241      	movs	r2, #65	@ 0x41
 800199a:	5c9b      	ldrb	r3, [r3, r2]
 800199c:	b2db      	uxtb	r3, r3
 800199e:	3b01      	subs	r3, #1
 80019a0:	1e5a      	subs	r2, r3, #1
 80019a2:	4193      	sbcs	r3, r2
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e06e      	b.n	8001a8c <HAL_TIM_PWM_Start+0x148>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d104      	bne.n	80019be <HAL_TIM_PWM_Start+0x7a>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	223e      	movs	r2, #62	@ 0x3e
 80019b8:	2102      	movs	r1, #2
 80019ba:	5499      	strb	r1, [r3, r2]
 80019bc:	e013      	b.n	80019e6 <HAL_TIM_PWM_Start+0xa2>
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	2b04      	cmp	r3, #4
 80019c2:	d104      	bne.n	80019ce <HAL_TIM_PWM_Start+0x8a>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	223f      	movs	r2, #63	@ 0x3f
 80019c8:	2102      	movs	r1, #2
 80019ca:	5499      	strb	r1, [r3, r2]
 80019cc:	e00b      	b.n	80019e6 <HAL_TIM_PWM_Start+0xa2>
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	2b08      	cmp	r3, #8
 80019d2:	d104      	bne.n	80019de <HAL_TIM_PWM_Start+0x9a>
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2240      	movs	r2, #64	@ 0x40
 80019d8:	2102      	movs	r1, #2
 80019da:	5499      	strb	r1, [r3, r2]
 80019dc:	e003      	b.n	80019e6 <HAL_TIM_PWM_Start+0xa2>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2241      	movs	r2, #65	@ 0x41
 80019e2:	2102      	movs	r1, #2
 80019e4:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6839      	ldr	r1, [r7, #0]
 80019ec:	2201      	movs	r2, #1
 80019ee:	0018      	movs	r0, r3
 80019f0:	f000 fd0e 	bl	8002410 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a26      	ldr	r2, [pc, #152]	@ (8001a94 <HAL_TIM_PWM_Start+0x150>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d00e      	beq.n	8001a1c <HAL_TIM_PWM_Start+0xd8>
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a25      	ldr	r2, [pc, #148]	@ (8001a98 <HAL_TIM_PWM_Start+0x154>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d009      	beq.n	8001a1c <HAL_TIM_PWM_Start+0xd8>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a23      	ldr	r2, [pc, #140]	@ (8001a9c <HAL_TIM_PWM_Start+0x158>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d004      	beq.n	8001a1c <HAL_TIM_PWM_Start+0xd8>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a22      	ldr	r2, [pc, #136]	@ (8001aa0 <HAL_TIM_PWM_Start+0x15c>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d101      	bne.n	8001a20 <HAL_TIM_PWM_Start+0xdc>
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e000      	b.n	8001a22 <HAL_TIM_PWM_Start+0xde>
 8001a20:	2300      	movs	r3, #0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d008      	beq.n	8001a38 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2180      	movs	r1, #128	@ 0x80
 8001a32:	0209      	lsls	r1, r1, #8
 8001a34:	430a      	orrs	r2, r1
 8001a36:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a15      	ldr	r2, [pc, #84]	@ (8001a94 <HAL_TIM_PWM_Start+0x150>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d009      	beq.n	8001a56 <HAL_TIM_PWM_Start+0x112>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a17      	ldr	r2, [pc, #92]	@ (8001aa4 <HAL_TIM_PWM_Start+0x160>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d004      	beq.n	8001a56 <HAL_TIM_PWM_Start+0x112>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a11      	ldr	r2, [pc, #68]	@ (8001a98 <HAL_TIM_PWM_Start+0x154>)
 8001a52:	4293      	cmp	r3, r2
 8001a54:	d111      	bne.n	8001a7a <HAL_TIM_PWM_Start+0x136>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	689b      	ldr	r3, [r3, #8]
 8001a5c:	2207      	movs	r2, #7
 8001a5e:	4013      	ands	r3, r2
 8001a60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	2b06      	cmp	r3, #6
 8001a66:	d010      	beq.n	8001a8a <HAL_TIM_PWM_Start+0x146>
    {
      __HAL_TIM_ENABLE(htim);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2101      	movs	r1, #1
 8001a74:	430a      	orrs	r2, r1
 8001a76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a78:	e007      	b.n	8001a8a <HAL_TIM_PWM_Start+0x146>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2101      	movs	r1, #1
 8001a86:	430a      	orrs	r2, r1
 8001a88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	b004      	add	sp, #16
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40012c00 	.word	0x40012c00
 8001a98:	40014000 	.word	0x40014000
 8001a9c:	40014400 	.word	0x40014400
 8001aa0:	40014800 	.word	0x40014800
 8001aa4:	40000400 	.word	0x40000400

08001aa8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	60b9      	str	r1, [r7, #8]
 8001ab2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ab4:	2317      	movs	r3, #23
 8001ab6:	18fb      	adds	r3, r7, r3
 8001ab8:	2200      	movs	r2, #0
 8001aba:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	223c      	movs	r2, #60	@ 0x3c
 8001ac0:	5c9b      	ldrb	r3, [r3, r2]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d101      	bne.n	8001aca <HAL_TIM_PWM_ConfigChannel+0x22>
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	e0ad      	b.n	8001c26 <HAL_TIM_PWM_ConfigChannel+0x17e>
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	223c      	movs	r2, #60	@ 0x3c
 8001ace:	2101      	movs	r1, #1
 8001ad0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b0c      	cmp	r3, #12
 8001ad6:	d100      	bne.n	8001ada <HAL_TIM_PWM_ConfigChannel+0x32>
 8001ad8:	e076      	b.n	8001bc8 <HAL_TIM_PWM_ConfigChannel+0x120>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b0c      	cmp	r3, #12
 8001ade:	d900      	bls.n	8001ae2 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8001ae0:	e095      	b.n	8001c0e <HAL_TIM_PWM_ConfigChannel+0x166>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b08      	cmp	r3, #8
 8001ae6:	d04e      	beq.n	8001b86 <HAL_TIM_PWM_ConfigChannel+0xde>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b08      	cmp	r3, #8
 8001aec:	d900      	bls.n	8001af0 <HAL_TIM_PWM_ConfigChannel+0x48>
 8001aee:	e08e      	b.n	8001c0e <HAL_TIM_PWM_ConfigChannel+0x166>
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d003      	beq.n	8001afe <HAL_TIM_PWM_ConfigChannel+0x56>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2b04      	cmp	r3, #4
 8001afa:	d021      	beq.n	8001b40 <HAL_TIM_PWM_ConfigChannel+0x98>
 8001afc:	e087      	b.n	8001c0e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	68ba      	ldr	r2, [r7, #8]
 8001b04:	0011      	movs	r1, r2
 8001b06:	0018      	movs	r0, r3
 8001b08:	f000 f9ec 	bl	8001ee4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	699a      	ldr	r2, [r3, #24]
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2108      	movs	r1, #8
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	699a      	ldr	r2, [r3, #24]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	2104      	movs	r1, #4
 8001b28:	438a      	bics	r2, r1
 8001b2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	6999      	ldr	r1, [r3, #24]
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	691a      	ldr	r2, [r3, #16]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	430a      	orrs	r2, r1
 8001b3c:	619a      	str	r2, [r3, #24]
      break;
 8001b3e:	e06b      	b.n	8001c18 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	0011      	movs	r1, r2
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f000 fa53 	bl	8001ff4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	699a      	ldr	r2, [r3, #24]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2180      	movs	r1, #128	@ 0x80
 8001b5a:	0109      	lsls	r1, r1, #4
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	699a      	ldr	r2, [r3, #24]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4931      	ldr	r1, [pc, #196]	@ (8001c30 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001b6c:	400a      	ands	r2, r1
 8001b6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	6999      	ldr	r1, [r3, #24]
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	021a      	lsls	r2, r3, #8
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	430a      	orrs	r2, r1
 8001b82:	619a      	str	r2, [r3, #24]
      break;
 8001b84:	e048      	b.n	8001c18 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	68ba      	ldr	r2, [r7, #8]
 8001b8c:	0011      	movs	r1, r2
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f000 fab4 	bl	80020fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	69da      	ldr	r2, [r3, #28]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	2108      	movs	r1, #8
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	69da      	ldr	r2, [r3, #28]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	2104      	movs	r1, #4
 8001bb0:	438a      	bics	r2, r1
 8001bb2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	69d9      	ldr	r1, [r3, #28]
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	691a      	ldr	r2, [r3, #16]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	61da      	str	r2, [r3, #28]
      break;
 8001bc6:	e027      	b.n	8001c18 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68ba      	ldr	r2, [r7, #8]
 8001bce:	0011      	movs	r1, r2
 8001bd0:	0018      	movs	r0, r3
 8001bd2:	f000 fb19 	bl	8002208 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	69da      	ldr	r2, [r3, #28]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2180      	movs	r1, #128	@ 0x80
 8001be2:	0109      	lsls	r1, r1, #4
 8001be4:	430a      	orrs	r2, r1
 8001be6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	69da      	ldr	r2, [r3, #28]
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	490f      	ldr	r1, [pc, #60]	@ (8001c30 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8001bf4:	400a      	ands	r2, r1
 8001bf6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	69d9      	ldr	r1, [r3, #28]
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	021a      	lsls	r2, r3, #8
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	430a      	orrs	r2, r1
 8001c0a:	61da      	str	r2, [r3, #28]
      break;
 8001c0c:	e004      	b.n	8001c18 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8001c0e:	2317      	movs	r3, #23
 8001c10:	18fb      	adds	r3, r7, r3
 8001c12:	2201      	movs	r2, #1
 8001c14:	701a      	strb	r2, [r3, #0]
      break;
 8001c16:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	223c      	movs	r2, #60	@ 0x3c
 8001c1c:	2100      	movs	r1, #0
 8001c1e:	5499      	strb	r1, [r3, r2]

  return status;
 8001c20:	2317      	movs	r3, #23
 8001c22:	18fb      	adds	r3, r7, r3
 8001c24:	781b      	ldrb	r3, [r3, #0]
}
 8001c26:	0018      	movs	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	b006      	add	sp, #24
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	46c0      	nop			@ (mov r8, r8)
 8001c30:	fffffbff 	.word	0xfffffbff

08001c34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c3e:	230f      	movs	r3, #15
 8001c40:	18fb      	adds	r3, r7, r3
 8001c42:	2200      	movs	r2, #0
 8001c44:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	223c      	movs	r2, #60	@ 0x3c
 8001c4a:	5c9b      	ldrb	r3, [r3, r2]
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d101      	bne.n	8001c54 <HAL_TIM_ConfigClockSource+0x20>
 8001c50:	2302      	movs	r3, #2
 8001c52:	e0bc      	b.n	8001dce <HAL_TIM_ConfigClockSource+0x19a>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	223c      	movs	r2, #60	@ 0x3c
 8001c58:	2101      	movs	r1, #1
 8001c5a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	223d      	movs	r2, #61	@ 0x3d
 8001c60:	2102      	movs	r1, #2
 8001c62:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	689b      	ldr	r3, [r3, #8]
 8001c6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	2277      	movs	r2, #119	@ 0x77
 8001c70:	4393      	bics	r3, r2
 8001c72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	4a58      	ldr	r2, [pc, #352]	@ (8001dd8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8001c78:	4013      	ands	r3, r2
 8001c7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2280      	movs	r2, #128	@ 0x80
 8001c8a:	0192      	lsls	r2, r2, #6
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d040      	beq.n	8001d12 <HAL_TIM_ConfigClockSource+0xde>
 8001c90:	2280      	movs	r2, #128	@ 0x80
 8001c92:	0192      	lsls	r2, r2, #6
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d900      	bls.n	8001c9a <HAL_TIM_ConfigClockSource+0x66>
 8001c98:	e088      	b.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
 8001c9a:	2280      	movs	r2, #128	@ 0x80
 8001c9c:	0152      	lsls	r2, r2, #5
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d100      	bne.n	8001ca4 <HAL_TIM_ConfigClockSource+0x70>
 8001ca2:	e088      	b.n	8001db6 <HAL_TIM_ConfigClockSource+0x182>
 8001ca4:	2280      	movs	r2, #128	@ 0x80
 8001ca6:	0152      	lsls	r2, r2, #5
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d900      	bls.n	8001cae <HAL_TIM_ConfigClockSource+0x7a>
 8001cac:	e07e      	b.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
 8001cae:	2b70      	cmp	r3, #112	@ 0x70
 8001cb0:	d018      	beq.n	8001ce4 <HAL_TIM_ConfigClockSource+0xb0>
 8001cb2:	d900      	bls.n	8001cb6 <HAL_TIM_ConfigClockSource+0x82>
 8001cb4:	e07a      	b.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
 8001cb6:	2b60      	cmp	r3, #96	@ 0x60
 8001cb8:	d04f      	beq.n	8001d5a <HAL_TIM_ConfigClockSource+0x126>
 8001cba:	d900      	bls.n	8001cbe <HAL_TIM_ConfigClockSource+0x8a>
 8001cbc:	e076      	b.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
 8001cbe:	2b50      	cmp	r3, #80	@ 0x50
 8001cc0:	d03b      	beq.n	8001d3a <HAL_TIM_ConfigClockSource+0x106>
 8001cc2:	d900      	bls.n	8001cc6 <HAL_TIM_ConfigClockSource+0x92>
 8001cc4:	e072      	b.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
 8001cc6:	2b40      	cmp	r3, #64	@ 0x40
 8001cc8:	d057      	beq.n	8001d7a <HAL_TIM_ConfigClockSource+0x146>
 8001cca:	d900      	bls.n	8001cce <HAL_TIM_ConfigClockSource+0x9a>
 8001ccc:	e06e      	b.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
 8001cce:	2b30      	cmp	r3, #48	@ 0x30
 8001cd0:	d063      	beq.n	8001d9a <HAL_TIM_ConfigClockSource+0x166>
 8001cd2:	d86b      	bhi.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
 8001cd4:	2b20      	cmp	r3, #32
 8001cd6:	d060      	beq.n	8001d9a <HAL_TIM_ConfigClockSource+0x166>
 8001cd8:	d868      	bhi.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d05d      	beq.n	8001d9a <HAL_TIM_ConfigClockSource+0x166>
 8001cde:	2b10      	cmp	r3, #16
 8001ce0:	d05b      	beq.n	8001d9a <HAL_TIM_ConfigClockSource+0x166>
 8001ce2:	e063      	b.n	8001dac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001cf4:	f000 fb6c 	bl	80023d0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	2277      	movs	r2, #119	@ 0x77
 8001d04:	4313      	orrs	r3, r2
 8001d06:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68ba      	ldr	r2, [r7, #8]
 8001d0e:	609a      	str	r2, [r3, #8]
      break;
 8001d10:	e052      	b.n	8001db8 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001d22:	f000 fb55 	bl	80023d0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2180      	movs	r1, #128	@ 0x80
 8001d32:	01c9      	lsls	r1, r1, #7
 8001d34:	430a      	orrs	r2, r1
 8001d36:	609a      	str	r2, [r3, #8]
      break;
 8001d38:	e03e      	b.n	8001db8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d46:	001a      	movs	r2, r3
 8001d48:	f000 fac8 	bl	80022dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2150      	movs	r1, #80	@ 0x50
 8001d52:	0018      	movs	r0, r3
 8001d54:	f000 fb22 	bl	800239c <TIM_ITRx_SetConfig>
      break;
 8001d58:	e02e      	b.n	8001db8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001d66:	001a      	movs	r2, r3
 8001d68:	f000 fae6 	bl	8002338 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2160      	movs	r1, #96	@ 0x60
 8001d72:	0018      	movs	r0, r3
 8001d74:	f000 fb12 	bl	800239c <TIM_ITRx_SetConfig>
      break;
 8001d78:	e01e      	b.n	8001db8 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d86:	001a      	movs	r2, r3
 8001d88:	f000 faa8 	bl	80022dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2140      	movs	r1, #64	@ 0x40
 8001d92:	0018      	movs	r0, r3
 8001d94:	f000 fb02 	bl	800239c <TIM_ITRx_SetConfig>
      break;
 8001d98:	e00e      	b.n	8001db8 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	0019      	movs	r1, r3
 8001da4:	0010      	movs	r0, r2
 8001da6:	f000 faf9 	bl	800239c <TIM_ITRx_SetConfig>
      break;
 8001daa:	e005      	b.n	8001db8 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8001dac:	230f      	movs	r3, #15
 8001dae:	18fb      	adds	r3, r7, r3
 8001db0:	2201      	movs	r2, #1
 8001db2:	701a      	strb	r2, [r3, #0]
      break;
 8001db4:	e000      	b.n	8001db8 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8001db6:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	223d      	movs	r2, #61	@ 0x3d
 8001dbc:	2101      	movs	r1, #1
 8001dbe:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	223c      	movs	r2, #60	@ 0x3c
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	5499      	strb	r1, [r3, r2]

  return status;
 8001dc8:	230f      	movs	r3, #15
 8001dca:	18fb      	adds	r3, r7, r3
 8001dcc:	781b      	ldrb	r3, [r3, #0]
}
 8001dce:	0018      	movs	r0, r3
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	b004      	add	sp, #16
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	46c0      	nop			@ (mov r8, r8)
 8001dd8:	ffff00ff 	.word	0xffff00ff

08001ddc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
 8001de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a36      	ldr	r2, [pc, #216]	@ (8001ec8 <TIM_Base_SetConfig+0xec>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d003      	beq.n	8001dfc <TIM_Base_SetConfig+0x20>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a35      	ldr	r2, [pc, #212]	@ (8001ecc <TIM_Base_SetConfig+0xf0>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d108      	bne.n	8001e0e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2270      	movs	r2, #112	@ 0x70
 8001e00:	4393      	bics	r3, r2
 8001e02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	68fa      	ldr	r2, [r7, #12]
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a2d      	ldr	r2, [pc, #180]	@ (8001ec8 <TIM_Base_SetConfig+0xec>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d013      	beq.n	8001e3e <TIM_Base_SetConfig+0x62>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a2c      	ldr	r2, [pc, #176]	@ (8001ecc <TIM_Base_SetConfig+0xf0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d00f      	beq.n	8001e3e <TIM_Base_SetConfig+0x62>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a2b      	ldr	r2, [pc, #172]	@ (8001ed0 <TIM_Base_SetConfig+0xf4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d00b      	beq.n	8001e3e <TIM_Base_SetConfig+0x62>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a2a      	ldr	r2, [pc, #168]	@ (8001ed4 <TIM_Base_SetConfig+0xf8>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d007      	beq.n	8001e3e <TIM_Base_SetConfig+0x62>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a29      	ldr	r2, [pc, #164]	@ (8001ed8 <TIM_Base_SetConfig+0xfc>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d003      	beq.n	8001e3e <TIM_Base_SetConfig+0x62>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a28      	ldr	r2, [pc, #160]	@ (8001edc <TIM_Base_SetConfig+0x100>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d108      	bne.n	8001e50 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	4a27      	ldr	r2, [pc, #156]	@ (8001ee0 <TIM_Base_SetConfig+0x104>)
 8001e42:	4013      	ands	r3, r2
 8001e44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	68fa      	ldr	r2, [r7, #12]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2280      	movs	r2, #128	@ 0x80
 8001e54:	4393      	bics	r3, r2
 8001e56:	001a      	movs	r2, r3
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	695b      	ldr	r3, [r3, #20]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	68fa      	ldr	r2, [r7, #12]
 8001e64:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	689a      	ldr	r2, [r3, #8]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a13      	ldr	r2, [pc, #76]	@ (8001ec8 <TIM_Base_SetConfig+0xec>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d00b      	beq.n	8001e96 <TIM_Base_SetConfig+0xba>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	4a14      	ldr	r2, [pc, #80]	@ (8001ed4 <TIM_Base_SetConfig+0xf8>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d007      	beq.n	8001e96 <TIM_Base_SetConfig+0xba>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	4a13      	ldr	r2, [pc, #76]	@ (8001ed8 <TIM_Base_SetConfig+0xfc>)
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d003      	beq.n	8001e96 <TIM_Base_SetConfig+0xba>
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <TIM_Base_SetConfig+0x100>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d103      	bne.n	8001e9e <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	691a      	ldr	r2, [r3, #16]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	691b      	ldr	r3, [r3, #16]
 8001ea8:	2201      	movs	r2, #1
 8001eaa:	4013      	ands	r3, r2
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d106      	bne.n	8001ebe <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	4393      	bics	r3, r2
 8001eb8:	001a      	movs	r2, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	611a      	str	r2, [r3, #16]
  }
}
 8001ebe:	46c0      	nop			@ (mov r8, r8)
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	b004      	add	sp, #16
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	46c0      	nop			@ (mov r8, r8)
 8001ec8:	40012c00 	.word	0x40012c00
 8001ecc:	40000400 	.word	0x40000400
 8001ed0:	40002000 	.word	0x40002000
 8001ed4:	40014000 	.word	0x40014000
 8001ed8:	40014400 	.word	0x40014400
 8001edc:	40014800 	.word	0x40014800
 8001ee0:	fffffcff 	.word	0xfffffcff

08001ee4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a1b      	ldr	r3, [r3, #32]
 8001ef2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6a1b      	ldr	r3, [r3, #32]
 8001ef8:	2201      	movs	r2, #1
 8001efa:	4393      	bics	r3, r2
 8001efc:	001a      	movs	r2, r3
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	699b      	ldr	r3, [r3, #24]
 8001f0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	2270      	movs	r2, #112	@ 0x70
 8001f12:	4393      	bics	r3, r2
 8001f14:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2203      	movs	r2, #3
 8001f1a:	4393      	bics	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	4393      	bics	r3, r2
 8001f2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	697a      	ldr	r2, [r7, #20]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a27      	ldr	r2, [pc, #156]	@ (8001fdc <TIM_OC1_SetConfig+0xf8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00b      	beq.n	8001f5a <TIM_OC1_SetConfig+0x76>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a26      	ldr	r2, [pc, #152]	@ (8001fe0 <TIM_OC1_SetConfig+0xfc>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d007      	beq.n	8001f5a <TIM_OC1_SetConfig+0x76>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a25      	ldr	r2, [pc, #148]	@ (8001fe4 <TIM_OC1_SetConfig+0x100>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d003      	beq.n	8001f5a <TIM_OC1_SetConfig+0x76>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a24      	ldr	r2, [pc, #144]	@ (8001fe8 <TIM_OC1_SetConfig+0x104>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d10c      	bne.n	8001f74 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	2208      	movs	r2, #8
 8001f5e:	4393      	bics	r3, r2
 8001f60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	68db      	ldr	r3, [r3, #12]
 8001f66:	697a      	ldr	r2, [r7, #20]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	2204      	movs	r2, #4
 8001f70:	4393      	bics	r3, r2
 8001f72:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a19      	ldr	r2, [pc, #100]	@ (8001fdc <TIM_OC1_SetConfig+0xf8>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d00b      	beq.n	8001f94 <TIM_OC1_SetConfig+0xb0>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	4a18      	ldr	r2, [pc, #96]	@ (8001fe0 <TIM_OC1_SetConfig+0xfc>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d007      	beq.n	8001f94 <TIM_OC1_SetConfig+0xb0>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a17      	ldr	r2, [pc, #92]	@ (8001fe4 <TIM_OC1_SetConfig+0x100>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d003      	beq.n	8001f94 <TIM_OC1_SetConfig+0xb0>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a16      	ldr	r2, [pc, #88]	@ (8001fe8 <TIM_OC1_SetConfig+0x104>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d111      	bne.n	8001fb8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4a15      	ldr	r2, [pc, #84]	@ (8001fec <TIM_OC1_SetConfig+0x108>)
 8001f98:	4013      	ands	r3, r2
 8001f9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001f9c:	693b      	ldr	r3, [r7, #16]
 8001f9e:	4a14      	ldr	r2, [pc, #80]	@ (8001ff0 <TIM_OC1_SetConfig+0x10c>)
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	695b      	ldr	r3, [r3, #20]
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	699b      	ldr	r3, [r3, #24]
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	68fa      	ldr	r2, [r7, #12]
 8001fc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	621a      	str	r2, [r3, #32]
}
 8001fd2:	46c0      	nop			@ (mov r8, r8)
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b006      	add	sp, #24
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	46c0      	nop			@ (mov r8, r8)
 8001fdc:	40012c00 	.word	0x40012c00
 8001fe0:	40014000 	.word	0x40014000
 8001fe4:	40014400 	.word	0x40014400
 8001fe8:	40014800 	.word	0x40014800
 8001fec:	fffffeff 	.word	0xfffffeff
 8001ff0:	fffffdff 	.word	0xfffffdff

08001ff4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b086      	sub	sp, #24
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6a1b      	ldr	r3, [r3, #32]
 8002008:	2210      	movs	r2, #16
 800200a:	4393      	bics	r3, r2
 800200c:	001a      	movs	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	699b      	ldr	r3, [r3, #24]
 800201c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	4a2e      	ldr	r2, [pc, #184]	@ (80020dc <TIM_OC2_SetConfig+0xe8>)
 8002022:	4013      	ands	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	4a2d      	ldr	r2, [pc, #180]	@ (80020e0 <TIM_OC2_SetConfig+0xec>)
 800202a:	4013      	ands	r3, r2
 800202c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	021b      	lsls	r3, r3, #8
 8002034:	68fa      	ldr	r2, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	2220      	movs	r2, #32
 800203e:	4393      	bics	r3, r2
 8002040:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	011b      	lsls	r3, r3, #4
 8002048:	697a      	ldr	r2, [r7, #20]
 800204a:	4313      	orrs	r3, r2
 800204c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a24      	ldr	r2, [pc, #144]	@ (80020e4 <TIM_OC2_SetConfig+0xf0>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d10d      	bne.n	8002072 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	2280      	movs	r2, #128	@ 0x80
 800205a:	4393      	bics	r3, r2
 800205c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	68db      	ldr	r3, [r3, #12]
 8002062:	011b      	lsls	r3, r3, #4
 8002064:	697a      	ldr	r2, [r7, #20]
 8002066:	4313      	orrs	r3, r2
 8002068:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	2240      	movs	r2, #64	@ 0x40
 800206e:	4393      	bics	r3, r2
 8002070:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a1b      	ldr	r2, [pc, #108]	@ (80020e4 <TIM_OC2_SetConfig+0xf0>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d00b      	beq.n	8002092 <TIM_OC2_SetConfig+0x9e>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4a1a      	ldr	r2, [pc, #104]	@ (80020e8 <TIM_OC2_SetConfig+0xf4>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d007      	beq.n	8002092 <TIM_OC2_SetConfig+0x9e>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a19      	ldr	r2, [pc, #100]	@ (80020ec <TIM_OC2_SetConfig+0xf8>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d003      	beq.n	8002092 <TIM_OC2_SetConfig+0x9e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a18      	ldr	r2, [pc, #96]	@ (80020f0 <TIM_OC2_SetConfig+0xfc>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d113      	bne.n	80020ba <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	4a17      	ldr	r2, [pc, #92]	@ (80020f4 <TIM_OC2_SetConfig+0x100>)
 8002096:	4013      	ands	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	4a16      	ldr	r2, [pc, #88]	@ (80020f8 <TIM_OC2_SetConfig+0x104>)
 800209e:	4013      	ands	r3, r2
 80020a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	693a      	ldr	r2, [r7, #16]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68fa      	ldr	r2, [r7, #12]
 80020c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	697a      	ldr	r2, [r7, #20]
 80020d2:	621a      	str	r2, [r3, #32]
}
 80020d4:	46c0      	nop			@ (mov r8, r8)
 80020d6:	46bd      	mov	sp, r7
 80020d8:	b006      	add	sp, #24
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	ffff8fff 	.word	0xffff8fff
 80020e0:	fffffcff 	.word	0xfffffcff
 80020e4:	40012c00 	.word	0x40012c00
 80020e8:	40014000 	.word	0x40014000
 80020ec:	40014400 	.word	0x40014400
 80020f0:	40014800 	.word	0x40014800
 80020f4:	fffffbff 	.word	0xfffffbff
 80020f8:	fffff7ff 	.word	0xfffff7ff

080020fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b086      	sub	sp, #24
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
 8002104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a1b      	ldr	r3, [r3, #32]
 800210a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	6a1b      	ldr	r3, [r3, #32]
 8002110:	4a33      	ldr	r2, [pc, #204]	@ (80021e0 <TIM_OC3_SetConfig+0xe4>)
 8002112:	401a      	ands	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2270      	movs	r2, #112	@ 0x70
 8002128:	4393      	bics	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2203      	movs	r2, #3
 8002130:	4393      	bics	r3, r2
 8002132:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68fa      	ldr	r2, [r7, #12]
 800213a:	4313      	orrs	r3, r2
 800213c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	4a28      	ldr	r2, [pc, #160]	@ (80021e4 <TIM_OC3_SetConfig+0xe8>)
 8002142:	4013      	ands	r3, r2
 8002144:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	021b      	lsls	r3, r3, #8
 800214c:	697a      	ldr	r2, [r7, #20]
 800214e:	4313      	orrs	r3, r2
 8002150:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a24      	ldr	r2, [pc, #144]	@ (80021e8 <TIM_OC3_SetConfig+0xec>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d10d      	bne.n	8002176 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800215a:	697b      	ldr	r3, [r7, #20]
 800215c:	4a23      	ldr	r2, [pc, #140]	@ (80021ec <TIM_OC3_SetConfig+0xf0>)
 800215e:	4013      	ands	r3, r2
 8002160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	021b      	lsls	r3, r3, #8
 8002168:	697a      	ldr	r2, [r7, #20]
 800216a:	4313      	orrs	r3, r2
 800216c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	4a1f      	ldr	r2, [pc, #124]	@ (80021f0 <TIM_OC3_SetConfig+0xf4>)
 8002172:	4013      	ands	r3, r2
 8002174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a1b      	ldr	r2, [pc, #108]	@ (80021e8 <TIM_OC3_SetConfig+0xec>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d00b      	beq.n	8002196 <TIM_OC3_SetConfig+0x9a>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a1c      	ldr	r2, [pc, #112]	@ (80021f4 <TIM_OC3_SetConfig+0xf8>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d007      	beq.n	8002196 <TIM_OC3_SetConfig+0x9a>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a1b      	ldr	r2, [pc, #108]	@ (80021f8 <TIM_OC3_SetConfig+0xfc>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d003      	beq.n	8002196 <TIM_OC3_SetConfig+0x9a>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a1a      	ldr	r2, [pc, #104]	@ (80021fc <TIM_OC3_SetConfig+0x100>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d113      	bne.n	80021be <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	4a19      	ldr	r2, [pc, #100]	@ (8002200 <TIM_OC3_SetConfig+0x104>)
 800219a:	4013      	ands	r3, r2
 800219c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	4a18      	ldr	r2, [pc, #96]	@ (8002204 <TIM_OC3_SetConfig+0x108>)
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	011b      	lsls	r3, r3, #4
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	4313      	orrs	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	011b      	lsls	r3, r3, #4
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	693a      	ldr	r2, [r7, #16]
 80021c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	697a      	ldr	r2, [r7, #20]
 80021d6:	621a      	str	r2, [r3, #32]
}
 80021d8:	46c0      	nop			@ (mov r8, r8)
 80021da:	46bd      	mov	sp, r7
 80021dc:	b006      	add	sp, #24
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	fffffeff 	.word	0xfffffeff
 80021e4:	fffffdff 	.word	0xfffffdff
 80021e8:	40012c00 	.word	0x40012c00
 80021ec:	fffff7ff 	.word	0xfffff7ff
 80021f0:	fffffbff 	.word	0xfffffbff
 80021f4:	40014000 	.word	0x40014000
 80021f8:	40014400 	.word	0x40014400
 80021fc:	40014800 	.word	0x40014800
 8002200:	ffffefff 	.word	0xffffefff
 8002204:	ffffdfff 	.word	0xffffdfff

08002208 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6a1b      	ldr	r3, [r3, #32]
 800221c:	4a26      	ldr	r2, [pc, #152]	@ (80022b8 <TIM_OC4_SetConfig+0xb0>)
 800221e:	401a      	ands	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	4a22      	ldr	r2, [pc, #136]	@ (80022bc <TIM_OC4_SetConfig+0xb4>)
 8002234:	4013      	ands	r3, r2
 8002236:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	4a21      	ldr	r2, [pc, #132]	@ (80022c0 <TIM_OC4_SetConfig+0xb8>)
 800223c:	4013      	ands	r3, r2
 800223e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	021b      	lsls	r3, r3, #8
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	4313      	orrs	r3, r2
 800224a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	4a1d      	ldr	r2, [pc, #116]	@ (80022c4 <TIM_OC4_SetConfig+0xbc>)
 8002250:	4013      	ands	r3, r2
 8002252:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	031b      	lsls	r3, r3, #12
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	4313      	orrs	r3, r2
 800225e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	4a19      	ldr	r2, [pc, #100]	@ (80022c8 <TIM_OC4_SetConfig+0xc0>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d00b      	beq.n	8002280 <TIM_OC4_SetConfig+0x78>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	4a18      	ldr	r2, [pc, #96]	@ (80022cc <TIM_OC4_SetConfig+0xc4>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d007      	beq.n	8002280 <TIM_OC4_SetConfig+0x78>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	4a17      	ldr	r2, [pc, #92]	@ (80022d0 <TIM_OC4_SetConfig+0xc8>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d003      	beq.n	8002280 <TIM_OC4_SetConfig+0x78>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4a16      	ldr	r2, [pc, #88]	@ (80022d4 <TIM_OC4_SetConfig+0xcc>)
 800227c:	4293      	cmp	r3, r2
 800227e:	d109      	bne.n	8002294 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	4a15      	ldr	r2, [pc, #84]	@ (80022d8 <TIM_OC4_SetConfig+0xd0>)
 8002284:	4013      	ands	r3, r2
 8002286:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	019b      	lsls	r3, r3, #6
 800228e:	697a      	ldr	r2, [r7, #20]
 8002290:	4313      	orrs	r3, r2
 8002292:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	697a      	ldr	r2, [r7, #20]
 8002298:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	621a      	str	r2, [r3, #32]
}
 80022ae:	46c0      	nop			@ (mov r8, r8)
 80022b0:	46bd      	mov	sp, r7
 80022b2:	b006      	add	sp, #24
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	46c0      	nop			@ (mov r8, r8)
 80022b8:	ffffefff 	.word	0xffffefff
 80022bc:	ffff8fff 	.word	0xffff8fff
 80022c0:	fffffcff 	.word	0xfffffcff
 80022c4:	ffffdfff 	.word	0xffffdfff
 80022c8:	40012c00 	.word	0x40012c00
 80022cc:	40014000 	.word	0x40014000
 80022d0:	40014400 	.word	0x40014400
 80022d4:	40014800 	.word	0x40014800
 80022d8:	ffffbfff 	.word	0xffffbfff

080022dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a1b      	ldr	r3, [r3, #32]
 80022ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	2201      	movs	r2, #1
 80022f4:	4393      	bics	r3, r2
 80022f6:	001a      	movs	r2, r3
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	22f0      	movs	r2, #240	@ 0xf0
 8002306:	4393      	bics	r3, r2
 8002308:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	011b      	lsls	r3, r3, #4
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	220a      	movs	r2, #10
 8002318:	4393      	bics	r3, r2
 800231a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	4313      	orrs	r3, r2
 8002322:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	697a      	ldr	r2, [r7, #20]
 800232e:	621a      	str	r2, [r3, #32]
}
 8002330:	46c0      	nop			@ (mov r8, r8)
 8002332:	46bd      	mov	sp, r7
 8002334:	b006      	add	sp, #24
 8002336:	bd80      	pop	{r7, pc}

08002338 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	2210      	movs	r2, #16
 8002350:	4393      	bics	r3, r2
 8002352:	001a      	movs	r2, r3
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	4a0d      	ldr	r2, [pc, #52]	@ (8002398 <TIM_TI2_ConfigInputStage+0x60>)
 8002362:	4013      	ands	r3, r2
 8002364:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	031b      	lsls	r3, r3, #12
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	4313      	orrs	r3, r2
 800236e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	22a0      	movs	r2, #160	@ 0xa0
 8002374:	4393      	bics	r3, r2
 8002376:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	011b      	lsls	r3, r3, #4
 800237c:	697a      	ldr	r2, [r7, #20]
 800237e:	4313      	orrs	r3, r2
 8002380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	697a      	ldr	r2, [r7, #20]
 800238c:	621a      	str	r2, [r3, #32]
}
 800238e:	46c0      	nop			@ (mov r8, r8)
 8002390:	46bd      	mov	sp, r7
 8002392:	b006      	add	sp, #24
 8002394:	bd80      	pop	{r7, pc}
 8002396:	46c0      	nop			@ (mov r8, r8)
 8002398:	ffff0fff 	.word	0xffff0fff

0800239c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
 80023a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2270      	movs	r2, #112	@ 0x70
 80023b0:	4393      	bics	r3, r2
 80023b2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	2207      	movs	r2, #7
 80023bc:	4313      	orrs	r3, r2
 80023be:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	68fa      	ldr	r2, [r7, #12]
 80023c4:	609a      	str	r2, [r3, #8]
}
 80023c6:	46c0      	nop			@ (mov r8, r8)
 80023c8:	46bd      	mov	sp, r7
 80023ca:	b004      	add	sp, #16
 80023cc:	bd80      	pop	{r7, pc}
	...

080023d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b086      	sub	sp, #24
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	60f8      	str	r0, [r7, #12]
 80023d8:	60b9      	str	r1, [r7, #8]
 80023da:	607a      	str	r2, [r7, #4]
 80023dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	4a09      	ldr	r2, [pc, #36]	@ (800240c <TIM_ETR_SetConfig+0x3c>)
 80023e8:	4013      	ands	r3, r2
 80023ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	021a      	lsls	r2, r3, #8
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	431a      	orrs	r2, r3
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	697a      	ldr	r2, [r7, #20]
 8002402:	609a      	str	r2, [r3, #8]
}
 8002404:	46c0      	nop			@ (mov r8, r8)
 8002406:	46bd      	mov	sp, r7
 8002408:	b006      	add	sp, #24
 800240a:	bd80      	pop	{r7, pc}
 800240c:	ffff00ff 	.word	0xffff00ff

08002410 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	221f      	movs	r2, #31
 8002420:	4013      	ands	r3, r2
 8002422:	2201      	movs	r2, #1
 8002424:	409a      	lsls	r2, r3
 8002426:	0013      	movs	r3, r2
 8002428:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6a1b      	ldr	r3, [r3, #32]
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	43d2      	mvns	r2, r2
 8002432:	401a      	ands	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6a1a      	ldr	r2, [r3, #32]
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	211f      	movs	r1, #31
 8002440:	400b      	ands	r3, r1
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	4099      	lsls	r1, r3
 8002446:	000b      	movs	r3, r1
 8002448:	431a      	orrs	r2, r3
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	621a      	str	r2, [r3, #32]
}
 800244e:	46c0      	nop			@ (mov r8, r8)
 8002450:	46bd      	mov	sp, r7
 8002452:	b006      	add	sp, #24
 8002454:	bd80      	pop	{r7, pc}
	...

08002458 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d108      	bne.n	800247a <HAL_TIMEx_PWMN_Start+0x22>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2242      	movs	r2, #66	@ 0x42
 800246c:	5c9b      	ldrb	r3, [r3, r2]
 800246e:	b2db      	uxtb	r3, r3
 8002470:	3b01      	subs	r3, #1
 8002472:	1e5a      	subs	r2, r3, #1
 8002474:	4193      	sbcs	r3, r2
 8002476:	b2db      	uxtb	r3, r3
 8002478:	e01f      	b.n	80024ba <HAL_TIMEx_PWMN_Start+0x62>
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	2b04      	cmp	r3, #4
 800247e:	d108      	bne.n	8002492 <HAL_TIMEx_PWMN_Start+0x3a>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2243      	movs	r2, #67	@ 0x43
 8002484:	5c9b      	ldrb	r3, [r3, r2]
 8002486:	b2db      	uxtb	r3, r3
 8002488:	3b01      	subs	r3, #1
 800248a:	1e5a      	subs	r2, r3, #1
 800248c:	4193      	sbcs	r3, r2
 800248e:	b2db      	uxtb	r3, r3
 8002490:	e013      	b.n	80024ba <HAL_TIMEx_PWMN_Start+0x62>
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	2b08      	cmp	r3, #8
 8002496:	d108      	bne.n	80024aa <HAL_TIMEx_PWMN_Start+0x52>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2244      	movs	r2, #68	@ 0x44
 800249c:	5c9b      	ldrb	r3, [r3, r2]
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	3b01      	subs	r3, #1
 80024a2:	1e5a      	subs	r2, r3, #1
 80024a4:	4193      	sbcs	r3, r2
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	e007      	b.n	80024ba <HAL_TIMEx_PWMN_Start+0x62>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2245      	movs	r2, #69	@ 0x45
 80024ae:	5c9b      	ldrb	r3, [r3, r2]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	3b01      	subs	r3, #1
 80024b4:	1e5a      	subs	r2, r3, #1
 80024b6:	4193      	sbcs	r3, r2
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_TIMEx_PWMN_Start+0x6a>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e055      	b.n	800256e <HAL_TIMEx_PWMN_Start+0x116>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d104      	bne.n	80024d2 <HAL_TIMEx_PWMN_Start+0x7a>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2242      	movs	r2, #66	@ 0x42
 80024cc:	2102      	movs	r1, #2
 80024ce:	5499      	strb	r1, [r3, r2]
 80024d0:	e013      	b.n	80024fa <HAL_TIMEx_PWMN_Start+0xa2>
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d104      	bne.n	80024e2 <HAL_TIMEx_PWMN_Start+0x8a>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2243      	movs	r2, #67	@ 0x43
 80024dc:	2102      	movs	r1, #2
 80024de:	5499      	strb	r1, [r3, r2]
 80024e0:	e00b      	b.n	80024fa <HAL_TIMEx_PWMN_Start+0xa2>
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	2b08      	cmp	r3, #8
 80024e6:	d104      	bne.n	80024f2 <HAL_TIMEx_PWMN_Start+0x9a>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2244      	movs	r2, #68	@ 0x44
 80024ec:	2102      	movs	r1, #2
 80024ee:	5499      	strb	r1, [r3, r2]
 80024f0:	e003      	b.n	80024fa <HAL_TIMEx_PWMN_Start+0xa2>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2245      	movs	r2, #69	@ 0x45
 80024f6:	2102      	movs	r1, #2
 80024f8:	5499      	strb	r1, [r3, r2]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	6839      	ldr	r1, [r7, #0]
 8002500:	2204      	movs	r2, #4
 8002502:	0018      	movs	r0, r3
 8002504:	f000 f8f4 	bl	80026f0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	2180      	movs	r1, #128	@ 0x80
 8002514:	0209      	lsls	r1, r1, #8
 8002516:	430a      	orrs	r2, r1
 8002518:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a16      	ldr	r2, [pc, #88]	@ (8002578 <HAL_TIMEx_PWMN_Start+0x120>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d009      	beq.n	8002538 <HAL_TIMEx_PWMN_Start+0xe0>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	4a14      	ldr	r2, [pc, #80]	@ (800257c <HAL_TIMEx_PWMN_Start+0x124>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d004      	beq.n	8002538 <HAL_TIMEx_PWMN_Start+0xe0>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a13      	ldr	r2, [pc, #76]	@ (8002580 <HAL_TIMEx_PWMN_Start+0x128>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d111      	bne.n	800255c <HAL_TIMEx_PWMN_Start+0x104>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	2207      	movs	r2, #7
 8002540:	4013      	ands	r3, r2
 8002542:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2b06      	cmp	r3, #6
 8002548:	d010      	beq.n	800256c <HAL_TIMEx_PWMN_Start+0x114>
    {
      __HAL_TIM_ENABLE(htim);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	2101      	movs	r1, #1
 8002556:	430a      	orrs	r2, r1
 8002558:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800255a:	e007      	b.n	800256c <HAL_TIMEx_PWMN_Start+0x114>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	2101      	movs	r1, #1
 8002568:	430a      	orrs	r2, r1
 800256a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	0018      	movs	r0, r3
 8002570:	46bd      	mov	sp, r7
 8002572:	b004      	add	sp, #16
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			@ (mov r8, r8)
 8002578:	40012c00 	.word	0x40012c00
 800257c:	40000400 	.word	0x40000400
 8002580:	40014000 	.word	0x40014000

08002584 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	223c      	movs	r2, #60	@ 0x3c
 8002592:	5c9b      	ldrb	r3, [r3, r2]
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002598:	2302      	movs	r3, #2
 800259a:	e041      	b.n	8002620 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	223c      	movs	r2, #60	@ 0x3c
 80025a0:	2101      	movs	r1, #1
 80025a2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	223d      	movs	r2, #61	@ 0x3d
 80025a8:	2102      	movs	r1, #2
 80025aa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689b      	ldr	r3, [r3, #8]
 80025ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2270      	movs	r2, #112	@ 0x70
 80025c0:	4393      	bics	r3, r2
 80025c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	68fa      	ldr	r2, [r7, #12]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a13      	ldr	r2, [pc, #76]	@ (8002628 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d009      	beq.n	80025f4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a11      	ldr	r2, [pc, #68]	@ (800262c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d004      	beq.n	80025f4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a10      	ldr	r2, [pc, #64]	@ (8002630 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d10c      	bne.n	800260e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	2280      	movs	r2, #128	@ 0x80
 80025f8:	4393      	bics	r3, r2
 80025fa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	685b      	ldr	r3, [r3, #4]
 8002600:	68ba      	ldr	r2, [r7, #8]
 8002602:	4313      	orrs	r3, r2
 8002604:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68ba      	ldr	r2, [r7, #8]
 800260c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	223d      	movs	r2, #61	@ 0x3d
 8002612:	2101      	movs	r1, #1
 8002614:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	223c      	movs	r2, #60	@ 0x3c
 800261a:	2100      	movs	r1, #0
 800261c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	0018      	movs	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	b004      	add	sp, #16
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40012c00 	.word	0x40012c00
 800262c:	40000400 	.word	0x40000400
 8002630:	40014000 	.word	0x40014000

08002634 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	223c      	movs	r2, #60	@ 0x3c
 8002646:	5c9b      	ldrb	r3, [r3, r2]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d101      	bne.n	8002650 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800264c:	2302      	movs	r3, #2
 800264e:	e03e      	b.n	80026ce <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	223c      	movs	r2, #60	@ 0x3c
 8002654:	2101      	movs	r1, #1
 8002656:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	22ff      	movs	r2, #255	@ 0xff
 800265c:	4393      	bics	r3, r2
 800265e:	001a      	movs	r2, r3
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	4313      	orrs	r3, r2
 8002666:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	4a1b      	ldr	r2, [pc, #108]	@ (80026d8 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 800266c:	401a      	ands	r2, r3
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	4313      	orrs	r3, r2
 8002674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	4a18      	ldr	r2, [pc, #96]	@ (80026dc <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 800267a:	401a      	ands	r2, r3
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	4313      	orrs	r3, r2
 8002682:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	4a16      	ldr	r2, [pc, #88]	@ (80026e0 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002688:	401a      	ands	r2, r3
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4313      	orrs	r3, r2
 8002690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4a13      	ldr	r2, [pc, #76]	@ (80026e4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002696:	401a      	ands	r2, r3
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	691b      	ldr	r3, [r3, #16]
 800269c:	4313      	orrs	r3, r2
 800269e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	4a11      	ldr	r2, [pc, #68]	@ (80026e8 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80026a4:	401a      	ands	r2, r3
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	695b      	ldr	r3, [r3, #20]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4a0e      	ldr	r2, [pc, #56]	@ (80026ec <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80026b2:	401a      	ands	r2, r3
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	68fa      	ldr	r2, [r7, #12]
 80026c2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	223c      	movs	r2, #60	@ 0x3c
 80026c8:	2100      	movs	r1, #0
 80026ca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026cc:	2300      	movs	r3, #0
}
 80026ce:	0018      	movs	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	b004      	add	sp, #16
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	46c0      	nop			@ (mov r8, r8)
 80026d8:	fffffcff 	.word	0xfffffcff
 80026dc:	fffffbff 	.word	0xfffffbff
 80026e0:	fffff7ff 	.word	0xfffff7ff
 80026e4:	ffffefff 	.word	0xffffefff
 80026e8:	ffffdfff 	.word	0xffffdfff
 80026ec:	ffffbfff 	.word	0xffffbfff

080026f0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b086      	sub	sp, #24
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	60f8      	str	r0, [r7, #12]
 80026f8:	60b9      	str	r1, [r7, #8]
 80026fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	220f      	movs	r2, #15
 8002700:	4013      	ands	r3, r2
 8002702:	2204      	movs	r2, #4
 8002704:	409a      	lsls	r2, r3
 8002706:	0013      	movs	r3, r2
 8002708:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	43d2      	mvns	r2, r2
 8002712:	401a      	ands	r2, r3
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6a1a      	ldr	r2, [r3, #32]
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	210f      	movs	r1, #15
 8002720:	400b      	ands	r3, r1
 8002722:	6879      	ldr	r1, [r7, #4]
 8002724:	4099      	lsls	r1, r3
 8002726:	000b      	movs	r3, r1
 8002728:	431a      	orrs	r2, r3
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	621a      	str	r2, [r3, #32]
}
 800272e:	46c0      	nop			@ (mov r8, r8)
 8002730:	46bd      	mov	sp, r7
 8002732:	b006      	add	sp, #24
 8002734:	bd80      	pop	{r7, pc}

08002736 <memset>:
 8002736:	0003      	movs	r3, r0
 8002738:	1882      	adds	r2, r0, r2
 800273a:	4293      	cmp	r3, r2
 800273c:	d100      	bne.n	8002740 <memset+0xa>
 800273e:	4770      	bx	lr
 8002740:	7019      	strb	r1, [r3, #0]
 8002742:	3301      	adds	r3, #1
 8002744:	e7f9      	b.n	800273a <memset+0x4>
	...

08002748 <__libc_init_array>:
 8002748:	b570      	push	{r4, r5, r6, lr}
 800274a:	2600      	movs	r6, #0
 800274c:	4c0c      	ldr	r4, [pc, #48]	@ (8002780 <__libc_init_array+0x38>)
 800274e:	4d0d      	ldr	r5, [pc, #52]	@ (8002784 <__libc_init_array+0x3c>)
 8002750:	1b64      	subs	r4, r4, r5
 8002752:	10a4      	asrs	r4, r4, #2
 8002754:	42a6      	cmp	r6, r4
 8002756:	d109      	bne.n	800276c <__libc_init_array+0x24>
 8002758:	2600      	movs	r6, #0
 800275a:	f000 f819 	bl	8002790 <_init>
 800275e:	4c0a      	ldr	r4, [pc, #40]	@ (8002788 <__libc_init_array+0x40>)
 8002760:	4d0a      	ldr	r5, [pc, #40]	@ (800278c <__libc_init_array+0x44>)
 8002762:	1b64      	subs	r4, r4, r5
 8002764:	10a4      	asrs	r4, r4, #2
 8002766:	42a6      	cmp	r6, r4
 8002768:	d105      	bne.n	8002776 <__libc_init_array+0x2e>
 800276a:	bd70      	pop	{r4, r5, r6, pc}
 800276c:	00b3      	lsls	r3, r6, #2
 800276e:	58eb      	ldr	r3, [r5, r3]
 8002770:	4798      	blx	r3
 8002772:	3601      	adds	r6, #1
 8002774:	e7ee      	b.n	8002754 <__libc_init_array+0xc>
 8002776:	00b3      	lsls	r3, r6, #2
 8002778:	58eb      	ldr	r3, [r5, r3]
 800277a:	4798      	blx	r3
 800277c:	3601      	adds	r6, #1
 800277e:	e7f2      	b.n	8002766 <__libc_init_array+0x1e>
 8002780:	080027f4 	.word	0x080027f4
 8002784:	080027f4 	.word	0x080027f4
 8002788:	080027f8 	.word	0x080027f8
 800278c:	080027f4 	.word	0x080027f4

08002790 <_init>:
 8002790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002792:	46c0      	nop			@ (mov r8, r8)
 8002794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002796:	bc08      	pop	{r3}
 8002798:	469e      	mov	lr, r3
 800279a:	4770      	bx	lr

0800279c <_fini>:
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	46c0      	nop			@ (mov r8, r8)
 80027a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a2:	bc08      	pop	{r3}
 80027a4:	469e      	mov	lr, r3
 80027a6:	4770      	bx	lr
