# Vivado_projects

## UART
![seq_det](https://github.com/SaiEshwarReddyYellu/Vivado_projects/blob/main/UART/Simulation_waveform.JPG)

## I2C_Protocol
-Implemented Using Verilog 

![seq_det](https://github.com/SaiEshwarReddyYellu/Vivado_projects/blob/main/I2C_Protocol/Simulation_waveform.JPG)

## FIR_DESIGN WITH SINE WAVE
- Sine wave signal is generated by creating a memory file in vivado which has a lookup table values.
- FIR filter coefficients are generated from MATLAB 

![seq_det](https://github.com/SaiEshwarReddyYellu/Vivado_projects/blob/main/FIR_design/20210927_233334.gif)


## LCD_interface
![seq_det](https://github.com/SaiEshwarReddyYellu/Vivado_projects/blob/main/Parallel_protocol/simulation_waveform.JPG)

## MUX
- 8-bit Multiplexer

![seq_det](https://github.com/SaiEshwarReddyYellu/Vivado_projects/blob/main/8x1_mux/simulation_waveform.JPG)

## Half-adder
![seq_det](https://github.com/SaiEshwarReddyYellu/Vivado_projects/blob/main/half_adder/Capture.JPG)

