altlvds_rx auto_generated/shift_reg1/shift_reg[%1] chnl[0]/shrg_l[%1]
altlvds_rx auto_generated/shift_reg2/shift_reg[%1] chnl[0]/shrg_h[%1]
altlvds_rx auto_generated/shift_reg3/shift_reg[%1] chnl[1]/shrg_l[%1]
altlvds_rx auto_generated/shift_reg4/shift_reg[%1] chnl[1]/shrg_h[%1]
altlvds_rx auto_generated/shift_reg5/shift_reg[%1] chnl[2]/shrg_l[%1]
altlvds_rx auto_generated/shift_reg6/shift_reg[%1] chnl[2]/shrg_h[%1]
altlvds_rx auto_generated/ddio_h_reg[%1] chnl[%1].sync_a_h
altlvds_rx auto_generated/dataout_l_reg[%1] chnl[%1].sync_b_l
altlvds_rx auto_generated/ddio_l_reg[%1] chnl[%1].sync_a_l
altlvds_rx auto_generated/dataout_l_latch[%1] chnl[%1].sync_lat_l
altlvds_rx auto_generated/dataout_h_reg[%1] chnl[%1].sync_b_h
altlvds_rx auto_generated/rx_reg[%1] rx_out[%1]
altlvds_rx auto_generated/rxreg[%1] rx_out[%1]
altlvds_rx auto_generated/wrcnt_bit0/counter_cella0 wr_addr0
altlvds_rx auto_generated/wr_cntr/counter_cella%1 wr_addr[%1]
altlvds_rx auto_generated/rd_cntr/counter_cella%1 rd_addr[%1]
altlvds_rx auto_generated/slow_clk_gnrtr/counter_cella0 fifo_wrclk
altlvds_rx auto_generated/sync_reg[%1] fifo_sync[%1]
#
altlvds_tx auto_generated/ddio_out/mux chnl[%1].ddo_out
altlvds_tx auto_generated/shift_reg1/shift_reg[%1] chnl[0].shrg_h[%1]
altlvds_tx auto_generated/shift_reg2/shift_reg[%1] chnl[0].shrg_l[%1]
altlvds_tx auto_generated/ddio_out/output_cell_L[%1] chnl[%1].ddo_od
altlvds_tx auto_generated/outclk_shift/shift_reg[%1] shrg_o[%1]
altlvds_tx auto_generated/outclock_ddio/mux ock_ddo_out
altlvds_tx auto_generated/outclock_ddio/output_cell_L ock_ddo_od
altlvds_tx auto_generated/tx_reg[%1] tx_in[%1]
altlvds_tx auto_generated/txreg[%1] tx_in[%1]
#
altmult_accum auto_generated/mult_atom.dataa[%1] mult_in_a_ff[%1]
altmult_accum auto_generated/mult_atom.datab[%1] mult_in_b_ff[%1]
altmult_accum auto_generated/mult_atom.observablesigna_regout signa
altmult_accum auto_generated/mult_atom.observablesignb_regout signb
altmult_accum auto_generated/mult_atom.observablesigna_pipeline_regout signa_pipe
altmult_accum auto_generated/mult_atom.observablesignb_pipeline_regout signb_pipe
altmult_accum auto_generated/mult_atom.observableaddnsub0_regout addsub
altmult_accum auto_generated/mult_atom.observablemultabround_regout[%1] mult_round[%1]
altmult_accum auto_generated/mult_atom.observablemultabsaturate_regout[%1] mult_saturation[%1]
altmult_accum auto_generated/mult_atom.dataout[%1] mult_out_ff[%1]
altmult_accum auto_generated/multout_atom.observableround0_regout[%1] accum_round[%1]
altmult_accum auto_generated/multout_atom.observableround0_pipeline_regout[%1] accum_round_pipe[%1]
altmult_accum auto_generated/multout_atom.overflow overflow
altmult_accum auto_generated/multout_atom.result[%1] add_out_ff[%1]
almult_accum auto_generated/multiply_block/scan_chain_a_reg[%1] mult_in_a_ff[%1]
altmult_accum auto_generated/multiply_block/external_dataa_registers[%1] mult_in_a_ff[%1]
altmult_accum auto_generated/multiply_block/external_datab_registers[%1] mult_in_b_ff[%1]
altmult_accum auto_generated/multiply_block/scan_chain_b_reg[%1] mult_in_b_ff[%1]
altmult_accum auto_generated/x_signa_reg signa
altmult_accum auto_generated/multiply_block/external_signa_registers signa
altmult_accum auto_generated/x_signb_reg signb
altmult_accum auto_generated/multiply_block/external_signb_registers signb
altmult_accum auto_generated/multiply_block/mac_mult2/signb_n signb
altmult_accum auto_generated/multiply_block/mac_mult2/signa_n signa
altmult_accum auto_generated/result[%1] add_out_ff[%1]
altmult_accum auto_generated/overflow overflow
#
altmult_add auto_generated/mac_mult%1.observablesigna_regout signa
altmult_add auto_generated/mac_mult%1.observablesignb_regout signb
altmult_add auto_generated/mac_mult%1.observablesigna_pipeline_regout signa_pipe
altmult_add auto_generated/mac_mult%1.observablesignb_pipeline_regout signb_pipe
altmult_add auto_generated/mac_mult%1.observableaddnsub0_regout addsub1
altmult_add auto_generated/mac_mult%1.observableaddnsub1_regout addsub3
altmult_add auto_generated/mac_mult%1.observableaddnsub0_pipeline_regout addsub1_pipe
altmult_add auto_generated/mac_mult%1.observableaddnsub1_pipeline_regout addsub3_pipe
altmult_add auto_generated/mac_mult%1.dataa[%2] mult[%1]_in_a_ff[%2]
altmult_add auto_generated/mac_mult%1.datab[%2] mult[%1]_in_b_ff[%2]
altmult_add auto_generated/mac_mult%1.dataout[%2] mult[%1]_out_ff[%2]
altmult_add auto_generated/mac_out%1.dataout[%2] add_out_ff[%2]
altmult_add auto_generated/mac_out%1.observablemultcdround_regout[%2] mult23_round[%2]
altmult_add auto_generated/mac_out%1.observablemultabround_regout[%2] mult01_round[%2]
altmult_add auto_generated/mac_out%1.observablemultabsaturate_regout[%2] mult01_saturation[%2]
altmult_add auto_generated/mac_out%1.observablemultcdsaturate_regout[%2] mult23_saturation[%2]
altmult_add auto_generated/mac_out%1.observableround0_regout[%2] addnsub1_round[%2]
altmult_add auto_generated/mac_out%1.observableround0_pipeline_regout[%2] addnsub1_round_pipe[%2]
altmult_add auto_generated/mac_out%1.observableround1_regout[%2] addnsub3_round[%2]
altmult_add auto_generated/mac_out%1.observableround0_pipeline_regout[%2] addnsub3_round_pipe[%2]
altmult_add auto_generated/mac_mult1.dataout[%1] m1_dout[%1]
altmult_add auto_generated/mac_mult2.dataout[%1] m2_dout[%1]
altmult_add auto_generated/mac_mult3.dataout[%1] m3_dout[%1]
altmult_add auto_generated/mac_mult4.dataout[%1] m4_dout[%1]
altmult_add auto_generated/result[%1] dout[%1]
altmult_add auto_generated/mac_mult1/signa_n signa
altmult_add auto_generated/mac_mult2/signa_n signa
altmult_add auto_generated/mac_mult3/signa_n signa
altmult_add auto_generated/mac_mult4/signa_n signa
altmult_add auto_generated/mac_out5/signa_n signa
altmult_add auto_generated/mac_mult1/signb_n signb
altmult_add auto_generated/mac_mult2/signb_n signb
altmult_add auto_generated/mac_mult3/signb_n signb
altmult_add auto_generated/mac_mult4/signb_n signb
altmult_add auto_generated/mac_out5/signb_n signb
#
altddio_bidir ddio_in[%1]/ioatom.ddioregout ddi_l[%1]
altddio_bidir ddio_in[%1]/ioatom.in_dff ddi_h[%1]
altddio_bidir ddio_out[%1]/ioatom.out_dff ddo_h[%1]
altddio_bidir ddio_out[%1]/ioatom.oe_dff ddo_en[%1]
altddio_bidir input_cell_H[%1] ddi_h[%1]
altddio_bidir input_cell_L[%1] ddi_l[%1]
altddio_bidir input_latch_L[%1] ddi_in[%1]
altddio_bidir ddio_out[%1]/ioatom.out1_dff ddo_l[%1]
altddio_bidir ddio_out[%1]/ioatom.oe1_dff ddo_enps[%1]
altddio_bidir ddio_in[%1]/ioatom.regout ddi_in[%1]
#
altddio_in ddio_in[%1]/ioatom.ddioregout ddi_l[%1]
altddio_in ddio_in[%1]/ioatom.regout ddi_in[%1]
altddio_in ddio_in[%1]/ioatom.in_dff ddi_h[%1]
altddio_in input_cell_H[%1] ddi_h[%1]
altddio_in input_cell_L[%1] ddi_l[%1]
altddio_in input_latch_L[%1] ddi_in[%1]
#
altddio_out ddio_out[%1]/ioatom.out1_dff ddo_l[%1]
altddio_out ddio_out[%1]/ioatom.out_dff ddo_h[%1]
altddio_out ddio_out[%1]/ioatom.oe_dff ddo_en[%1]
altddio_out ddio_out[%1]/ioatom.oe1_dff ddo_enps[%1]
