# system info AvalonJTAG2Memory on 2016.08.23.14:15:14
system_info:
name,value
DEVICE,5CGXFC3B6F23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1471954383
#
#
# Files generated for AvalonJTAG2Memory on 2016.08.23.14:15:14
files:
filepath,kind,attributes,module,is_top
simulation/AvalonJTAG2Memory.vhd,VHDL,,AvalonJTAG2Memory,true
simulation/submodules/AvalonJTAG2Memory_master_0.vhd,VHDL,,AvalonJTAG2Memory_master_0,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/AvalonJTAG2Memory_master_0_timing_adt.vho,VHDL,,AvalonJTAG2Memory_master_0_timing_adt,false
simulation/submodules/AvalonJTAG2Memory_master_0_fifo.vho,VHDL,,AvalonJTAG2Memory_master_0_fifo,false
simulation/submodules/AvalonJTAG2Memory_master_0_b2p.vho,VHDL,,AvalonJTAG2Memory_master_0_b2p,false
simulation/submodules/AvalonJTAG2Memory_master_0_p2b.vho,VHDL,,AvalonJTAG2Memory_master_0_p2b,false
simulation/submodules/AvalonJTAG2Memory_master_0_transacto.vho,VHDL,,AvalonJTAG2Memory_master_0_transacto,false
simulation/submodules/AvalonJTAG2Memory_master_0_b2p_adapter.vho,VHDL,,AvalonJTAG2Memory_master_0_b2p_adapter,false
simulation/submodules/AvalonJTAG2Memory_master_0_p2b_adapter.vho,VHDL,,AvalonJTAG2Memory_master_0_p2b_adapter,false
simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
AvalonJTAG2Memory.master_0,AvalonJTAG2Memory_master_0
AvalonJTAG2Memory.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
AvalonJTAG2Memory.master_0.timing_adt,AvalonJTAG2Memory_master_0_timing_adt
AvalonJTAG2Memory.master_0.fifo,AvalonJTAG2Memory_master_0_fifo
AvalonJTAG2Memory.master_0.b2p,AvalonJTAG2Memory_master_0_b2p
AvalonJTAG2Memory.master_0.p2b,AvalonJTAG2Memory_master_0_p2b
AvalonJTAG2Memory.master_0.transacto,AvalonJTAG2Memory_master_0_transacto
AvalonJTAG2Memory.master_0.b2p_adapter,AvalonJTAG2Memory_master_0_b2p_adapter
AvalonJTAG2Memory.master_0.p2b_adapter,AvalonJTAG2Memory_master_0_p2b_adapter
AvalonJTAG2Memory.master_0.rst_controller,altera_reset_controller
