$date
	Sun Oct 23 01:49:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#782784
b1001 !
1"
#782786
b1001 &
b1001 %
1$
#782787
0"
#782790
b11100 &
b11100 %
#782794
b1110 &
b1110 %
#782798
b111 &
b111 %
#782802
b10110 &
b10110 %
#782806
b1011 &
b1011 %
#782810
b100010 &
b100010 %
#782814
b10001 &
b10001 %
#782818
b110100 &
b110100 %
#782822
b11010 &
b11010 %
#782826
b1101 &
b1101 %
#782830
b101000 &
b101000 %
#782834
b10100 &
b10100 %
#782838
b1010 &
b1010 %
#782842
b101 &
b101 %
#782846
b10000 &
b10000 %
#782850
b1000 &
b1000 %
#782854
b100 &
b100 %
#782858
b10 &
b10 %
#782862
b1 &
1#
b1 %
#782866
b0 &
b0 %
0#
0$
#1861498
b11000 &
b11000 %
1$
b11000 !
1"
#1861499
0"
#1861502
b1100 &
b1100 %
#1861506
b110 &
b110 %
#1861510
b11 &
b11 %
#1861514
b1010 &
b1010 %
#1861518
b101 &
b101 %
#1861522
b10000 &
b10000 %
#1861526
b1000 &
b1000 %
#1861530
b100 &
b100 %
#1861534
b10 &
b10 %
#1861538
b1 &
b1 %
1#
#1861542
b0 &
0#
b0 %
0$
#2857037
b10000 !
1"
#2857038
b10000 &
b10000 %
1$
#2857039
0"
#2857042
b1000 &
b1000 %
#2857046
b100 &
b100 %
#2857050
b10 &
b10 %
#2857054
b1 &
1#
b1 %
#2857058
b0 &
b0 %
0#
0$
#4500012
