name: fpga_lpddr2_s0
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/fpga_lpddr2_s0.v (41601)
generated files (children of this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_sequencer_rst.sv (3274)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v (85354)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v (32957)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_mgr.sv (36324)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_siii_wrapper.sv (4704)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_siii_phase_decode.v (11473)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_sv_wrapper.sv (7107)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_sv_phase_decode.v (3939)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_acv_wrapper.sv (5334)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_acv_phase_decode.v (2503)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_reg_file.v (2545)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_reg_file.sv (7189)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_mm_bridge.v (11619)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_simple_avalon_mm_bridge.sv (4129)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_trk_mgr.sv (47260)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv (2997)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0.v (224630)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_master_translator.sv (21304)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_slave_translator.sv (17186)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_master_agent.sv (12421)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_slave_agent.sv (28311)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_burst_uncompressor.sv (13480)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_sc_fifo.v (34467)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv (8703)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv (7707)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv (8199)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv (7612)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv (7902)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv (7541)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv (5422)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv (3569)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv (4201)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv (12131)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv (2988)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv (13055)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv (2983)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv (11451)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1.v (102246)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv (8187)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv (7529)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_traffic_limiter.sv (38700)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_reorder_memory.sv (11344)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_sc_fifo.v (34467)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_st_pipeline_base.v (4705)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv (4164)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv (2980)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv (3561)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv (11443)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_irq_mapper.sv (1693)
Instantiates the following:
   sequencer_rst : altera_mem_if_sequencer_rst
   cpu_inst : altera_mem_if_sequencer_cpu_cv_synth_cpu_inst
   sequencer_scc_mgr_inst : sequencer_scc_mgr
   sequencer_reg_file_inst : sequencer_reg_file
   trk_mm_bridge : altera_avalon_mm_bridge
   hphy_bridge : altera_mem_if_simple_avalon_mm_bridge
   sequencer_trk_mgr_inst : sequencer_trk_mgr
   sequencer_mem : altera_mem_if_sequencer_mem_no_ifdef_params
   mm_interconnect_0 : fpga_lpddr2_s0_mm_interconnect_0
   mm_interconnect_1 : fpga_lpddr2_s0_mm_interconnect_1
   irq_mapper : fpga_lpddr2_s0_irq_mapper
 
name: altera_mem_if_sequencer_rst
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_sequencer_rst.sv (3274)
 
name: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v (85354)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v (32957)
 
name: sequencer_scc_mgr
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_mgr.sv (36324)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_siii_wrapper.sv (4704)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_siii_phase_decode.v (11473)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_sv_wrapper.sv (7107)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_sv_phase_decode.v (3939)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_acv_wrapper.sv (5334)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_acv_phase_decode.v (2503)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_scc_reg_file.v (2545)
 
name: sequencer_reg_file
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_reg_file.sv (7189)
 
name: altera_avalon_mm_bridge
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_mm_bridge.v (11619)
 
name: altera_mem_if_simple_avalon_mm_bridge
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_simple_avalon_mm_bridge.sv (4129)
 
name: sequencer_trk_mgr
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/sequencer_trk_mgr.sv (47260)
 
name: altera_mem_if_sequencer_mem_no_ifdef_params
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv (2997)
 
name: fpga_lpddr2_s0_mm_interconnect_0
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0.v (224630)
generated files (children of this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_master_translator.sv (21304)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_slave_translator.sv (17186)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_master_agent.sv (12421)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_slave_agent.sv (28311)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_burst_uncompressor.sv (13480)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_sc_fifo.v (34467)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv (8703)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv (7707)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv (8199)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv (7612)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv (7902)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv (7541)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv (5422)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv (3569)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv (4201)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv (12131)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv (2988)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv (13055)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv (2983)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv (11451)
Instantiates the following:
   cpu_inst_data_master_translator, cpu_inst_instruction_master_translator, sequencer_trk_mgr_inst_trkm_translator : altera_merlin_master_translator
   trk_mm_bridge_s0_translator, hphy_bridge_s0_translator, sequencer_mem_s1_translator, sequencer_trk_mgr_inst_trks_translator : altera_merlin_slave_translator
   cpu_inst_data_master_translator_avalon_universal_master_0_agent, cpu_inst_instruction_master_translator_avalon_universal_master_0_agent, sequencer_trk_mgr_inst_trkm_translator_avalon_universal_master_0_agent : altera_merlin_master_agent
   trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent, hphy_bridge_s0_translator_avalon_universal_slave_0_agent, sequencer_mem_s1_translator_avalon_universal_slave_0_agent, sequencer_trk_mgr_inst_trks_translator_avalon_universal_slave_0_agent : altera_merlin_slave_agent
   trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo, hphy_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo, sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo, sequencer_trk_mgr_inst_trks_translator_avalon_universal_slave_0_agent_rsp_fifo : altera_avalon_sc_fifo
   addr_router : fpga_lpddr2_s0_mm_interconnect_0_addr_router
   addr_router_001 : fpga_lpddr2_s0_mm_interconnect_0_addr_router_001
   addr_router_002 : fpga_lpddr2_s0_mm_interconnect_0_addr_router_002
   id_router, id_router_001 : fpga_lpddr2_s0_mm_interconnect_0_id_router
   id_router_002 : fpga_lpddr2_s0_mm_interconnect_0_id_router_002
   id_router_003 : fpga_lpddr2_s0_mm_interconnect_0_id_router_003
   cmd_xbar_demux : fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux
   cmd_xbar_demux_001, rsp_xbar_demux_003 : fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001
   cmd_xbar_demux_002, rsp_xbar_demux, rsp_xbar_demux_001, rsp_xbar_demux_002 : fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002
   cmd_xbar_mux, cmd_xbar_mux_001, cmd_xbar_mux_002 : fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux
   cmd_xbar_mux_003 : fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003
   rsp_xbar_mux : fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux
   rsp_xbar_mux_001 : fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001
   rsp_xbar_mux_002 : fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002
 
name: fpga_lpddr2_s0_mm_interconnect_1
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1.v (102246)
generated files (children of this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_master_translator.sv (21304)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_slave_translator.sv (17186)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_master_agent.sv (12421)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_slave_agent.sv (28311)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_burst_uncompressor.sv (13480)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_sc_fifo.v (34467)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv (8187)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv (7529)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_traffic_limiter.sv (38700)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_reorder_memory.sv (11344)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_sc_fifo.v (34467)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_st_pipeline_base.v (4705)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv (4164)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv (2980)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv (3561)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv (11443)
Instantiates the following:
   trk_mm_bridge_m0_translator : altera_merlin_master_translator
   sequencer_scc_mgr_inst_avl_translator, sequencer_reg_file_inst_avl_translator : altera_merlin_slave_translator
   trk_mm_bridge_m0_translator_avalon_universal_master_0_agent : altera_merlin_master_agent
   sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent, sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent : altera_merlin_slave_agent
   sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo, sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo : altera_avalon_sc_fifo
   addr_router : fpga_lpddr2_s0_mm_interconnect_1_addr_router
   id_router, id_router_001 : fpga_lpddr2_s0_mm_interconnect_1_id_router
   limiter : altera_merlin_traffic_limiter
   cmd_xbar_demux : fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux
   cmd_xbar_mux, cmd_xbar_mux_001 : fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux
   rsp_xbar_demux, rsp_xbar_demux_001 : fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux
   rsp_xbar_mux : fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux
 
name: fpga_lpddr2_s0_irq_mapper
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_irq_mapper.sv (1693)
 
name: altera_merlin_master_translator
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_master_translator.sv (21304)
 
name: altera_merlin_slave_translator
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_slave_translator.sv (17186)
 
name: altera_merlin_master_agent
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_master_agent.sv (12421)
 
name: altera_merlin_slave_agent
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_slave_agent.sv (28311)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_burst_uncompressor.sv (13480)
 
name: altera_avalon_sc_fifo
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_sc_fifo.v (34467)
 
name: fpga_lpddr2_s0_mm_interconnect_0_addr_router
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv (8703)
 
name: fpga_lpddr2_s0_mm_interconnect_0_addr_router_001
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv (7707)
 
name: fpga_lpddr2_s0_mm_interconnect_0_addr_router_002
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv (8199)
 
name: fpga_lpddr2_s0_mm_interconnect_0_id_router
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv (7612)
 
name: fpga_lpddr2_s0_mm_interconnect_0_id_router_002
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv (7902)
 
name: fpga_lpddr2_s0_mm_interconnect_0_id_router_003
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv (7541)
 
name: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv (5422)
 
name: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv (3569)
 
name: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv (4201)
 
name: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv (12131)
 
name: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv (2988)
 
name: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv (13055)
 
name: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv (2983)
 
name: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv (11451)
 
name: fpga_lpddr2_s0_mm_interconnect_1_addr_router
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv (8187)
 
name: fpga_lpddr2_s0_mm_interconnect_1_id_router
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv (7529)
 
name: altera_merlin_traffic_limiter
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_traffic_limiter.sv (38700)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_reorder_memory.sv (11344)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_sc_fifo.v (34467)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_st_pipeline_base.v (4705)
 
name: fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv (4164)
 
name: fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv (2980)
 
name: fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv (3561)
 
name: fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux
generated files (just this core):
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv (9530)
   F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv (11443)
 
 
 [Debug] fpga_lpddr2_s0.avl_clk: Timing: ELA:1/0.001s
 [Debug] fpga_lpddr2_s0.sequencer_rst: Timing: VAL:1/0.001s ELA:1/0.065s
 [Debug] fpga_lpddr2_s0.cpu_inst: Timing: VAL:10/0.001s/0.005s ELA:10/0.018s/0.143s
 [Debug] fpga_lpddr2_s0.sequencer_scc_mgr_inst: Timing: VAL:1/0.001s ELA:1/0.003s
 [Debug] fpga_lpddr2_s0.sequencer_reg_file_inst: Timing: VAL:1/0.001s ELA:1/0.001s
 [Debug] fpga_lpddr2_s0.trk_mm_bridge: Timing: ELA:2/0.002s/0.003s
 [Debug] fpga_lpddr2_s0.hphy_bridge: Timing: VAL:1/0.001s ELA:1/0.011s
 [Debug] fpga_lpddr2_s0.sequencer_trk_mgr_inst: Timing: VAL:2/0.000s/0.000s ELA:2/0.003s/0.004s
 [Debug] fpga_lpddr2_s0.sequencer_mem: Timing: VAL:2/0.001s/0.001s ELA:2/0.002s/0.003s
 [Debug] fpga_lpddr2_s0.scc_clk: Timing: ELA:1/0.001s
 [Debug] fpga_lpddr2_s0.scc_reset: Timing: ELA:1/0.001s
 [Debug] fpga_lpddr2_s0: Timing: VAL:1/0.002s COM:1/1.335s
 [Info] fpga_lpddr2_s0: Generating <b>qsys_sequencer_110</b> "<b>fpga_lpddr2_s0</b>" for QUARTUS_SYNTH
 [Debug] fpga_lpddr2_s0: queue size: 0 starting:qsys_sequencer_110 "fpga_lpddr2_s0"
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform: PipelineBridgeSwap
 [Info] pipeline_bridge_swap_transform: After transform: <b>11</b> modules, <b>27</b> connections
 [Debug] Transform: ClockCrossingBridgeSwap
 [Debug] Transform: QsysBetaIPSwap
 [Debug] Transform: CustomInstructionTransform
 [Info] No custom instruction connections, skipping transform 
 [Debug] Transform: MMTransform
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>7</b> modules, <b>17</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_translator_transform: After transform: <b>14</b> modules, <b>38</b> connections
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform merlin_domain_transform not run on matched interfaces cpu_inst.data_master and cpu_inst_data_master_translator.avalon_anti_master_0
 [Debug] Transform merlin_domain_transform not run on matched interfaces cpu_inst.instruction_master and cpu_inst_instruction_master_translator.avalon_anti_master_0
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_trk_mgr_inst.trkm and sequencer_trk_mgr_inst_trkm_translator.avalon_anti_master_0
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform merlin_domain_transform not run on matched interfaces trk_mm_bridge_s0_translator.avalon_anti_slave_0 and trk_mm_bridge.s0
 [Debug] Transform merlin_domain_transform not run on matched interfaces hphy_bridge_s0_translator.avalon_anti_slave_0 and hphy_bridge.s0
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_mem_s1_translator.avalon_anti_slave_0 and sequencer_mem.s1
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_trk_mgr_inst_trks_translator.avalon_anti_slave_0 and sequencer_trk_mgr_inst.trks
 [Info] merlin_domain_transform: After transform: <b>26</b> modules, <b>100</b> connections
 [Debug] Transform: RouterTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_router_transform: After transform: <b>33</b> modules, <b>121</b> connections
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_network_to_switch_transform: After transform: <b>46</b> modules, <b>149</b> connections
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_clock_and_reset_bridge_transform: After transform: <b>49</b> modules, <b>196</b> connections
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_hierarchy_transform: After transform: <b>12</b> modules, <b>30</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>5</b> modules, <b>8</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_translator_transform: After transform: <b>8</b> modules, <b>17</b> connections
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform merlin_domain_transform not run on matched interfaces trk_mm_bridge.m0 and trk_mm_bridge_m0_translator.avalon_anti_master_0
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_scc_mgr_inst_avl_translator.avalon_anti_slave_0 and sequencer_scc_mgr_inst.avl
 [Debug] Transform merlin_domain_transform not run on matched interfaces sequencer_reg_file_inst_avl_translator.avalon_anti_slave_0 and sequencer_reg_file_inst.avl
 [Info] merlin_domain_transform: After transform: <b>14</b> modules, <b>46</b> connections
 [Debug] Transform: RouterTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_router_transform: After transform: <b>17</b> modules, <b>55</b> connections
 [Debug] Transform: TrafficLimiterTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_traffic_limiter_transform: After transform: <b>18</b> modules, <b>59</b> connections
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_network_to_switch_transform: After transform: <b>23</b> modules, <b>69</b> connections
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Info] limiter_update_transform: After transform: <b>23</b> modules, <b>70</b> connections
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_clock_and_reset_bridge_transform: After transform: <b>25</b> modules, <b>93</b> connections
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_hierarchy_transform: After transform: <b>13</b> modules, <b>33</b> connections
 [Info] merlin_mm_transform: After transform: <b>13</b> modules, <b>33</b> connections
 [Debug] Transform: InterruptMapperTransform
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Info] merlin_interrupt_mapper_transform: After transform: <b>14</b> modules, <b>36</b> connections
 [Debug] Transform: InterruptSyncTransform
 [Debug] Transform: InterruptFanoutTransform
 [Debug] Transform: AvalonStreamingTransform
 [Debug] Transform: ResetAdaptation
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>altera_mem_if_sequencer_rst</b> "<b>submodules/altera_mem_if_sequencer_rst</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>altera_mem_if_sequencer_cpu</b> "<b>submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>sequencer_scc_mgr_110</b> "<b>submodules/sequencer_scc_mgr</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>sequencer_reg_file_111</b> "<b>submodules/sequencer_reg_file</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>altera_avalon_mm_bridge</b> "<b>submodules/altera_avalon_mm_bridge</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>altera_mem_if_simple_avalon_mm_bridge</b> "<b>submodules/altera_mem_if_simple_avalon_mm_bridge</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>sequencer_trk_mgr</b> "<b>submodules/sequencer_trk_mgr</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>altera_mem_if_sequencer_mem</b> "<b>submodules/altera_mem_if_sequencer_mem_no_ifdef_params</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>altera_merlin_interconnect_wrapper</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>altera_merlin_interconnect_wrapper</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1</b>"
 [Debug] fpga_lpddr2_s0: "<b>fpga_lpddr2_s0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/fpga_lpddr2_s0_irq_mapper</b>"
 [Debug] fpga_lpddr2_s0: queue size: 10 starting:altera_mem_if_sequencer_rst "submodules/altera_mem_if_sequencer_rst"
 [Info] sequencer_rst: "<b>fpga_lpddr2_s0</b>" instantiated <b>altera_mem_if_sequencer_rst</b> "<b>sequencer_rst</b>"
 [Debug] fpga_lpddr2_s0: queue size: 9 starting:altera_mem_if_sequencer_cpu "submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst"
 [Info] cpu_inst: "<b>fpga_lpddr2_s0</b>" instantiated <b>altera_mem_if_sequencer_cpu</b> "<b>cpu_inst</b>"
 [Debug] fpga_lpddr2_s0: queue size: 8 starting:sequencer_scc_mgr_110 "submodules/sequencer_scc_mgr"
 [Info] sequencer_scc_mgr_inst: "<b>fpga_lpddr2_s0</b>" instantiated <b>sequencer_scc_mgr_110</b> "<b>sequencer_scc_mgr_inst</b>"
 [Debug] fpga_lpddr2_s0: queue size: 7 starting:sequencer_reg_file_111 "submodules/sequencer_reg_file"
 [Info] sequencer_reg_file_inst: "<b>fpga_lpddr2_s0</b>" instantiated <b>sequencer_reg_file_111</b> "<b>sequencer_reg_file_inst</b>"
 [Debug] fpga_lpddr2_s0: queue size: 6 starting:altera_avalon_mm_bridge "submodules/altera_avalon_mm_bridge"
 [Info] trk_mm_bridge: "<b>fpga_lpddr2_s0</b>" instantiated <b>altera_avalon_mm_bridge</b> "<b>trk_mm_bridge</b>"
 [Debug] fpga_lpddr2_s0: queue size: 5 starting:altera_mem_if_simple_avalon_mm_bridge "submodules/altera_mem_if_simple_avalon_mm_bridge"
 [Info] hphy_bridge: "<b>fpga_lpddr2_s0</b>" instantiated <b>altera_mem_if_simple_avalon_mm_bridge</b> "<b>hphy_bridge</b>"
 [Debug] fpga_lpddr2_s0: queue size: 4 starting:sequencer_trk_mgr "submodules/sequencer_trk_mgr"
 [Info] sequencer_trk_mgr_inst: "<b>fpga_lpddr2_s0</b>" instantiated <b>sequencer_trk_mgr</b> "<b>sequencer_trk_mgr_inst</b>"
 [Debug] fpga_lpddr2_s0: queue size: 3 starting:altera_mem_if_sequencer_mem "submodules/altera_mem_if_sequencer_mem_no_ifdef_params"
 [Info] sequencer_mem: "<b>fpga_lpddr2_s0</b>" instantiated <b>altera_mem_if_sequencer_mem</b> "<b>sequencer_mem</b>"
 [Debug] fpga_lpddr2_s0: queue size: 2 starting:altera_merlin_interconnect_wrapper "submodules/fpga_lpddr2_s0_mm_interconnect_0"
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform: PipelineBridgeSwap
 [Info] pipeline_bridge_swap_transform: After transform: <b>42</b> modules, <b>134</b> connections
 [Debug] Transform: ClockCrossingBridgeSwap
 [Debug] Transform: QsysBetaIPSwap
 [Debug] Transform: CustomInstructionTransform
 [Info] No custom instruction connections, skipping transform 
 [Debug] Transform: MMTransform
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>42</b> modules, <b>134</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>42</b> modules, <b>134</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>42</b> modules, <b>134</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>42</b> modules, <b>134</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>42</b> modules, <b>134</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>42</b> modules, <b>134</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>42</b> modules, <b>134</b> connections
 [Debug] Transform: InterruptMapperTransform
 [Debug] Transform: InterruptSyncTransform
 [Debug] Transform: InterruptFanoutTransform
 [Debug] Transform: AvalonStreamingTransform
 [Debug] Transform: ResetAdaptation
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_003</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001</b>"
 [Debug] mm_interconnect_0: "<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002</b>"
 [Info] mm_interconnect_0: "<b>fpga_lpddr2_s0</b>" instantiated <b>altera_merlin_interconnect_wrapper</b> "<b>mm_interconnect_0</b>"
 [Debug] fpga_lpddr2_s0: queue size: 40 starting:altera_merlin_interconnect_wrapper "submodules/fpga_lpddr2_s0_mm_interconnect_1"
 [Progress] min: 0
 [Progress] max: 1
 [Progress] current: 1
 [Debug] Transform: PipelineBridgeSwap
 [Info] pipeline_bridge_swap_transform: After transform: <b>20</b> modules, <b>62</b> connections
 [Debug] Transform: ClockCrossingBridgeSwap
 [Debug] Transform: QsysBetaIPSwap
 [Debug] Transform: CustomInstructionTransform
 [Info] No custom instruction connections, skipping transform 
 [Debug] Transform: MMTransform
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>20</b> modules, <b>62</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>20</b> modules, <b>62</b> connections
 [Debug] Transform: InitialInterconnectTransform
 [Info] merlin_initial_interconnect_transform: After transform: <b>0</b> modules, <b>0</b> connections
 [Debug] Transform: TerminalIdAssignmentUpdateTransform
 [Debug] Transform: DefaultSlaveTransform
 [Debug] Transform: TranslatorTransform
 [Info] No Avalon connections, skipping transform 
 [Debug] Transform: IDPadTransform
 [Debug] Transform: DomainTransform
 [Debug] Transform: RouterTransform
 [Debug] Transform: TrafficLimiterTransform
 [Debug] Transform: BurstTransform
 [Debug] Transform: TreeTransform
 [Debug] Transform: NetworkToSwitchTransform
 [Debug] Transform: WidthTransform
 [Debug] Transform: RouterTableTransform
 [Debug] Transform: ThreadIDMappingTableTransform
 [Debug] Transform: ClockCrossingTransform
 [Debug] Transform: PipelineTransform
 [Debug] Transform: SpotPipelineTransform
 [Debug] Transform: PerformanceMonitorTransform
 [Debug] Transform: TrafficLimiterUpdateTransform
 [Debug] Transform: InsertClockAndResetBridgesTransform
 [Debug] Transform: InterconnectConnectionsTagger
 [Debug] Transform: HierarchyTransform
 [Info] merlin_hierarchy_transform: After transform: <b>20</b> modules, <b>62</b> connections
 [Debug] Transform: InterruptMapperTransform
 [Debug] Transform: InterruptSyncTransform
 [Debug] Transform: InterruptFanoutTransform
 [Debug] Transform: AvalonStreamingTransform
 [Debug] Transform: ResetAdaptation
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_addr_router</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_id_router</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_id_router</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux</b>"
 [Debug] mm_interconnect_1: "<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux</b>"
 [Info] mm_interconnect_1: "<b>fpga_lpddr2_s0</b>" instantiated <b>altera_merlin_interconnect_wrapper</b> "<b>mm_interconnect_1</b>"
 [Debug] fpga_lpddr2_s0: queue size: 57 starting:altera_irq_mapper "submodules/fpga_lpddr2_s0_irq_mapper"
 [Info] irq_mapper: "<b>fpga_lpddr2_s0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"
 [Debug] fpga_lpddr2_s0: queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"
 [Info] cpu_inst_data_master_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_inst_data_master_translator</b>"
 [Debug] fpga_lpddr2_s0: queue size: 53 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"
 [Info] trk_mm_bridge_s0_translator: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>trk_mm_bridge_s0_translator</b>"
 [Debug] fpga_lpddr2_s0: queue size: 49 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"
 [Info] cpu_inst_data_master_translator_avalon_universal_master_0_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_inst_data_master_translator_avalon_universal_master_0_agent</b>"
 [Debug] fpga_lpddr2_s0: queue size: 46 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"
 [Info] trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent</b>"
 [Debug] fpga_lpddr2_s0: queue size: 45 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"
 [Info] trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo: "<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>trk_mm_bridge_s0_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"
 [Debug] fpga_lpddr2_s0: queue size: 38 starting:altera_merlin_router "submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router"
 [Info] addr_router: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"
 [Debug] fpga_lpddr2_s0: queue size: 37 starting:altera_merlin_router "submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001"
 [Info] addr_router_001: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"
 [Debug] fpga_lpddr2_s0: queue size: 36 starting:altera_merlin_router "submodules/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002"
 [Info] addr_router_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"
 [Debug] fpga_lpddr2_s0: queue size: 35 starting:altera_merlin_router "submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router"
 [Info] id_router: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"
 [Debug] fpga_lpddr2_s0: queue size: 33 starting:altera_merlin_router "submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_002"
 [Info] id_router_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_002</b>"
 [Debug] fpga_lpddr2_s0: queue size: 32 starting:altera_merlin_router "submodules/fpga_lpddr2_s0_mm_interconnect_0_id_router_003"
 [Info] id_router_003: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_003</b>"
 [Debug] fpga_lpddr2_s0: queue size: 31 starting:altera_merlin_demultiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux"
 [Info] cmd_xbar_demux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"
 [Debug] fpga_lpddr2_s0: queue size: 30 starting:altera_merlin_demultiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001"
 [Info] cmd_xbar_demux_001: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"
 [Debug] fpga_lpddr2_s0: queue size: 29 starting:altera_merlin_demultiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002"
 [Info] cmd_xbar_demux_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_002</b>"
 [Debug] fpga_lpddr2_s0: queue size: 28 starting:altera_merlin_multiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux"
 [Info] cmd_xbar_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"
 [Debug] fpga_lpddr2_s0: queue size: 25 starting:altera_merlin_multiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003"
 [Info] cmd_xbar_mux_003: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_003</b>"
 [Info] Reusing file <b>F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] fpga_lpddr2_s0: queue size: 20 starting:altera_merlin_multiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux"
 [Info] rsp_xbar_mux: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"
 [Info] Reusing file <b>F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] fpga_lpddr2_s0: queue size: 19 starting:altera_merlin_multiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001"
 [Info] rsp_xbar_mux_001: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"
 [Info] Reusing file <b>F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] fpga_lpddr2_s0: queue size: 18 starting:altera_merlin_multiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002"
 [Info] rsp_xbar_mux_002: "<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_002</b>"
 [Info] Reusing file <b>F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] fpga_lpddr2_s0: queue size: 9 starting:altera_merlin_router "submodules/fpga_lpddr2_s0_mm_interconnect_1_addr_router"
 [Info] addr_router: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"
 [Debug] fpga_lpddr2_s0: queue size: 8 starting:altera_merlin_router "submodules/fpga_lpddr2_s0_mm_interconnect_1_id_router"
 [Info] id_router: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"
 [Debug] fpga_lpddr2_s0: queue size: 6 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"
 [Info] limiter: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"
 [Info] Reusing file <b>F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_avalon_sc_fifo.v</b>
 [Debug] fpga_lpddr2_s0: queue size: 5 starting:altera_merlin_demultiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux"
 [Info] cmd_xbar_demux: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"
 [Debug] fpga_lpddr2_s0: queue size: 4 starting:altera_merlin_multiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux"
 [Info] cmd_xbar_mux: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"
 [Info] Reusing file <b>F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Debug] fpga_lpddr2_s0: queue size: 2 starting:altera_merlin_demultiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux"
 [Info] rsp_xbar_demux: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"
 [Debug] fpga_lpddr2_s0: queue size: 0 starting:altera_merlin_multiplexer "submodules/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux"
 [Info] rsp_xbar_mux: "<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"
 [Info] Reusing file <b>F:/SVN/C5G/cd/CD_HWrevB/Demonstrations/C5G_LPDDR2_RTL_Test/fpga_lpddr2_s0/submodules/altera_merlin_arbitrator.sv</b>
 [Info] fpga_lpddr2_s0: Done "<b>fpga_lpddr2_s0</b>" with 38 modules, 50 files, 971654 bytes
