module reg4(inCard, enable, reset, slow_clock, outCard)
    input: enable, reset, slow_clock;
    input [3:0] inCard;
    output: outCard[3:0];
    reg outCard;
    parameter N=4;
    
    always@(posedge clk) begin
        if(resetb)
            outCard <= 4'b0000;
        else if (enable) 
            outCard <= inCard;
    end
endmodule
    
    
