Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B5CD6ABD0EC
	for <lists+qemu-devel@lfdr.de>; Tue, 20 May 2025 09:52:21 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1uHHkY-0008Nn-JK; Tue, 20 May 2025 03:50:58 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <ajones@ventanamicro.com>)
 id 1uHHkS-0008NV-SQ
 for qemu-devel@nongnu.org; Tue, 20 May 2025 03:50:52 -0400
Received: from mail-wm1-x333.google.com ([2a00:1450:4864:20::333])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <ajones@ventanamicro.com>)
 id 1uHHkQ-0005h1-1x
 for qemu-devel@nongnu.org; Tue, 20 May 2025 03:50:52 -0400
Received: by mail-wm1-x333.google.com with SMTP id
 5b1f17b1804b1-442d146a1aaso49860885e9.1
 for <qemu-devel@nongnu.org>; Tue, 20 May 2025 00:50:49 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1747727448; x=1748332248; darn=nongnu.org;
 h=in-reply-to:content-disposition:mime-version:references:message-id
 :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to;
 bh=0Y6szRnNvmlx1fAGhc0JFuyMagCWgr9xJm01r7JkVus=;
 b=IBuH2opK5iczDmTJei9ZPLd5/uoIVCLdVnEUrVe47bzD0DNL4sQ1Z30qKXUABUxwvS
 P3ot4VAsBDYuhxA5h8wTR4Ab6QTk5yZ2xXShINSqDBrJAFRXrxCOBzVLlcXHnF2OsSHM
 2wlOo35ZJKH4KVRrZpPMfLBcxqa9yMMPe2YkgpKmbBDfYT1WR4mzDY8QPdWxvjteZdy5
 2QE3T8KOAdOOdgmUQNot6p3AqMDomgHIVJUiQ9qOpXBVkvWNs4Melm/H13KTrztbu0RB
 RofEKaxvW7QIQKdrorNzZ8LKBRW1FXEAFSjSAS0CQ7W/FVX4Oy4R4k/tbGg5zWdr81YI
 DZVg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1747727448; x=1748332248;
 h=in-reply-to:content-disposition:mime-version:references:message-id
 :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to;
 bh=0Y6szRnNvmlx1fAGhc0JFuyMagCWgr9xJm01r7JkVus=;
 b=Hk9pilmo18TRyOnGLPI7s92yWaLsKkLx5UGyoNWpC4rlEppD2NDO/yYAnSiuQOyq7A
 eGV4fUTl7509J2kO+1GHlUyFKpuE4qvE+74Dhk4Woaslt4Zrv5zRm/BXJJbz7NzdJ9io
 RvgENZ498nW+4OJJbVp02Y80ihvvLZVxc9k3U3GambqXLKijluxJh8idsAA/voDgQUUT
 rTecLOOl232f4EH5ME5aM/9b6Ib2S0UJqGRzj5/FMJ9MDDNtKdvBO+VoWnfCdalNwkKp
 vM0Cidbq9uva2qaQZCjnAkKAif74+DMFDDoIzvnuQjZZrpRJVBA9Apqsc+nO1BsZbxMD
 LHMg==
X-Forwarded-Encrypted: i=1;
 AJvYcCXZEji9tf+nGnO+ace5XFXULrddKyDotOKAcZYI7rSq9gRKEMKHwaJNA6z066X1OqRduDeQD485hdjE@nongnu.org
X-Gm-Message-State: AOJu0YyrE8np9GElFfRfjdKvYEUis6zkGncNyijNXzg6U7A4DzNtAoXu
 slIyxbak1frPo6MWQ0XS5ju5h2r4a02v84n4wzsUXWFOEeqoTDljBMC0fPgiV2iL9cc=
X-Gm-Gg: ASbGncvAcs0DBgO2q1CAv/V7CyVGO4nI2S9dY8VV/H5zJyvjP0+AWzXkZUf90eoK5qm
 jXspzevLJec9MVOUZ4U2kaU9KQ3otmD+QBLTwg0X9+Q5dyEOgf7HTqXhI6EWDTWkZ7JEo3W28Rp
 EEqCD0ZYTa0dJ8LUxaN0DWiNpD7ymZOQy38uQa9sFPpvdQVNGVauArhFgD9G6I/oq4Kwp9fnjy3
 9K7vi6AnumlwYKFUky7S/JaIl4WxayJLC4we5YomdVEorOkXS4OZgWGl+gkQEFpWcYohQB8CvrS
 zjlY1z/A/B1DefAu+FEXq7ejKx1niHqa0LWITsg=
X-Google-Smtp-Source: AGHT+IHogTBam7Je3NZsgDfxqL1RPgHIg+xig/0MeO5j2eueiWzG5BrcsdrsS77hn3i7Qa1u0ABmVQ==
X-Received: by 2002:a05:600c:3c82:b0:43d:1b74:e89a with SMTP id
 5b1f17b1804b1-445229b4341mr73471195e9.9.1747727447636; 
 Tue, 20 May 2025 00:50:47 -0700 (PDT)
Received: from localhost ([2a02:8308:a00c:e200::ce80])
 by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-447f78aeb56sm19691735e9.27.2025.05.20.00.50.46
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 20 May 2025 00:50:47 -0700 (PDT)
Date: Tue, 20 May 2025 09:50:46 +0200
From: Andrew Jones <ajones@ventanamicro.com>
To: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Cc: Alexandre Ghiti <alexghiti@rivosinc.com>, 
 Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, 
 Bin Meng <bin.meng@windriver.com>, Weiwei Li <liwei1518@gmail.com>, 
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org
Subject: Re: [PATCH RFC] target: riscv: Fix satp mode initialization based on
 profile
Message-ID: <20250520-c62c9918435e564c09f1042a@orel>
References: <20250516122319.4100121-1-alexghiti@rivosinc.com>
 <e86af5b2-7d8a-4503-8a5c-5ee2147aa850@ventanamicro.com>
 <20250519-a153c03e434d1bf31498eb01@orel>
 <c1368421-4441-4058-b78c-317d1d21d580@ventanamicro.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <c1368421-4441-4058-b78c-317d1d21d580@ventanamicro.com>
Received-SPF: pass client-ip=2a00:1450:4864:20::333;
 envelope-from=ajones@ventanamicro.com; helo=mail-wm1-x333.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Mon, May 19, 2025 at 02:15:05PM -0300, Daniel Henrique Barboza wrote:
> 
> 
> On 5/19/25 1:35 PM, Andrew Jones wrote:
> > On Mon, May 19, 2025 at 09:48:14AM -0300, Daniel Henrique Barboza wrote:
> > > 
> > > 
> > > On 5/16/25 9:23 AM, Alexandre Ghiti wrote:
> > > > The satp mode is set using the svXX properties, but that actually
> > > > restricts the satp mode to the minimum required by the profile and
> > > > prevents the use of higher satp modes.
> > > 
> > > For rva23s64, in "Optional Extensions" we'll find:
> > 
> > The keyword is "Optional". The profile should only set sv39 since that's
> > what rva23 (and rv22) have for the mandatory support. sv48 and sv57 are
> > both optional so, while the user should be allowed to turn them on, just
> > like other optional extensions, they shouldn't be on by default since we
> > don't set any optional extensions on by default.
> 
> What about satp validation for a profile? For both rva22 and rva23 the mandatory
> satp is sv39, but up to sv57 is also ok. Do we care if a sv64 CPU claims rva23
> support?

Is sv64 defined yet? I thought it's just a placeholder. Anyway, I'd expect
it to be like sv57 and sv48 in that each narrower width must be supported,
which means sv39 would also still be supported, and that means the cpu
could be rva23. If, OTOH, an sv64 cpu cannot support sv39, then the cpu
cannot have both, so it cannot be rva23. IOW, as long as sv39 is _also_
supported, then sv64 is OK to select and still be rva23.

> 
> I am aware that sv64 also means sv57 support but I'm worried about migration
> compatibility. Let's say we migrate between two hosts A and B that claim
> to be rva23 compliant. A is running sv64, B is running sv57. If the software
> running in A is actually using satp sv64 we can't migrate A to B.

A and B are incompatible already if A is '-cpu rva23,sv64=on' and B is
'-cpu rva23,sv57=on', so the migration manager should already disallow
that.

> 
> > 
> > So we don't want this change, but fixing any bugs with the first hart vs.
> > the other harts is of course necessary.
> 
> I'm working on it. I'll decouple the QMP bits (all the profile validation business
> is a QMP problem in the end) from the core CPU finalize logic. I'll send patches
> soon.

Great, thanks!

Another comment I thought of later that I should have put in my original
reply is that we of course want 'max' to default to the widest QEMU
supports. Then, users that want to ensure they get sv57 or sv64 without
having to explicitly add it to their command lines can use 'max'.
Specifying '-cpu rva23' means you just want the mandatory base of the
given profile and if you want more than that then you need to append each
optional extension explicitly. If we don't have that documented somewhere,
then maybe we should, in order to help clarify the intent.

Thanks,
drew

> 
> 
> Thanks,
> 
> Daniel
> 
> > 
> > Thanks,
> > drew
> > 
> > > 
> > > https://github.com/riscv/riscv-profiles/blob/main/src/rva23-profile.adoc
> > > 
> > > - Sv48 Page-based 48-bit virtual-memory system.
> > > - Sv57 Page-based 57-bit virtual-memory system.
> > > 
> > > So in theory we could go up to sv57 for rva23s64 (and rva22s64, just checked).
> > > Changing satp_mode to the maximum allowed seems sensible.
> > > 
> > > But allowing all satp modes to go in a profile defeats the purpose, doesn't it?
> > > None of the existing profiles in QEMU claims supports sv64. Granted, I'm not a
> > > satp expert, but removing the satp restriction in profiles doesn't seem right.
> > > 
> > > 
> > > Thanks,
> > > 
> > > Daniel
> > > 
> > > 
> > > > 
> > > > Fix this by not setting any svXX property and allow all satp mode to be
> > > > supported.
> > > > 
> > > > Signed-off-by: Alexandre Ghiti <alexghiti@rivosinc.com>
> > > > ---
> > > >    target/riscv/tcg/tcg-cpu.c | 3 ---
> > > >    1 file changed, 3 deletions(-)
> > > > 
> > > > diff --git a/target/riscv/tcg/tcg-cpu.c b/target/riscv/tcg/tcg-cpu.c
> > > > index 5aef9eef36..ca2d2950eb 100644
> > > > --- a/target/riscv/tcg/tcg-cpu.c
> > > > +++ b/target/riscv/tcg/tcg-cpu.c
> > > > @@ -1232,9 +1232,6 @@ static void cpu_set_profile(Object *obj, Visitor *v, const char *name,
> > > >    #ifndef CONFIG_USER_ONLY
> > > >        if (profile->satp_mode != RISCV_PROFILE_ATTR_UNUSED) {
> > > >            object_property_set_bool(obj, "mmu", true, NULL);
> > > > -        const char *satp_prop = satp_mode_str(profile->satp_mode,
> > > > -                                              riscv_cpu_is_32bit(cpu));
> > > > -        object_property_set_bool(obj, satp_prop, profile->enabled, NULL);
> > > >        }
> > > >    #endif
> > > 
> > > 
> 

