OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 4180 5600
[INFO GPL-0005] CoreAreaUxUy: 973180 971600
[INFO GPL-0006] NumInstances: 61613
[INFO GPL-0007] NumPlaceInstances: 60229
[INFO GPL-0008] NumFixedInstances: 1384
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 60925
[INFO GPL-0011] NumPins: 194946
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 977340 977340
[INFO GPL-0014] CoreAreaLxLy: 4180 5600
[INFO GPL-0015] CoreAreaUxUy: 973180 971600
[INFO GPL-0016] CoreArea: 936054000000
[INFO GPL-0017] NonPlaceInstsArea: 1472576000
[INFO GPL-0018] PlaceInstsArea: 354213048000
[INFO GPL-0019] Util(%): 37.90
[INFO GPL-0020] StdInstsArea: 354213048000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.03560730 HPWL: 1051239943
[InitialPlace]  Iter: 2 CG residual: 0.00280216 HPWL: 562217491
[InitialPlace]  Iter: 3 CG residual: 0.00099715 HPWL: 521300641
[InitialPlace]  Iter: 4 CG residual: 0.00046002 HPWL: 454965720
[InitialPlace]  Iter: 5 CG residual: 0.00030594 HPWL: 432165860
[InitialPlace]  Iter: 6 CG residual: 0.00024847 HPWL: 416953081
[InitialPlace]  Iter: 7 CG residual: 0.00023340 HPWL: 407404318
[InitialPlace]  Iter: 8 CG residual: 0.00012895 HPWL: 401122454
[InitialPlace]  Iter: 9 CG residual: 0.00007924 HPWL: 396213544
[InitialPlace]  Iter: 10 CG residual: 0.00007630 HPWL: 393051975
[InitialPlace]  Iter: 11 CG residual: 0.00007217 HPWL: 391631659
[InitialPlace]  Iter: 12 CG residual: 0.00006557 HPWL: 390935438
[InitialPlace]  Iter: 13 CG residual: 0.00005131 HPWL: 390090047
[InitialPlace]  Iter: 14 CG residual: 0.00003774 HPWL: 389578084
[InitialPlace]  Iter: 15 CG residual: 0.00004134 HPWL: 388998990
[InitialPlace]  Iter: 16 CG residual: 0.00003419 HPWL: 388819880
[InitialPlace]  Iter: 17 CG residual: 0.00004218 HPWL: 388591770
[InitialPlace]  Iter: 18 CG residual: 0.00003299 HPWL: 388482352
[InitialPlace]  Iter: 19 CG residual: 0.00004721 HPWL: 388282954
[InitialPlace]  Iter: 20 CG residual: 0.00003211 HPWL: 388219486
[INFO GPL-0031] FillerInit: NumGCells: 96422
[INFO GPL-0032] FillerInit: NumGNets: 60925
[INFO GPL-0033] FillerInit: NumGPins: 194946
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 5881104
[INFO GPL-0025] IdealBinArea: 9801840
[INFO GPL-0026] IdealBinCnt: 95497
[INFO GPL-0027] TotalBinArea: 936054000000
[INFO GPL-0028] BinCnt: 256 256
[INFO GPL-0029] BinSize: 3786 3774
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter: 1 overflow: 0.987023 HPWL: 83014606
[NesterovSolve] Iter: 10 overflow: 0.977075 HPWL: 103201395
[NesterovSolve] Iter: 20 overflow: 0.974313 HPWL: 119066472
[NesterovSolve] Iter: 30 overflow: 0.9721 HPWL: 127814315
[NesterovSolve] Iter: 40 overflow: 0.971894 HPWL: 129779971
[NesterovSolve] Iter: 50 overflow: 0.971921 HPWL: 128909076
[NesterovSolve] Iter: 60 overflow: 0.971635 HPWL: 127143549
[NesterovSolve] Iter: 70 overflow: 0.97147 HPWL: 125729902
[NesterovSolve] Iter: 80 overflow: 0.971602 HPWL: 125472909
[NesterovSolve] Iter: 90 overflow: 0.971556 HPWL: 125701127
[NesterovSolve] Iter: 100 overflow: 0.971443 HPWL: 125415388
[NesterovSolve] Iter: 110 overflow: 0.971147 HPWL: 124687539
[NesterovSolve] Iter: 120 overflow: 0.97118 HPWL: 124285205
[NesterovSolve] Iter: 130 overflow: 0.970864 HPWL: 124681666
[NesterovSolve] Iter: 140 overflow: 0.970418 HPWL: 126068422
[NesterovSolve] Iter: 150 overflow: 0.969534 HPWL: 128289212
[NesterovSolve] Iter: 160 overflow: 0.96817 HPWL: 131376117
[NesterovSolve] Iter: 170 overflow: 0.966148 HPWL: 135860733
[NesterovSolve] Iter: 180 overflow: 0.963456 HPWL: 143508509
[NesterovSolve] Iter: 190 overflow: 0.959934 HPWL: 154496928
[NesterovSolve] Iter: 200 overflow: 0.954886 HPWL: 167871593
[NesterovSolve] Iter: 210 overflow: 0.948721 HPWL: 183615098
[NesterovSolve] Iter: 220 overflow: 0.940866 HPWL: 205582973
[NesterovSolve] Iter: 230 overflow: 0.931813 HPWL: 237643902
[NesterovSolve] Iter: 240 overflow: 0.92008 HPWL: 280854147
[NesterovSolve] Iter: 250 overflow: 0.906221 HPWL: 336000577
[NesterovSolve] Iter: 260 overflow: 0.889923 HPWL: 395408531
[NesterovSolve] Iter: 270 overflow: 0.870768 HPWL: 442918758
[NesterovSolve] Iter: 280 overflow: 0.847615 HPWL: 488087995
[NesterovSolve] Iter: 290 overflow: 0.824031 HPWL: 557331560
[NesterovSolve] Iter: 300 overflow: 0.797499 HPWL: 592830337
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 7312 nets.
[NesterovSolve] Iter: 310 overflow: 0.7748 HPWL: 612723275
[NesterovSolve] Iter: 320 overflow: 0.746729 HPWL: 606540117
[NesterovSolve] Iter: 330 overflow: 0.705484 HPWL: 650286552
[NesterovSolve] Iter: 340 overflow: 0.664878 HPWL: 688234164
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 7312 nets.
[NesterovSolve] Iter: 350 overflow: 0.619917 HPWL: 715242377
[NesterovSolve] Snapshot saved at iter = 354
[NesterovSolve] Iter: 360 overflow: 0.571671 HPWL: 736520378
[NesterovSolve] Iter: 370 overflow: 0.521963 HPWL: 748270442
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 7313 nets.
[NesterovSolve] Iter: 380 overflow: 0.469054 HPWL: 746720851
[NesterovSolve] Iter: 390 overflow: 0.408802 HPWL: 733903648
[NesterovSolve] Iter: 400 overflow: 0.352785 HPWL: 722460394
[NesterovSolve] Iter: 410 overflow: 0.311728 HPWL: 707834376
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 7313 nets.
[NesterovSolve] Iter: 420 overflow: 0.278091 HPWL: 700175653
[NesterovSolve] Iter: 430 overflow: 0.246633 HPWL: 696068171
[NesterovSolve] Iter: 440 overflow: 0.218053 HPWL: 692044606
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 7310 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 232 232
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 53824
[INFO GPL-0063] TotalRouteOverflowH2: 1.6238099336624146
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 10
[INFO GPL-0066] 0.5%RC: 1.0020925385743071
[INFO GPL-0067] 1.0%RC: 1.0010462692871536
[INFO GPL-0068] 2.0%RC: 1.0005231346435768
[INFO GPL-0069] 5.0%RC: 1.0002092538574308
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0015694
[NesterovSolve] Iter: 450 overflow: 0.192692 HPWL: 688788429
[NesterovSolve] Iter: 460 overflow: 0.168852 HPWL: 686560975
[NesterovSolve] Iter: 470 overflow: 0.147352 HPWL: 685844830
[INFO GPL-0100] worst slack -2.78e-17
[INFO GPL-0103] Weighted 7311 nets.
[NesterovSolve] Iter: 480 overflow: 0.129251 HPWL: 686283436
[NesterovSolve] Iter: 490 overflow: 0.11322 HPWL: 687685379
[NesterovSolve] Finished with Overflow: 0.099714

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -31.14

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -1.92

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -1.92

==========================================================================
global place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[4].sub_unit_i/_2412_/G ^
   0.46
gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_738_/CK ^
   0.00      0.00       0.46


==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/_350_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   287  844.91                           rst_ni (net)
                  0.70    0.57    1.17 ^ encoder/gen_encoder_units[2].encoder_unit/_350_/RN (DFFR_X1)
                                  1.17   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[2].encoder_unit/_350_/CK (DFFR_X1)
                          1.06    1.06   library removal time
                                  1.06   data required time
-----------------------------------------------------------------------------
                                  1.06   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2944_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2944_/GN (DLL_X1)
                  0.01    0.04    3.04 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2944_/Q (DLL_X1)
     1    0.99                           encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/gen_cg_word_iter[28].cg_i.en_latch (net)
                  0.01    0.00    3.04 ^ encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399_/A2 (AND2_X1)
                                  3.04   data arrival time

                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 v encoder/gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i/_2399_/A1 (AND2_X1)
                          0.00    3.00   clock gating hold time
                                  3.00   data required time
-----------------------------------------------------------------------------
                                  3.00   data required time
                                 -3.04   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: encoder/gen_encoder_units[1].encoder_unit/_391_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: encoder/gen_encoder_units[1].encoder_unit/_391_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_391_/CK (DFFS_X1)
                  0.01    0.06    0.06 ^ encoder/gen_encoder_units[1].encoder_unit/_391_/QN (DFFS_X1)
     1    1.71                           encoder/gen_encoder_units[1].encoder_unit/_001_ (net)
                  0.01    0.00    0.06 ^ encoder/gen_encoder_units[1].encoder_unit/_370_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v encoder/gen_encoder_units[1].encoder_unit/_370_/ZN (NAND2_X1)
     1    1.57                           encoder/gen_encoder_units[1].encoder_unit/_159_ (net)
                  0.01    0.00    0.08 v encoder/gen_encoder_units[1].encoder_unit/_372_/A (OAI21_X1)
                  0.01    0.02    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_372_/ZN (OAI21_X1)
     1    1.38                           encoder/gen_encoder_units[1].encoder_unit/_017_ (net)
                  0.01    0.00    0.09 ^ encoder/gen_encoder_units[1].encoder_unit/_391_/D (DFFS_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ encoder/gen_encoder_units[1].encoder_unit/_391_/CK (DFFS_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/_350_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   287  844.91                           rst_ni (net)
                  0.70    0.57    1.17 ^ encoder/gen_encoder_units[2].encoder_unit/_350_/RN (DFFR_X1)
                                  1.17   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[2].encoder_unit/_350_/CK (DFFR_X1)
                         -0.11    5.89   library recovery time
                                  5.89   data required time
-----------------------------------------------------------------------------
                                  5.89   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  4.72   slack (MET)


Startpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2940_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2395_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2940_/GN (DLL_X1)
                  0.01    0.07    3.07 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2940_/Q (DLL_X1)
     1    3.26                           encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[24].cg_i.en_latch (net)
                  0.01    0.00    3.07 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2395_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2395_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_751_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X2)
                  4.56    4.19    4.19 ^ encoder/_279_/Q (DFFR_X2)
  1874 4625.07                           c_addr_enc_o[0] (net)
                  5.38    2.19    6.38 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/A2 (NOR2_X4)
                  1.22    0.94    7.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/ZN (NOR2_X4)
    64  129.80                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0939_ (net)
                  1.22    0.01    7.33 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2196_/A1 (NAND3_X1)
                  0.19    0.19    7.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2196_/ZN (NAND3_X1)
     1    1.86                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0663_ (net)
                  0.19    0.00    7.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2197_/A2 (NAND2_X1)
                  0.03    0.02    7.54 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2197_/ZN (NAND2_X1)
     1    1.79                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0664_ (net)
                  0.03    0.00    7.54 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2198_/A2 (NOR2_X1)
                  0.02    0.04    7.58 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2198_/ZN (NOR2_X1)
     1    3.21                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0665_ (net)
                  0.02    0.00    7.58 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2206_/A1 (NAND2_X1)
                  0.01    0.02    7.60 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2206_/ZN (NAND2_X1)
     1    3.29                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0673_ (net)
                  0.01    0.00    7.60 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2207_/A2 (NOR2_X1)
                  0.03    0.04    7.65 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2207_/ZN (NOR2_X1)
     1    4.58                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0674_ (net)
                  0.03    0.00    7.65 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2239_/A1 (NAND3_X1)
                  0.02    0.03    7.68 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2239_/ZN (NAND3_X1)
     1    3.62                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[125] (net)
                  0.02    0.00    7.68 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1071_/A2 (NAND2_X1)
                  0.01    0.02    7.70 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1071_/ZN (NAND2_X1)
     1    1.73                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0482_ (net)
                  0.01    0.00    7.70 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1072_/A2 (NAND2_X1)
                  0.01    0.01    7.71 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1072_/ZN (NAND2_X1)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0483_ (net)
                  0.01    0.00    7.71 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1076_/A1 (NOR2_X1)
                  0.03    0.04    7.75 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1076_/ZN (NOR2_X1)
     1    5.16                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0487_ (net)
                  0.03    0.00    7.75 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1077_/A2 (AND2_X1)
                  0.01    0.04    7.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1077_/ZN (AND2_X1)
     1    1.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0488_ (net)
                  0.01    0.00    7.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1097_/A1 (NAND2_X1)
                  0.02    0.03    7.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1097_/ZN (NAND2_X1)
     1    9.64                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[13] (net)
                  0.02    0.00    7.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_530_/B (MUX2_X1)
                  0.02    0.06    7.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_530_/Z (MUX2_X1)
     1    1.09                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_051_ (net)
                  0.02    0.00    7.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_751_/D (DFFR_X1)
                                  7.88   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_751_/CK (DFFR_X1)
                         -0.04    5.96   library setup time
                                  5.96   data required time
-----------------------------------------------------------------------------
                                  5.96   data required time
                                 -7.88   data arrival time
-----------------------------------------------------------------------------
                                 -1.92   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: encoder/gen_encoder_units[2].encoder_unit/_350_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.60    0.60 ^ input external delay
                  0.00    0.00    0.60 ^ rst_ni (in)
   287  844.91                           rst_ni (net)
                  0.70    0.57    1.17 ^ encoder/gen_encoder_units[2].encoder_unit/_350_/RN (DFFR_X1)
                                  1.17   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[2].encoder_unit/_350_/CK (DFFR_X1)
                         -0.11    5.89   library recovery time
                                  5.89   data required time
-----------------------------------------------------------------------------
                                  5.89   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  4.72   slack (MET)


Startpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2940_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2395_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    3.00    3.00   clock clk_i (fall edge)
                          0.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2940_/GN (DLL_X1)
                  0.01    0.07    3.07 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2940_/Q (DLL_X1)
     1    3.26                           encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/gen_cg_word_iter[24].cg_i.en_latch (net)
                  0.01    0.00    3.07 v encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2395_/A2 (AND2_X1)
                                  3.07   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ encoder/gen_encoder_units[3].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i/_2395_/A1 (AND2_X1)
                          0.00    6.00   clock gating setup time
                                  6.00   data required time
-----------------------------------------------------------------------------
                                  6.00   data required time
                                 -3.07   data arrival time
-----------------------------------------------------------------------------
                                  2.93   slack (MET)


Startpoint: encoder/_279_ (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_751_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ encoder/_279_/CK (DFFR_X2)
                  4.56    4.19    4.19 ^ encoder/_279_/Q (DFFR_X2)
  1874 4625.07                           c_addr_enc_o[0] (net)
                  5.38    2.19    6.38 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/A2 (NOR2_X4)
                  1.22    0.94    7.32 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_1298_/ZN (NOR2_X4)
    64  129.80                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0939_ (net)
                  1.22    0.01    7.33 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2196_/A1 (NAND3_X1)
                  0.19    0.19    7.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2196_/ZN (NAND3_X1)
     1    1.86                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0663_ (net)
                  0.19    0.00    7.52 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2197_/A2 (NAND2_X1)
                  0.03    0.02    7.54 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2197_/ZN (NAND2_X1)
     1    1.79                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0664_ (net)
                  0.03    0.00    7.54 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2198_/A2 (NOR2_X1)
                  0.02    0.04    7.58 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2198_/ZN (NOR2_X1)
     1    3.21                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0665_ (net)
                  0.02    0.00    7.58 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2206_/A1 (NAND2_X1)
                  0.01    0.02    7.60 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2206_/ZN (NAND2_X1)
     1    3.29                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0673_ (net)
                  0.01    0.00    7.60 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2207_/A2 (NOR2_X1)
                  0.03    0.04    7.65 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2207_/ZN (NOR2_X1)
     1    4.58                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_0674_ (net)
                  0.03    0.00    7.65 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2239_/A1 (NAND3_X1)
                  0.02    0.03    7.68 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/gen_sub_units_scm[8].sub_unit_i/_2239_/ZN (NAND3_X1)
     1    3.62                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read_outputs_subunits[125] (net)
                  0.02    0.00    7.68 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1071_/A2 (NAND2_X1)
                  0.01    0.02    7.70 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1071_/ZN (NAND2_X1)
     1    1.73                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0482_ (net)
                  0.01    0.00    7.70 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1072_/A2 (NAND2_X1)
                  0.01    0.01    7.71 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1072_/ZN (NAND2_X1)
     1    1.53                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0483_ (net)
                  0.01    0.00    7.71 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1076_/A1 (NOR2_X1)
                  0.03    0.04    7.75 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1076_/ZN (NOR2_X1)
     1    5.16                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0487_ (net)
                  0.03    0.00    7.75 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1077_/A2 (AND2_X1)
                  0.01    0.04    7.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1077_/ZN (AND2_X1)
     1    1.66                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_0488_ (net)
                  0.01    0.00    7.79 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1097_/A1 (NAND2_X1)
                  0.02    0.03    7.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/lut/read/_1097_/ZN (NAND2_X1)
     1    9.64                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/rdata_o[13] (net)
                  0.02    0.00    7.82 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_530_/B (MUX2_X1)
                  0.02    0.06    7.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_530_/Z (MUX2_X1)
     1    1.09                           gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_051_ (net)
                  0.02    0.00    7.88 v gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_751_/D (DFFR_X1)
                                  7.88   data arrival time

                  0.00    6.00    6.00   clock clk_i (rise edge)
                          0.00    6.00   clock network delay (ideal)
                          0.00    6.00   clock reconvergence pessimism
                                  6.00 ^ gen_decoderX_units[0].decoder/gen_decoders[0].sub_unit_decoder/_751_/CK (DFFR_X1)
                         -0.04    5.96   library setup time
                                  5.96   data required time
-----------------------------------------------------------------------------
                                  5.96   data required time
                                 -7.88   data arrival time
-----------------------------------------------------------------------------
                                 -1.92   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-02   1.09e-03   5.57e-04   1.23e-02  48.3%
Combinational          4.02e-03   8.28e-03   8.97e-04   1.32e-02  51.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.47e-02   9.37e-03   1.45e-03   2.55e-02 100.0%
                          57.6%      36.7%       5.7%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 88921 u^2 38% utilization.

Elapsed time: 2:51.34[h:]min:sec. CPU time: user 170.92 sys 0.40 (99%). Peak memory: 711676KB.
