module memory(
    input clk,
    input [3:0] address,
    input [15:0] data_in,
    input write_en,
    input read_en,
    output reg [15:0] data_out
);

    reg [15:0] mem [0:3];

    always @(posedge clk) begin
        if (write_en) begin
            mem[address] <= data_in;
        end
    end

    always @(negedge clk) begin
        if (read_en) begin
            data_out <= mem[address];
        end
    end

endmodule
