[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1596       tick       5559872       1762548       1725740       5559872 
      2   1596       tick       8334544       2695286       2671075       8334544 
      3   1596       tick       8346889       2697778       2679340       8346889 
      4   1596       tick       8331805       2694482       2675708       8331805 
      5   1596       tick       8329855       2693967       2677226       8329855 
      6   1596       tick       8330487       2693553       2672363       8330487 
      7   1596       tick       8333678       2694385       2677962       8333678 
      8   1596       tick       8332034       2694088       2677400       8332034 
      9   1596       tick       8343567       2697221       2680880       8343567 
     10   1596       tick       8336989       2695684       2672056       8336989 
     11   1596       tick       8269194       2678139       2620178       8269194 
     12   1596       tick       8314652       2688865       2662060       8314652 
     13   1596       tick       8330693       2693281       2671887       8330693 
     14   1596       tick       8331505       2693807       2676479       8331505 
     15   1596       tick       8315449       2689204       2671976       8315449 
     16   1596       tick       8322860       2691186       2670936       8322860 
     17   1596       tick       8303726       2685932       2662846       8303726 
     18   1596       tick       8313201       2688629       2653984       8313201 
     19   1596       tick       8312915       2689515       2665468       8312915 
     20   1596       tick       8323953       2691215       2673919       8323953 
     21   1596       tick       8323487       2692084       2675414       8323487 
     22   1596       exit       6640653       2147389       2123330       6640653 
