$date
	Thu May 15 22:39:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module reset_synchronizer_tb $end
$var wire 1 ! reset_synchronized $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ! reset_synchronized $end
$var reg 2 $ Q [0:1] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
0#
0"
0!
$end
#10
1"
#20
0"
#25
1#
#30
b10 $
b10 %
1"
#40
0"
#50
1!
b11 $
b10 %
1"
#60
0"
#70
b10 %
1"
#74
0!
b0 $
0#
#80
0"
#90
1"
#98
1#
#100
0"
#110
b10 $
b10 %
1"
#120
0"
#130
1!
b11 $
b10 %
1"
#137
0!
b0 $
0#
#140
0"
#150
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#223
1#
#230
b10 $
b10 %
1"
#240
0"
#250
1!
b11 $
b10 %
1"
#251
0!
b0 $
0#
#260
0"
#270
1"
#280
0"
#290
1"
#294
1#
#300
0"
#310
b10 $
b10 %
1"
#320
0"
#323
b0 $
0#
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#409
1#
#410
b10 $
b10 %
1"
#420
0"
#430
1!
b11 $
b10 %
1"
#440
0"
#448
0!
b0 $
0#
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
#510
1"
#520
0"
#530
1"
#534
