<stg><name>cnn_conv_d64x64_k3x3</name>


<trans_list>

<trans id="332" from="1" to="2">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="2" to="4">
<condition id="183">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="2" to="3">
<condition id="185">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="3" to="2">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="4" to="5">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="5" to="7">
<condition id="186">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="5" to="6">
<condition id="188">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="6" to="5">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="7" to="8">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="8" to="10">
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="8" to="9">
<condition id="191">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="9" to="8">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="10" to="11">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="11" to="12">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="12" to="22">
<condition id="193">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="12" to="13">
<condition id="203">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="13" to="14">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="14" to="15">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="15" to="16">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="16" to="17">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="17" to="18">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="18" to="19">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="19" to="20">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="20" to="21">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="21" to="11">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_8), !map !65

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_7), !map !71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_6), !map !77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_5), !map !83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_4), !map !89

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_3), !map !95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2), !map !101

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1), !map !107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0), !map !113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !139

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !143

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !151

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !155

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !159

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !163

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !167

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !171

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32 %ctrl), !map !175

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @cnn_conv_d64x64_k3x3_1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %ctrl_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ctrl)

]]></Node>
<StgValue><ssdm name="ctrl_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
:26  %lineBuffer_0 = alloca [64 x i32], align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:27  %lineBuffer_1 = alloca [64 x i32], align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecInterface(i32 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0, i32* %kernel_1, i32* %kernel_2, i32* %kernel_3, i32* %kernel_4, i32* %kernel_5, i32* %kernel_6, i32* %kernel_7, i32* %kernel_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %x = phi i7 [ 62, %0 ], [ %x_1, %2 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %exitcond1 = icmp eq i7 %x, -64

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %exitcond1, label %.preheader86.0.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %x_1 = add i7 %x, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="7">
<![CDATA[
:0  %x_cast = zext i7 %x to i32

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="54">
<![CDATA[
:5  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %lineBuffer_0_addr = getelementptr [64 x i32]* %lineBuffer_0, i32 0, i32 %x_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_0_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %tmp_data_V, i32* %lineBuffer_0_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader86.0.preheader:0  br label %.preheader86.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader86.0:0  %x1 = phi i7 [ %x_2, %3 ], [ 0, %.preheader86.0.preheader ]

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader86.0:1  %exitcond4 = icmp eq i7 %x1, -64

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader86.0:2  %x_2 = add i7 %x1, 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader86.0:3  br i1 %exitcond4, label %.preheader84.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="7">
<![CDATA[
:0  %x1_cast = zext i7 %x1 to i32

]]></Node>
<StgValue><ssdm name="x1_cast"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:4  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="54">
<![CDATA[
:5  %tmp_data_V_1 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  %lineBuffer_1_addr = getelementptr [64 x i32]* %lineBuffer_1, i32 0, i32 %x1_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_1_addr"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %tmp_data_V_1, i32* %lineBuffer_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:8  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader86.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
.preheader84.preheader:0  %window_2_2 = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_2"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader84.preheader:1  br label %.preheader84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader84:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader85 ], [ 0, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader84:1  %y3 = phi i2 [ %tmp_2_mid2_v, %.preheader85 ], [ 1, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="y3"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:2  %window_2_1_1 = phi i32 [ %window_2_2_7, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_2_1_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:3  %window_1_2_1 = phi i32 [ %window_2_2_8, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_1_2_1"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader84:4  %window_1_1_1 = phi i32 [ %window_2_2_9, %.preheader85 ], [ undef, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="window_1_1_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader84:5  %x4 = phi i2 [ %x_3, %.preheader85 ], [ 1, %.preheader84.preheader ]

]]></Node>
<StgValue><ssdm name="x4"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader84:6  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader84:7  %indvar_flatten_next = add i3 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader84:8  br i1 %exitcond_flatten, label %.preheader83.preheader, label %.preheader85

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader85:2  %exitcond = icmp eq i2 %x4, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader85:3  %x4_mid2 = select i1 %exitcond, i2 1, i2 %x4

]]></Node>
<StgValue><ssdm name="x4_mid2"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader85:4  %y9 = add i2 1, %y3

]]></Node>
<StgValue><ssdm name="y9"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader85:5  %tmp_2_mid2_v = select i1 %exitcond, i2 %y9, i2 %y3

]]></Node>
<StgValue><ssdm name="tmp_2_mid2_v"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="2">
<![CDATA[
.preheader85:6  %tmp_9 = trunc i2 %tmp_2_mid2_v to i1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader85:7  %cond_mid1 = icmp eq i2 %y3, 0

]]></Node>
<StgValue><ssdm name="cond_mid1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader85:8  %cond = icmp eq i2 %y3, 1

]]></Node>
<StgValue><ssdm name="cond"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader85:9  %cond_mid2 = select i1 %exitcond, i1 %cond_mid1, i1 %cond

]]></Node>
<StgValue><ssdm name="cond_mid2"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="2">
<![CDATA[
.preheader85:10  %x4_cast19_cast = zext i2 %x4_mid2 to i3

]]></Node>
<StgValue><ssdm name="x4_cast19_cast"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader85:13  %tmp_s = add i3 -3, %x4_cast19_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="3">
<![CDATA[
.preheader85:14  %tmp_cast1 = sext i3 %tmp_s to i6

]]></Node>
<StgValue><ssdm name="tmp_cast1"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
.preheader85:15  %tmp_cast = zext i6 %tmp_cast1 to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:16  %lineBuffer_0_addr_1 = getelementptr [64 x i32]* %lineBuffer_0, i32 0, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_0_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:17  %lineBuffer_1_addr_1 = getelementptr [64 x i32]* %lineBuffer_1, i32 0, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_1_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
.preheader85:18  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_0_load"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
.preheader85:19  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_1_load"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader85:21  %cond1 = icmp eq i2 %x4_mid2, 1

]]></Node>
<StgValue><ssdm name="cond1"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader85:31  %x_3 = add i2 1, %x4_mid2

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
.preheader85:0  %window_2_2_load_1 = load i32* %window_2_2

]]></Node>
<StgValue><ssdm name="window_2_2_load_1"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader85:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader85:11  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader85:12  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
.preheader85:18  %lineBuffer_0_load = load i32* %lineBuffer_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_0_load"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="6">
<![CDATA[
.preheader85:19  %lineBuffer_1_load = load i32* %lineBuffer_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="lineBuffer_1_load"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:20  %window_1_1_2 = select i1 %tmp_9, i32 %lineBuffer_0_load, i32 %lineBuffer_1_load

]]></Node>
<StgValue><ssdm name="window_1_1_2"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:22  %window_2_2_1 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2

]]></Node>
<StgValue><ssdm name="window_2_2_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="cond_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:23  %window_2_2_2 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1

]]></Node>
<StgValue><ssdm name="window_2_2_2"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:24  %window_2_2_4 = select i1 %cond1, i32 %window_2_2_load_1, i32 %window_1_1_2

]]></Node>
<StgValue><ssdm name="window_2_2_4"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="cond_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:25  %window_2_2_5 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1

]]></Node>
<StgValue><ssdm name="window_2_2_5"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:26  %window_2_2_6 = select i1 %cond_mid2, i32 %window_2_2_load_1, i32 %window_2_2_4

]]></Node>
<StgValue><ssdm name="window_2_2_6"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:27  %window_2_2_7 = select i1 %cond_mid2, i32 %window_2_1_1, i32 %window_2_2_5

]]></Node>
<StgValue><ssdm name="window_2_2_7"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:28  %window_2_2_8 = select i1 %cond_mid2, i32 %window_2_2_1, i32 %window_1_2_1

]]></Node>
<StgValue><ssdm name="window_2_2_8"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader85:29  %window_2_2_9 = select i1 %cond_mid2, i32 %window_2_2_2, i32 %window_1_1_1

]]></Node>
<StgValue><ssdm name="window_2_2_9"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader85:30  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader85:32  store i32 %window_2_2_6, i32* %window_2_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.preheader85:33  br label %.preheader84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:0  %window_0_0_read_as = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_0_read_as"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:1  %window_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_0"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:2  %window_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_1"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:3  %window_1_0_read_as = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_0_read_as"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:4  %window_2_0_read_as = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_0_read_as"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:5  %window_2_2_load = load i32* %window_2_2

]]></Node>
<StgValue><ssdm name="window_2_2_load"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:6  %window_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_1"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:7  %writeCount_1 = alloca i32

]]></Node>
<StgValue><ssdm name="writeCount_1"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader83.preheader:8  %readCount_1 = alloca i32

]]></Node>
<StgValue><ssdm name="readCount_1"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32">
<![CDATA[
.preheader83.preheader:9  %tmp_8 = trunc i32 %ctrl_read to i1

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader83.preheader:10  store i32 66, i32* %readCount_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader83.preheader:11  store i32 0, i32* %writeCount_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader83.preheader:12  store i32 %window_2_2_load, i32* %window_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
.preheader83.preheader:13  br label %.preheader82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader82:0  %indvar_flatten6 = phi i13 [ 0, %.preheader83.preheader ], [ %indvar_flatten_next7, %._crit_edge88 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader82:1  %y_assign = phi i7 [ 0, %.preheader83.preheader ], [ %y_assign_mid2, %._crit_edge88 ]

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader82:5  %x_assign = phi i7 [ 0, %.preheader83.preheader ], [ %x_4, %._crit_edge88 ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader82:12  %exitcond_flatten8 = icmp eq i13 %indvar_flatten6, -4096

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader82:13  %indvar_flatten_next7 = add i13 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader83:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader83:1  %exitcond2 = icmp eq i7 %x_assign, -64

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader83:2  %x_assign_mid2 = select i1 %exitcond2, i7 0, i7 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_mid2"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader83:3  %y_s = add i7 %y_assign, 1

]]></Node>
<StgValue><ssdm name="y_s"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader83:4  %tmp_i_mid1 = icmp eq i7 %y_s, 0

]]></Node>
<StgValue><ssdm name="tmp_i_mid1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader83:5  %tmp_i = icmp eq i7 %y_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader83:6  %tmp_i_mid2 = select i1 %exitcond2, i1 %tmp_i_mid1, i1 %tmp_i

]]></Node>
<StgValue><ssdm name="tmp_i_mid2"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader83:7  %tmp_2_i_mid1 = icmp ugt i7 %y_s, 62

]]></Node>
<StgValue><ssdm name="tmp_2_i_mid1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader83:8  %tmp_2_i = icmp ugt i7 %y_assign, 62

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader83:9  %tmp_2_i_mid2 = select i1 %exitcond2, i1 %tmp_2_i_mid1, i1 %tmp_2_i

]]></Node>
<StgValue><ssdm name="tmp_2_i_mid2"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader83:10  %y_assign_mid2 = select i1 %exitcond2, i7 %y_s, i7 %y_assign

]]></Node>
<StgValue><ssdm name="y_assign_mid2"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="7">
<![CDATA[
.preheader83:11  %x_assign_cast = zext i7 %x_assign_mid2 to i32

]]></Node>
<StgValue><ssdm name="x_assign_cast"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader83:12  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader83:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader83:14  %tmp_i_15 = icmp eq i7 %x_assign_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_i_15"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader83:15  %tmp_1_i = icmp ugt i7 %x_assign_mid2, 62

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader83:16  %tmp2 = or i1 %tmp_i_15, %tmp_i_mid2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader83:17  %tmp3 = or i1 %tmp_1_i, %tmp_2_i_mid2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader83:18  %p_i = or i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader83:19  br i1 %p_i, label %._crit_edge, label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge:0  %readCount_1_load = load i32* %readCount_1

]]></Node>
<StgValue><ssdm name="readCount_1_load"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:1  %lineBuffer_0_addr_2 = getelementptr [64 x i32]* %lineBuffer_0, i32 0, i32 %x_assign_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_0_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_0"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:3  %lineBuffer_1_addr_2 = getelementptr [64 x i32]* %lineBuffer_1, i32 0, i32 %x_assign_cast

]]></Node>
<StgValue><ssdm name="lineBuffer_1_addr_2"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:6  %tmp_11 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %readCount_1_load, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge:7  %icmp = icmp slt i20 %tmp_11, 1

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:9  br i1 %icmp, label %4, label %._crit_edge88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="11" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %readCount = add nsw i32 %readCount_1_load, 1

]]></Node>
<StgValue><ssdm name="readCount"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %readCount, i32* %readCount_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge88:3  %x_4 = add i7 %x_assign_mid2, 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:2  %window_2_0 = phi i32 [ %window_2_1_1, %.preheader83.preheader ], [ %window_2_1_2, %._crit_edge88 ]

]]></Node>
<StgValue><ssdm name="window_2_0"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:3  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader83.preheader ], [ %windowRightCol_1, %._crit_edge88 ]

]]></Node>
<StgValue><ssdm name="window_1_1"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader82:4  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader83.preheader ], [ %window_1_1, %._crit_edge88 ]

]]></Node>
<StgValue><ssdm name="window_1_0"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:6  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

]]></Node>
<StgValue><ssdm name="window_0_0_read_as_1"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:7  %window_0_0_load = load i32* %window_0_0

]]></Node>
<StgValue><ssdm name="window_0_0_load"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:8  %window_0_1_load = load i32* %window_0_1

]]></Node>
<StgValue><ssdm name="window_0_1_load"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:9  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

]]></Node>
<StgValue><ssdm name="window_1_0_read_as_1"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:10  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

]]></Node>
<StgValue><ssdm name="window_2_0_read_as_1"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
.preheader82:11  %window_2_1_2 = load i32* %window_2_1

]]></Node>
<StgValue><ssdm name="window_2_1_2"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:14  store i32 %window_2_0, i32* %window_2_0_read_as

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:15  store i32 %window_1_0, i32* %window_1_0_read_as

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:16  store i32 %window_0_1_load, i32* %window_0_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader82:17  store i32 %window_0_0_load, i32* %window_0_0_read_as

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader82:18  br i1 %exitcond_flatten8, label %5, label %.preheader83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %window_0_1_load_1 = load i32* %window_0_1

]]></Node>
<StgValue><ssdm name="window_0_1_load_1"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:3  %kernel_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_0)

]]></Node>
<StgValue><ssdm name="kernel_0_read"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:4  %kernel_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_1)

]]></Node>
<StgValue><ssdm name="kernel_1_read"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:5  %kernel_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_2)

]]></Node>
<StgValue><ssdm name="kernel_2_read"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %kernel_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_3)

]]></Node>
<StgValue><ssdm name="kernel_3_read"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %kernel_4_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_4)

]]></Node>
<StgValue><ssdm name="kernel_4_read"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %kernel_5_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_5)

]]></Node>
<StgValue><ssdm name="kernel_5_read"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %kernel_6_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_6)

]]></Node>
<StgValue><ssdm name="kernel_6_read"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %kernel_7_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_7)

]]></Node>
<StgValue><ssdm name="kernel_7_read"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %kernel_8_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %kernel_8)

]]></Node>
<StgValue><ssdm name="kernel_8_read"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_i"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:2  %windowRightCol_0 = load i32* %lineBuffer_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_0"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:4  %windowRightCol_1 = load i32* %lineBuffer_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="windowRightCol_1"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
._crit_edge:5  store i32 %windowRightCol_1, i32* %lineBuffer_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:8  store i32 %windowRightCol_0, i32* %window_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
:0  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="54">
<![CDATA[
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_data_V_4, i32* %window_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="227" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_i"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge88:0  %window_2_2_10 = load i32* %window_2_1

]]></Node>
<StgValue><ssdm name="window_2_2_10"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
._crit_edge88:1  store i32 %window_2_2_10, i32* %lineBuffer_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge88:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge88:4  br label %.preheader82

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="240" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_i"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="249" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_i"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="258" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_i"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="267" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_i"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="276" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_i"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="285" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:12  %tmp_9_0_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_read_as_1, i32 %kernel_0_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_i"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:13  %tmp_9_0_1_i = call fastcc i23 @fixed_point_mul(i32 %window_0_0_load, i32 %kernel_1_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_1_i"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:14  %tmp_9_0_2_i = call fastcc i23 @fixed_point_mul(i32 %window_0_1_load_1, i32 %kernel_2_read)

]]></Node>
<StgValue><ssdm name="tmp_9_0_2_i"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:15  %tmp_9_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0_read_as_1, i32 %kernel_3_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_i"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:16  %tmp_9_1_1_i = call fastcc i23 @fixed_point_mul(i32 %window_1_0, i32 %kernel_4_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_1_i"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %tmp_9_1_2_i = call fastcc i23 @fixed_point_mul(i32 %window_1_1, i32 %kernel_5_read)

]]></Node>
<StgValue><ssdm name="tmp_9_1_2_i"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:18  %tmp_9_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0_read_as_1, i32 %kernel_6_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_i"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:19  %tmp_9_2_1_i = call fastcc i23 @fixed_point_mul(i32 %window_2_0, i32 %kernel_7_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_1_i"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="23" op_0_bw="23" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %tmp_9_2_2_i = call fastcc i23 @fixed_point_mul(i32 %window_2_1_2, i32 %kernel_8_read)

]]></Node>
<StgValue><ssdm name="tmp_9_2_2_i"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="23">
<![CDATA[
_ifconv1:21  %tmp11_trunc_ext_cast = sext i23 %tmp_9_2_i to i24

]]></Node>
<StgValue><ssdm name="tmp11_trunc_ext_cast"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="23">
<![CDATA[
_ifconv1:22  %tmp11_trunc25_ext_ca = sext i23 %tmp_9_2_1_i to i24

]]></Node>
<StgValue><ssdm name="tmp11_trunc25_ext_ca"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:23  %tmp1 = add i24 %tmp11_trunc25_ext_ca, %tmp11_trunc_ext_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="25" op_0_bw="24">
<![CDATA[
_ifconv1:24  %tmp11_cast = sext i24 %tmp1 to i25

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="23">
<![CDATA[
_ifconv1:25  %tmp12_trunc_ext_cast = sext i23 %tmp_9_1_1_i to i24

]]></Node>
<StgValue><ssdm name="tmp12_trunc_ext_cast"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="23">
<![CDATA[
_ifconv1:26  %tmp12_trunc24_ext_ca = sext i23 %tmp_9_1_2_i to i24

]]></Node>
<StgValue><ssdm name="tmp12_trunc24_ext_ca"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:27  %tmp4 = add i24 %tmp12_trunc_ext_cast, %tmp12_trunc24_ext_ca

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="25" op_0_bw="24">
<![CDATA[
_ifconv1:28  %tmp12_cast = sext i24 %tmp4 to i25

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv1:29  %tmp5 = add i25 %tmp11_cast, %tmp12_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="24" op_0_bw="23">
<![CDATA[
_ifconv1:31  %tmp14_trunc_ext_cast = sext i23 %tmp_9_0_i to i24

]]></Node>
<StgValue><ssdm name="tmp14_trunc_ext_cast"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="24" op_0_bw="23">
<![CDATA[
_ifconv1:32  %tmp14_trunc23_ext_ca = sext i23 %tmp_9_0_1_i to i24

]]></Node>
<StgValue><ssdm name="tmp14_trunc23_ext_ca"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:33  %tmp6 = add i24 %tmp14_trunc23_ext_ca, %tmp14_trunc_ext_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="23">
<![CDATA[
_ifconv1:35  %tmp16_trunc_ext_cast = sext i23 %tmp_9_0_2_i to i24

]]></Node>
<StgValue><ssdm name="tmp16_trunc_ext_cast"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="23">
<![CDATA[
_ifconv1:36  %tmp16_trunc26_ext_ca = sext i23 %tmp_9_2_2_i to i24

]]></Node>
<StgValue><ssdm name="tmp16_trunc26_ext_ca"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv1:37  %tmp7 = add i24 %tmp16_trunc26_ext_ca, %tmp16_trunc_ext_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="25" op_0_bw="24">
<![CDATA[
_ifconv1:38  %tmp16_cast = sext i24 %tmp7 to i25

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="25" op_0_bw="23">
<![CDATA[
_ifconv1:39  %tmp15_trunc_ext_cast = sext i23 %tmp_9_1_i to i25

]]></Node>
<StgValue><ssdm name="tmp15_trunc_ext_cast"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv1:40  %tmp8 = add i25 %tmp15_trunc_ext_cast, %tmp16_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="312" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:1  %writeCount_1_load = load i32* %writeCount_1

]]></Node>
<StgValue><ssdm name="writeCount_1_load"/></StgValue>
</operation>

<operation id="313" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2  %writeCount = add nsw i32 %writeCount_1_load, 1

]]></Node>
<StgValue><ssdm name="writeCount"/></StgValue>
</operation>

<operation id="314" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="27" op_0_bw="25">
<![CDATA[
_ifconv1:30  %tmp10_cast = sext i25 %tmp5 to i27

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="315" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="26" op_0_bw="24">
<![CDATA[
_ifconv1:34  %tmp14_cast = sext i24 %tmp6 to i26

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="316" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="26" op_0_bw="25">
<![CDATA[
_ifconv1:41  %tmp15_cast = sext i25 %tmp8 to i26

]]></Node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="317" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv1:42  %tmp9 = add i26 %tmp14_cast, %tmp15_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="318" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="27" op_0_bw="26">
<![CDATA[
_ifconv1:43  %tmp13_cast = sext i26 %tmp9 to i27

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="319" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv1:44  %result_4_2_2_i = add i27 %tmp10_cast, %tmp13_cast

]]></Node>
<StgValue><ssdm name="result_4_2_2_i"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="p_i" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="27">
<![CDATA[
_ifconv1:45  %result_4_2_2_i_cast1 = sext i27 %result_4_2_2_i to i32

]]></Node>
<StgValue><ssdm name="result_4_2_2_i_cast1"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="p_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ifconv1:46  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %result_4_2_2_i, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="p_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
_ifconv1:47  %result = select i1 %tmp_10, i27 0, i27 %result_4_2_2_i

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="p_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="27">
<![CDATA[
_ifconv1:48  %result_cast1 = sext i27 %result to i31

]]></Node>
<StgValue><ssdm name="result_cast1"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="p_i" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="31">
<![CDATA[
_ifconv1:49  %result_cast = zext i31 %result_cast1 to i32

]]></Node>
<StgValue><ssdm name="result_cast"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:50  %tmp_data_V_2 = select i1 %tmp_8, i32 %result_cast, i32 %result_4_2_2_i_cast1

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:51  %tmp_last_V = icmp eq i32 %writeCount, 3844

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ifconv1:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:53  store i32 %writeCount, i32* %writeCount_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="329" st_id="21" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
_ifconv1:52  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_2, i4 -1, i4 0, i2 0, i1 %tmp_last_V, i5 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:54  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
