
---------- Begin Simulation Statistics ----------
final_tick                                12332440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2339                       # Simulator instruction rate (inst/s)
host_mem_usage                                5741088                       # Number of bytes of host memory used
host_op_rate                                     2343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   557.04                       # Real time elapsed on the host
host_tick_rate                               22137375                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1303107                       # Number of instructions simulated
sim_ops                                       1305051                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012331                       # Number of seconds simulated
sim_ticks                                 12331324000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.876337                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   89823                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               123254                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               432                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             88079                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 57                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             105                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               48                       # Number of indirect misses.
system.cpu.branchPred.lookups                  189961                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33609                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4364748                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   781109                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               381                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     185187                       # Number of branches committed
system.cpu.commit.bw_lim_events                   254                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              10                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14686                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1303070                       # Number of instructions committed
system.cpu.commit.committedOps                1305003                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5831170                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.223798                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.707266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5074321     87.02%     87.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       458904      7.87%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165134      2.83%     97.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49837      0.85%     98.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        49545      0.85%     99.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32976      0.57%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          165      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          254      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5831170                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                33003                       # Number of function calls committed.
system.cpu.commit.int_insts                   1218716                       # Number of committed integer instructions.
system.cpu.commit.loads                          8723                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1243369     95.28%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8723      0.67%     95.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          52911      4.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1305003                       # Class of committed instruction
system.cpu.commit.refs                          61634                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1303070                       # Number of Instructions Simulated
system.cpu.committedOps                       1305003                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              18.926572                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        18.926572                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1324616                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    51                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                88955                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1320627                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4301307                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    205384                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    399                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   169                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1519                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      189961                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    172607                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1356906                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1321785                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     900                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.007702                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4475869                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             123489                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.053595                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5833225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.227226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.283285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5621705     96.37%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21575      0.37%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    19321      0.33%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18328      0.31%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1292      0.02%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      248      0.00%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      661      0.01%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      874      0.01%     97.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   149221      2.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5833225                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                        18829423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  384                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   187193                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.058640                       # Inst execution rate
system.cpu.iew.exec_refs                       198979                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      53896                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  712736                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 12728                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 30                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                13                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                54855                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1319641                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                145083                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                46                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1446209                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    172                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                294600                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    399                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                295107                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       136360                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4006                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1944                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1548643                       # num instructions consuming a value
system.cpu.iew.wb_count                       1309849                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.550045                       # average fanout of values written-back
system.cpu.iew.wb_producers                    851823                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.053111                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1446209                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1793401                       # number of integer regfile reads
system.cpu.int_regfile_writes                  917846                       # number of integer regfile writes
system.cpu.ipc                               0.052836                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.052836                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1247241     86.24%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               145088     10.03%     96.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53926      3.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1446255                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30281                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020938                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29692     98.05%     98.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   588      1.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1476536                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8756038                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1309849                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1334281                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1319611                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1446255                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  30                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                22                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        44955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5833225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.247934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.745558                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5034862     86.31%     86.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              430254      7.38%     93.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203395      3.49%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83733      1.44%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               47320      0.81%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               33327      0.57%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 269      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  37      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  28      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5833225                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.058642                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                12728                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               54855                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6319168                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         24662648                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1030732                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1696744                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 166994                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4301938                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 256618                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5806125                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1319872                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1709232                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    206059                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    399                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                268857                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12490                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1778481                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          25240                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 28                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12715                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7150470                       # The number of ROB reads
system.cpu.rob.rob_writes                     2641414                       # The number of ROB writes
system.cpu.timesIdled                          207053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             181281                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            181282                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             52855                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            52855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       345215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       123058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                468273                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11046912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       233069                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11279981                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           234211                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 234211    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             234211                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143569754                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35101500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         258912000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              195616                       # Transaction distribution
system.membus.trans_dist::ReadResp             195616                       # Transaction distribution
system.membus.trans_dist::WriteReq              62071                       # Transaction distribution
system.membus.trans_dist::WriteResp             62071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       348988                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       110750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave         7498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       468270                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 515374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port     11051168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       222868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave         3749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11279853                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12787181                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            266473                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  266473    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              266473                       # Request fanout histogram
system.membus.reqLayer6.occupancy           197679428                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6388982                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           192648605                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               31500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           89034500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          933256500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.6                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         9216                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         9216                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]        47104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        40948                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        40948    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        40948                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     89492500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     80896000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma       589824                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.elem_matrix.system.acctest.elem_matrix       917504                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          1507328                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma       917504                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.elem_matrix.system.acctest.elem_matrix       589824                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total       1507328                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma        18432                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.elem_matrix.system.acctest.elem_matrix       229376                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            247808                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma        28672                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.elem_matrix.system.acctest.elem_matrix       147456                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total           176128                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma     47831360                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.elem_matrix.system.acctest.elem_matrix     74404338                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           122235698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     74404338                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.elem_matrix.system.acctest.elem_matrix     47831360                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          122235698                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    122235698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.elem_matrix.system.acctest.elem_matrix    122235698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          244471397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        21392                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        21392                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        29461                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        29461                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio         1188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio         6310                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       101706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio         3155                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3749                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1511077                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy      1179018                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy    125557468                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy      5192000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6709000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy     83968000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.7                       # Layer utilization (%)
system.acctest.elem_matrix.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     11046784                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     11051168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     11046784                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     11046784                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       172606                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         1888                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       174494                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    895831137                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       355517                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      896186654                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    895831137                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    895831137                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    895831137                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       355517                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     896186654                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       172607                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        61529                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       234136                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   8734133497                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    642303500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   9376436997                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50601.270499                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 10439.036877                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40046.968416                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       172607                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         8674                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       181281                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   8734133497                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    642303500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   9376436997                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50601.270499                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 74049.285220                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 51723.219736                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma       917504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             934260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       206112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          795936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma        14336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          51558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       74404338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1358816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75763154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      47831360                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         16714507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64545867                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     122235698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18073323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140309021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples     47104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000325663000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          361                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          361                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89250                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24775                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60774                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32537                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2481                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44876                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1655527000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2256647000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55081.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75081.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      8630                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23141                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   180                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  3208                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   441                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 28672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   60                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                51498                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                18432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8629                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    440.835582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.475734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.647261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            85      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          104      2.60%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          392      9.80%     14.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           68      1.70%     16.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           38      0.95%     17.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           37      0.92%     18.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           27      0.67%     18.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          353      8.82%     27.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         2898     72.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4002                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.240997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    535.863224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           352     97.51%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      1.11%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      1.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           361                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      69.487535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.298875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    316.467447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63            352     97.51%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1984-2047            5      1.39%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111            4      1.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           361                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 961792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   79392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  802720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  934260                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               795936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        78.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12331144500                       # Total gap between requests
system.mem_ctrls.avgGap                     156234.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma       917504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         7062                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma       588864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        26712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 74404338.090540811419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 572687.896287535783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 47753509.679901368916                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2166190.751293210778                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma        28672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma        18432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        51558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma   2218413500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38233500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma  22157517000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 274794488827                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77372.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      9892.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma   1202122.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   5329812.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              7148925                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3765081.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35345856                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23479560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         76795680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     75423889.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     347047656.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       569006648.100018                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.143192                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10542588500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    412880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1376971500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 499                       # Transaction distribution
system.iobus.trans_dist::WriteResp                499                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               998000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              499000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       172607                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       172607                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst  11409723500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total  11409723500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66102.322038                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66102.322038                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       172607                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       172607                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst  11409723500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total  11409723500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66102.322038                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66102.322038                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        61529                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        61529                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    750733000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    750733000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 12201.287198                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 12201.287198                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         8674                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         8674                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    750733000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    750733000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 86549.804012                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 86549.804012                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12332440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                12332508000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2339                       # Simulator instruction rate (inst/s)
host_mem_usage                                5741088                       # Number of bytes of host memory used
host_op_rate                                     2343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   557.10                       # Real time elapsed on the host
host_tick_rate                               22134998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1303109                       # Number of instructions simulated
sim_ops                                       1305053                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012331                       # Number of seconds simulated
sim_ticks                                 12331392000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.876337                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   89823                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               123254                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                149                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               432                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             88079                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 57                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             105                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               48                       # Number of indirect misses.
system.cpu.branchPred.lookups                  189962                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   33610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4364772                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   781109                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               381                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     185187                       # Number of branches committed
system.cpu.commit.bw_lim_events                   254                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14686                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1303072                       # Number of instructions committed
system.cpu.commit.committedOps                1305005                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5831196                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.223797                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.707265                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5074345     87.02%     87.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       458906      7.87%     94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165134      2.83%     97.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49837      0.85%     98.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        49545      0.85%     99.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32976      0.57%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          165      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           34      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          254      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5831196                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                33003                       # Number of function calls committed.
system.cpu.commit.int_insts                   1218718                       # Number of committed integer instructions.
system.cpu.commit.loads                          8723                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1243371     95.28%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     95.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8723      0.67%     95.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          52911      4.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1305005                       # Class of committed instruction
system.cpu.commit.refs                          61634                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1303072                       # Number of Instructions Simulated
system.cpu.committedOps                       1305005                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              18.926647                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        18.926647                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1324616                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    51                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                88955                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1320636                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4301331                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    205386                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    399                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   169                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  1519                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      189962                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    172608                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1356908                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   353                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1321791                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     900                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.007702                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4475893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             123490                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.053595                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5833251                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.227227                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.283286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5621729     96.37%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    21576      0.37%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    19321      0.33%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    18328      0.31%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1292      0.02%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      248      0.00%     97.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      661      0.01%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      874      0.01%     97.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   149222      2.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5833251                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                        18829533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  384                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   187193                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.058640                       # Inst execution rate
system.cpu.iew.exec_refs                       198982                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      53896                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  712736                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 12731                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                13                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                54855                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1319650                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                145086                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                46                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1446217                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    172                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                294600                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    399                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                295107                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       136363                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4006                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1944                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1548647                       # num instructions consuming a value
system.cpu.iew.wb_count                       1309854                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.550044                       # average fanout of values written-back
system.cpu.iew.wb_producers                    851824                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.053111                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1446217                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1793408                       # number of integer regfile reads
system.cpu.int_regfile_writes                  917850                       # number of integer regfile writes
system.cpu.ipc                               0.052836                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.052836                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1247245     86.24%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               145091     10.03%     96.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53926      3.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1446263                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       30281                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020937                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       1      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29692     98.05%     98.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   588      1.94%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1476543                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8756080                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1309854                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1334290                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1319619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1446263                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  31                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                22                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        44955                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5833251                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.247934                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.745559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5034885     86.31%     86.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              430255      7.38%     93.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              203395      3.49%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               83734      1.44%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               47321      0.81%     99.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               33327      0.57%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 269      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  37      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  28      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5833251                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.058642                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                12731                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               54855                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6319198                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         24662784                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1030732                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1696745                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 166994                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4301962                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 256618                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5806163                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1319881                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1709241                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    206061                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   9176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    399                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                268857                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12490                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1778489                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          25240                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 28                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12715                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      7150498                       # The number of ROB reads
system.cpu.rob.rob_writes                     2641425                       # The number of ROB writes
system.cpu.timesIdled                          207054                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq             181282                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            181283                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             52855                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            52855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       345217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       123058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                468275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11046976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       233069                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11280045                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           234212                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 234212    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             234212                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143570254                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35101500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         258913500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              195617                       # Transaction distribution
system.membus.trans_dist::ReadResp             195617                       # Transaction distribution
system.membus.trans_dist::WriteReq              62071                       # Transaction distribution
system.membus.trans_dist::WriteResp             62071                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       348990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       110750                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave         7498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       468272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        47104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 515376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1996                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port     11051232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       222868                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave         3749                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11279917                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12787245                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            266474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  266474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              266474                       # Request fanout histogram
system.membus.reqLayer6.occupancy           197679428                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             6388982                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              998000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           192649605                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               31500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           89034500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy          933261500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.6                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        14336                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         9216                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         9216                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]        47104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        40948                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        40948    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        40948                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     89492500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     80896000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.7                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.dma       589824                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.elem_matrix.system.acctest.elem_matrix       917504                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          1507328                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.dma       917504                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.elem_matrix.system.acctest.elem_matrix       589824                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total       1507328                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.dma        18432                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.elem_matrix.system.acctest.elem_matrix       229376                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            247808                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma        28672                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.elem_matrix.system.acctest.elem_matrix       147456                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total           176128                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.dma     47831096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.elem_matrix.system.acctest.elem_matrix     74403928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           122235024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     74403928                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.elem_matrix.system.acctest.elem_matrix     47831096                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total          122235024                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma    122235024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.elem_matrix.system.acctest.elem_matrix    122235024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          244470048                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        21392                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        21392                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        29461                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        29461                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio         1188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio         6310                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         7498                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total        94208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       101706                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix.pio          594                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio         3155                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         3749                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total      1507328                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      1511077                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy      1179018                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy    125557468                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          1.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy      5192000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6709000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy     83968000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.7                       # Layer utilization (%)
system.acctest.elem_matrix.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst     11046848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4384                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total     11051232                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst     11046848                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total     11046848                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst       172607                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         1888                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total       174495                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    895831387                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       355515                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      896186903                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    895831387                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    895831387                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    895831387                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       355515                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     896186903                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst       172608                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        61529                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       234137                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   8734183997                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    642303500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   9376487497                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50601.269912                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 10439.036877                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40047.013061                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst       172608                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         8674                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total       181282                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   8734183997                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    642303500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   9376487497                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50601.269912                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 74049.285220                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 51723.212989                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma       917504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             934260                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       206112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          795936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma        14336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          51558                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              60774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       74403928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1358808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              75762736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      47831096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         16714415                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64545511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma     122235024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18073223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140308247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples     47104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000325663000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          361                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          361                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89250                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              24775                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       18153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      60774                       # Number of write requests accepted
system.mem_ctrls.readBursts                     32537                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69990                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2481                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 44876                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3085                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1655527000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2256647000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     55081.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                75081.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      8630                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23141                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.14                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   180                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  3208                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   441                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 28672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   60                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                51498                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                18432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    2371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8629                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    440.835582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   394.475734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.647261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            85      2.12%      2.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          104      2.60%      4.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191          392      9.80%     14.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           68      1.70%     16.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           38      0.95%     17.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           37      0.92%     18.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           27      0.67%     18.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511          353      8.82%     27.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575         2898     72.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4002                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          361                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.240997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    535.863224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           352     97.51%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      1.11%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      1.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           361                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      69.487535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     21.298875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    316.467447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63            352     97.51%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1984-2047            5      1.39%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2048-2111            4      1.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           361                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 961792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   79392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  802720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  934260                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               795936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        78.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        65.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     75.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     64.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12331144500                       # Total gap between requests
system.mem_ctrls.avgGap                     156234.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma       917504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         7062                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma       588864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        26712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 74403927.796634793282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 572684.738267991110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 47753246.348830692470                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2166178.806090991013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma        28672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma        18432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        51558                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma   2218413500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     38233500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma  22157517000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 274794488827                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77372.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data      9892.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma   1202122.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   5329812.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              7148925                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         3765081.600000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35345856                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           23479560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         76795680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         75426942                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     347047656.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       569009700.600018                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.143185                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10542588500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    412880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1377039500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 499                       # Transaction distribution
system.iobus.trans_dist::WriteResp                499                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     1996                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               998000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              499000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst       172608                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total       172608                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst  11409789500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total  11409789500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66102.321445                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66102.321445                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst       172608                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total       172608                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst  11409789500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total  11409789500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66102.321445                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66102.321445                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        61529                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        61529                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    750733000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    750733000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 12201.287198                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 12201.287198                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         8674                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         8674                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    750733000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    750733000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 86549.804012                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 86549.804012                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        52855                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12332508000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
