Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204.ip --block-symbol-file --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: ad9144_jesd204.ad9144_jesd204.link_pll: Phase alignment between the reference clock and the outclks is not available by default in Core mode. Please select the 'Enable phase alignment' checkbox if you require this functionality.
Info: ad9144_jesd204.ad9144_jesd204.link_pll: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: ad9144_jesd204.ad9144_jesd204.link_pll: Selected device is 10CX220YF780I5G
Info: ad9144_jesd204.ad9144_jesd204.phy.native_phy: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Warning: ad9144_jesd204.ad9144_jesd204.phy.native_phy: If this TX Simplex Native PHY instance needs to be merged with an RX Simplex Native PHY instance or a CDR PLL IP instance, ensure that reconfiguration inputs of both the PHY instances are driven by the same source
Warning: ad9144_jesd204.ad9144_jesd204.phy.native_phy: This TX Simplex Native PHY instance cannot be merged with an RX Simplex Native PHY instance or a CDR PLL IP instance since the parameter "Enable capability registers" (set_capability_reg_enable) is set to "enabled" (1). 
Warning: ad9144_jesd204.ad9144_jesd204.phy.native_phy: This TX Simplex Native PHY instance cannot be merged with an RX Simplex Native PHY instance or a CDR PLL IP instance since the parameter "Enable control and status registers" (set_csr_soft_logic_enable) is set to "enabled" (1). 
Info: ad9144_jesd204.ad9144_jesd204.phy.native_phy: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: ad9144_jesd204.ad9144_jesd204.phy.native_phy: For the selected device(10CX220YF780I5G), core speed grade is 5.
Info: ad9144_jesd204.ad9144_jesd204.phy.native_phy: Note - The external TX PLL IP must be configured with an output clock frequency of 5000.0 MHz.
Info: ad9144_jesd204.ad9144_jesd204.lane_pll: Selected device is 10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204.ip --synthesis=VERILOG --output-directory=C:\Git\ArrowESC\Cyclone10GX_Rev2_Demo\ip\mcu_subsystem\ad9144_jesd204 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Warning: ad9144_jesd204.ad9144_jesd204.link_pll: Phase alignment between the reference clock and the outclks is not available by default in Core mode. Please select the 'Enable phase alignment' checkbox if you require this functionality.
Info: ad9144_jesd204.ad9144_jesd204.link_pll: The output frequencies are not exact when the PLL is in fractional mode. You must be cautious with applications that require frequencies to be exact to within less than 0.5 Hz.
Info: ad9144_jesd204.ad9144_jesd204.link_pll: Selected device is 10CX220YF780I5G
Info: ad9144_jesd204.ad9144_jesd204.phy.native_phy: Simplified data interface has been enabled. The Native PHY will present the data/control interface for the current configuration only. Dynamic reconfiguration of the data interface cannot be supported. The unused_tx_parallel_data and unused_tx_control ports should be connected to 0.
Warning: ad9144_jesd204.ad9144_jesd204.phy.native_phy: If this TX Simplex Native PHY instance needs to be merged with an RX Simplex Native PHY instance or a CDR PLL IP instance, ensure that reconfiguration inputs of both the PHY instances are driven by the same source
Warning: ad9144_jesd204.ad9144_jesd204.phy.native_phy: This TX Simplex Native PHY instance cannot be merged with an RX Simplex Native PHY instance or a CDR PLL IP instance since the parameter "Enable capability registers" (set_capability_reg_enable) is set to "enabled" (1). 
Warning: ad9144_jesd204.ad9144_jesd204.phy.native_phy: This TX Simplex Native PHY instance cannot be merged with an RX Simplex Native PHY instance or a CDR PLL IP instance since the parameter "Enable control and status registers" (set_csr_soft_logic_enable) is set to "enabled" (1). 
Info: ad9144_jesd204.ad9144_jesd204.phy.native_phy: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Info: ad9144_jesd204.ad9144_jesd204.phy.native_phy: For the selected device(10CX220YF780I5G), core speed grade is 5.
Info: ad9144_jesd204.ad9144_jesd204.phy.native_phy: Note - The external TX PLL IP must be configured with an output clock frequency of 5000.0 MHz.
Info: ad9144_jesd204.ad9144_jesd204.lane_pll: Selected device is 10CX220YF780I5G
Info: ad9144_jesd204: "Transforming system: ad9144_jesd204"
Info: ad9144_jesd204: "Naming system components in system: ad9144_jesd204"
Info: ad9144_jesd204: "Processing generation queue"
Info: ad9144_jesd204: "Generating: ad9144_jesd204"
Info: ad9144_jesd204: "Generating: ad9144_jesd204_adi_jesd204_10_kst36zy"
Info: ad9144_jesd204: "Generating: altera_xcvr_fpll_a10"
Info: link_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: link_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: link_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: link_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: link_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: link_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: link_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: ad9144_jesd204: "Generating: axi_adxcvr"
Info: ad9144_jesd204: "Generating: altera_xcvr_reset_control"
Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: ad9144_jesd204: "Generating: ad9144_jesd204_jesd204_phy_10_vzts4xy"
Info: ad9144_jesd204: "Generating: ad9144_jesd204_altera_xcvr_atx_pll_a10_181_he2e35y"
Info: lane_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: lane_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: lane_pll: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: lane_pll: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: lane_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: lane_pll: Building configuration data for reconfiguration profile 0
Info: lane_pll: Generating configuration files for reconfiguration profile 0
Info: lane_pll: Generating C header configuration file
Info: ad9144_jesd204: "Generating: axi_jesd204_tx"
Info: ad9144_jesd204: "Generating: jesd204_tx"
Info: ad9144_jesd204: "Generating: altera_reset_controller"
Info: ad9144_jesd204: "Generating: ad9144_jesd204_altera_xcvr_native_a10_181_uw5ntmq"
Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: native_phy: Building configuration data for reconfiguration profile 0
Info: ad9144_jesd204: "Generating: jesd204_glue"
Info: ad9144_jesd204: "Generating: jesd204_soft_pcs_tx"
Info: ad9144_jesd204: Done "ad9144_jesd204" with 13 modules, 83 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
