# Combination-Circuit-verification-SV-UVM-4x4-bit-Unsigned-Multiplier
System Verilog and UVM based Verification test bench for combination circuits - 4x4 Unsigned Multiplier. Here, You can find project that performs SystemVerilog and UVM based verification of 4x4 bit Unsigned Multiplier. Multiplier has been designed in SystemVerilog. 

You can find SystemVerilog Code on EDAplayground:
https://edaplayground.com/x/FYtn
