INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/ip_repo/axi_memory_1.0/hdl/axi_memory_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_memory_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/ip_repo/axi_memory_1.0/hdl/axi_memory_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_memory_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/parth/F/Parth/vivado/vivado_proj/spi_read_id/spi_read_id.tmp/axi_memory_v1_0_project/axi_memory_v1_0_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
