Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:21:46	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	658	11	1	false	0	0		0	
2019-04-12 15:21:50	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	1666	193	1	false	0	0		0	
2019-04-12 15:21:54	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	470	9	3	false	0	0		0	
2019-04-12 15:21:58	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	1316	223	0	false	0	0		0	
2019-04-12 15:22:02	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	574	9	1	false	0	0		0	
2019-04-12 15:22:08	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	1568	84	1	false	0	0		0	
2019-04-12 15:22:12	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	2854	139	0	false	0	0		0	
2019-04-12 15:22:16	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	628	11	1	false	0	0		0	
2019-04-12 15:22:20	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	2774	265	6	false	0	0		0	
2019-04-12 15:22:25	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	2698	224	6	false	0	0		0	
2019-04-12 15:22:29	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	2248	56	1	false	0	0		0	
2019-04-12 15:22:33	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	2172	56	1	false	0	0		0	
2019-04-12 15:22:38	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	2108	121	1	false	0	0		0	
2019-04-12 15:22:42	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	1478	55	0	false	0	0		0	
2019-04-12 15:22:46	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	2652	126	0	false	0	0		0	
2019-04-12 15:22:51	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	1184	59	0	false	0	0		0	
2019-04-12 15:22:55	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	2056	124	0	false	0	0		0	
2019-04-12 15:22:59	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	1508	61	0	false	0	0		0	
2019-04-12 15:23:04	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	5216	122	1	false	0	0		0	
2019-04-12 15:23:08	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	1108	14	0	false	0	0		0	
2019-04-12 15:23:12	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.11	1464	86	0	false	0	0		0	
2019-04-12 15:23:19	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	658	11	1	false	0	0		0	
2019-04-12 15:23:23	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1666	193	1	false	0	0		0	
2019-04-12 15:23:28	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	470	9	3	false	0	0		0	
2019-04-12 15:23:32	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1316	223	0	false	0	0		0	
2019-04-12 15:23:36	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	574	9	1	false	0	0		0	
2019-04-12 15:23:40	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1568	84	1	false	0	0		0	
2019-04-12 15:23:45	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2854	139	0	false	0	0		0	
2019-04-12 15:23:49	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	628	11	1	false	0	0		0	
2019-04-12 15:23:54	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2774	265	6	false	0	0		0	
2019-04-12 15:23:58	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2698	224	6	false	0	0		0	
2019-04-12 15:24:03	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2248	56	1	false	0	0		0	
2019-04-12 15:24:07	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2172	56	1	false	0	0		0	
2019-04-12 15:24:12	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2108	121	1	false	0	0		0	
2019-04-12 15:24:16	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1478	55	0	false	0	0		0	
2019-04-12 15:24:21	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2652	126	0	false	0	0		0	
2019-04-12 15:24:25	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1184	59	0	false	0	0		0	
2019-04-12 15:24:30	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2056	124	0	false	0	0		0	
2019-04-12 15:24:34	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1508	61	0	false	0	0		0	
2019-04-12 15:24:38	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	5216	122	1	false	0	0		0	
2019-04-12 15:24:43	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1108	14	0	false	0	0		0	
2019-04-12 15:24:47	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1464	86	0	false	0	0		0	
2019-04-12 15:24:52	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	658	11	1	false	0	0		0	
2019-04-12 15:24:55	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1666	193	1	false	0	0		0	
2019-04-12 15:24:57	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	470	9	3	false	0	0		0	
2019-04-12 15:25:00	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1316	223	0	false	0	0		0	
2019-04-12 15:25:03	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	574	9	1	false	0	0		0	
2019-04-12 15:25:06	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1568	84	1	false	0	0		0	
2019-04-12 15:25:08	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2854	139	0	false	0	0		0	
2019-04-12 15:25:11	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	628	11	1	false	0	0		0	
2019-04-12 15:25:14	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2774	265	6	false	0	0		0	
2019-04-12 15:25:17	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2698	224	6	false	0	0		0	
2019-04-12 15:25:19	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2244	52	1	false	0	0		0	
2019-04-12 15:25:22	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2168	52	1	false	0	0		0	
2019-04-12 15:25:25	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2108	121	1	false	0	0		0	
2019-04-12 15:25:28	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1478	55	0	false	0	0		0	
2019-04-12 15:25:31	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2652	126	0	false	0	0		0	
2019-04-12 15:25:34	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1184	59	0	false	0	0		0	
2019-04-12 15:25:37	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2056	124	0	false	0	0		0	
2019-04-12 15:25:39	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1508	61	0	false	0	0		0	
2019-04-12 15:25:42	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	5216	122	1	false	0	0		0	
2019-04-12 15:25:45	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1108	14	0	false	0	0		0	
2019-04-12 15:25:48	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1464	86	0	false	0	0		0	
2019-04-12 15:25:53	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	658	11	1	false	0	0		0	
2019-04-12 15:25:55	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1636	193	1	false	0	0		0	
2019-04-12 15:25:58	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	470	9	3	false	0	0		0	
2019-04-12 15:26:00	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1284	223	0	false	0	0		0	
2019-04-12 15:26:03	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	574	9	1	false	0	0		0	
2019-04-12 15:26:05	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1558	84	1	false	0	0		0	
2019-04-12 15:26:08	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2846	139	0	false	0	0		0	
2019-04-12 15:26:10	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	628	11	1	false	0	0		0	
2019-04-12 15:26:13	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2702	265	6	false	0	0		0	
2019-04-12 15:26:16	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2704	224	6	false	0	0		0	
2019-04-12 15:26:18	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2014	52	1	false	0	0		0	
2019-04-12 15:26:21	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1938	50	1	false	0	0		0	
2019-04-12 15:26:23	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2106	121	1	false	0	0		0	
2019-04-12 15:26:26	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1258	51	0	false	0	0		0	
2019-04-12 15:26:28	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2432	122	0	false	0	0		0	
2019-04-12 15:26:31	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1188	59	0	false	0	0		0	
2019-04-12 15:26:34	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1812	119	0	false	0	0		0	
2019-04-12 15:26:36	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1298	57	0	false	0	0		0	
2019-04-12 15:26:39	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	5148	122	1	false	0	0		0	
2019-04-12 15:26:41	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1102	14	0	false	0	0		0	
2019-04-12 15:26:44	44	44.6	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304773	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=enable,chip=84,clock=6external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1458	86	0	false	0	0		0	
