<profile>

<section name = "Vivado HLS Report for 'sc_FIFO_DCT_buffering'" level="0">
<item name = "Date">Tue Jan 17 18:16:32 2017
</item>
<item name = "Version">2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)</item>
<item name = "Project">DCT_base</item>
<item name = "Solution">DCT</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35ticpg236-1l</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.09, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">5, 6, 5, 6, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3, 4, 3 ~ 4, -, -, inf, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 45</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 35</column>
<column name="Register">-, -, 38, -</column>
<specialColumn name="Available">100, 90, 41600, 20800</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_165_p2">+, 0, 0, 32, 32, 1</column>
<column name="tmp_8_fu_171_p2">icmp, 0, 0, 11, 32, 7</column>
<column name="tmp_4_fu_138_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 7, 1, 7</column>
<column name="din_blk_n">1, 2, 1, 2</column>
<column name="i_fu_88">32, 2, 32, 64</column>
<column name="s_buffered">1, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="i_fu_88">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sc_FIFO_DCT::buffering, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sc_FIFO_DCT::buffering, return value</column>
<column name="din_dout">in, 8, ap_fifo, din, pointer</column>
<column name="din_empty_n">in, 1, ap_fifo, din, pointer</column>
<column name="din_read">out, 1, ap_fifo, din, pointer</column>
<column name="sc_FIFO_DCT_mA_address0">out, 6, ap_memory, sc_FIFO_DCT_mA, array</column>
<column name="sc_FIFO_DCT_mA_ce0">out, 1, ap_memory, sc_FIFO_DCT_mA, array</column>
<column name="sc_FIFO_DCT_mA_we0">out, 1, ap_memory, sc_FIFO_DCT_mA, array</column>
<column name="sc_FIFO_DCT_mA_d0">out, 32, ap_memory, sc_FIFO_DCT_mA, array</column>
<column name="s_buffered">out, 1, ap_vld, s_buffered, pointer</column>
<column name="s_buffered_ap_vld">out, 1, ap_vld, s_buffered, pointer</column>
<column name="s_working">in, 1, ap_none, s_working, pointer</column>
</table>
</item>
</section>
</profile>
