# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 3.2e-05 1024 270 1750 548864 54.0385 26.8986 1147.14 838.692 2066.97 2067.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 720 0.000256 4096 160 2330 56832 11.5053 13.9591 533.016 418.53 977.087 977.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 3.2e-05 1024 270 1750 548352 54.1271 26.9561 1349.3 838.325 2268.91 2269.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 720 0.000256 4096 160 2330 56880 11.5468 13.9912 602.96 419.47 1048.04 1048.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 3.2e-05 1024 270 1750 547840 54.0515 26.9312 1401.08 837.949 2320.22 2320.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 720 0.000256 4096 160 2330 56800 11.4988 13.9682 628.845 418.473 1072.86 1072.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 3.2e-05 1024 270 1750 546816 53.994 26.8864 1303.29 837.28 2221.65 2221.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 720 0.000256 4096 160 2330 56832 11.4853 13.9633 587.672 419.247 1032.44 1032.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 3.2e-05 1024 270 1750 547200 54.2602 26.9675 1317.48 837.107 2236.02 2236.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 720 0.000256 4096 160 2330 56800 11.5869 13.9998 592.138 419.18 1036.98 1037.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 3.2e-05 1024 270 1750 544768 54.2752 26.9112 1349.47 836.486 2267.34 2267.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 720 0.000256 4096 160 2330 56672 11.5118 13.9735 605.384 418.94 1049.88 1049.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 3.2e-05 1024 270 1750 545280 54.0774 26.8879 1354.81 834.264 2270.25 2270.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 720 0.000256 4096 160 2330 56880 11.5532 14.0021 610.294 419.019 1054.94 1055.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 3.2e-05 1024 270 1750 544768 54.0265 26.8387 1309.37 835.733 2226.17 2226.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 720 0.000256 4096 160 2330 56576 11.487 13.9469 587.889 418.621 1032.02 1032.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 3.2e-05 1024 270 1750 540672 54.1229 26.7448 1309.55 832.376 2223 2223.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 720 0.000256 4096 160 2330 56448 11.4767 13.9346 592.805 417.132 1035.42 1035.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 3.2e-05 1024 270 1750 544000 53.9213 26.8145 1417.85 832.959 2331.74 2331.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 720 0.000256 4096 160 2330 56400 11.5071 13.9592 628.533 417.59 1071.66 1071.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 3.2e-05 1024 270 1750 540672 54.4049 26.8427 1636.54 836.131 2554.12 2554.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 720 0.000256 4096 160 2330 56320 11.4872 13.9715 739.176 419.355 1184.07 1184.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 3.2e-05 1024 270 1755 547840 54.1144 26.8991 1149 838.475 2068.69 2068.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 720 0.000256 4096 160 2325 56896 11.514 13.9653 552.44 419.428 997.426 997.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 3.2e-05 1024 270 1755 547840 54.2291 27.151 1163.98 838.471 2084.03 2084.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 720 0.000256 4096 160 2325 56880 11.5681 13.9981 559.484 419.475 1004.6 1004.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 3.2e-05 1024 270 1755 546816 54.1684 26.9129 1152.19 837.223 2070.7 2070.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 720 0.000256 4096 160 2325 56832 11.5282 13.9715 518.769 419.396 963.74 963.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 3.2e-05 1024 270 1755 546560 54.2238 26.9332 1183.89 836.448 2101.69 2101.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 720 0.000256 4096 160 2325 56784 11.5573 13.9948 530.577 419.12 975.324 975.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 3.2e-05 1024 270 1755 546816 54.1715 26.9 1177.96 837.962 2097.2 2097.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 720 0.000256 4096 160 2325 56704 11.4934 13.953 541.334 418.628 985.489 985.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 3.2e-05 1024 270 1755 546048 54.3285 26.9599 1369.65 837.494 2288.64 2288.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 720 0.000256 4096 160 2325 56736 11.5405 13.9965 609.74 419.242 1054.6 1054.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 3.2e-05 1024 270 1755 547840 54.0532 26.966 1342.85 837.946 2262.02 2262.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 720 0.000256 4096 160 2325 56640 11.493 13.9741 595.524 418.653 1039.72 1039.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 3.2e-05 1024 270 1755 546816 53.8738 26.8793 1428.26 837.067 2346.28 2346.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 720 0.000256 4096 160 2325 56640 11.4774 13.9576 634.845 419.122 1079.48 1079.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 3.2e-05 1024 270 1755 547200 54.137 26.9722 1419.49 837.012 2337.82 2337.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 720 0.000256 4096 160 2325 56800 11.5687 14.0078 630.406 419.132 1075.19 1075.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 3.2e-05 1024 270 1755 544768 54.2602 26.9128 1421.01 837.294 2339.69 2339.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 720 0.000256 4096 160 2325 56672 11.4973 13.9716 635.488 419.33 1080.36 1080.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 3.2e-05 1024 270 1755 545280 54.0073 26.8902 1395.25 835.191 2311.54 2311.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 720 0.000256 4096 160 2325 56640 11.5479 13.9984 626.465 419.605 1071.69 1071.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 3.2e-05 1024 270 1755 544768 53.9696 26.8371 1335.11 835.29 2251.42 2251.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 720 0.000256 4096 160 2325 56576 11.4913 13.9523 598.097 418.403 1042.02 1042.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 3.2e-05 1024 270 1755 540672 54.057 26.7452 1551.1 833.281 2465.39 2465.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 720 0.000256 4096 160 2325 56064 11.479 13.9302 690.582 417.703 1133.77 1133.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 3.2e-05 1024 270 1755 544000 53.8866 26.8174 1567.42 833.555 2481.88 2482.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 720 0.000256 4096 160 2325 56400 11.506 13.9592 698.608 417.882 1142.03 1142.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 3.2e-05 1024 270 1755 540672 54.4266 26.8418 1415.96 835.343 2332.78 2332.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 720 0.000256 4096 160 2325 56320 11.4942 13.9627 638.357 418.994 1082.88 1082.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 3.2e-05 1024 270 1760 548864 53.903 26.895 1093.88 837.76 2012.64 2012.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 720 0.000256 4096 160 2340 56704 11.5118 13.9796 526.768 419.071 971.402 971.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 3.2e-05 1024 270 1760 547840 54.2092 26.9579 1228.72 837.921 2148.01 2148.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 720 0.000256 4096 160 2340 56640 11.5605 13.994 586.684 419.18 1031.49 1031.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 3.2e-05 1024 270 1760 546816 54.0765 26.9066 1143.29 837.021 2061.48 2061.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 720 0.000256 4096 160 2340 56640 11.5098 13.9815 511.11 419.299 955.975 956.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 3.2e-05 1024 270 1760 546560 54.1943 26.937 1161.64 836.44 2079.41 2079.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 720 0.000256 4096 160 2340 56672 11.5691 13.992 522.514 419.123 967.273 967.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 3.2e-05 1024 270 1760 548864 53.892 26.8903 1143.61 837.808 2062.4 2062.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 720 0.000256 4096 160 2340 56576 11.4872 13.9526 526.799 418.58 970.891 970.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 3.2e-05 1024 270 1760 548352 54.0232 26.9599 1449.53 837.286 2368.01 2368.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 720 0.000256 4096 160 2340 56592 11.5528 13.9899 643.269 419.102 1087.99 1088.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 3.2e-05 1024 270 1760 543744 54.0366 26.8505 1001.17 835.287 1917.54 1917.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 720 0.000256 4096 160 2340 56160 11.4777 13.962 444.381 418.346 888.246 888.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 3.2e-05 1024 270 1760 547840 53.938 26.9394 1390.82 838.635 2310.52 2310.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 720 0.000256 4096 160 2340 56480 11.4898 13.975 618.41 418.99 1062.94 1063.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 3.2e-05 1024 270 1760 547840 53.8116 26.9011 974.962 837.948 1893.82 1893.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 720 0.000256 4096 160 2340 56320 11.4545 13.9492 431.681 418.048 875.207 875.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 3.2e-05 1024 270 1760 546816 53.8822 26.8734 1301.37 836.521 2218.85 2219.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 720 0.000256 4096 160 2340 56448 11.469 13.9489 580.57 418.844 1024.91 1024.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 3.2e-05 1024 270 1760 540672 54.061 26.7476 923.051 833.117 1837.18 1837.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 720 0.000256 4096 160 2340 56064 11.4647 13.9408 412 417.503 854.983 855.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 3.2e-05 1024 270 1760 547200 54.1469 26.9844 1362.14 837.706 2281.18 2281.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 720 0.000256 4096 160 2340 56600 11.5753 13.9904 608.356 419.513 1053.51 1053.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 3.2e-05 1024 270 1760 544000 53.885 26.8206 955.649 833.542 1870.09 1870.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 720 0.000256 4096 160 2340 56000 11.5056 13.9614 423.455 417.757 866.752 866.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 3.2e-05 1024 270 1760 544768 54.1957 26.918 1727.14 837.218 2645.67 2645.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 720 0.000256 4096 160 2340 56448 11.511 13.971 773.076 419.33 1217.96 1218.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 3.2e-05 1024 270 1760 544768 54.1323 26.8841 1126.97 836.838 2045.02 2045.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 720 0.000256 4096 160 2340 56000 11.4527 13.9264 503.572 417.012 946.036 946.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 3.2e-05 1024 270 1760 545280 53.97 26.9292 1653.37 834.61 2569.5 2569.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 720 0.000256 4096 160 2340 56400 11.5563 13.9978 742.016 419.178 1186.82 1186.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 3.2e-05 1024 270 1760 545280 53.8672 26.8564 1120.15 834.86 2035.92 2036.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 720 0.000256 4096 160 2340 56160 11.4821 13.9771 500.752 418.541 944.826 944.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 3.2e-05 1024 270 1760 544768 53.9414 26.8367 1596.94 835.764 2513.68 2513.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 720 0.000256 4096 160 2340 56320 11.4811 13.9667 716.743 418.528 1160.8 1160.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 3.2e-05 1024 270 1760 540672 54.395 26.8437 1066.88 835.133 1983.45 1983.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 720 0.000256 4096 160 2340 56320 11.4852 13.967 485.402 418.814 929.741 929.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 3.2e-05 1024 270 1760 540672 54.062 26.7478 1383.07 832.642 2296.73 2296.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 720 0.000256 4096 160 2340 56064 11.458 13.9399 627.403 417.249 1070.12 1070.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 3.2e-05 1024 270 1760 528384 54.3808 26.4551 957.574 825.155 1863.76 1863.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 720 0.000256 4096 160 2340 56064 11.4712 13.949 438.583 418.516 882.595 882.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 3.2e-05 1024 270 1760 544000 53.8686 26.8162 1458.49 832.916 2372.29 2372.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 720 0.000256 4096 160 2340 56000 11.5014 13.9628 644.668 417.532 1087.74 1087.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 3.2e-05 1024 270 1760 537600 53.2398 26.4926 1039.23 825.339 1944.5 1944.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 720 0.000256 4096 160 2340 56000 11.4852 13.9721 457.549 418.876 901.954 902.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 3.2e-05 1024 270 1752 545792 54.2132 27.1656 1070.93 837.782 1990.29 1990.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 720 0.000256 4096 160 2328 56704 11.5017 13.9674 516.112 419.078 960.736 960.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 3.2e-05 1024 270 1752 545280 54.4186 27.0945 1133.6 837.923 2053.24 2053.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 720 0.000256 4096 160 2328 56640 11.5604 13.9971 537.923 419.179 982.734 982.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 3.2e-05 1024 270 1752 545280 54.2292 27.0332 1120.59 844.645 2046.7 2046.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 720 0.000256 4096 160 2328 56640 11.5139 13.9658 500.348 423.097 949.001 949.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 3.2e-05 1024 270 1752 543744 54.2802 26.8782 720.681 837.276 1639.32 1639.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 720 0.000256 4096 160 2328 56448 11.4726 13.9626 370.961 419.138 815.614 815.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 3.2e-05 1024 270 1752 544768 54.3786 26.9372 1288.31 837.232 2207.06 2207.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 720 0.000256 4096 160 2328 56672 11.5444 13.9966 581.734 419.637 1026.99 1027.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 3.2e-05 1024 270 1752 544768 54.2126 26.9083 818.259 837.333 1736.91 1737.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 720 0.000256 4096 160 2328 56448 11.4973 13.9694 366.443 419.225 811.211 811.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 3.2e-05 1024 270 1752 544768 54.3299 26.9022 1208.93 837.938 2128.31 2128.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 720 0.000256 4096 160 2328 56576 11.4792 13.9615 561.8 418.725 1006.04 1006.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 3.2e-05 1024 270 1752 540672 54.3404 26.8411 789.748 835.083 1706.21 1706.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 720 0.000256 4096 160 2328 56320 11.4764 13.951 371.792 418.173 815.465 815.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 3.2e-05 1024 270 1752 546048 54.2868 26.9563 1376.74 837.624 2295.82 2295.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 720 0.000256 4096 160 2328 56592 11.5448 14.0001 615.392 419.29 1060.3 1060.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 3.2e-05 1024 270 1752 543744 54.021 26.8543 962.594 834.821 1878.49 1878.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 720 0.000256 4096 160 2328 56160 11.4831 13.9715 426.713 418.021 870.261 870.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 3.2e-05 1024 270 1752 545280 54.2045 26.9394 1304.2 837.772 2223.33 2223.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 720 0.000256 4096 160 2328 56480 11.5094 13.9756 581.621 418.573 1025.75 1025.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 3.2e-05 1024 270 1752 542720 54.4198 26.8984 932.383 838.65 1852.55 1852.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 720 0.000256 4096 160 2328 56320 11.4667 13.9518 416.517 418.39 860.4 860.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 3.2e-05 1024 270 1752 543744 54.2143 26.8718 1673.42 836.483 2591.2 2591.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 720 0.000256 4096 160 2328 56448 11.4708 13.951 745.307 418.729 1189.53 1189.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 3.2e-05 1024 270 1752 540672 54.0687 26.7428 1061.76 833.192 1975.96 1976.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 720 0.000256 4096 160 2328 56064 11.4519 13.9308 477.279 417.536 920.272 920.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 3.2e-05 1024 270 1752 544000 54.4524 26.9644 1639.34 837.79 2558.75 2558.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 720 0.000256 4096 160 2328 56600 11.5698 14.0001 735.839 419.404 1180.89 1180.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 3.2e-05 1024 270 1752 537600 54.578 26.8155 1098.31 833.504 2013.39 2013.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 720 0.000256 4096 160 2328 56000 11.4941 13.9671 494.962 417.713 938.209 938.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 3.2e-05 1024 270 1752 544768 54.2046 26.9148 1603.12 836.509 2520.96 2521.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 720 0.000256 4096 160 2328 56448 11.5057 13.9776 720.379 418.809 1164.75 1164.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 3.2e-05 1024 270 1752 544768 54.1419 26.8804 1067.12 837.444 1985.79 1985.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 720 0.000256 4096 160 2328 56000 11.4542 13.9316 472.364 417.416 915.24 915.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 3.2e-05 1024 270 1752 541440 54.4686 26.8906 1560.36 835.167 2477.09 2477.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 720 0.000256 4096 160 2328 56400 11.5487 14.0001 695.02 419.53 1140.17 1140.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 3.2e-05 1024 270 1752 537600 54.835 26.8583 1001.43 835.417 1918.74 1918.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 720 0.000256 4096 160 2328 56160 11.4852 13.978 447.545 419.003 892.09 892.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 3.2e-05 1024 270 1752 540672 54.3892 26.8433 1488.79 835.958 2406.18 2406.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 720 0.000256 4096 160 2328 56320 11.4795 13.9489 664.973 418.631 1109.11 1109.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 3.2e-05 1024 270 1752 540672 54.3919 26.839 1000.27 836.121 1917.82 1917.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 720 0.000256 4096 160 2328 56320 11.4863 13.9608 449.243 419.299 894.064 894.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 3.2e-05 1024 270 1750 546816 54.0641 26.893 1217.84 837.751 2136.75 2136.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 720 0.000256 4096 160 2325 56896 11.4949 13.9817 583.599 419.067 1028.22 1028.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 3.2e-05 1024 270 1750 546560 54.325 26.9571 1093.5 837.773 2012.76 2012.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 720 0.000256 4096 160 2325 56880 11.5649 13.9981 518.315 419.111 963.061 963.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 3.2e-05 1024 270 1750 545280 54.2716 26.9494 706.796 837.844 1626.07 1626.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 720 0.000256 4096 160 2325 56640 11.4954 14.0288 356.904 418.473 800.978 801.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 3.2e-05 1024 270 1750 545280 54.2413 26.9183 1161.39 837.013 2079.76 2079.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 720 0.000256 4096 160 2325 56832 11.518 13.9726 519.902 419.287 964.75 964.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 3.2e-05 1024 270 1750 543744 54.2734 26.876 748.517 837.21 1667.07 1667.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 720 0.000256 4096 160 2325 56640 11.4759 13.9607 380.337 419.09 824.939 825.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 3.2e-05 1024 270 1750 546560 54.1233 26.934 1240.69 837.256 2159.21 2159.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 720 0.000256 4096 160 2325 56784 11.5527 13.9942 559.83 419.614 1005.07 1005.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 3.2e-05 1024 270 1750 544768 54.2105 26.9752 787.362 836.65 1705.4 1705.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 720 0.000256 4096 160 2325 56672 11.5011 13.9878 353.378 418.875 797.816 797.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 3.2e-05 1024 270 1750 546816 54.0607 26.8964 1278.45 838.422 2198.03 2198.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 720 0.000256 4096 160 2325 56704 11.4802 13.9488 578.939 418.935 1023.38 1023.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 3.2e-05 1024 270 1750 544768 53.9286 27.0462 826.402 835.294 1742.87 1743.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 720 0.000256 4096 160 2325 56576 11.4785 13.951 384.371 418.278 828.155 828.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 3.2e-05 1024 270 1750 546048 54.2985 26.9585 1378.9 837.495 2297.85 2298.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 720 0.000256 4096 160 2325 56736 11.5449 13.9929 613.967 419.238 1058.81 1058.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 3.2e-05 1024 270 1750 543744 54.0406 27.0365 987.833 834.515 1903.62 1903.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 720 0.000256 4096 160 2325 56448 11.4809 13.9631 437.619 417.965 881.1 881.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 3.2e-05 1024 270 1750 545280 54.253 26.9373 1336.81 837.75 2255.95 2256.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 720 0.000256 4096 160 2325 56640 11.4943 13.9768 596.095 418.562 1040.21 1040.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 3.2e-05 1024 270 1750 542720 54.4129 26.9005 937.721 838.074 1857.31 1857.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 720 0.000256 4096 160 2325 56320 11.464 13.9537 416.451 418.113 860.057 860.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 3.2e-05 1024 270 1750 543744 54.2255 26.8833 1623.46 837.181 2541.95 2542.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 720 0.000256 4096 160 2325 56640 11.4678 13.9592 726.048 419.075 1170.62 1170.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 3.2e-05 1024 270 1750 540672 54.0499 26.8018 1082.59 832.509 1996.15 1996.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 720 0.000256 4096 160 2325 56064 11.4707 13.9332 483.195 417.195 925.868 925.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 3.2e-05 1024 270 1750 544000 54.4494 26.9599 1617.72 837.798 2537.13 2537.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 720 0.000256 4096 160 2325 56800 11.5798 14.0042 728.975 419.411 1174.04 1174.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 3.2e-05 1024 270 1750 537600 54.602 26.8081 1073.31 832.902 1987.81 1987.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 720 0.000256 4096 160 2325 56400 11.4948 13.9638 488.966 417.404 931.898 931.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 3.2e-05 1024 270 1750 544768 54.1796 26.91 1587.46 836.273 2505.02 2505.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 720 0.000256 4096 160 2325 56672 11.507 13.9745 704.282 418.697 1148.53 1148.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 3.2e-05 1024 270 1750 544768 54.1345 26.8847 1040.05 837.501 1958.77 1958.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 720 0.000256 4096 160 2325 56000 11.4505 13.9263 457.341 417.41 900.206 900.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 3.2e-05 1024 270 1750 541440 54.4903 26.8882 1526.18 834.508 2442.27 2442.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 720 0.000256 4096 160 2325 56640 11.5544 14.0001 682.382 419.218 1127.23 1127.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 3.2e-05 1024 270 1750 537600 54.8456 26.8531 1001.95 843.021 1926.86 1927.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 720 0.000256 4096 160 2325 56160 11.4871 13.9816 447.046 422.669 895.254 895.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 3.2e-05 1024 270 1750 544768 53.9236 26.837 1464.15 835.965 2381.08 2381.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 720 0.000256 4096 160 2325 56576 11.4937 13.9495 652.103 418.728 1096.35 1096.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 3.2e-05 1024 270 1750 540672 54.4033 26.8463 1022.63 835.434 1939.51 1939.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 720 0.000256 4096 160 2325 56320 11.4785 13.9757 460.461 418.947 904.937 905.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 3.2e-05 1024 270 1760 547840 53.9842 26.9004 1067.08 838.406 1986.56 1986.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 720 0.000256 4096 160 2336 56640 11.4955 13.9618 509.502 419.381 954.414 954.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 3.2e-05 1024 270 1760 546816 54.047 26.8922 687.652 837.606 1606.39 1606.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 720 0.000256 4096 160 2336 56448 11.4913 13.9528 352.119 418.452 796.087 796.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 3.2e-05 1024 270 1760 547840 54.1176 26.9681 1093.45 837.773 2012.5 2012.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 720 0.000256 4096 160 2336 56640 11.5544 14.0022 519.843 419.119 964.593 964.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 3.2e-05 1024 270 1760 547840 54.008 26.9393 703.341 837.839 1622.32 1622.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 720 0.000256 4096 160 2336 56480 11.496 13.9748 357.839 418.471 801.854 801.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 3.2e-05 1024 270 1760 546816 53.9972 26.9155 1172.76 837.215 2091.08 2091.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 720 0.000256 4096 160 2336 56544 11.518 13.9835 525.668 419.391 970.636 970.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 3.2e-05 1024 270 1760 546816 53.8252 26.8738 759.057 837.115 1677.07 1677.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 720 0.000256 4096 160 2336 56448 11.4549 13.953 336.705 419.051 781.235 781.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 3.2e-05 1024 270 1760 546560 54.1324 26.9373 1167.25 836.435 2084.95 2085.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 720 0.000256 4096 160 2336 56560 11.561 13.997 520.244 419.301 965.174 965.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 3.2e-05 1024 270 1760 544768 54.222 26.9107 741.373 837.312 1660.01 1660.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 720 0.000256 4096 160 2336 56448 11.4928 13.9715 334.043 419.206 778.789 778.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 3.2e-05 1024 270 1760 542976 54.505 26.9401 606.414 836.739 1524.8 1524.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 720 0.000256 4096 160 2336 56448 11.5482 13.9963 326.032 419.171 770.825 770.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 3.2e-05 1024 270 1760 546816 54.0945 26.9009 1155.49 837.756 2074.45 2074.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 720 0.000256 4096 160 2336 56448 11.4749 13.9614 526.42 418.922 970.853 970.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 3.2e-05 1024 270 1760 544768 53.894 26.8422 754.094 835.18 1670.21 1670.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 720 0.000256 4096 160 2336 56320 11.4847 13.9551 357.179 418.22 800.92 800.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 3.2e-05 1024 270 1760 540672 54.0516 26.7477 625.783 833.2 1539.98 1540.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 720 0.000256 4096 160 2336 56064 11.4486 13.9359 295.031 417.534 738.024 738.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 3.2e-05 1024 270 1760 546048 54.2462 26.9599 1688.08 838.195 2607.68 2607.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 720 0.000256 4096 160 2336 56592 11.539 13.9972 750.038 419.462 1195.11 1195.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 3.2e-05 1024 270 1760 543744 54.0274 26.8577 1058.95 834.425 1974.46 1974.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 720 0.000256 4096 160 2336 56160 11.4831 13.9636 471.118 417.924 914.563 914.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 3.2e-05 1024 270 1760 539136 54.6487 26.88 871.971 835.208 1788.9 1789.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 720 0.000256 4096 160 2336 56160 11.5139 13.9756 387.876 418.648 832.091 832.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 3.2e-05 1024 270 1760 547840 53.9064 26.9365 1568.03 838.545 2487.62 2487.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 720 0.000256 4096 160 2336 56480 11.4907 13.9735 700.484 418.82 1144.84 1144.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 3.2e-05 1024 270 1760 547840 53.7925 26.9046 1051.85 838.566 1971.3 1971.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 720 0.000256 4096 160 2336 56320 11.4586 13.951 474.335 418.351 918.172 918.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 3.2e-05 1024 270 1760 545280 53.847 26.8575 880.579 835.254 1796.73 1796.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 720 0.000256 4096 160 2336 56160 11.4913 13.98 397.291 418.786 841.619 841.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 3.2e-05 1024 270 1760 546816 53.8574 26.8785 1495.18 837.105 2413.22 2413.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 720 0.000256 4096 160 2336 56448 11.4811 13.9548 660.983 419.036 1105.53 1105.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 3.2e-05 1024 270 1760 540672 54.0373 26.7424 958.139 833.31 1872.43 1872.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 720 0.000256 4096 160 2336 56064 11.4442 13.9287 426.06 417.577 869.087 869.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 3.2e-05 1024 270 1760 534528 54.1147 26.5772 824.85 829.207 1734.94 1735.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 720 0.000256 4096 160 2336 55872 11.4811 13.9633 372.305 419.075 816.898 816.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 3.2e-05 1024 270 1760 547200 54.1167 26.9681 1468.48 837.743 2387.5 2387.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 720 0.000256 4096 160 2336 56400 11.5712 14.0066 651.972 419.364 1096.98 1097.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 3.2e-05 1024 270 1760 544000 53.8549 26.8145 1012.21 832.885 1925.95 1926.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 720 0.000256 4096 160 2336 56000 11.4946 13.9694 452.755 417.403 895.692 895.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 3.2e-05 1024 270 1760 547200 54.1584 26.9723 849.923 837.117 1768.36 1768.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 720 0.000256 4096 160 2336 55800 11.544 13.9473 374.313 416.789 816.664 816.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 3.2e-05 1024 270 1760 544768 54.2094 26.9681 1417.97 837.295 2336.64 2336.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 720 0.000256 4096 160 2336 56448 11.5098 13.9776 637.547 419.334 1082.44 1082.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 3.2e-05 1024 270 1760 544768 54.1479 26.8841 988.482 836.797 1906.51 1906.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 720 0.000256 4096 160 2336 56000 11.4467 13.9268 441.499 417.077 884.023 884.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 3.2e-05 1024 270 1760 537600 55.1551 26.9229 806.766 845.017 1734.06 1734.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 720 0.000256 4096 160 2336 55776 11.4401 13.8996 360.752 420.499 806.668 806.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 3.2e-05 1024 270 1760 545280 53.9754 26.878 1374.34 834.437 2289.83 2289.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 720 0.000256 4096 160 2336 56400 11.5548 13.9921 631.11 419.207 1075.94 1076.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 3.2e-05 1024 270 1760 545280 53.8687 26.8552 998.506 835.13 1914.56 1914.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 720 0.000256 4096 160 2336 56160 11.4831 13.9798 444.131 418.721 888.387 888.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 3.2e-05 1024 270 1760 541440 54.4631 26.8904 819.789 834.762 1736.11 1736.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 720 0.000256 4096 160 2336 56160 11.5447 13.9984 367.977 419.097 812.69 812.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 3.2e-05 1024 270 1760 544768 53.9353 26.8396 1402.19 835.871 2319.04 2319.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 720 0.000256 4096 160 2336 56320 11.4887 13.9557 624.857 418.628 1069 1069.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 3.2e-05 1024 270 1760 540672 54.4129 26.8418 944.582 836.047 1862.08 1862.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 720 0.000256 4096 160 2336 56320 11.4913 13.965 422.881 419.255 867.665 867.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 3.2e-05 1024 270 1760 528384 54.3703 26.4581 828.248 824.655 1733.93 1734.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 720 0.000256 4096 160 2336 56064 11.4743 13.9487 386.19 418.278 829.964 830.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 3.2e-05 1024 270 1760 545792 54.1637 26.8936 1091.52 838.579 2011.36 2011.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 720 0.000256 4096 160 2360 56192 11.4975 13.9751 521.675 419.566 966.79 966.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 3.2e-05 1024 270 1760 544768 54.3448 26.8977 700.845 837.935 1620.23 1620.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 720 0.000256 4096 160 2360 56064 11.4783 13.9612 362.236 418.614 806.365 806.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 3.2e-05 1024 270 1760 545280 54.3705 26.9583 1222.46 837.732 2141.72 2141.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 720 0.000256 4096 160 2360 56160 11.5467 13.9899 588.538 419.211 1033.36 1033.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 3.2e-05 1024 270 1760 545280 54.2251 26.9287 791.258 838.451 1711.05 1711.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 720 0.000256 4096 160 2360 56000 11.4946 13.9742 402.102 418.782 846.428 846.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 3.2e-05 1024 270 1760 541440 54.4778 26.8844 645.711 835.172 1562.45 1562.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 720 0.000256 4096 160 2360 55920 11.5425 13.996 343.387 419.469 788.47 788.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 3.2e-05 1024 270 1760 543744 54.4065 26.9047 1141.93 836.432 2059.87 2060.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 720 0.000256 4096 160 2360 56160 11.5104 13.9723 510.818 419.183 955.56 955.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 3.2e-05 1024 270 1760 543744 54.2224 26.8793 746.149 837.279 1664.73 1664.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 720 0.000256 4096 160 2360 56064 11.4681 13.959 333.388 419.125 778.014 778.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 3.2e-05 1024 270 1760 539136 54.5187 26.8774 611.79 834.468 1527.85 1528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 720 0.000256 4096 160 2360 55872 11.4742 13.9756 320.866 417.963 764.355 764.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 3.2e-05 1024 270 1760 544768 54.3051 26.9346 1656.47 837.23 2575.13 2575.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 720 0.000256 4096 160 2360 56112 11.5483 13.9905 727.504 419.511 1172.63 1172.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 3.2e-05 1024 270 1760 544768 54.1853 26.9132 1036.45 836.513 1954.25 1954.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 720 0.000256 4096 160 2360 56000 11.4899 13.9653 458.275 418.819 902.625 902.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 3.2e-05 1024 270 1760 542976 54.5207 26.9355 840.603 836.712 1758.97 1759.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 720 0.000256 4096 160 2360 55776 11.5492 13.9986 373.108 419.175 817.905 817.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 3.2e-05 1024 270 1760 544768 54.2762 26.8964 1523.96 838.643 2443.98 2444.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 720 0.000256 4096 160 2360 56064 11.4899 13.9662 678.314 419.019 1122.87 1122.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 3.2e-05 1024 270 1760 540672 54.3508 26.8431 946.494 835.88 1863.76 1863.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 720 0.000256 4096 160 2360 55808 11.4749 13.9551 434.118 418.567 878.19 878.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 3.2e-05 1024 270 1760 540672 54.0376 26.7405 770.219 832.339 1683.53 1683.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 720 0.000256 4096 160 2360 55680 11.4542 13.9296 350.537 417.101 793.094 793.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 3.2e-05 1024 270 1760 543744 54.5262 27.1237 1570.31 838.242 2490.4 2490.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 720 0.000256 4096 160 2360 56160 11.542 14.0017 695.573 419.557 1140.75 1140.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 3.2e-05 1024 270 1760 539136 54.5526 26.8556 1010.83 834.495 1926.94 1927.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 720 0.000256 4096 160 2360 55872 11.4811 13.9598 451.777 417.963 895.254 895.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 3.2e-05 1024 270 1760 539136 54.6673 26.8902 887.328 834.591 1803.68 1803.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 720 0.000256 4096 160 2360 55728 11.5219 13.9878 397.386 418.343 841.316 841.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 3.2e-05 1024 270 1760 534528 54.1015 26.5677 785.939 829.205 1696.01 1696.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 720 0.000256 4096 160 2360 55872 11.4651 13.9512 355.565 419.083 800.138 800.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 3.2e-05 1024 270 1760 545280 54.209 26.9377 1470.93 838.465 2390.74 2390.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 720 0.000256 4096 160 2360 56000 11.4784 13.9735 654.709 418.777 1099.01 1099.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 3.2e-05 1024 270 1760 542720 54.4382 26.9025 995.122 837.731 1914.39 1914.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 720 0.000256 4096 160 2360 55680 11.4644 13.9489 441.882 417.939 885.31 885.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 3.2e-05 1024 270 1760 537600 54.8391 26.861 829.376 835.408 1746.67 1746.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 720 0.000256 4096 160 2360 55680 11.4815 13.9674 372.013 418.867 816.403 816.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 3.2e-05 1024 270 1760 542720 54.5243 26.9046 808.569 838.744 1728.94 1729.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 720 0.000256 4096 160 2360 55040 11.454 13.9325 371.079 417.476 814.015 814.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 3.2e-05 1024 270 1760 543744 54.2339 26.874 1366.6 836.6 2284.51 2284.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 720 0.000256 4096 160 2360 56064 11.468 13.9592 619.85 418.834 1064.18 1064.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 3.2e-05 1024 270 1760 540672 54.0541 26.7486 975.71 832.634 1889.34 1889.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 720 0.000256 4096 160 2360 55680 11.4634 13.9359 436.704 417.256 879.432 879.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 3.2e-05 1024 270 1760 534528 54.1443 26.7253 800.021 829.198 1710.29 1710.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 720 0.000256 4096 160 2360 55872 11.4749 13.9554 362.046 419.085 806.636 806.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 3.2e-05 1024 270 1760 528384 54.3798 26.454 742.674 824.4 1648.1 1648.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 720 0.000256 4096 160 2360 55296 11.4856 13.9496 336.035 418.154 779.7 779.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 3.2e-05 1024 270 1760 544000 54.468 26.972 1436.07 837.11 2354.82 2354.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 720 0.000256 4096 160 2360 56000 11.5651 14.0022 639.922 419.129 1084.69 1084.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 3.2e-05 1024 270 1760 537600 54.591 26.8036 967.493 833.639 1882.73 1882.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 720 0.000256 4096 160 2360 55600 11.5 13.9627 432.77 417.808 876.118 876.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 3.2e-05 1024 270 1760 537600 55.2405 26.9701 834.296 838.193 1754.9 1755.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 720 0.000256 4096 160 2360 55200 11.5393 13.953 379.562 417.221 822.352 822.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 3.2e-05 1024 270 1760 524800 54.761 26.4843 751.67 825.132 1658.24 1658.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 720 0.000256 4096 160 2360 55200 11.4887 13.972 343.776 418.789 788.097 788.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 3.2e-05 1024 270 1776 544768 54.2537 26.9865 1183.62 837.895 2102.95 2103.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 720 0.000256 4096 160 2352 56512 11.5023 13.9647 567.958 419.326 1012.83 1012.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 3.2e-05 1024 270 1776 544768 54.2689 26.8961 758.745 837.935 1678.04 1678.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 720 0.000256 4096 160 2352 56320 11.4803 13.9552 392.774 418.547 836.831 836.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 3.2e-05 1024 270 1776 543744 54.2121 26.8825 627.311 836.611 1545.22 1545.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 720 0.000256 4096 160 2352 56256 11.4697 13.9532 338.901 418.802 783.203 783.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 3.2e-05 1024 270 1776 545280 54.3786 26.9631 1143.51 837.784 2062.85 2063.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 720 0.000256 4096 160 2352 56560 11.5396 13.996 509.582 419.232 954.425 954.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 3.2e-05 1024 270 1776 545280 54.2093 26.9331 748.232 838.051 1667.62 1667.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 720 0.000256 4096 160 2352 56320 11.4945 13.9777 375.683 418.507 819.741 819.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 3.2e-05 1024 270 1776 541440 54.4692 27.0479 611.592 835.151 1528.46 1528.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 720 0.000256 4096 160 2352 56400 11.5469 13.9969 318.505 419.467 763.591 763.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 3.2e-05 1024 270 1776 543744 54.321 26.998 1613.62 837.222 2532.36 2532.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 720 0.000256 4096 160 2352 56448 11.5148 13.9752 703.346 419.391 1148.3 1148.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 3.2e-05 1024 270 1776 543744 54.2315 26.8709 1007.28 836.622 1925.19 1925.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 720 0.000256 4096 160 2352 56256 11.474 13.9571 444.157 418.799 888.46 888.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 3.2e-05 1024 270 1776 539136 54.5258 26.8452 808.26 835.199 1725.03 1725.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 720 0.000256 4096 160 2352 56160 11.4612 13.9612 431.439 418.315 875.252 875.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 3.2e-05 1024 270 1776 540672 54.0649 26.751 684.53 833.098 1598.64 1598.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 720 0.000256 4096 160 2352 55680 11.4643 13.9366 378.159 417.562 821.201 821.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 3.2e-05 1024 270 1776 542976 54.5075 26.9353 1491.64 837.147 2410.43 2410.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 720 0.000256 4096 160 2352 56448 11.5487 13.9972 652.08 419.543 1097.24 1097.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 3.2e-05 1024 270 1776 541184 54.5653 26.9134 935.303 837.397 1854.37 1854.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 720 0.000256 4096 160 2352 56224 11.5016 13.9674 413.212 419.2 857.952 858.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 3.2e-05 1024 270 1776 542976 54.5217 26.9322 769.812 836.568 1688.03 1688.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 720 0.000256 4096 160 2352 56112 11.5429 13.9999 339.716 419.111 784.443 784.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 3.2e-05 1024 270 1776 537600 55.0472 26.882 685.847 836.434 1604.41 1604.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 720 0.000256 4096 160 2352 55552 11.4565 13.9305 304.303 416.895 746.66 746.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 3.2e-05 1024 270 1776 544768 54.2549 26.9012 1426.35 838.62 2346.33 2346.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 720 0.000256 4096 160 2352 56320 11.4729 13.9551 632.638 418.959 1077.1 1077.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 3.2e-05 1024 270 1776 540672 54.3612 26.8406 907.095 835.873 1824.37 1824.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 720 0.000256 4096 160 2352 56064 11.4785 13.9512 409.835 418.561 853.9 853.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 3.2e-05 1024 270 1776 540672 54.0584 26.9977 745.427 832.396 1659.08 1659.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 720 0.000256 4096 160 2352 55680 11.4545 13.9348 343.267 417.122 785.852 785.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 3.2e-05 1024 270 1776 540672 54.3994 26.8431 657.355 835.325 1574.12 1574.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 720 0.000256 4096 160 2352 55808 11.4865 13.9612 303.121 418.896 747.537 747.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 3.2e-05 1024 270 1776 543744 54.5245 26.9504 1388.64 838.286 2308.59 2308.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 720 0.000256 4096 160 2352 56448 11.5323 13.9946 627.882 419.609 1073.09 1073.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 3.2e-05 1024 270 1776 539136 54.5316 27.117 966.02 834.454 1882.32 1882.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 720 0.000256 4096 160 2352 56160 11.4802 13.9612 430.961 417.935 874.409 874.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 3.2e-05 1024 270 1776 539136 54.6527 26.885 819.188 834.575 1735.5 1735.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 720 0.000256 4096 160 2352 56160 11.5196 13.9783 366.064 418.345 809.981 810.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 3.2e-05 1024 270 1776 534528 54.1268 26.5836 812 828.424 1721.33 1721.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 720 0.000256 4096 160 2352 55872 11.4634 13.9571 366.796 418.688 810.979 811.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 3.2e-05 1024 270 1776 545280 54.2434 26.9368 1372.52 837.976 2291.89 2292.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 720 0.000256 4096 160 2352 56320 11.4995 13.9715 618.681 418.66 1062.89 1062.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 3.2e-05 1024 270 1776 542720 54.446 26.8938 985.991 838.734 1906.26 1906.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 720 0.000256 4096 160 2352 56000 11.4708 13.9407 439.558 418.435 883.481 883.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 3.2e-05 1024 270 1776 537600 54.8675 26.8627 811.525 835.433 1728.88 1729.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 720 0.000256 4096 160 2352 56160 11.4954 13.9744 362.43 418.872 806.847 806.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 3.2e-05 1024 270 1776 542720 54.5318 26.9034 765.329 838.778 1685.74 1685.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 720 0.000256 4096 160 2352 55680 11.463 13.9294 337.818 417.501 780.786 780.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 3.2e-05 1024 270 1750 543744 54.3705 26.8992 1209.81 838.379 2129.65 2129.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 720 0.000256 4096 160 2350 56256 11.489 13.9715 588.103 419.472 1033.11 1033.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 3.2e-05 1024 270 1750 542720 54.499 26.8964 782.712 837.789 1702.09 1702.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 720 0.000256 4096 160 2350 56064 11.4743 13.9596 404.269 418.544 848.319 848.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 3.2e-05 1024 270 1750 540672 54.5816 26.8853 641.51 837.1 1560.27 1560.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 720 0.000256 4096 160 2350 56064 11.4688 13.9592 346.3 419.036 790.837 790.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 3.2e-05 1024 270 1750 544000 54.5656 26.961 1147.09 837.91 2066.73 2066.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 720 0.000256 4096 160 2350 56240 11.5529 13.9973 509.267 419.236 954.125 954.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 3.2e-05 1024 270 1750 542720 54.4879 26.9332 734.965 838.537 1655.12 1655.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 720 0.000256 4096 160 2350 56000 11.4847 13.9693 371.695 418.826 816.046 816.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 3.2e-05 1024 270 1750 541440 54.4519 26.8801 614.753 834.45 1530.74 1530.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 720 0.000256 4096 160 2350 56160 11.5443 13.9998 321.953 419.107 766.679 766.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 3.2e-05 1024 270 1750 542720 54.4235 26.9016 528.861 837.955 1448.34 1448.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 720 0.000256 4096 160 2350 55680 11.4565 13.9448 283.546 418.041 727.061 727.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 3.2e-05 1024 270 1750 542208 54.4494 26.9125 1578.12 836.256 2495.94 2496.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 720 0.000256 4096 160 2350 56160 11.5061 13.9813 690.182 418.904 1134.65 1134.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 3.2e-05 1024 270 1750 540672 54.5908 26.8806 972.358 837.292 1891.32 1891.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 720 0.000256 4096 160 2350 56064 11.4752 13.9613 432.582 419.13 877.222 877.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 3.2e-05 1024 270 1750 539136 54.512 26.8568 791.986 834.366 1707.92 1708.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 720 0.000256 4096 160 2350 55872 11.4671 13.9649 351.192 417.897 794.595 794.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 3.2e-05 1024 270 1750 534528 54.8249 26.7414 669.058 832.624 1583.45 1583.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 720 0.000256 4096 160 2350 55680 11.4591 13.942 375.59 417.242 818.31 818.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 3.2e-05 1024 270 1750 542976 54.5169 26.9385 1457.14 837.226 2376.03 2376.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 720 0.000256 4096 160 2350 56224 11.5489 13.9981 633.721 419.56 1078.9 1078.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 3.2e-05 1024 270 1750 541184 54.5932 27.1647 917.869 836.313 1836.14 1836.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 720 0.000256 4096 160 2350 56000 11.5016 13.9685 405.533 418.71 849.791 849.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 3.2e-05 1024 270 1750 542976 54.5194 26.9347 752.94 837.365 1671.96 1672.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 720 0.000256 4096 160 2350 56112 11.5405 13.992 333.866 419.506 778.981 779.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 3.2e-05 1024 270 1750 537600 55.0261 26.9107 670.404 837.382 1589.92 1590.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 720 0.000256 4096 160 2350 55552 11.4474 13.9322 298.402 417.367 741.229 741.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 3.2e-05 1024 270 1750 542720 54.4827 26.8984 1418.59 837.821 2338 2338.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 720 0.000256 4096 160 2350 56064 11.4688 13.9671 631.02 418.798 1075.33 1075.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 3.2e-05 1024 270 1750 540672 54.3691 26.8411 910.326 835.669 1827.41 1827.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 720 0.000256 4096 160 2350 55808 11.4831 13.9539 408.638 418.478 852.628 852.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 3.2e-05 1024 270 1750 534528 54.8265 26.7489 755.557 833.213 1670.55 1670.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 720 0.000256 4096 160 2350 55680 11.4643 13.9409 347.817 417.533 790.832 790.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 3.2e-05 1024 270 1750 540672 54.3901 26.8516 669.97 835.212 1586.63 1586.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 720 0.000256 4096 160 2350 55808 11.4774 13.9626 309.49 418.842 753.845 753.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 3.2e-05 1024 270 1750 543744 54.5487 26.9609 1453.64 837.588 2372.94 2373.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 720 0.000256 4096 160 2350 56160 11.5466 13.9899 650.448 419.289 1095.35 1095.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 3.2e-05 1024 270 1750 539136 54.5483 26.852 1026.45 834.622 1942.67 1942.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 720 0.000256 4096 160 2350 55872 11.4707 13.9628 460.411 418.016 903.934 904.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 3.2e-05 1024 270 1750 539136 54.6655 27.2558 848.625 835.372 1766.12 1766.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 720 0.000256 4096 160 2350 55728 11.5154 13.979 379.431 418.744 823.745 823.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 3.2e-05 1024 270 1750 534528 54.1178 26.5745 800.307 829.278 1710.47 1710.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 720 0.000256 4096 160 2350 55872 11.4608 13.9576 362.06 419.398 806.953 807.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 3.2e-05 1024 270 1750 541440 54.472 26.8941 743.51 834.802 1659.87 1660.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 720 0.000256 4096 160 2350 55440 11.5471 13.9947 328.849 419.122 773.587 773.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 3.2e-05 1024 270 1750 542720 54.5116 26.9353 1411.91 837.622 2331.17 2331.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 720 0.000256 4096 160 2350 56000 11.4854 13.9801 627.519 418.411 1071.47 1071.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 3.2e-05 1024 270 1750 542720 54.4396 26.8973 973.502 837.975 1893.01 1893.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 720 0.000256 4096 160 2350 55680 11.4586 13.9536 430.871 418.054 874.411 874.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 3.2e-05 1024 270 1750 537600 54.8595 26.8538 816.66 834.641 1733.21 1733.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 720 0.000256 4096 160 2350 55680 11.4942 13.9776 365.922 418.482 809.95 810.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 3.2e-05 1024 270 1750 542720 54.5274 26.9007 762.013 838.956 1682.59 1682.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 720 0.000256 4096 160 2350 55040 11.4551 13.9346 335.546 417.571 778.579 778.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 3.2e-05 1024 270 1750 524800 54.7754 26.4868 706.055 824.531 1612.05 1612.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 720 0.000256 4096 160 2350 55200 11.4939 13.9788 323.724 418.472 767.739 767.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 3.2e-05 1024 270 1800 544768 54.252 26.923 1153.73 837.663 2072.77 2072.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 720 0.000256 4096 160 2340 55936 11.4759 13.9596 534.149 419.026 978.685 978.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 3.2e-05 1024 270 1800 544768 54.2732 26.896 757.376 838.443 1677.18 1677.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 720 0.000256 4096 160 2340 55808 11.4666 13.9571 377.398 418.86 821.757 821.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 3.2e-05 1024 270 1800 543744 54.2231 26.8788 617.35 836.497 1535.15 1535.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 720 0.000256 4096 160 2340 55680 11.4773 13.9543 318.993 418.73 763.232 763.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1400 3.2e-05 1024 270 1800 540672 54.374 26.8306 529.933 835.951 1447.28 1447.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 720 0.000256 4096 160 2340 55552 11.5279 13.9576 869.571 418.605 1313.74 1313.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 3.2e-05 1024 270 1800 545280 54.2937 26.9602 1616.56 838.582 2536.59 2536.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 720 0.000256 4096 160 2340 55920 11.5548 13.9936 687.291 419.516 1132.43 1132.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 3.2e-05 1024 270 1800 545280 54.2139 26.9332 1000.01 837.739 1919.1 1919.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 720 0.000256 4096 160 2340 55680 11.4902 13.9756 501.192 418.423 945.16 945.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 3.2e-05 1024 270 1800 541440 54.4838 26.913 811.017 834.476 1727.09 1727.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 720 0.000256 4096 160 2340 55680 11.5446 13.9956 428.104 419.115 872.831 872.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 3.2e-05 1024 270 1800 542720 54.4599 26.9003 689.98 837.926 1609.47 1609.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 720 0.000256 4096 160 2340 55360 11.4637 13.9552 376.196 418.041 819.73 819.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 3.2e-05 1024 270 1800 543744 54.3007 26.905 1486.34 837.027 2404.76 2404.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 720 0.000256 4096 160 2340 55872 11.5157 13.9731 630.902 419.289 1075.75 1075.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 3.2e-05 1024 270 1800 543744 54.2033 26.8739 932.347 837.109 1850.73 1850.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 720 0.000256 4096 160 2340 55680 11.4733 13.9544 396.712 419.041 841.251 841.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 3.2e-05 1024 270 1800 539136 54.5424 26.8524 753.853 835.278 1670.72 1670.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 720 0.000256 4096 160 2340 55584 11.48 13.9655 326.398 418.356 770.275 770.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 3.2e-05 1024 270 1800 540672 54.0597 26.7487 679.872 833.218 1594.09 1594.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 720 0.000256 4096 160 2340 55296 11.4627 13.9343 360.434 417.547 803.455 803.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 3.2e-05 1024 270 1800 537600 54.8519 26.8534 588.991 834.413 1505.31 1505.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 720 0.000256 4096 160 2340 55200 11.4811 13.9732 323.867 418.357 767.755 767.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 3.2e-05 1024 270 1800 542976 54.4957 26.9353 1406.45 836.554 2324.64 2324.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 720 0.000256 4096 160 2340 55888 11.5524 14.0001 606.965 419.277 1051.87 1051.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 3.2e-05 1024 270 1800 541184 54.6066 26.9129 889.165 837.219 1808.1 1808.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 720 0.000256 4096 160 2340 55776 11.5016 13.9707 386.281 419.171 830.996 831.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 3.2e-05 1024 270 1800 542976 54.532 26.9409 748.772 836.599 1667.05 1667.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 720 0.000256 4096 160 2340 55776 11.5453 13.9884 325.998 419.12 770.73 770.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 3.2e-05 1024 270 1800 537600 55.0459 26.8759 651.841 836.708 1570.67 1570.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 720 0.000256 4096 160 2340 55104 11.4283 13.9278 282.464 417.022 724.914 724.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 3.2e-05 1024 270 1800 537600 54.1752 26.6854 576.968 829.539 1487.56 1487.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 720 0.000256 4096 160 2340 55440 11.5449 13.995 253.648 419.114 698.379 698.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 3.2e-05 1024 270 1800 544768 54.2933 26.9012 1326.3 838.517 2246.21 2246.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 720 0.000256 4096 160 2340 55808 11.4837 13.9592 574.65 418.993 1019.16 1019.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 3.2e-05 1024 270 1800 540672 54.3801 26.8341 872.478 835.161 1789.05 1789.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 720 0.000256 4096 160 2340 55552 11.4751 13.9527 393.74 418.216 837.459 837.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 3.2e-05 1024 270 1800 540672 54.0457 26.7489 726.506 833.093 1640.59 1640.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 720 0.000256 4096 160 2340 55296 11.4643 13.9295 325.499 417.487 768.455 768.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 3.2e-05 1024 270 1800 540672 54.3835 26.8452 659.736 836.121 1577.28 1577.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 720 0.000256 4096 160 2340 55296 11.482 13.9588 305.139 419.298 749.952 750.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 3.2e-05 1024 270 1800 542720 54.5138 26.9083 609.186 838.856 1529.66 1529.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 720 0.000256 4096 160 2340 55040 11.4594 13.9352 274.1 417.54 717.106 717.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 3.2e-05 1024 270 1792 542720 54.4409 26.8899 1133.41 838.472 2053.41 2053.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 720 0.000256 4096 160 2368 56448 11.4867 13.97 528.784 419.428 973.74 973.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 3.2e-05 1024 270 1792 542720 54.4737 26.8984 728.11 837.829 1647.5 1647.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 720 0.000256 4096 160 2368 56320 11.4778 13.9633 365.433 418.567 809.515 809.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 3.2e-05 1024 270 1792 540672 54.6059 26.8805 603.05 836.618 1521.35 1521.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 720 0.000256 4096 160 2368 56256 11.4688 13.9592 312.965 418.787 757.255 757.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1400 3.2e-05 1024 270 1792 540672 54.3473 26.8404 518.668 835.288 1435.33 1435.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 720 0.000256 4096 160 2368 56064 11.5305 13.951 875.708 418.277 1319.54 1319.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 3.2e-05 1024 270 1792 542720 54.5928 26.966 1539.03 838.418 2459.21 2459.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 720 0.000256 4096 160 2368 56400 11.5457 13.9936 673.075 419.418 1118.11 1118.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 3.2e-05 1024 270 1792 542720 54.503 26.9322 944.436 838.643 1864.71 1864.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 720 0.000256 4096 160 2368 56160 11.4831 13.9653 472.109 418.882 916.513 916.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 3.2e-05 1024 270 1792 537600 54.8985 26.8842 768.532 834.409 1684.92 1685.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 720 0.000256 4096 160 2368 56160 11.5383 13.9924 404.389 419.068 849.06 849.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 3.2e-05 1024 270 1792 542720 54.4249 26.9034 667.173 838.735 1587.43 1587.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 720 0.000256 4096 160 2368 56000 11.4708 13.9546 361.778 418.433 805.712 805.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 3.2e-05 1024 270 1792 537600 54.5814 26.8124 603.472 833.64 1518.71 1518.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 720 0.000256 4096 160 2368 55600 11.4992 13.9599 333.208 417.796 776.538 776.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 3.2e-05 1024 270 1792 542208 54.4429 26.9116 1427.8 836.543 2345.9 2346.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 720 0.000256 4096 160 2368 56352 11.5081 13.9759 617.726 419.112 1062.4 1062.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 3.2e-05 1024 270 1792 540672 54.584 26.8745 892.345 837.187 1811.2 1811.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 720 0.000256 4096 160 2368 56256 11.4621 13.9624 385.282 419.082 829.866 829.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 3.2e-05 1024 270 1792 539136 54.5209 26.855 724.93 834.422 1640.93 1641.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 720 0.000256 4096 160 2368 55872 11.4693 13.9653 317.742 417.923 761.173 761.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 3.2e-05 1024 270 1792 534528 54.8125 26.741 637.201 832.622 1551.57 1551.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 720 0.000256 4096 160 2368 55680 11.472 13.9305 339.679 417.245 782.396 782.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 3.2e-05 1024 270 1792 537600 54.8237 26.8949 566.323 835.417 1483.65 1483.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 720 0.000256 4096 160 2368 55680 11.4888 13.9674 307.42 418.871 751.819 751.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 3.2e-05 1024 270 1792 541184 54.7364 26.9378 1328.72 836.264 2246.86 2247.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 720 0.000256 4096 160 2368 56448 11.5469 13.9978 586.71 419.149 1031.48 1031.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 3.2e-05 1024 270 1792 541184 54.571 26.9132 840.395 836.611 1758.71 1758.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 720 0.000256 4096 160 2368 56224 11.4993 13.9775 372.357 418.866 816.777 816.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 3.2e-05 1024 270 1792 537600 55.2263 26.9407 709.316 836.566 1628.24 1628.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 720 0.000256 4096 160 2368 56112 11.5503 14.0212 314.704 419.124 759.471 759.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 3.2e-05 1024 270 1792 537600 55.0459 26.8822 623.835 837.366 1543.33 1543.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 720 0.000256 4096 160 2368 55552 11.442 13.9295 273.155 417.382 715.982 716.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 3.2e-05 1024 270 1792 528640 55.1928 26.6777 544.675 830.315 1457.06 1457.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 720 0.000256 4096 160 2368 56000 11.5401 13.9897 246.425 419.513 691.541 691.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 3.2e-05 1024 270 1792 542720 54.5051 26.8882 1301.16 837.612 2220.37 2220.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 720 0.000256 4096 160 2368 56320 11.4944 13.9615 577.514 418.604 1021.65 1021.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 3.2e-05 1024 270 1792 540672 54.3736 26.8472 853.615 835.738 1770.77 1770.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 720 0.000256 4096 160 2368 56064 11.4777 13.9493 389.667 418.665 833.835 833.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 3.2e-05 1024 270 1792 534528 54.8128 26.7435 697.868 833.207 1612.84 1613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 720 0.000256 4096 160 2368 55680 11.474 13.9325 321.174 417.537 764.189 764.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 3.2e-05 1024 270 1792 540672 54.4041 26.843 640.808 835.175 1557.44 1557.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 720 0.000256 4096 160 2368 55808 11.4924 13.9732 297.014 418.902 741.456 741.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 3.2e-05 1024 270 1792 542720 54.5134 26.9034 593.659 838.869 1514.14 1514.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 720 0.000256 4096 160 2368 55680 11.4582 13.9333 273.723 417.534 716.723 716.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 3.2e-05 1024 270 1792 528384 54.3979 26.4947 540.19 824.66 1445.96 1446.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 720 0.000256 4096 160 2368 55296 11.4722 13.9489 259.691 418.283 703.466 703.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1400 3.2e-05 1024 270 1792 541184 54.7053 26.9283 1127.21 837.748 2046.8 2046.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 720 0.000256 4096 160 2432 56064 11.5524 13.976 950.27 431.281 1407.16 1407.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 3.2e-05 1024 270 1792 540672 54.6831 26.8925 1286.01 838.594 2206.39 2206.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 720 0.000256 4096 160 2432 56064 11.4893 13.9696 594.109 419.582 1039.23 1039.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 3.2e-05 1024 270 1792 540672 54.7421 26.8954 832.252 837.948 1752.03 1752.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 720 0.000256 4096 160 2432 55936 11.4688 13.9633 407.033 418.636 851.175 851.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 3.2e-05 1024 270 1792 537600 55.0182 26.8775 672.576 837.081 1591.75 1591.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 720 0.000256 4096 160 2432 55872 11.4707 13.9568 348.211 419.025 792.735 792.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 3.2e-05 1024 270 1792 536576 54.9949 26.8377 600.611 835.033 1517.67 1517.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 720 0.000256 4096 160 2432 55808 11.4784 13.9497 317.784 418.163 761.449 761.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 3.2e-05 1024 270 1792 537600 55.0415 26.8999 552.24 837.927 1472.3 1472.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 720 0.000256 4096 160 2432 55680 11.4586 13.9425 298.51 418.038 742.019 742.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 3.2e-05 1024 270 1792 534528 54.8247 26.7432 507.194 832.474 1421.44 1421.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 720 0.000256 4096 160 2432 55296 11.468 13.9434 279.232 417.174 721.891 721.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 3.2e-05 1024 270 1792 537600 55.0424 26.8798 481.148 836.781 1400.05 1400.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 720 0.000256 4096 160 2432 55104 11.4454 13.9253 265.723 417.079 708.247 708.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1400 3.2e-05 1024 270 1792 532480 55.3358 26.854 451.79 835.454 1369.63 1369.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 720 0.000256 4096 160 2432 55808 11.5279 13.9621 916.315 418.969 1360.85 1360.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1400 3.2e-05 1024 270 1800 537600 55.0631 26.8781 439.127 836.468 1357.74 1357.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 720 0.000256 4096 160 2340 55104 11.4749 13.9325 862.754 416.916 1305.15 1305.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1400 3.2e-05 1024 270 1792 537600 55.0526 26.882 429.021 836.663 1347.81 1347.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 720 0.000256 4096 160 2368 55552 11.5057 13.9253 868.568 417.021 1311.1 1311.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1400 3.2e-05 1024 270 1750 537600 54.1792 27.1012 433.523 830.217 1345.22 1345.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 720 0.000256 4096 160 2350 56000 11.5927 13.996 898.297 419.48 1343.44 1343.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1400 3.2e-05 1024 270 1776 537600 54.1705 26.6843 432.01 830.108 1343.18 1343.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 720 0.000256 4096 160 2352 56000 11.5915 13.996 889.551 419.41 1334.63 1334.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1400 3.2e-05 1024 270 1760 544768 53.9166 26.8349 493.583 835.193 1409.73 1409.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 720 0.000256 4096 160 2336 56320 11.5133 13.9518 868.848 418.217 1312.61 1312.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1400 3.2e-05 1024 270 1760 537600 53.1858 26.4654 742.788 824.774 1647.41 1647.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 720 0.000256 4096 160 2336 54720 11.3899 13.8408 1209.42 414.665 1649.4 1649.47
