// Seed: 4286272491
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input uwire id_2,
    output supply1 id_3
    , id_7,
    output logic id_4,
    output tri id_5
);
  always @(posedge -1'b0);
  always id_4 = #1 1;
  parameter id_8 = 1;
  localparam id_9 = -1 >> -1;
  wire id_10;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_18 = 32'd86
) (
    input tri id_0,
    input wire _id_1,
    output logic id_2,
    input tri0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output tri1 id_6,
    output supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    output wire id_10,
    input wand id_11,
    input tri0 id_12,
    output wand id_13,
    input tri id_14,
    output tri1 id_15
);
  function void id_17(input [~  id_1 : -1] _id_18, input [id_18 : -1] id_19 = 1'h0);
    if (1) id_2 <= ~id_1;
    else id_2 = 1;
  endfunction
  wire id_20;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_11,
      id_10,
      id_2,
      id_10
  );
  wire id_21;
  wire id_22;
  initial begin
    id_17();
  end
endmodule
