
<html><head><title>Reusing Mixed-Language Testbenches</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668917" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Reusing Mixed-Language Testbenches" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="SPICE, SPICE," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668917" />
<meta name="NextFile" content="Values_Associated_with_an_Analog_Object.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SPICE_Nets_inside_a_Verilog_Design.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Reusing Mixed-Language Testbenches" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="SPICE_Nets_inside_a_Verilog_Design.html" title="SPICE_Nets_inside_a_Verilog_Design">SPICE_Nets_inside_a_Verilog_De ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Values_Associated_with_an_Analog_Object.html" title="Values_Associated_with_an_Analog_Object">Values_Associated_with_an_Anal ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Reusing Mixed-Language Testbenches</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="ReusingMixedLanguageTestbenches-1039361"></span></p>

<p>When reusing mixed-language testbenches, you can specify how you want the software to manage out-of-module references in digital statements when you substitute a SPICE block for a purely digital (Verilog) block. You can either use&#160;<a href="#ReusingMixedLanguageTestbenches-1043629">compiler directives</a>&#160;around portions of your Verilog source code, or use a&#160;<a href="#ReusingMixedLanguageTestbenches-1043632">command-line option</a>&#160;to specify your preference globally (without having to edit your Verilog source code). See the following topics for details:</p>
<ul><li><a href="#ReusingMixedLanguageTestbenches-1043632"> Using Command-Line Options to Manage Out-of-Module References to SPICE </a></li><li><a href="#ReusingMixedLanguageTestbenches-1043629"> Using Compiler Directives to Manage Out-of-Module References to SPICE </a></li><li>
<p><a href="#ReusingMixedLanguageTestbenches-bus_delimiter_oomr_spice">Using Bus Delimiters with Out-of-Module References to SPICE</a></p>
</li></ul><h3 id="ReusingMixedLanguageTestbenches-UsingCommand-LineOptionstoManageOut-of-ModuleReferencestoSPICEOOMROOMRSPICE_OOMR1043632">Using Command-Line Options to Manage Out-of-Module References to SPICE<span class="confluence-anchor-link" id="ReusingMixedLanguageTestbenches-OOMR"></span><span class="confluence-anchor-link" id="ReusingMixedLanguageTestbenches-OOMR"></span><span class="confluence-anchor-link" id="ReusingMixedLanguageTestbenches-SPICE_OOMR"></span><span class="confluence-anchor-link" id="ReusingMixedLanguageTestbenches-1043632"></span></h3>

<p>You can use the <code>-autospiceoomr</code>&#160;and <code>-autospiceignore</code>&#160;command-line options to specify how you want the software to manage out-of-module references (OOMRs) in digital statements when you substitute a SPICE block with a purely digital (Verilog) block.</p>

<p>When you use the <code>-autospiceoomr</code>&#160;option, the software automatically converts the SPICE OOMRs to appropriate digital values and vice versa.&#160; And,&#160;the software automatically prefixes X to spice instance names in OOMRs to spice ports or internal nets.</p>

<p>The software does a mapping of a digital OOMR having Verilog hierarchy instance names to an equivalent SPICE ports/nets. The software adds the prefix &#39;X&#39; to spice instance names, if the instance names are specified without the prefix &quot;X&quot; in the verilog testbench.</p>

<p>However, if the spice instance name begins with &quot;x&quot; and also has the prefix &quot;X&quot;, the software picks the instance name only. For instance,<code>&#160;Xxa2&#160;</code>in the example:<code>&#160;top.a1.Xxa2.a3.d: top.a1.xa2.Xa3.d.</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>For mixed circuit netlist, software adds prefix &quot;X&quot; to spectre instance name only if the instance name begins with &quot;x&quot; and the equivalent instance name is specified without the &quot;x&quot; in the Verilog testbench.</p>
</div>
</div>

<p><span>Consider the following example of a Verilog testbench where SPICE subckit,</span><code>&#160;ana1&#160;</code><span>and Spectre subckit,</span><code>&#160;mycell&#160;</code><span>are instantiated:</span></p>

<p><code>module top();</code><br /><code>&#160; &#160; ana1 a1 (out1);</code><br /><code>&#160; &#160; mycell m1 (a, b);</code><br /><code>&#160; &#160; dig_monitor D1 ();</code><br /><code>endmodule</code></p>

<p><code>module dig_monitor();</code><br /><code>&#160; &#160; initial begin</code><br /><code>&#160; &#160; &#160; &#160; &#160; &#160; &#160;// we want to plot the d bus values after E2L conversion</code><br /><code>&#160; &#160; &#160; &#160; &#160; &#160; &#160;#10 $display( &quot;======= %M internal bus0= %h&quot;, top.a1.Xxa2.a3.d,, top.m1.i1.i22.pa,,top.m1.i1.i22.pb);</code><br /><code>&#160; &#160; end</code><br /><code>endmodule</code></p>

<p>The following example illustrates the spice netlist and spectre netlist where the sub-circuits&#160;<code>anal</code>&#160;and&#160;<code>mycell</code>&#160;are defined:</p>

<p><span style=""><strong>anal.sp</strong></span>:</p>

<p><code>.subckt ana3 out1</code><br /><code>I0 0 d 1.5u</code><br /><code>R0 d 0 1meg</code><br /><code>.ends</code><br /><code>.subckt ana1 out1</code><br /><code>Xxa2 out1 ana2</code><br /><code>.ends</code><br /><code>.subckt ana2 out1</code><br /><code>a3 out1 ana3</code><br /><code>.ends</code><br /><code>.tran 1n 100u</code><br /><code>.probe V(*)</code><br /><code>.end</code></p>

<p><span style=""><strong>mycell.scs</strong></span>:</p>

<p><code>subckt mycell pa pb</code><br /><code>i1 (pa pb) mycell2</code><br /><code>ends</code></p>

<p><code>subckt mycell2 pa pb</code><br /><code>i22 (pa pb) mycell3</code><br /><code>ends</code></p>

<p><code>subckt mycell3 pa pb</code><br /><code>i31 (pa 0) vsource dc=2</code><br /><code>i32 (pb\[0\] 0) vsource dc=2</code><br /><code>i33 (pb\[1\] 0) vsource dc=2</code><br /><code>ends</code></p>

<p>And, in the AMSD control file,<code>&#160;a1</code>&#160;and <code>m1&#160;</code>are replaced by sub-circuits, <code>ana1</code>&#160;and <code>mycell</code>, respectively as follows:</p>

<p><code>include &quot;mycell.scs&quot;</code></p>

<p><code>amsd{</code><br /><code>&#160; &#160; ie vsup=1.8</code><br /><code>&#160; &#160; portmap subckt=ana1</code><br /><code>&#160; &#160; config cell=ana1 use=spice</code><br /><code>&#160; &#160; portmap subckt=mycell</code><br /><code>&#160; &#160; config cell=mycell use=spice</code><br /><code>}</code></p>

<p>Note that in the above Verilog testbench the spice instance&#160;<code>xa2</code>&#160;is specified with a prefix &quot;X&quot; and the&#160;<code>xa3</code>&#160;is specified without the prefix &quot;X&quot;. When you use the&#160;<code>-autospiceoomr</code>&#160;command-line option, the software automatically does the following mapping for the spice instance names:</p>

<p><code>top.a1.Xxa2.a3.d: top.a1.xa2.Xa3.d:</code><br /><code>top.m1.i1. i22.pa: top.m1.i1. i22.pa:</code><br /><code>top.m1. i1. i22.pb: top.m1.i1. i22.pb:</code></p>

<p>When you use the <code>-autospiceignore</code>&#160;command-line option, the software ignores any digital statements that contain OOMRs to SPICE blocks.&#160;You can specify one of the following logic values to the <code>&#8211;autospiceignore</code> option: <code>x|z|0|1</code>.</p>

<p>In the following example, if you specify <code>-autospiceignore x</code>, assertion that is triggered at time 0 as <code>d1.x</code> is forced to <code>x</code>. And, if you specify the value as <code>-autospiceignore</code> 1, assertion that is not triggered as <code>&#8216;1.x</code> is forced to 1.</p>

<p><code>module tb;</code><br /><code>wire w;</code><br /><code>&#8230;</code><br /><code>//SPICE block</code><br /><code>dut d1(w);</code><br /><code>&#8230;</code><br /><code>assign w = 1&#8217;b1;</code><br /><code>always @(w) begin</code><br /><code>assert (d1.x != 1&#8217;b0) else begin</code><br /><code>t = $time;</code><br /><code>$error(&#8220;assert failed at time %0t&#8221;, t);</code><br /><code>end</code><br /><code>end</code><br /><code>&#8230;</code><br /><code>endmodule</code><br /><code>module dut(x);</code><br /><code>input x;</code><br /><code>&#8230;</code><br /><code>endmodule</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>If both <code>&#8211;autospiceoomr</code> and <code>&#8211;autospiceignore</code> options&#160;are specified, <code>-autospiceignore</code> option gets the higher priority.</p>
</div>
</div>

<p><br />Consider the following example:</p>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368271/475368272.png" data-linked-resource-container-id="475368271" data-linked-resource-container-version="2" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="chap4.11.1.3.png" data-linked-resource-id="475368272" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368271/475368272.png" width="640px" /></span></p>

<p>DUT is replaced by a SPICE subcircuit in the AMS control file, as follows:</p>

<p><code> //amscf1.scs file</code><br /><code>include &quot;source/spice/ana1.sp&quot;</code><br /><code>amsd{</code><br /><code>&#160;&#160;&#160;&#160;ie vsup=1.8</code><br /><code>portmap subckt ana1</code><br /><code>config cell=ana1 use=spice</code><br /><code>}</code></p>

<p>When the simulation is run using the <code>xrun</code>&#160;command</p>

<p><code> xrun -clean -mess source/verilog/top1.v -timescale 1ns/100ps -iereport amscf1.scs </code></p>

<p>the simulator generates an error related to OOMT <code>top.dut.clk</code>.</p>

<p>When you use the <code>-autospiceignore</code>&#160;command-line option with <code>xrun</code>, the simulator ignores the SPICE OOMR references and the simulation runs successfully.</p>

<p>When you use the <code>-autospiceoomr</code> command-line option with <code>xrun</code>, the simulator automatically converts the SPICE OOMR to a digital value. For example, the IE report will display the following:</p>

<p><code> Automatically inserted instance: cds_autospiceoomr.top_DUT_clk__E2L_2__electrical (merged): </code></p>

<p><code>&#160; &#160; &#160;connectmodule name: E2L_2,</code><br /><code>&#160; &#160; &#160;inserted across signal: top_DUT_clk</code><br /><code>&#160; &#160; &#160;and ports of discipline: electrical</code><br /><code>&#160; &#160; &#160;Sensitivity infomation:</code><br /><code>&#160; &#160; &#160; &#160; &#160; &#160; No Sensitivity info</code><br /><code>&#160; &#160; &#160;Discipline of Port (Ain): electrical, Analog port</code><br /><code>&#160; &#160; &#160;Discipline of Port (Dout): logic, Digital port</code><br /><code>&#160; &#160; &#160;Drivers of port Dout: No drivers</code><br /><code>&#160; &#160; &#160;Loads of port Dout: No loads</code><br /><code>IE Report Summary:</code><br /><code>&#160; E2L_2 ( electrical input; logic inout; )       total: 1</code><br /><code>&#160; -------------------------------------------------------------------</code><br /><code>Total Number of Connect Modules&#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160; &#160;total: 1</code></p>

<p>You can also use the <code>-ignore_spice_oomr</code>&#160;and <code>-default_spice_oomr</code>&#160;command-line options to manage out-of-module references in digital statements when you substitute a SPICE block for a purely digital (Verilog) block. These options affect the following digital statements:</p>
<ul><li><code> if </code>statements</li><li><code> $display</code>&#160;or <code>$monitor</code>&#160;statements</li><li>Procedural assignments, including blocking and nonblocking</li><li><code> force</code>&#160;and <code>release</code>&#160;procedural statements</li><li>Continuous assignments</li><li>Sequential blocks (where the out-of-module reference to SPICE is in a delay or event control expression)</li></ul><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The <code>-ignore_spice_oomr</code> and <code>-default_spice_oomr</code> command-line options will be removed in a future release.</p>
</div>
</div>

<p>See also &quot;<a href="#ReusingMixedLanguageTestbenches-1043629">Using Compiler Directives to Manage Out-of-Module References to SPICE</a>.&quot;</p>
<h3 id="ReusingMixedLanguageTestbenches-UsingCompilerDirectivestoManageOut-of-ModuleReferencestoSPICEams_testbench_reuse1043629">Using Compiler Directives to Manage Out-of-Module References to SPICE<span class="confluence-anchor-link" id="ReusingMixedLanguageTestbenches-ams_testbench_reuse"></span><span class="confluence-anchor-link" id="ReusingMixedLanguageTestbenches-1043629"></span></h3>

<p>You can use the <code>`ams_testbench_reuse_ignore</code>&#160;and <code>`ams_testbench_reuse_default_value </code>directives to specify how you want the software to manage out-of-module references in digital statements when you substitute a SPICE block for a purely digital (Verilog) block. You can use these directives in conjunction with the following statements:</p>
<ul><li><code> if</code>&#160;statements</li><li><code> $display</code>&#160;or <code>$monitor</code>&#160;statements</li><li>Procedural assignments, including blocking and nonblocking</li><li><code> force</code>&#160;and <code>release</code>&#160;procedural statements</li><li>Continuous assignments</li><li>Sequential blocks (where the out-of-module reference to SPICE is in a delay or event control expression)</li></ul>
<p>When you use the <code>`ams_testbench_reuse_ignore</code>&#160;directive, the software ignores any digital statements that contain out-of-module references to SPICE blocks. For example:</p>

<p><code> `ams_testbench_reuse_ignore<br /> if ( spice_oomr_ref )<br /> &#160;&#160;&#160;&#160;&#160;$display(&quot;1&quot;);<br /> else<br /> &#160;&#160;&#160;&#160;&#160;$display(&quot;2&quot;);<br /> $display(&quot;3&quot;);<br /> `end_ams_testbench_reuse_ignore </code></p>

<p>In this example (above), the software ignores<code> $display(&quot;1&quot;) </code>and<code> $display(&quot;2&quot;) </code>, but<code> $display(&quot;3&quot;) </code>remains active.</p>

<p>When you use the<code> `ams_testbench_reuse_default_value </code>directive, the software assigns a default value (<code>1&#39;bx</code>) if it encounters a digital statement that contains an out-of-module reference to a SPICE block.</p>

<p>For example, if you substitute a SPICE block such that<code> testbench.p1.p0 </code>becomes an out-of-module reference in the following testbench code, the<code> `ams_testbench_reuse_default_value </code>directive causes the software to set the value in the statement to<code> 1&#39;bx.</code></p>

<p><code> module testbench ();<br />&#160;&#160;...<br />&#160;&#160;wire vcoclk, clock_2, clock_1, clock_0, net036, p0;<br />&#160;&#160;...<br />&#160;&#160;`ams_testbench_reuse_default_value<br />&#160;&#160;initial begin<br />&#160;&#160;&#160;&#160;$monitor (testbench.p1.p0);<br />&#160;&#160;end&#160;&#160;`end_ams_testbench_reuse_default_value<br />&#160;&#160;...<br />&#160;&#160;pll_top p1(refclk, reset, vcoclk, clock_2, clock_1, clock_0, net036, p0,<br /> &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;clk_p0_1x, clk_p0_4x);<br />endmodule </code></p>

<p>See also &quot;<a href="#ReusingMixedLanguageTestbenches-1043632">Using Command-Line Options to Manage Out-of-Module References to SPICE</a>.&quot;</p>
<h3 id="ReusingMixedLanguageTestbenches-UsingBusDelimiterswithOut-of-ModuleReferencestoSPICEbus_delimiter_oomr_spice">Using Bus Delimiters with Out-of-Module References to SPICE&#160;<span class="confluence-anchor-link" id="ReusingMixedLanguageTestbenches-bus_delimiter_oomr_spice"></span></h3>

<p>You can use the <code>-autospice_addbusdelim</code> option to specify additional bus delimiters apart from the default ones, &quot;[] &lt;&gt;&quot; to enable spice out-of-module references (OOMRs). It allows you to use the bus delimiters in all SPICE buses/ports including the ones in ports at HDL boundary as well as internal ones.</p>

<p>The <code>-autospice_addbusdelim</code> option works only for auto SPICE OOMRs; therefore, you must specify the the <code>-autospice_addbusdelim</code> option along with the option as follows:</p>

<p><code>xrun -autospiceoomr -autospice_addbusdelim &quot;_ __ &amp;&amp; empty ( % %%&quot;</code></p>

<p>The single delimiter <code>_</code> is used between bus base-name and index; the pair delimiters, <code>__</code>, <code>&amp;&amp;</code>, and <code>%%</code> are used around the index; and, <code>empty</code> is used for NULL delimiter- for example &quot;abc0, abc1&quot;.</p>

<p>The following example illustrates that <code>_</code> works for vector <code>i</code> in subckt, <code>spice_middle</code>; <code>__</code> works for <code>i0</code>;&#160; <code>&amp;&amp;</code> works for <code>i1</code>; <code>empty</code> works for <code>abc</code>; <code>(</code> works for <code>i2</code>; <code>%</code> works for <code>i3</code>; <code>%%</code> works for <code>i4</code>:</p>

<p><code>// amscf.scs&#160;</code></p>

<p><code>amsd{</code><br /><code>&#160; ie vsup=1.8</code><br /><code>&#160; portmap subckt=spice_middle file=&quot;./spice_middle.pb&quot;</code><br /><code>&#160; config cell=spice_middle use=spice</code><br /><code>}</code></p>

<p><code>// top.v</code><br /><code>module top;</code><br /><code>&#160; &#160; wire [0:3] i;</code><br /><code>&#160; &#160; wire [0:3] o;</code><br /><code>&#160; &#160; spice_middle x0 ( i, o );</code><br /><code>&#160; &#160; initial #3&#160;$display(&quot;==== &quot;, top.x0.i,,top.x0.out,,top.x0.i0,,top.x0.i1,,top.x0.i2,,top.x0.abc,,top.x0.i3,,top.x0.i4);</code><br /><code>endmodule</code></p>

<p><code>// spice.scs</code></p>

<p><code>subckt spice_middle ( i_3&#160; i_2&#160; i_1&#160; i_0 out\&lt;3\&gt; out\&lt;2\&gt; out\&lt;1\&gt; out\&lt;0\&gt;)</code><br /><code>v19 ( i4\%3\%&#160;0) vsource dc=5</code><br /><code>v18 ( i4\%2\%&#160;0) vsource dc=5</code></p>

<p><code>v17 ( i3\%3&#160;0) vsource dc=5</code><br /><code>v16 ( i3\%2&#160;0) vsource dc=5</code></p>

<p><code>v15 ( abc1&#160;0) vsource dc=5</code><br /><code>v14 ( abc0&#160;0) vsource dc=5</code></p>

<p><code>v13 ( i2\(2&#160;0) vsource dc=5</code><br /><code>v12 ( i2\(1&#160;0) vsource dc=5</code></p>

<p><code>v11 ( i1\&amp;1\&amp;&#160;0) vsource dc=5</code><br /><code>v10 ( i1\&amp;0\&amp;&#160;0) vsource dc=5</code></p>

<p><code>v9 ( i0_3_&#160;0) vsource dc=5</code><br /><code>v8 ( i0_2_&#160;0) vsource dc=5</code></p>

<p><code>v7 ( i_3&#160;0) vsource dc=5</code><br /><code>v6 ( i_2&#160;0) vsource dc=5</code><br /><code>v5 ( i_1&#160;0) vsource dc=5</code><br /><code>v4 ( i_0&#160;0) vsource dc=5</code></p>

<p><code>v3 (out\&lt;3\&gt;&#160;0) vsource dc=5</code><br /><code>v2 (out\&lt;2\&gt;&#160;0) vsource dc=5</code><br /><code>v1 (out\&lt;1\&gt;&#160;0) vsource dc=5</code><br /><code>v0 (out\&lt;0\&gt;&#160;0) vsource dc=5</code><br /><code>ends</code></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SPICE_Nets_inside_a_Verilog_Design.html" id="prev" title="SPICE_Nets_inside_a_Verilog_Design">SPICE_Nets_inside_a_Verilog_De ...</a></em></b><b><em><a href="Values_Associated_with_an_Analog_Object.html" id="nex" title="Values_Associated_with_an_Analog_Object">Values_Associated_with_an_Anal ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>