0.6
2018.3
Dec  7 2018
00:33:28
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sim_1/new/testbench.sv,1651637714,systemVerilog,,,,testbench,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/alu.sv,1651588054,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/aludec.sv,,alu,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/aludec.sv,1651583998,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/controller.sv,,aludec,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/controller.sv,1651582924,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/datapath.sv,,controller,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/datapath.sv,1651587640,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/flopenr.sv,,datapath,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/flopenr.sv,1651586064,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/flopr.sv,,flopenr,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/flopr.sv,1651586641,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/maindec.sv,,flopr,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/maindec.sv,1651637505,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mem.sv,,maindec,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mem.sv,1651642501,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mips.sv,,mem,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mips.sv,1651643380,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux2.sv,,mips,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux2.sv,1651586359,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux3.sv,,mux2,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux3.sv,1651586376,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux4.sv,,mux3,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/mux4.sv,1651586383,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/regfile.sv,,mux4,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/regfile.sv,1651587042,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/signext.sv,,regfile,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/signext.sv,1651587566,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/sl2.sv,,signext,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/sl2.sv,1651587770,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/top.sv,,sl2,,,,,,,,
D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sources_1/new/top.sv,1651591053,systemVerilog,,D:/Sources/repos/MultiCycleProcessor_pre/MultiCycleProcessor.srcs/sim_1/new/testbench.sv,,top,,,,,,,,
