\hypertarget{structTcChannel}{}\section{Tc\+Channel Struct Reference}
\label{structTcChannel}\index{TcChannel@{TcChannel}}


\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+tc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structTcChannel_a7b9fca08998a1d909a742c783c6e905c}\label{structTcChannel_a7b9fca08998a1d909a742c783c6e905c}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a7b9fca08998a1d909a742c783c6e905c}{T\+C\+\_\+\+C\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x0) Channel Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a96b2c9af428494f405958aa13f790c32}\label{structTcChannel_a96b2c9af428494f405958aa13f790c32}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a96b2c9af428494f405958aa13f790c32}{T\+C\+\_\+\+C\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x4) Channel Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a54b8af3c26551f31d667d9b1f3a58602}\label{structTcChannel_a54b8af3c26551f31d667d9b1f3a58602}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a54b8af3c26551f31d667d9b1f3a58602}{T\+C\+\_\+\+S\+M\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x8) Stepper Motor Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a3340272f5aec0a24117414ba7c24f5cc}\label{structTcChannel_a3340272f5aec0a24117414ba7c24f5cc}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a3340272f5aec0a24117414ba7c24f5cc}{T\+C\+\_\+\+R\+AB}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0xC) Register AB \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_add780e44068960daa7bf8e5b113f0f7e}\label{structTcChannel_add780e44068960daa7bf8e5b113f0f7e}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_add780e44068960daa7bf8e5b113f0f7e}{T\+C\+\_\+\+CV}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x10) Counter Value \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a3311735ec87cd7f54c98e1ea66893cff}\label{structTcChannel_a3311735ec87cd7f54c98e1ea66893cff}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a3311735ec87cd7f54c98e1ea66893cff}{T\+C\+\_\+\+RA}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x14) Register A \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a3d4188ab472903f10bb5d1cf8f1b2a44}\label{structTcChannel_a3d4188ab472903f10bb5d1cf8f1b2a44}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a3d4188ab472903f10bb5d1cf8f1b2a44}{T\+C\+\_\+\+RB}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x18) Register B \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a63e95d93277704e7494d77333cbf84e3}\label{structTcChannel_a63e95d93277704e7494d77333cbf84e3}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a63e95d93277704e7494d77333cbf84e3}{T\+C\+\_\+\+RC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x1C) Register C \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a5d815f4adfe8158e5e3840c8a4541c4d}\label{structTcChannel_a5d815f4adfe8158e5e3840c8a4541c4d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a5d815f4adfe8158e5e3840c8a4541c4d}{T\+C\+\_\+\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x20) Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a2cfde4027b96b1524bbfdc812ca71f27}\label{structTcChannel_a2cfde4027b96b1524bbfdc812ca71f27}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a2cfde4027b96b1524bbfdc812ca71f27}{T\+C\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x24) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a669748c8212bbbb4c885ecfc2caf7f7f}\label{structTcChannel_a669748c8212bbbb4c885ecfc2caf7f7f}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a669748c8212bbbb4c885ecfc2caf7f7f}{T\+C\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x28) Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a811e37c3d871a48ff680ba99cd1a7907}\label{structTcChannel_a811e37c3d871a48ff680ba99cd1a7907}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_a811e37c3d871a48ff680ba99cd1a7907}{T\+C\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x2C) Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_acd0843f5d0c344e399a2ff497b5c2723}\label{structTcChannel_acd0843f5d0c344e399a2ff497b5c2723}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structTcChannel_acd0843f5d0c344e399a2ff497b5c2723}{T\+C\+\_\+\+E\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} Offset\+: 0x30) Extended Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structTcChannel_a25f7785661b04ea0112ca6204273970f}\label{structTcChannel_a25f7785661b04ea0112ca6204273970f}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}3\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structTcChannel}{Tc\+Channel}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+tc.\+h\end{DoxyCompactItemize}
