# RISC-V Single/Multi-Cycle and Pipelined Processors

Students can resolve the exercises proposed in Lab 2 of the UCM Computer Organization course which are related with Ripes. Specifically:

- Read the sections related with the Ripes processors provided at this link: [Introduction to Ripes](https://github.com/mortbopet/Ripes/blob/master/docs/introduction.md). Specifically, read the following sections:
    - ProcessorTab 
    - ProcessorView 
    - ProcessorModels
- Then, follow the instructions and resolve the exercises provided here: [Ripes Processors](https://github.com/artecs-group/RVfpga-sim-addons/tree/main/Computer_Organization/Lab2/Ripes).
