
---------- Begin Simulation Statistics ----------
final_tick                                52324103125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    438                       # Simulator instruction rate (inst/s)
host_mem_usage                               21566668                       # Number of bytes of host memory used
host_op_rate                                      449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                127211.84                       # Real time elapsed on the host
host_tick_rate                                 184230                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    55688707                       # Number of instructions simulated
sim_ops                                      57087658                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023436                       # Number of seconds simulated
sim_ticks                                 23436278750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.378682                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1610269                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1670773                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                437                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28185                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1665746                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22640                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           26155                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3515                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1901785                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   78705                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5398                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    11285551                       # Number of instructions committed
system.cpu.committedOps                      11497281                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.150324                       # CPI: cycles per instruction
system.cpu.discardedOps                         76127                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            6234124                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            649842                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2962747                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11769151                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317428                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      238                       # number of quiesce instructions executed
system.cpu.numCycles                         35553144                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       238                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7764467     67.53%     67.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                  30064      0.26%     67.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::MemRead                 655698      5.70%     73.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3047052     26.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 11497281                       # Class of committed instruction
system.cpu.quiesceCycles                      1944902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        23783993                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2678209                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              997877                       # Transaction distribution
system.membus.trans_dist::ReadResp            1011026                       # Transaction distribution
system.membus.trans_dist::WriteReq             353288                       # Transaction distribution
system.membus.trans_dist::WriteResp            353288                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2613                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11351                       # Transaction distribution
system.membus.trans_dist::ReadExReq               980                       # Transaction distribution
system.membus.trans_dist::ReadExResp              980                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2890                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1325056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1325056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        30612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        30612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        10196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2661668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        42022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2713940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2650112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2650112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5394664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       656576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       656576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        20392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       413504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        56078                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       491382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     84803584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     84803584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85951542                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4016175                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000329                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018147                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4014852     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                    1323      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4016175                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6282962322                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              26.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            52919750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            29612984                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            10132250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           49994600                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5831650745                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           52274500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30670848                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     38862848                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17563648                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     19136512                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     36700160                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7667712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix3_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      7923712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4390912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       598016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      4988928                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma     39148877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma     41945226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1308691040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    223707870                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix3_dma     44741574                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1658234586                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    749421365                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    816533726                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1565955090                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma     39148877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma     41945226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   2058112404                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1040241596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix3_dma     44741574                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   3224189676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix1_dma      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma      1179648                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     29556736                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     38731776                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     16842752                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     19070976                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     35913728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix1_dma        40960                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma        36864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7389184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      7675904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4210688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       595968                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      4806656                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma     41945226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix1_dma     55926968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma     50334271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3   1261153117                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    243282309                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1652641890                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    718661532                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    813737377                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1532398910                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma     41945226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix1_dma     55926968                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma     50334271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1979814650                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1057019686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   3185040799                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1067008                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1067008                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2419219                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2419219                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5250                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5292                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        42022                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1536000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1732608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1507328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1708032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1523712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1720320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1548288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1769472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      6972454                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8250                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5874                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         8096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         8184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5654                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         8316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        56078                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24576000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     27721728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     24117248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     27328512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     24379392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     27525120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     24772608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     28311552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    110942990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        11124073875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   9459921833                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         40.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5620243000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       995328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       995328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       329728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       329728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       669696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       653312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       663552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       663552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2650112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     20905984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     84803584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1808019                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1808019    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1808019                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3468503725                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5306368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30474240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma      1245184                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38993920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     19202048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     36503552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7618560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       167936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        38912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7884800                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       600064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4925440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1300301994                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    229300567                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma     39148877                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma     41945226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma     53130619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1663827283                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    738235971                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    819330074                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1557566045                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2038537965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1048630641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma     39148877                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma     41945226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma     53130619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3221393328                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma      1245184                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30932992                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma      1245184                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     39190528                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     19333120                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     36831232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7733248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       149504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma        38912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      7991296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4374528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       604160                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      4978688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     53130619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1319876433                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    204133431                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma     41945226                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     53130619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1672216328                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    746625016                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    824922771                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1571547787                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     53130619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   2066501449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1029056202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma     41945226                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     53130619                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   3243764115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       656576                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       657984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       656576                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       656576                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10259                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10281                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28015369                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60078                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28075447                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28015369                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28015369                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28015369                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60078                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28075447                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16056320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     16121856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     15990784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     15532032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         246272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           63947264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       167232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5373952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      4784128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21269824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       250880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       251904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       249856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       242688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              999176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2613                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        83968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        74752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             332341                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    685105352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    687901700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    682309004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    662734565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10508153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2728558773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7135604                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    229300567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    204133431                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    223707870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    243282309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            907559781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7135604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    914405919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    892035132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    906016874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    906016874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10508153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3636118554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    334792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    326618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    331715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    331639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000784730750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1831239                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             346892                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      999176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     332341                       # Number of write requests accepted
system.mem_ctrls.readBursts                    999176                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   332341                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    312                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             62428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             62448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             62440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             62458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             62453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             62409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            62415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            62415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            62423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            62383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32089566500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4994320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             58309746500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32126.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58376.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       767                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   930847                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  307723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                999176                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               332341                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  857796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   44994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   35205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   34537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        92636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    919.689451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   818.666655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.313398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3377      3.65%      3.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3056      3.30%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1525      1.65%      8.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1415      1.53%     10.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1612      1.74%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1413      1.53%     13.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1173      1.27%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1875      2.02%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        77190     83.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        92636                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     296.929251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1273.663594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3113     92.54%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.12%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            6      0.18%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.30%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           34      1.01%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.03%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.09%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.21%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           28      0.83%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.03%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.06%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.12%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           26      0.77%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.06%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.06%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           25      0.74%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.06%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            5      0.15%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           25      0.74%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            3      0.09%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.06%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.06%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399           14      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.03%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           16      0.48%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.03%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            9      0.27%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            4      0.12%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            3      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12032-12287            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            3      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      98.792806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     54.340240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    136.212652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1640     48.75%     48.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           237      7.05%     55.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           532     15.81%     71.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          345     10.26%     81.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           55      1.63%     83.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           39      1.16%     84.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           50      1.49%     86.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           60      1.78%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           94      2.79%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           85      2.53%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           38      1.13%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           20      0.59%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           28      0.83%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           37      1.10%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           31      0.92%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           15      0.45%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            9      0.27%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            8      0.24%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            3      0.09%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            3      0.09%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.06%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.06%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            7      0.21%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            4      0.12%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            3      0.09%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.06%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           10      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               63927296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21269696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                63947264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21269824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2727.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       907.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2728.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23436243250                       # Total gap between requests
system.mem_ctrls.avgGap                      17601.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16052736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     16119424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     15986880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     15523264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       244992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       168064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5372992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      4784128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      5242880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      5701632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 684952426.587774753571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 687797929.524114370346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 682142424.167915225029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 662360444.061538577080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10453536.698952259496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7171104.329009570181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 229259604.620464742184                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 204133431.379331052303                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 223707870.004746377468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 243282308.630161672831                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       250880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       251904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       249856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       242688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2613                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        83968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        74752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14593887295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  14713314590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  14594497695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  14128945520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    279101400                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 102693906650                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  85991772770                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  92792526365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 100223980555                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 143714002100                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58170.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58408.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58411.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58218.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     72531.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39301150.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1024101.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1241338.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   1223437.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1613169.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6110603330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1267770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16059535205                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 476                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5107782.037815                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2914855.739397                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          238    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        75125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     24369875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     51108451000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1215652125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5488772                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5488772                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5488772                       # number of overall hits
system.cpu.icache.overall_hits::total         5488772                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10259                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10259                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10259                       # number of overall misses
system.cpu.icache.overall_misses::total         10259                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    446303750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    446303750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    446303750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    446303750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5499031                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5499031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5499031                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5499031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001866                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001866                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001866                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001866                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43503.630958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43503.630958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43503.630958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43503.630958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10259                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10259                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10259                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10259                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    430430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    430430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    430430000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    430430000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001866                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001866                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001866                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001866                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41956.331026                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41956.331026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41956.331026                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41956.331026                       # average overall mshr miss latency
system.cpu.icache.replacements                  10094                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5488772                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5488772                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10259                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10259                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    446303750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    446303750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5499031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5499031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43503.630958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43503.630958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10259                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10259                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    430430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    430430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41956.331026                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41956.331026                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           379.074071                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3985496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            394.838122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   379.074071                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.740379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.740379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          367                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11008321                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11008321                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1011141                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1011141                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1011141                       # number of overall hits
system.cpu.dcache.overall_hits::total         1011141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4866                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4866                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4866                       # number of overall misses
system.cpu.dcache.overall_misses::total          4866                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    523659625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    523659625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    523659625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    523659625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1016007                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1016007                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1016007                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1016007                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004789                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004789                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004789                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004789                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 107616.034731                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107616.034731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 107616.034731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 107616.034731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2613                       # number of writebacks
system.cpu.dcache.writebacks::total              2613                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          996                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          996                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3870                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3870                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        26109                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        26109                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    408524875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    408524875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    408524875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    408524875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     55462625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     55462625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003809                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003809                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003809                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003809                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 105561.983204                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105561.983204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 105561.983204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105561.983204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2124.272282                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2124.272282                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3870                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       644147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          644147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2930                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2930                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    312356250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    312356250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       647077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       647077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 106606.228669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106606.228669                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2890                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2549                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2549                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    304392750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    304392750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     55462625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     55462625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004466                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004466                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 105326.211073                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 105326.211073                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.581797                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.581797                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       366994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         366994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    211303375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    211303375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       368930                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       368930                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109144.305269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109144.305269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        23560                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        23560                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104132125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104132125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106257.270408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106257.270408                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1325056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1325056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  13851161125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  13851161125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10453.264711                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10453.264711                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       478088                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       478088                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       846968                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       846968                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  13586662687                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  13586662687                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16041.530125                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 16041.530125                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              146993                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.982687                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14668346                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14668346                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  52324103125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                52324281250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    438                       # Simulator instruction rate (inst/s)
host_mem_usage                               21566668                       # Number of bytes of host memory used
host_op_rate                                      449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                127211.94                       # Real time elapsed on the host
host_tick_rate                                 184232                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    55688716                       # Number of instructions simulated
sim_ops                                      57087673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023436                       # Number of seconds simulated
sim_ticks                                 23436456875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.378338                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1610270                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1670780                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                438                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28187                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1665746                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              22640                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           26155                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3515                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1901794                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   78707                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5398                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    11285560                       # Number of instructions committed
system.cpu.committedOps                      11497296                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.150347                       # CPI: cycles per instruction
system.cpu.discardedOps                         76134                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            6234146                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            649842                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2962747                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11769384                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317425                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      238                       # number of quiesce instructions executed
system.cpu.numCycles                         35553429                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       238                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7764475     67.53%     67.53% # Class of committed instruction
system.cpu.op_class_0::IntMult                  30064      0.26%     67.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.79% # Class of committed instruction
system.cpu.op_class_0::MemRead                 655704      5.70%     73.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3047052     26.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 11497296                       # Class of committed instruction
system.cpu.quiesceCycles                      1944902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        23784045                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2678217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              997877                       # Transaction distribution
system.membus.trans_dist::ReadResp            1011030                       # Transaction distribution
system.membus.trans_dist::WriteReq             353288                       # Transaction distribution
system.membus.trans_dist::WriteResp            353288                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2615                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11353                       # Transaction distribution
system.membus.trans_dist::ReadExReq               980                       # Transaction distribution
system.membus.trans_dist::ReadExResp              980                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2892                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1325056                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1325056                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        30618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        30618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        10196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2661674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        42022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2713946                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2650112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2650112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5394676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       656704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       656704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        20392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       413760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        56078                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       491638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     84803584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     84803584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85951926                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4016179                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000329                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018147                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4014856     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                    1323      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4016179                       # Request fanout histogram
system.membus.reqLayer6.occupancy          6282976072                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              26.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            52919750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            29618484                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            10132250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           50005850                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5831650745                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           52284500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2     30670848                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma      5242880                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix3_dma      1048576                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total     38862848                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2     17563648                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma     19136512                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total     36700160                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2      7667712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma       163840                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix3_dma        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      7923712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2      4390912                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma       598016                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total      4988928                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma     39148580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma     41944907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1308681093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    223706170                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix3_dma     44741234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1658221983                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    749415669                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    816527520                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1565943188                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma     39148580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma     41944907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   2058096762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma   1040233689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix3_dma     44741234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   3224165172                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix1_dma      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix2_dma      1179648                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3     29556736                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma      5701632                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total     38731776                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3     16842752                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma     19070976                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total     35913728                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix1_dma        40960                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix2_dma        36864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3      7389184                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma       178176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      7675904                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3      4210688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma       595968                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total      4806656                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma     41944907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix1_dma     55926542                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix2_dma     50333888                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3   1261143532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    243280460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1652629329                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    718656070                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    813731192                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1532387263                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma     41944907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix1_dma     55926542                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix2_dma     50333888                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1979799602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma   1057011652                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   3185016592                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1067008                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1067008                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2419219                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2419219                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5250                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5340                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         5152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         5208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         5292                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        42022                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1536000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1732608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      1507328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port        81920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total      1708032                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      1523712                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total      1720320                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port        77824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      1548288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total      1769472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      6972454                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8250                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio         5874                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         8096                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio         5896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         8184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio         5654                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         8316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        56078                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     24576000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix1_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     27721728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port     24117248                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix3_spm.port      1310720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total     27328512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port     24379392                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix3_spm.port      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total     27525120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port      1245184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix2_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port     24772608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total     28311552                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    110942990                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        11124073875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   9459921833                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         40.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   5620243000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       995328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       995328                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       329728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       329728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       669696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]       653312                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]       663552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]       663552                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2650112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21430272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]     20905984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]     21233664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     84803584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1808019                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1808019    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1808019                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3468503725                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         14.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5306368000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30474240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5373952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix1_dma       917504                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma      1245184                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38993920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     19202048                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     36503552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7618560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       167936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix1_dma        28672                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma        38912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      7884800                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       600064                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      4925440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1300292112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    229298824                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix1_dma     39148580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma     41944907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma     53130215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1663814638                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    738230360                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    819323847                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1557554207                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2038522472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1048622671                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix1_dma     39148580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma     41944907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma     53130215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   3221368844                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix0_dma      1245184                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1     30932992                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma      1245184                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total     39190528                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1     17498112                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma     19333120                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total     36831232                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix0_dma        38912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      7733248                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma       149504                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma        38912                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      7991296                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1      4374528                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma       604160                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total      4978688                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix0_dma     53130215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1319866402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    204131880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma     41944907                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     53130215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1672203619                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    746619342                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    824916501                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1571535842                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix0_dma     53130215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   2066485743                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma   1029048381                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma     41944907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     53130215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   3243739461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       656704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       658112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       656704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       656704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10261                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10283                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28020618                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        60077                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28080695                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28020618                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28020618                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28020618                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        60077                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28080695                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16056320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma     16121856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma     15990784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma     15532032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         246400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           63947392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       167360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5373952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma      4784128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma      5242880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21269952                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       250880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma       251904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma       249856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma       242688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              999178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2615                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        83968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        74752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        81920                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             332343                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    685100145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    687896472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    682303818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    662729528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          10513535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2728543497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7141011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    229298824                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    204131880                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    223706170                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    243280460                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            907558344                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7141011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    914398969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    892028352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    906009987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    906009987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         10513535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3636101841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    334792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples    326618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples    331715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples    331639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000784730750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3364                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3364                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1831245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             346892                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      999178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     332343                       # Number of write requests accepted
system.mem_ctrls.readBursts                    999178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   332343                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    312                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             62428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             62448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             62440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             62428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             62454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             62458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             62453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             62409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            62417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            62415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            62423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            62383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             20781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32089574750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4994330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             58309807250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32126.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58376.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       767                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   930849                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  307723                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                999178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               332343                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  857796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   44994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   35205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   34537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  26209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  18207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2030                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        92636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    919.689451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   818.666655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   264.313398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3377      3.65%      3.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3056      3.30%      6.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1525      1.65%      8.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1415      1.53%     10.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1612      1.74%     11.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1413      1.53%     13.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1173      1.27%     14.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1875      2.02%     16.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        77190     83.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        92636                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     296.929251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1273.663594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3113     92.54%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.12%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            6      0.18%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.30%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           34      1.01%     94.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.03%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.09%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.21%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           28      0.83%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.03%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.06%     95.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.12%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           26      0.77%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.06%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.06%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351           25      0.74%     97.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.06%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            5      0.15%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           25      0.74%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            3      0.09%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            2      0.06%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            2      0.06%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399           14      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.03%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423           16      0.48%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.03%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8447            9      0.27%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8448-8703            4      0.12%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9471            3      0.09%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9984-10239            1      0.03%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10495            2      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11519            1      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12032-12287            1      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12543            3      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3364                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      98.792806                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     54.340240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    136.212652                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1640     48.75%     48.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63           237      7.05%     55.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           532     15.81%     71.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127          345     10.26%     81.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           55      1.63%     83.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           39      1.16%     84.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           50      1.49%     86.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           60      1.78%     87.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           94      2.79%     90.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           85      2.53%     93.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351           38      1.13%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383           20      0.59%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415           28      0.83%     95.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447           37      1.10%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479           31      0.92%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511           15      0.45%     98.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            9      0.27%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            8      0.24%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            3      0.09%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            3      0.09%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.03%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            2      0.06%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            2      0.06%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            7      0.21%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            4      0.12%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.03%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            3      0.09%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.03%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.06%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           10      0.30%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3364                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               63927424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21269696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                63947392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             21269952                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2727.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       907.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2728.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    907.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23436511375                       # Total gap between requests
system.mem_ctrls.avgGap                      17601.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16052736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma     16119424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma     15986880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma     15523264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       245120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       168064                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5372992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma      4784128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma      5242880                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma      5701632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 684947220.717636704445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 687792702.027191519737                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 682137239.654746174812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 662355409.898109793663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 10458918.824947169051                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7171049.826190930791                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 229257862.169918954372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 204131879.896201252937                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 223706169.749261617661                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 243280459.602322012186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       250880                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma       251904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma       249856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma       242688                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3850                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2615                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        83968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        74752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        81920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14593887295                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma  14713314590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma  14594497695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma  14128945520                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    279162150                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 102693906650                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  85991772770                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  92792526365                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma 100223980555                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma 143714002100                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58170.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58408.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58411.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     58218.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     72509.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39271092.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1024101.71                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1241338.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma   1223437.26                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1613169.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6110603330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1267770000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16059713330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 476                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     5107782.037815                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2914855.739397                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          238    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        75125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     24369875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             238                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     51108629125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   1215652125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5488780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5488780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5488780                       # number of overall hits
system.cpu.icache.overall_hits::total         5488780                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10261                       # number of overall misses
system.cpu.icache.overall_misses::total         10261                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    446390000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    446390000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    446390000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    446390000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5499041                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5499041                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5499041                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5499041                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001866                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001866                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001866                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001866                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43503.557158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43503.557158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43503.557158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43503.557158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10261                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    430513125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    430513125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    430513125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    430513125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001866                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001866                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001866                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001866                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41956.254264                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41956.254264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41956.254264                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41956.254264                       # average overall mshr miss latency
system.cpu.icache.replacements                  10096                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5488780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5488780                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10261                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    446390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    446390000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5499041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5499041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43503.557158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43503.557158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    430513125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    430513125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41956.254264                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41956.254264                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           379.074078                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18699056                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10476                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1784.942344                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   379.074078                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.740379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.740379                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          365                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11008343                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11008343                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1011145                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1011145                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1011145                       # number of overall hits
system.cpu.dcache.overall_hits::total         1011145                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4868                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4868                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4868                       # number of overall misses
system.cpu.dcache.overall_misses::total          4868                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    523789000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    523789000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    523789000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    523789000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1016013                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1016013                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1016013                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1016013                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004791                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 107598.397699                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107598.397699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 107598.397699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 107598.397699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2615                       # number of writebacks
system.cpu.dcache.writebacks::total              2615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          996                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          996                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          996                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        26109                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        26109                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    408651250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    408651250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    408651250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    408651250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     55462625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     55462625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003811                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003811                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003811                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003811                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 105540.095558                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105540.095558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 105540.095558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105540.095558                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2124.272282                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2124.272282                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3872                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       644151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          644151                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2932                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    312485625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    312485625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       647083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       647083                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 106577.634720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106577.634720                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           40                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2892                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2892                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2549                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2549                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    304519125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    304519125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     55462625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     55462625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 105297.069502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 105297.069502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21758.581797                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21758.581797                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       366994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         366994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    211303375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    211303375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       368930                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       368930                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005248                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109144.305269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109144.305269                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          956                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          980                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        23560                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        23560                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    104132125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    104132125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002656                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106257.270408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106257.270408                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1325056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1325056                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  13851161125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  13851161125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10453.264711                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10453.264711                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       478088                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       478088                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       846968                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       846968                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  13586662687                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  13586662687                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16041.530125                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 16041.530125                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1017275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4384                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            232.042655                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          390                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14668372                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14668372                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  52324281250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
