<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CPTR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">CPTR_EL2, Architectural Feature Trap Register (EL2)</h1><p>The CPTR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Controls:</p>

      
        <ul>
<li>Trapping to EL2 of access to <a href="AArch32-cpacr.html">CPACR</a>, <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>, trace functionality, and to SVE, Advanced SIMD and floating-point functionality.
</li><li>EL2 access to trace functionality, and to SVE, Advanced SIMD and floating-point functionality.
</li></ul>
      <h2>Configuration</h2><p>AArch64 System register CPTR_EL2 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-hcptr.html">HCPTR[31:0]
            </a>.
          </p>
        <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>

      
        <p>This register has no effect if EL2 is not enabled in the current Security state.</p>
      <h2>Attributes</h2>
            <p>CPTR_EL2 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The CPTR_EL2 bit assignments are:</p><h3>When ARMv8.1-VHE is implemented and HCR_EL2.E2H == 1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_TCPAC_31">TCPAC</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_TAM_30">TAM</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_29">RES0</a></td><td class="lr" colspan="1"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_TTA_28">TTA</a></td><td class="lr" colspan="6"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_27">RES0</a></td><td class="lr" colspan="2"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_FPEN_21">FPEN</a></td><td class="lr" colspan="2"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_19">RES0</a></td><td class="lr" colspan="2"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_ZEN_17">ZEN</a></td><td class="lr" colspan="16"><a href="#WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_15">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_TCPAC_31">TCPAC, bit [31]
              </h4>
          
  <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 0, traps EL1 accesses to <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> reported using EC syndrome value <span class="hexnumber">0x18</span>, and accesses to <a href="AArch32-cpacr.html">CPACR</a> reported using EC syndrome value <span class="hexnumber">0x03</span>, to EL2 when EL2 is enabled in the current Security state.</p>

          <table class="valuetable"><tr><th>TCPAC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>EL1 accesses to <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> and <a href="AArch32-cpacr.html">CPACR</a> are trapped to EL2 when EL2 is enabled in the current Security state.</p>
</td></tr></table>
            
  <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, this control does not cause any instructions to be trapped.</p>
<div class="note"><span class="note-header">Note</span><p><a href="AArch64-cpacr_el1.html">CPACR_EL1</a> and <a href="AArch32-cpacr.html">CPACR</a> are not accessible at EL0.</p></div>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_TAM_30">TAM, bit [30]
              <div style="font-size:smaller;"><br />When AMUv1 is implemented:
                </div></h4>
          
  <p>Trap Activity Monitor access. Traps EL1 and EL0 accesses to all Activity Monitor registers to EL2, as follows:</p>
<ul>
<li>
<p>In AArch64 state, accesses to the following registers are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x18</span>:</p>
<ul>
<li><a href="AArch64-amuserenr_el0.html">AMUSERENR_EL0</a>, <a href="AArch64-amcfgr_el0.html">AMCFGR_EL0</a>, <a href="AArch64-amcgcr_el0.html">AMCGCR_EL0</a>, <a href="AArch64-amcntenclr0_el0.html">AMCNTENCLR0_EL0</a>, <a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0</a>, <a href="AArch64-amcntenset0_el0.html">AMCNTENSET0_EL0</a>, <a href="AArch64-amcntenset1_el0.html">AMCNTENSET1_EL0</a>, <a href="AArch64-amcr_el0.html">AMCR_EL0</a>, <a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;n&gt;_EL0</a>, <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n&gt;_EL0</a>, <a href="AArch64-amevtyper0n_el0.html">AMEVTYPER0&lt;n&gt;_EL0</a>, and <a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;n&gt;_EL0</a>.
</li></ul>

</li><li>
<p>In AArch32 state, MRC or MCR accesses to the following registers are trapped to EL2 and reported using EC syndrome value <span class="hexnumber">0x03</span>:</p>
<ul>
<li><a href="AArch32-amuserenr.html">AMUSERENR</a>, <a href="AArch32-amcfgr.html">AMCFGR</a>, <a href="AArch32-amcgcr.html">AMCGCR</a>, <a href="AArch32-amcntenclr0.html">AMCNTENCLR0</a>, <a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a>, <a href="AArch32-amcntenset0.html">AMCNTENSET0</a>, <a href="AArch32-amcntenset1.html">AMCNTENSET1</a>, <a href="AArch32-amcr.html">AMCR</a>, <a href="AArch32-amevtyper0n.html">AMEVTYPER0&lt;n&gt;</a>, and <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;n&gt;</a>.
</li></ul>

</li><li>
<p>In AArch32 state, MRRC or MCRR accesses to <a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;n&gt;</a> and <a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>, are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x04</span>.</p>

</li></ul>

          <table class="valuetable"><tr><th>TAM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Accesses from EL1 and EL0 to Activity Monitor registers are not trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Accesses from EL1 and EL0 to Activity Monitor registers are trapped to EL2, when EL2 is enabled in the current Security state.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_30"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_29">
                Bit [29]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_TTA_28">TTA, bit [28]
              </h4>
          
  <p>Traps System register accesses to all implemented trace registers to EL2 when EL2 is enabled in the current Security state, from both Execution states, as follows:</p>
<ul>
<li>
<p>In AArch64 state, accesses to trace registers with op0=2, op1=1 are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x18</span>.</p>

</li><li>
<p>In AArch32 state, MRC or MCR accesses to trace registers with cpnum=14, opc1=1, are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x05</span>.</p>

</li><li>
<p>In AArch32 state, MRRC or MCRR accesses to trace registers with cpnum=14, opc1=1, are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x0C</span>.</p>

</li></ul>

          <table class="valuetable"><tr><th>TTA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Any attempt at EL0, EL1 or EL2, to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state, unless <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 0 and it is trapped by <a href="AArch32-cpacr.html">CPACR</a>.NSTRCDIS or <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.TTA.</p>
<p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state.</p>
</td></tr></table>
            
  <div class="note"><span class="note-header">Note</span><ul><li>The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are <span class="arm-defined-word">UNDEFINED</span>, and any resulting exception is higher priority than an exception that would be generated because the value of <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TTA is 1.</li><li>EL2 does not provide traps on trace register accesses through the optional memory-mapped interface.</li></ul></div><p>System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.</p>
<p>If System register access to the trace functionality is not supported, this bit is <span class="arm-defined-word">RES0</span>.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_27">
                Bits [27:22]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_FPEN_21">FPEN, bits [21:20]
                  </h4>
          
  <p>Traps EL0, EL2 and, when <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 0, EL1 accesses to the SVE, Advanced SIMD and floating-point registers to EL2 when EL2 is enabled in the current Security state, from both Execution states.</p>

          <table class="valuetable"><tr><th>FPEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>This control causes any instructions at EL0, EL1, or EL2 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, subject to the exception prioritization rules, unless they are trapped by <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.ZEN.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 0, this control does not cause any instructions to be trapped.</p>
<p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, this control causes instructions at EL0 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, unless they are trapped by <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.ZEN, but does not cause any instruction at EL2 to be trapped.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>This control causes any instructions at EL0, EL1, or EL2 that use the registers associated with SVE, Advanced SIMD and floating-point execution to be trapped, subject to the exception prioritization rules, unless they are trapped by <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.ZEN.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr></table>
            
  <p>Writes to <a href="AArch32-mvfr0.html">MVFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, and <a href="AArch32-mvfr2.html">MVFR2</a> from EL1 or higher are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> and whether these accesses can be trapped by this control depends on implemented <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior.</p>
<div class="note"><span class="note-header">Note</span><ul><li>Attempts to write to the FPSID count as use of the registers for accesses from EL1 or higher.</li><li>Accesses from EL0 to <a href="AArch32-fpsid.html">FPSID</a>, <a href="AArch32-mvfr0.html">MVFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, <a href="AArch32-mvfr2.html">MVFR2</a>, and <a href="AArch32-fpexc.html">FPEXC</a> are <span class="arm-defined-word">UNDEFINED</span>, and any resulting exception is higher priority than an exception that would be generated because the value of <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.FPEN is not <span class="binarynumber">0b11</span>.</li></ul></div>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_19">
                Bits [19:18]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_ZEN_17">ZEN, bits [17:16]
                  <div style="font-size:smaller;"><br />When SVE is implemented:
                </div></h4>
          
  <p>Traps execution at EL2, EL1, and EL0 of SVE instructions or instructions that access SVE System registers to EL2 when EL2 is enabled in the current Security state.</p>

          <table class="valuetable"><tr><th>ZEN</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>This control causes execution at EL2, EL1, and EL0 of these instructions to be trapped, subject to the exception prioritization rules.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 0, this control does not cause any instruction to be trapped.</p>
<p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, this control causes these instructions executed at EL0 to be trapped, but does not cause any instruction at EL2 to be trapped.</p>
</td></tr><tr><td class="bitfield">0b10</td><td>
  <p>This control causes execution at EL2, EL1, and EL0 of these instructions to be trapped, subject to the exception prioritization rules.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>This control does not cause any instruction to be trapped.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_17"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenARMv8.1-VHEisimplementedandHCR_EL2.E2H1_0_15">
                Bits [15:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <div class="text_after_fields">
    
  

    </div><h3>Otherwise:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Otherwise_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#Otherwise_TCPAC_31">TCPAC</a></td><td class="lr" colspan="1"><a href="#Otherwise_TAM_30">TAM</a></td><td class="lr" colspan="9"><a href="#Otherwise_0_29">RES0</a></td><td class="lr" colspan="1"><a href="#Otherwise_TTA_20">TTA</a></td><td class="lr" colspan="6"><a href="#Otherwise_0_19">RES0</a></td><td class="lr" colspan="2"><a href="#Otherwise_1_13">RES1</a></td><td class="lr" colspan="1"><a href="#Otherwise_0_11">RES0</a></td><td class="lr" colspan="1"><a href="#Otherwise_TFP_10">TFP</a></td><td class="lr" colspan="1"><a href="#Otherwise_1_9">RES1</a></td><td class="lr" colspan="1"><a href="#Otherwise_TZ_8">TZ</a></td><td class="lr" colspan="8"><a href="#Otherwise_1_7">RES1</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  <p>This format applies in all Armv8.0 implementations.</p>

    </div><h4 id="Otherwise_0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="Otherwise_TCPAC_31">TCPAC, bit [31]
              </h4>
          
  <p>Traps EL1 accesses to <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>, reported using EC syndrome value <span class="hexnumber">0x18</span> and accesses to <a href="AArch32-cpacr.html">CPACR</a>, reported using EC syndrome value <span class="hexnumber">0x03</span>, to EL2 when EL2 is enabled in the current Security state.</p>

          <table class="valuetable"><tr><th>TCPAC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>EL1 accesses to <a href="AArch64-cpacr_el1.html">CPACR_EL1</a> and <a href="AArch32-cpacr.html">CPACR</a> are trapped to EL2 when EL2 is enabled in the current Security state.</p>
</td></tr></table>
            
  <p>When <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE is 1, this control does not cause any instructions to be trapped.</p>
<div class="note"><span class="note-header">Note</span><p><a href="AArch64-cpacr_el1.html">CPACR_EL1</a> and <a href="AArch32-cpacr.html">CPACR</a> are not accessible at EL0.</p></div>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Otherwise_TAM_30">TAM, bit [30]
              <div style="font-size:smaller;"><br />When AMUv1 is implemented:
                </div></h4>
          
  <p>Trap Activity Monitor access. Traps EL1 and EL0 accesses to all Activity Monitor registers to EL2, as follows:</p>
<ul>
<li>
<p>In AArch64 state, accesses to the following registers are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x18</span>:</p>
<ul>
<li><a href="AArch64-amuserenr_el0.html">AMUSERENR_EL0</a>, <a href="AArch64-amcfgr_el0.html">AMCFGR_EL0</a>, <a href="AArch64-amcgcr_el0.html">AMCGCR_EL0</a>, <a href="AArch64-amcntenclr0_el0.html">AMCNTENCLR0_EL0</a>, <a href="AArch64-amcntenclr1_el0.html">AMCNTENCLR1_EL0</a>, <a href="AArch64-amcntenset0_el0.html">AMCNTENSET0_EL0</a>, <a href="AArch64-amcntenset1_el0.html">AMCNTENSET1_EL0</a>, <a href="AArch64-amcr_el0.html">AMCR_EL0</a>, <a href="AArch64-amevcntr0n_el0.html">AMEVCNTR0&lt;n&gt;_EL0</a>, <a href="AArch64-amevcntr1n_el0.html">AMEVCNTR1&lt;n&gt;_EL0</a>, <a href="AArch64-amevtyper0n_el0.html">AMEVTYPER0&lt;n&gt;_EL0</a>, and <a href="AArch64-amevtyper1n_el0.html">AMEVTYPER1&lt;n&gt;_EL0</a>.
</li></ul>

</li><li>
<p>In AArch32 state, MCR or MRC accesses to the following registers are trapped to EL2 and reported using EC syndrome value <span class="hexnumber">0x03</span>:</p>
<ul>
<li><a href="AArch32-amuserenr.html">AMUSERENR</a>, <a href="AArch32-amcfgr.html">AMCFGR</a>, <a href="AArch32-amcgcr.html">AMCGCR</a>, <a href="AArch32-amcntenclr0.html">AMCNTENCLR0</a>, <a href="AArch32-amcntenclr1.html">AMCNTENCLR1</a>, <a href="AArch32-amcntenset0.html">AMCNTENSET0</a>, <a href="AArch32-amcntenset1.html">AMCNTENSET1</a>, <a href="AArch32-amcr.html">AMCR</a>, <a href="AArch32-amevtyper0n.html">AMEVTYPER0&lt;n&gt;</a>, and <a href="AArch32-amevtyper1n.html">AMEVTYPER1&lt;n&gt;</a>.
</li></ul>

</li><li>
<p>In AArch32 state, MCRR or MRRC accesses to <a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;n&gt;</a> and <a href="AArch32-amevcntr1n.html">AMEVCNTR1&lt;n&gt;</a>, are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x04</span>.</p>

</li></ul>

          <table class="valuetable"><tr><th>TAM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Accesses from EL1 and EL0 to Activity Monitor registers are not trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Accesses from EL1 and EL0 to Activity Monitor registers are trapped to EL2, when EL2 is enabled in the current Security state.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Otherwise_0_30"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="Otherwise_0_29">
                Bits [29:21]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="Otherwise_TTA_20">TTA, bit [20]
              </h4>
          
  <p>Traps System register accesses to all implemented trace registers to EL2 when EL2 is enabled in the current Security state, from both Execution states as follows:</p>
<ul>
<li>
<p>In AArch64 state, accesses to trace registers with op0=2, op1=1 are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x18</span>.</p>

</li><li>
<p>In AArch32 state, MRC or MCR accesses to trace registers with cpnum=14, opc1=1 are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x05</span>.</p>

</li><li>
<p>In AArch32 state, MRRC or MCRR accesses to trace registers with cpnum=14, opc1=1 are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x0C</span>.</p>

</li></ul>

          <table class="valuetable"><tr><th>TTA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Any attempt at EL0, EL1, or EL2, to execute a System register access to an implemented trace register is trapped to EL2 when EL2 is enabled in the current Security state, unless it is trapped by <a href="AArch32-cpacr.html">CPACR</a>.TRCDIS or <a href="AArch64-cpacr_el1.html">CPACR_EL1</a>.TTA.</p>
</td></tr></table>
            
  <div class="note"><span class="note-header">Note</span><ul><li>The ETMv4 architecture does not permit EL0 to access the trace registers. If the Armv8-A architecture is implemented with an ETMv4 implementation, EL0 accesses to the trace registers are <span class="arm-defined-word">UNDEFINED</span>, and any resulting exception is higher priority than an exception that would be generated because the value of <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TTA is 1.</li><li>EL2 does not provide traps on trace register accesses through the optional memory-mapped interface.</li></ul></div><p>System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.</p>
<p>If System register access to the trace functionality is not supported, this bit is <span class="arm-defined-word">RES0</span>.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Otherwise_0_19">
                Bits [19:14]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="Otherwise_1_13">
                Bits [13:12]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <h4 id="Otherwise_0_11">
                Bit [11]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="Otherwise_TFP_10">TFP, bit [10]
              </h4>
          
  <p>Traps accesses to SVE, Advanced SIMD and floating-point functionality to EL2 when EL2 is enabled in the current Security state, from both Execution states, as follows:</p>
<ul>
<li>In AArch64 state, accesses to the following registers are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x07</span>:<ul>
<li><a href="AArch64-fpcr.html">FPCR</a>, <a href="AArch64-fpsr.html">FPSR</a>, <a href="AArch64-fpexc32_el2.html">FPEXC32_EL2</a>, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers. See <span class="xref">'The SIMD and floating-point registers, V0-V31' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.
</li></ul>

</li><li>In AArch32 state, accesses to the following registers are trapped to EL2, reported using EC syndrome value <span class="hexnumber">0x07</span>:<ul>
<li><a href="AArch32-mvfr0.html">MVFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, <a href="AArch32-mvfr2.html">MVFR2</a>, <a href="AArch32-fpcsr.html">FPCSR</a>, <a href="AArch32-fpexc.html">FPEXC</a>, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. See <span class="xref">'Advanced SIMD and floating-point System registers' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.
For the purposes of this trap, the architecture defines a VMSR access to <a href="AArch32-fpsid.html">FPSID</a> from EL1 or higher as an access to a SIMD and floating point register. Otherwise, permitted VMSR accesses to <a href="AArch32-fpsid.html">FPSID</a> are ignored.
</li></ul>

</li></ul>

          <table class="valuetable"><tr><th>TFP</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instructions to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Any attempt at EL0, EL1 or EL2, to execute an instruction that uses the registers associated with SVE, Advanced SIMD and floating-point execution is trapped to EL2 when EL2 is enabled in the current Security state, subject to the exception prioritization rules, unless it is trapped by <a href="AArch64-cptr_el2.html">CPTR_EL2</a>.TZ.</p>
</td></tr></table>
            
  <div class="note"><span class="note-header">Note</span><p><a href="AArch64-fpexc32_el2.html">FPEXC32_EL2</a> is not accessible from EL0 using AArch64.</p><p><a href="AArch32-fpsid.html">FPSID</a>, <a href="AArch32-mrfr0.html">MRFR0</a>, <a href="AArch32-mvfr1.html">MVFR1</a>, and <a href="AArch32-fpexc.html">FPEXC</a> are not accessible from EL0 using AArch32.</p></div>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Otherwise_1_9">
                Bit [9]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <h4 id="Otherwise_TZ_8">TZ, bit [8]
              <div style="font-size:smaller;"><br />When SVE is implemented:
                </div></h4>
          
  <p>Traps execution at EL2, EL1, or EL0 of SVE instructions and instructions that access SVE System registers to EL2 when EL2 is enabled in the current Security state.</p>

          <table class="valuetable"><tr><th>TZ</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>This control does not cause any instruction to be trapped.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>This control causes these instructions to be trapped, subject to the exception prioritization rules.</p>
</td></tr></table>
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="Otherwise_1_8"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <h4 id="Otherwise_1_7">
                Bits [7:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
          <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the CPTR_EL2</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, CPTR_EL2</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0001</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return CPTR_EL2;
elsif PSTATE.EL == EL3 then
    return CPTR_EL2;
              </p><h4 class="assembler">MSR CPTR_EL2, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b0001</td><td>0b0001</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        CPTR_EL2 = X[t];
elsif PSTATE.EL == EL3 then
    CPTR_EL2 = X[t];
              </p><h4 class="assembler">MRS &lt;Xt&gt;, CPACR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0001</td><td>0b0000</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; CPTR_EL2.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGRTR_EL2.CPACR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV&gt; == '111' then
        return NVMem[0x100];
    else
        return CPACR_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        return CPTR_EL2;
    else
        return CPACR_EL1;
elsif PSTATE.EL == EL3 then
    return CPACR_EL1;
              </p><h4 class="assembler">MSR CPACR_EL1, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b0001</td><td>0b0000</td><td>0b010</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; CPTR_EL2.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HFGWTR_EL2.CPACR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV&gt; == '111' then
        NVMem[0x100] = X[t];
    else
        CPACR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        CPTR_EL2 = X[t];
    else
        CPACR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    CPACR_EL1 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
