;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit ImmGen : 
  module ImmGen : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ins : UInt<32>, flip PC : UInt<32>, S_Imm : SInt<32>, SB_Imm : SInt<32>, U_Imm : SInt<32>, UJ_Imm : SInt<32>, I_Imm : SInt<32>}
    
    node imm7 = bits(io.ins, 7, 7) @[ImmGen.scala 18:34]
    node imm11 = bits(io.ins, 11, 8) @[ImmGen.scala 19:35]
    node imm19 = bits(io.ins, 19, 12) @[ImmGen.scala 20:35]
    node imm20 = bits(io.ins, 20, 20) @[ImmGen.scala 21:35]
    node imm24 = bits(io.ins, 24, 21) @[ImmGen.scala 22:35]
    node imm30 = bits(io.ins, 30, 25) @[ImmGen.scala 23:35]
    node imm31 = bits(io.ins, 31, 31) @[ImmGen.scala 24:35]
    node _T_19 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_22 = mux(_T_19, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node _T_23 = cat(imm24, imm20) @[Cat.scala 30:58]
    node _T_24 = cat(_T_22, imm31) @[Cat.scala 30:58]
    node _T_25 = cat(_T_24, imm30) @[Cat.scala 30:58]
    node _T_26 = cat(_T_25, _T_23) @[Cat.scala 30:58]
    node _T_27 = asSInt(_T_26) @[ImmGen.scala 26:73]
    io.I_Imm <= _T_27 @[ImmGen.scala 26:26]
    node _T_28 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_31 = mux(_T_28, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node _T_32 = cat(imm11, imm7) @[Cat.scala 30:58]
    node _T_33 = cat(_T_31, imm31) @[Cat.scala 30:58]
    node _T_34 = cat(_T_33, imm30) @[Cat.scala 30:58]
    node _T_35 = cat(_T_34, _T_32) @[Cat.scala 30:58]
    node _T_36 = asSInt(_T_35) @[ImmGen.scala 27:72]
    io.S_Imm <= _T_36 @[ImmGen.scala 27:26]
    node _T_37 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_40 = mux(_T_37, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
    node _T_42 = cat(imm30, imm11) @[Cat.scala 30:58]
    node _T_43 = cat(_T_42, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_44 = cat(_T_40, imm31) @[Cat.scala 30:58]
    node _T_45 = cat(_T_44, imm7) @[Cat.scala 30:58]
    node _T_46 = cat(_T_45, _T_43) @[Cat.scala 30:58]
    node _T_47 = asSInt(_T_46) @[ImmGen.scala 28:77]
    node _T_48 = asSInt(io.PC) @[ImmGen.scala 28:92]
    node _T_49 = add(_T_47, _T_48) @[ImmGen.scala 28:84]
    node _T_50 = tail(_T_49, 1) @[ImmGen.scala 28:84]
    node _T_51 = asSInt(_T_50) @[ImmGen.scala 28:84]
    io.SB_Imm <= _T_51 @[ImmGen.scala 28:27]
    node _T_52 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_55 = mux(_T_52, UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node _T_56 = cat(imm24, imm20) @[Cat.scala 30:58]
    node _T_57 = cat(_T_56, imm19) @[Cat.scala 30:58]
    node _T_58 = cat(_T_55, imm31) @[Cat.scala 30:58]
    node _T_59 = cat(_T_58, imm30) @[Cat.scala 30:58]
    node _T_60 = cat(_T_59, _T_57) @[Cat.scala 30:58]
    node _T_62 = dshl(_T_60, UInt<4>("h0c")) @[ImmGen.scala 29:80]
    node _T_63 = asSInt(_T_62) @[ImmGen.scala 29:91]
    io.U_Imm <= _T_63 @[ImmGen.scala 29:26]
    node _T_64 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_67 = mux(_T_64, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
    node _T_69 = cat(imm30, imm24) @[Cat.scala 30:58]
    node _T_70 = cat(_T_69, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_71 = cat(imm19, imm20) @[Cat.scala 30:58]
    node _T_72 = cat(_T_67, imm31) @[Cat.scala 30:58]
    node _T_73 = cat(_T_72, _T_71) @[Cat.scala 30:58]
    node _T_74 = cat(_T_73, _T_70) @[Cat.scala 30:58]
    node _T_75 = asSInt(_T_74) @[ImmGen.scala 30:84]
    node _T_76 = asSInt(io.PC) @[ImmGen.scala 30:99]
    node _T_77 = add(_T_75, _T_76) @[ImmGen.scala 30:91]
    node _T_78 = tail(_T_77, 1) @[ImmGen.scala 30:91]
    node _T_79 = asSInt(_T_78) @[ImmGen.scala 30:91]
    io.UJ_Imm <= _T_79 @[ImmGen.scala 30:27]
    
