Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto a842c8220c074ad5a7642b0dada9055c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SpecialFunction_tb_behav xil_defaultlib.SpecialFunction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port a0 [C:/Users/Administrator/Desktop/LAB03-09/LAB03-09.srcs/sources_1/new/SpecialFunction.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BehavioralFourToOneMux
Compiling module xil_defaultlib.MuxEightToOne
Compiling module xil_defaultlib.SpecialFunction
Compiling module xil_defaultlib.SpecialFunction_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot SpecialFunction_tb_behav
