
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/signal_shift_2.v" into library work
Parsing module <signal_shift_2>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/shift_register_4.v" into library work
Parsing module <shift_register_4>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mySPI_3.v" into library work
Parsing module <mySPI_3>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/data_organize_5.v" into library work
Parsing module <data_organize_5>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/top_1.v" into library work
Parsing module <top_1>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <top_1>.

Elaborating module <signal_shift_2>.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/signal_shift_2.v" Line 19: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:189 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/top_1.v" Line 80: Size mismatch in connection of port <delay>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <mySPI_3>.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mySPI_3.v" Line 16: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mySPI_3.v" Line 20: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <shift_register_4>.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/shift_register_4.v" Line 359: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <data_organize_5>.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/data_organize_5.v" Line 141: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mojo_top_0.v".
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <top_1>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/top_1.v".
    Summary:
	no macro.
Unit <top_1> synthesized.

Synthesizing Unit <signal_shift_2>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/signal_shift_2.v".
    Found 1-bit register for signal <tmp0>.
    Found 1-bit register for signal <tmp1>.
    Found 12-bit register for signal <counter>.
    Found 13-bit adder for signal <n0030> created at line 19.
    Found 12-bit adder for signal <delay[10]_GND_3_o_add_3_OUT> created at line 22.
    Found 13-bit adder for signal <delay[10]_GND_3_o_add_5_OUT> created at line 26.
    Found 1-bit adder for signal <clk_out> created at line 49.
    Found 1x1-bit multiplier for signal <n0034> created at line 49.
    Found 1x1-bit multiplier for signal <n0035> created at line 49.
    Found 12-bit comparator not equal for signal <delay[10]_counter[11]_equal_3_o> created at line 21
    Found 32-bit comparator not equal for signal <delay[10]_counter[11]_equal_5_o> created at line 22
    Found 32-bit comparator not equal for signal <delay[10]_counter[11]_equal_7_o> created at line 26
    Found 32-bit comparator greater for signal <delay[10]_GND_3_o_LessThan_10_o> created at line 43
    Found 32-bit comparator greater for signal <GND_3_o_delay[10]_LessThan_12_o> created at line 49
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <signal_shift_2> synthesized.

Synthesizing Unit <mySPI_3>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mySPI_3.v".
    Found 1-bit register for signal <data<9>>.
    Found 1-bit register for signal <data<8>>.
    Found 1-bit register for signal <data<7>>.
    Found 1-bit register for signal <data<6>>.
    Found 1-bit register for signal <data<5>>.
    Found 1-bit register for signal <data<4>>.
    Found 1-bit register for signal <data<3>>.
    Found 1-bit register for signal <data<2>>.
    Found 1-bit register for signal <data<1>>.
    Found 1-bit register for signal <data<0>>.
    Found 4-bit register for signal <counter>.
    Found 6-bit register for signal <dataCounter>.
    Found 1-bit register for signal <data<10>>.
    Found 4-bit adder for signal <counter[3]_GND_5_o_add_2_OUT> created at line 16.
    Found 6-bit adder for signal <dataCounter[5]_GND_5_o_add_4_OUT> created at line 20.
    Found 4-bit comparator greater for signal <PWR_4_o_counter[3]_LessThan_4_o> created at line 18
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mySPI_3> synthesized.

Synthesizing Unit <shift_register_4>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/shift_register_4.v".
    Found 1-bit register for signal <oClock>.
    Found 8-bit register for signal <oData>.
    Found 6-bit register for signal <counter>.
    Found 1-bit register for signal <oLatch>.
    Found 6-bit adder for signal <counter[5]_GND_6_o_add_37_OUT> created at line 359.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <shift_register_4> synthesized.

Synthesizing Unit <data_organize_5>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/data_organize_5.v".
    Found 11-bit register for signal <data1>.
    Found 11-bit register for signal <data2>.
    Found 11-bit register for signal <data3>.
    Found 11-bit register for signal <data4>.
    Found 11-bit register for signal <data5>.
    Found 11-bit register for signal <data6>.
    Found 11-bit register for signal <data7>.
    Found 11-bit register for signal <data8>.
    Found 11-bit register for signal <data9>.
    Found 11-bit register for signal <data10>.
    Found 11-bit register for signal <data11>.
    Found 11-bit register for signal <data12>.
    Found 11-bit register for signal <data13>.
    Found 11-bit register for signal <data14>.
    Found 11-bit register for signal <data15>.
    Found 11-bit register for signal <data16>.
    Found 11-bit register for signal <data17>.
    Found 11-bit register for signal <data18>.
    Found 11-bit register for signal <data19>.
    Found 11-bit register for signal <data20>.
    Found 11-bit register for signal <data21>.
    Found 11-bit register for signal <data22>.
    Found 11-bit register for signal <data23>.
    Found 11-bit register for signal <data24>.
    Found 11-bit register for signal <data25>.
    Found 11-bit register for signal <data26>.
    Found 11-bit register for signal <data27>.
    Found 11-bit register for signal <data28>.
    Found 11-bit register for signal <data29>.
    Found 11-bit register for signal <data30>.
    Found 11-bit register for signal <data31>.
    Found 11-bit register for signal <data32>.
    Found 11-bit register for signal <data33>.
    Found 11-bit register for signal <data34>.
    Found 11-bit register for signal <data35>.
    Found 11-bit register for signal <data36>.
    Found 11-bit register for signal <data37>.
    Found 11-bit register for signal <data38>.
    Found 11-bit register for signal <data39>.
    Found 11-bit register for signal <data40>.
    Found 11-bit register for signal <data41>.
    Found 11-bit register for signal <data42>.
    Found 11-bit register for signal <data43>.
    Found 11-bit register for signal <data44>.
    Found 11-bit register for signal <data45>.
    Found 11-bit register for signal <data46>.
    Found 11-bit register for signal <data47>.
    Found 11-bit register for signal <data48>.
    Found 11-bit register for signal <data49>.
    Found 11-bit register for signal <data50>.
    Found 11-bit register for signal <data51>.
    Found 11-bit register for signal <data52>.
    Found 11-bit register for signal <data53>.
    Found 11-bit register for signal <data54>.
    Found 11-bit register for signal <data55>.
    Found 11-bit register for signal <data56>.
    Found 11-bit register for signal <data57>.
    Found 11-bit register for signal <data58>.
    Found 11-bit register for signal <data59>.
    Found 11-bit register for signal <data60>.
    Found 11-bit register for signal <data61>.
    Found 11-bit register for signal <data62>.
    Found 11-bit register for signal <data63>.
    Found 11-bit register for signal <data64>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter[3]_GND_7_o_add_1_OUT> created at line 141.
    Found 4-bit comparator greater for signal <PWR_7_o_counter[3]_LessThan_3_o> created at line 143
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 708 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <data_organize_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 130
 1x1-bit multiplier                                    : 130
# Adders/Subtractors                                   : 264
 1-bit adder                                           : 65
 12-bit adder                                          : 65
 13-bit adder                                          : 130
 4-bit adder                                           : 2
 6-bit adder                                           : 2
# Registers                                            : 277
 1-bit register                                        : 143
 11-bit register                                       : 64
 12-bit register                                       : 65
 4-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 327
 12-bit comparator not equal                           : 65
 32-bit comparator greater                             : 130
 32-bit comparator not equal                           : 130
 4-bit comparator greater                              : 2
# Multiplexers                                         : 81
 1-bit 2-to-1 multiplexer                              : 74
 8-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <data_organize_5>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <data_organize_5> synthesized (advanced).

Synthesizing (advanced) Unit <mySPI_3>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <dataCounter>: 1 register on signal <dataCounter>.
Unit <mySPI_3> synthesized (advanced).

Synthesizing (advanced) Unit <shift_register_4>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <shift_register_4> synthesized (advanced).

Synthesizing (advanced) Unit <signal_shift_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
	Multiplier <Mmult_n0034> in block <signal_shift_2> and adder/subtractor <Madd_clk_out> in block <signal_shift_2> are combined into a MAC<Maddsub_n0034>.
Unit <signal_shift_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 65
 1x1-to-1-bit MAC                                      : 65
# Multipliers                                          : 65
 1x1-bit multiplier                                    : 65
# Adders/Subtractors                                   : 130
 12-bit adder                                          : 65
 13-bit adder                                          : 65
# Counters                                             : 69
 12-bit up counter                                     : 65
 4-bit up counter                                      : 2
 6-bit up counter                                      : 2
# Registers                                            : 855
 Flip-Flops                                            : 855
# Comparators                                          : 327
 12-bit comparator not equal                           : 65
 32-bit comparator greater                             : 130
 32-bit comparator not equal                           : 130
 4-bit comparator greater                              : 2
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Optimizing unit <top_1> ...

Optimizing unit <signal_shift_2> ...

Optimizing unit <shift_register_4> ...

Optimizing unit <mySPI_3> ...

Optimizing unit <data_organize_5> ...
WARNING:Xst:2677 - Node <t/t/tmp1> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 106.
Optimizing block <mojo_top_0> to meet ratio 100 (+ 0) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <mojo_top_0>, final ratio is 106.
FlipFlop t/spi/dataCounter_0 has been replicated 32 time(s)
FlipFlop t/spi/dataCounter_1 has been replicated 38 time(s)
FlipFlop t/spi/dataCounter_2 has been replicated 46 time(s)
FlipFlop t/spi/dataCounter_3 has been replicated 27 time(s)
FlipFlop t/spi/dataCounter_4 has been replicated 16 time(s)
FlipFlop t/spi/dataCounter_5 has been replicated 7 time(s)
FlipFlop t/spi/data_0 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_0 connected to a primary input has been replicated
FlipFlop t/spi/data_1 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_1 connected to a primary input has been replicated
FlipFlop t/spi/data_10 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_10 connected to a primary input has been replicated
FlipFlop t/spi/data_2 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_2 connected to a primary input has been replicated
FlipFlop t/spi/data_3 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_3 connected to a primary input has been replicated
FlipFlop t/spi/data_4 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_4 connected to a primary input has been replicated
FlipFlop t/spi/data_5 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_5 connected to a primary input has been replicated
FlipFlop t/spi/data_6 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_6 connected to a primary input has been replicated
FlipFlop t/spi/data_7 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_7 connected to a primary input has been replicated
FlipFlop t/spi/data_8 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_8 connected to a primary input has been replicated
FlipFlop t/spi/data_9 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_9 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1842
 Flip-Flops                                            : 1842

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 925   |
sClk                               | BUFGP                  | 917   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.970ns (Maximum Frequency: 143.472MHz)
   Minimum input arrival time before clock: 2.938ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

=========================================================================
