==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 20ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@E Simulation failed: Function 'main' returns nonzero value '2'.
@E [SIM-1] 'csim_design' failed: nonzero return value.
4
    while executing
"source /home/littlefoot/18643_project/Hardware-Accel/HW/proj1_hls/solution1/csim.tcl"
    invoked from within
"hls::main /home/littlefoot/18643_project/Hardware-Accel/HW/proj1_hls/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
@I [LIC-101] Checked in feature [HLS]
