<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Jan 13 21:37:58 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynquplus" BOARD="xilinx.com:zcu102_es2:part0:2.4" DEVICE="xczu9eg" NAME="AXIS_SUB" PACKAGE="ffvb1156" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n_0" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_a_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_control_0_s_axis_a_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="s_axis_a_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_a_0_tlast" SIGIS="undef" SIGNAME="axis_control_0_s_axis_a_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="s_axis_a_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_a_0_tvalid" SIGIS="undef" SIGNAME="axis_control_0_s_axis_a_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="s_axis_a_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_a_0_tready" SIGIS="undef" SIGNAME="axis_control_0_s_axis_a_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="s_axis_a_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="m_axis_result_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_control_0_m_axis_result_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="m_axis_result_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_result_0_tlast" SIGIS="undef" SIGNAME="axis_control_0_m_axis_result_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="m_axis_result_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="m_axis_result_0_tvalid" SIGIS="undef" SIGNAME="axis_control_0_m_axis_result_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="m_axis_result_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="m_axis_result_0_tready" SIGIS="undef" SIGNAME="axis_control_0_m_axis_result_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="m_axis_result_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axis_b_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_control_0_s_axis_b_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="s_axis_b_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_b_0_tlast" SIGIS="undef" SIGNAME="axis_control_0_s_axis_b_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="s_axis_b_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axis_b_0_tvalid" SIGIS="undef" SIGNAME="axis_control_0_s_axis_b_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="s_axis_b_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axis_b_0_tready" SIGIS="undef" SIGNAME="axis_control_0_s_axis_b_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_control_0" PORT="s_axis_b_tready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_b_0" NAME="s_axis_b_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="AXIS_SUB_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_b_0_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_b_0_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_b_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_b_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_s_axis_a_0" NAME="s_axis_a_0" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="AXIS_SUB_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_a_0_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_a_0_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_a_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_a_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axis_control_0_m_axis_result" NAME="m_axis_result_0" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="AXIS_SUB_clk_0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_result_0_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_result_0_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_result_0_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_result_0_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/axis_control_0" HWVERSION="1.0" INSTANCE="axis_control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axis_control" VLNV="xilinx.com:module_ref:axis_control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="AXIS_SUB_axis_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="External_Ports_rst_n_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_a_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_control_0_s_axis_a_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="s_axis_a_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_a_tlast" SIGIS="undef" SIGNAME="axis_control_0_s_axis_a_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="s_axis_a_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_a_tready" SIGIS="undef" SIGNAME="axis_control_0_s_axis_a_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="s_axis_a_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_a_tvalid" SIGIS="undef" SIGNAME="axis_control_0_s_axis_a_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="s_axis_a_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_b_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_control_0_s_axis_b_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="s_axis_b_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_b_tlast" SIGIS="undef" SIGNAME="axis_control_0_s_axis_b_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="s_axis_b_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_b_tready" SIGIS="undef" SIGNAME="axis_control_0_s_axis_b_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="s_axis_b_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_b_tvalid" SIGIS="undef" SIGNAME="axis_control_0_s_axis_b_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="s_axis_b_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_result_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_control_0_m_axis_result_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="m_axis_result_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_result_tlast" SIGIS="undef" SIGNAME="axis_control_0_m_axis_result_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="m_axis_result_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_result_tready" SIGIS="undef" SIGNAME="axis_control_0_m_axis_result_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="m_axis_result_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_result_tvalid" SIGIS="undef" SIGNAME="axis_control_0_m_axis_result_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="AXIS_SUB_imp" PORT="m_axis_result_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="axis_control_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="B" RIGHT="0" SIGIS="undef" SIGNAME="axis_control_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S" RIGHT="0" SIGIS="undef" SIGNAME="c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="c_addsub_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axis_control_0_m_axis_result" NAME="m_axis_result" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="AXIS_SUB_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_result_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_result_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_result_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_result_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_a_0" NAME="s_axis_a" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="AXIS_SUB_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_a_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_a_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_a_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_a_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_s_axis_b_0" NAME="s_axis_b" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="AXIS_SUB_clk_0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_b_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_b_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_b_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_b_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/c_addsub_0" HWVERSION="12.0" INSTANCE="c_addsub_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="c_addsub" VLNV="xilinx.com:ip:c_addsub:12.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=c_addsub;v=v12_0;d=pg120-c-addsub.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_VERBOSITY" VALUE="0"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynquplus"/>
        <PARAMETER NAME="C_IMPLEMENTATION" VALUE="1"/>
        <PARAMETER NAME="C_A_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_B_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_OUT_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CE_OVERRIDES_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_A_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_B_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LATENCY" VALUE="0"/>
        <PARAMETER NAME="C_ADD_MODE" VALUE="1"/>
        <PARAMETER NAME="C_B_CONSTANT" VALUE="0"/>
        <PARAMETER NAME="C_B_VALUE" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="C_AINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_SINIT_VAL" VALUE="0"/>
        <PARAMETER NAME="C_CE_OVERRIDES_BYPASS" VALUE="1"/>
        <PARAMETER NAME="C_BYPASS_LOW" VALUE="0"/>
        <PARAMETER NAME="C_SCLR_OVERRIDES_SSET" VALUE="1"/>
        <PARAMETER NAME="C_HAS_C_IN" VALUE="0"/>
        <PARAMETER NAME="C_HAS_C_OUT" VALUE="0"/>
        <PARAMETER NAME="C_BORROW_LOW" VALUE="1"/>
        <PARAMETER NAME="C_HAS_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_BYPASS" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SCLR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SSET" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SINIT" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="AXIS_SUB_c_addsub_0_0"/>
        <PARAMETER NAME="Implementation" VALUE="DSP48"/>
        <PARAMETER NAME="A_Type" VALUE="Signed"/>
        <PARAMETER NAME="B_Type" VALUE="Signed"/>
        <PARAMETER NAME="A_Width" VALUE="32"/>
        <PARAMETER NAME="B_Width" VALUE="32"/>
        <PARAMETER NAME="Add_Mode" VALUE="Subtract"/>
        <PARAMETER NAME="Out_Width" VALUE="32"/>
        <PARAMETER NAME="Latency_Configuration" VALUE="Manual"/>
        <PARAMETER NAME="Latency" VALUE="0"/>
        <PARAMETER NAME="B_Constant" VALUE="false"/>
        <PARAMETER NAME="B_Value" VALUE="00000000000000000000000000000000"/>
        <PARAMETER NAME="CE" VALUE="false"/>
        <PARAMETER NAME="C_In" VALUE="false"/>
        <PARAMETER NAME="C_Out" VALUE="false"/>
        <PARAMETER NAME="Borrow_Sense" VALUE="Active_Low"/>
        <PARAMETER NAME="SCLR" VALUE="false"/>
        <PARAMETER NAME="SSET" VALUE="false"/>
        <PARAMETER NAME="SINIT" VALUE="false"/>
        <PARAMETER NAME="SINIT_Value" VALUE="0"/>
        <PARAMETER NAME="Bypass" VALUE="false"/>
        <PARAMETER NAME="Bypass_Sense" VALUE="Active_High"/>
        <PARAMETER NAME="Sync_Ctrl_Priority" VALUE="Reset_Overrides_Set"/>
        <PARAMETER NAME="Sync_CE_Priority" VALUE="Sync_Overrides_CE"/>
        <PARAMETER NAME="Bypass_CE_Priority" VALUE="CE_Overrides_Bypass"/>
        <PARAMETER NAME="AINIT_Value" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="A" RIGHT="0" SIGIS="data" SIGNAME="axis_control_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_control_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="B" RIGHT="0" SIGIS="data" SIGNAME="axis_control_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_control_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S" RIGHT="0" SIGIS="data" SIGNAME="c_addsub_0_S">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_control_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
