assert_exec_stage/assert_assert_muxa_pc
decode_pipe
alu_muxa
assert_exec_stage
r32_reg_clr_cls
mips_sys
mips_core
exec_stage
pipelinedregs
add32
muxa_ctl_reg_clr_cls
pc
rf_stage
decoder
ctl_FSM
r1_reg_clr_cls
pc_gen
mips_dvc
pc_gen_ctl_reg_clr_cls
ext
ext_ctl_reg_clr_cls
muxa_ctl_reg_clr_cls/reg_muxa_ctl_o
muxa_ctl_reg_clr_cls/always_1
muxa_ctl_reg_clr_cls/always_1/if_1/if_1
mips_sys/input_zz_ins_i
decode_pipe/input_ins_i
mips_core/input_zz_ins_i
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/input_pause
mips_sys/input_pause
rf_stage/input_pause
mips_core/input_pause
mips_sys/inst_i_mips_core
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_16
decode_pipe/inst_idecoder
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_3
ctl_FSM/reg_pc_prectl
ctl_FSM/always_6/block_1/case_1
ctl_FSM/always_6/block_1
ctl_FSM/always_6
rf_stage/wire_BUS1013
rf_stage/inst_MAIN_FSM
mips_core/wire_BUS197
decoder/input_ins_i
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_14
decoder/always_1
decoder/always_1/block_1
decode_pipe/wire_fsm_dly
decoder/always_1/block_1/case_1
ctl_FSM/input_id_cmd
decoder/always_1/block_1/case_1/block_14/stmt_5
pipelinedregs/input_pause
pipelinedregs/input_id2ra_ctl_cls
ctl_FSM/always_6/block_1/case_1/block_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_6/stmt_1
decoder/always_1/block_1/case_1/block_6
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_6/stmt_5
ctl_FSM/always_5/block_1/case_1/stmt_4
ctl_FSM/always_5/block_1/case_1/stmt_1
rf_stage/input_irq_i
mips_dvc/reg_irq_req_o
mips_sys/wire_w_irq
mips_sys/inst_imips_dvc
ctl_FSM/input_irq
mips_core/input_irq_i
mips_dvc/always_6
mips_dvc/always_6/stmt_1
mips_sys/input_rst
rf_stage/input_rst_i
mips_core/input_rst
ctl_FSM/input_rst
decoder/assign_1_inst_op
decoder/wire_inst_op
decoder/always_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1
ext_ctl_reg_clr_cls/always_1/if_1
decoder/reg_ext_ctl
ctl_FSM/reg_id2ra_ctl_cls
decode_pipe/input_pause
decode_pipe/input_id2ra_ctl_cls
ctl_FSM/always_4/if_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
ctl_FSM/always_4
ctl_FSM/reg_CurrState
ctl_FSM/reg_NextState
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1
decoder/reg_fsm_dly
rf_stage/input_id_cmd
mips_core/inst_decoder_pipe
decoder/always_1/block_1/case_1/block_28/stmt_5
decoder/always_1/block_1/case_1/block_28
decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_27
decoder/assign_2_inst_func
decoder/wire_inst_func
mips_core/wire_BUS117
decode_pipe/wire_ext_ctl_o
pipelinedregs/inst_U4
pipelinedregs/wire_ext_ctl
decode_pipe/inst_pipereg
ext_ctl_reg_clr_cls/always_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
rf_stage/input_ext_ctl_i
ext/input_ctl
rf_stage/wire_id2ra_ctl_cls_o
r32_reg_clr_cls/input_clr
ctl_FSM/always_6/block_1/case_1/block_3
ctl_FSM/always_6/block_1/case_1/block_3/stmt_6
rf_stage/wire_ra2ex_ctl_clr_o
mips_core/wire_NET1606
pipelinedregs/input_id2ra_ctl_clr
rf_stage/wire_id2ra_ctl_clr_o
decode_pipe/input_id2ra_ctl_clr
ctl_FSM/reg_id2ra_ctl_clr
ext_ctl_reg_clr_cls/input_clr
mips_core/inst_iRF_stage
mips_core/wire_zz_pc_o
pc_gen/always_1/if_1/block_1/if_1/block_2
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
mips_core/wire_NET1572
pc_gen/wire_br_addr
pc_gen/assign_1_br_addr
pc_gen/input_pc_prectl
ctl_FSM/always_6/block_1/case_1/block_8
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
muxa_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/input_muxa_ctl_i
pipelinedregs/input_ra2ex_ctl_clr
rf_stage/inst_i_pc_gen
rf_stage/wire_pc_next
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
muxa_ctl_reg_clr_cls/input_cls
decode_pipe/wire_BUS2086
pc_gen/input_pause
decode_pipe/wire_BUS2072
ext/always_1/case_1/stmt_4
ctl_FSM/always_6/block_1/case_1/block_6
r32_reg_clr_cls/input_cls
r1_reg_clr_cls/input_r1_i
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
r1_reg_clr_cls/reg_r1_o
r1_reg_clr_cls/always_1
r1_reg_clr_cls/always_1/if_1
r1_reg_clr_cls/always_1/if_1/if_1
pc/input_pause
pc/inst_pause_latch
pc/wire_lpause
pc/wire_pc_cls
pc/assign_1_pc_cls
r1_reg_clr_cls/input_cls
exec_stage/input_pc_i
r32_reg_clr_cls/reg_r32_o
r32_reg_clr_cls/always_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
exec_stage/inst_add4
exec_stage/wire_BUS2446
exec_stage/wire_BUS476
ext/input_ins_i
ext/assign_1_instr25_0
ext/wire_instr25_0
rf_stage/input_ins_i
pipelinedregs/wire_BUS5008
pipelinedregs/inst_U7
pipelinedregs/inst_U17
pipelinedregs/wire_muxa_ctl_o
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
pc_gen/always_1/if_1/block_1/if_1/block_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
pc/input_pc_i
pc_gen/always_1/if_1
pc_gen/always_1
pc_gen/always_1/if_1/block_1/if_1
pc_gen/always_1/if_1/block_1
r32_reg_clr_cls/input_r32_i
r32_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/always_1/if_1/if_1
decoder/reg_muxa_ctl
mips_core/wire_NET1640
mips_core/inst_iexec_stage
exec_stage/inst_chk_exec_stage
exec_stage/inst_i_alu_muxa
exec_stage/input_muxa_ctl_i
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_4
decoder/always_1/block_1/case_1/block_4/stmt_6
alu_muxa/always_1/block_1/case_1/stmt_2
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
muxa_ctl_reg_clr_cls/input_clr
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
muxa_ctl_reg_clr_cls/input_muxa_ctl_i
alu_muxa/always_1/block_1
alu_muxa/always_1
alu_muxa/reg_a_o
alu_muxa/always_1/block_1/case_1
assert_exec_stage/input_BUS476
assert_exec_stage/input_muxa_ctl_i
mips_core/wire_BUS5832
rf_stage/inst_ins_reg
rf_stage/wire_BUS2085
ctl_FSM/always_6/block_1/case_1/block_8/stmt_5
ctl_FSM/reg_ra2exec_ctl_clr
decode_pipe/input_ra2ex_ctl_clr
exec_stage/inst_pc_nxt
exec_stage/wire_BUS2332
decode_pipe/wire_muxa_ctl_o
rf_stage/inst_i_ext
rf_stage/wire_ext_o
ext/reg_res
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
assert_exec_stage/input_BUS2332
add32/always_1/stmt_1
add32/always_1
add32/reg_d_o
exec_stage/input_pause
add32/input_d_i
pc_gen/reg_pc_next
ext/always_1/case_1
ext/always_1
pc_gen/input_imm
pipelinedregs/input_ext_ctl_i
ext_ctl_reg_clr_cls/input_cls
ext_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_BUS27031
mips_core/inst_new_pc
rf_stage/input_pc_i
pc_gen/input_pc
pc/wire_pc_o
pc/inst_pc_latch
pc_gen/input_ctl
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
pc_gen_ctl_reg_clr_cls/always_1
rf_stage/input_pc_gen_ctl
mips_core/wire_BUS271
decode_pipe/wire_pc_gen_ctl_o
ext/assign_2_sign
ext/wire_sign
pc_gen_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/wire_pc_gen_ctl_o
pipelinedregs/inst_U8
pc_gen_ctl_reg_clr_cls/always_1/if_1/stmt_1
ctl_FSM/always_6/block_1/case_1/block_6/stmt_6
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
r32_reg_clr_cls/always_1/if_1/cond
add32/always_1/stmt_1/expr_1
ctl_FSM/always_5/block_1/case_1/cond
pc_gen/always_1/if_1/cond
r32_reg_clr_cls/always_1/if_1/if_1/cond
ext/always_1/case_1/cond
muxa_ctl_reg_clr_cls/always_1/if_1/cond
pipelinedregs/inst_U7/expr_1
muxa_ctl_reg_clr_cls/always_1/if_1/if_1/cond
r1_reg_clr_cls/always_1/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2/expr_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
