# Computer-Architecture-Building-CPU
Digital Circuits and CPU Design with Simulation
![1_Bit_Reg](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/01ec7460-4d8e-47ca-8914-25b1da0c9e34)
![1x1_SRAM](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/7beab1de-c9d0-4100-9bbf-f609b7872210)
![1x17_SRAM](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/3dd236b0-ea50-43c6-a874-ec4f97979f9f)
![3_Bit_Control_Unit](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/52c92a02-a6c8-48a8-b8e5-7f0ce7ff00a3)
![3_Bit_PC_Adder](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/8a12059f-a6f4-4eaa-b929-f3239a7c25aa)
![3_Bit_Program_Counter](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/eb2e75ce-8071-4cc3-80b6-a55b555d3dd8)
![4x6_Bit_Reg_Set](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/7b2c021c-8227-431a-b935-b0b6424e1608)
![6_Bit_Adder](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/510f32c6-e265-4bee-9ebf-1f0c2af8262f)
![6_Bit_ALU](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/24984eef-1730-4855-8ef1-23b818568d80)
![6_Bit_OR](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/e82fef62-24dd-448d-9cbb-2d2b0d2527ba)
![6_Bit_Reg](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/77892547-4caf-4045-8d32-703756f96492)
![6_Bit_ROL](https://github.com/Galvatron-118/Computer-Architecture-Building-![ISA+CPU](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/1e9e655d-5010-425d-bf53-44e1576c4a57)
CPU/assets/172003773/633674dc-1b2e-43d3-8a5f-8f2d717db398)![7x17_SRAM_Set](https://github.com/Galvatron-118/Computer-Architecture-Building-CPU/assets/172003773/e2824727-c637-4481-8c1c-fe809d62b51e)

