<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1608140769">
  <File Type="PA-TCL" Name="top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="top_reports.tcl"/>
  <File Type="RDS-RDS" Name="top.vds"/>
  <File Type="RDS-UTIL" Name="top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/Clock_Generator.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/Mis_documentos/6_sexto/VLSI/MIO/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea.srcs/sources_1/new/Clock_Generator.vhd"/>
        <Attr Name="ImportTime" Val="1608136352"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FIR.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/Mis_documentos/6_sexto/VLSI/MIO/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea.srcs/sources_1/new/FIR.vhd"/>
        <Attr Name="ImportTime" Val="1576110698"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FSM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/Mis_documentos/6_sexto/VLSI/MIO/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea.srcs/sources_1/new/FSM.vhd"/>
        <Attr Name="ImportTime" Val="1608136348"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/alu.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/Mis_documentos/6_sexto/VLSI/MIO/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea.srcs/sources_1/new/alu.vhd"/>
        <Attr Name="ImportTime" Val="1608136350"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/hex2disp.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/Mis_documentos/6_sexto/VLSI/MIO/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea.srcs/sources_1/new/hex2disp.vhd"/>
        <Attr Name="ImportTime" Val="1608136425"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/mode_selector.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/Mis_documentos/6_sexto/VLSI/MIO/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea.srcs/sources_1/new/mode_selector.vhd"/>
        <Attr Name="ImportTime" Val="1608136346"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/top.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/Mis_documentos/6_sexto/VLSI/MIO/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea.srcs/sources_1/new/top.vhd"/>
        <Attr Name="ImportTime" Val="1608136104"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Documents/Mis_documentos/6_sexto/VLSI/MIO/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea/Lab2_VLSI3740_CoboLechonOrbea.srcs/constrs_1/imports/digilent-xdc-master/Basys-3-Master.xdc"/>
        <Attr Name="ImportTime" Val="1608134718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
