# @file : chk.tmpl.yaml
# Created      : 2023-06-13 14:57:26 JST
# Last Modified: 2023-06-13 14:58:02 JST

Anchor:
  - &maxevt 0
  - &output output/run@NUM@.root

Processor:
  - name: timer
    type: art::TTimerProcessor
  

#  - include:
#      name: strevtall.inc.yaml
#      replace:
#        MAX: *maxevt
#        NUM: @NUM@
  - name: mapper
    type: art::TMappingProcessor
    parameter:
      OutputTransparency: 1
      MapConfig: mapper.conf

  - include:
      name: pla_gr.tmpl.yaml
      replace:
        CATID: 21
        VMEFERA: str
  - include: vdc_gr_str.yaml
  - name: MyTRawDataMappingProcessor_HBD
    type: art::TRawDataMappingProcessor
    parameter:
      CatID: 201  # [Int_t] Category ID of rawdata
      Input: catdata  # [TString] The name of input categorized data
      Output: hbd  # [TString] The name of output collection
      OutputTransparency: 0  # [Bool_t] Output is persistent if false (default)
      OutputClass: art::TStreamingHeartBeatDelimiter  # [TString] The name of outp      Verbose: 0  # [Int_t] verbose level (default 1 : non quiet)
#  - name: MyTRawDataMappingProcessor_SPF
#    type: art::TRawDataMappingProcessor
#    parameter:
#      CatID: 301  # [Int_t] Category ID of rawdata
#      Input: catdata  # [TString] The name of input categorized data
#      Output: spl  # [TString] The name of output collection
#      OutputTransparency: 0  # [Bool_t] Output is persistent if false (default)
#      OutputClass: art::TStreamingSpillDelimiter  # [TString] The name of output class
#      Verbose: 0  # [Int_t] verbose level (default 1 : non quiet)
#  - name: proc_rf
#    type: art::TTimingChargeMappingProcessor
#    parameter:
#      CatID:              401
#      ChargeType:         0
#      ChargeTypeID:       0
#      TimingTypeID:       0
#      OutputCollection:   rf
#      OutputTransparency: 0
#
  - name: proc_pla_gr_@VMEFERA@_raw
    type: art::TTimingChargeMappingProcessor
    parameter:
      CatID:              22
      ChargeType:         2
      ChargeTypeID:       1
      TimingTypeID:       0
      OutputCollection:   pla_gr_raw_hr
      OutputTransparency: 0
  - name: proc_pla_gr_@VMEFERA@_calib
    type: art::TTimingChargeCalibrationProcessor
    parameter:
      InputCollection:      pla_gr_raw_hr
      TimingConverterArray: prm_pla_gr_str_ch2ns
      ChargeConverterArray: prm_pla_gr_str_ch2MeV
      OutputCollection:     pla_gr_cal_hr
      OutputTransparency:   0
  - name: proc_pla_gr_sep_separater
    type: art::TSeparateOutputProcessor
    parameter:
      InputCollection: pla_gr_cal_hr
      OutputCollections:
        - pla_gr_hr_1l
        - pla_gr_hr_1r
        - pla_gr_hr_2l
        - pla_gr_hr_2r
#  - name: MyTGateArrayInitializer
#    type: art::TGateArrayInitializer
#    parameter:
#      OutputTransparency: 1  # [Bool_t] Output is persistent if false (default)
#      Verbose: 1  # [Int_t] verbose level (default 1 : non quiet)
#  - name: MyTTreeFormulaGateProcessor
#    type: art::TTreeFormulaGateProcessor
#    parameter:
#      Definitions: ["pla; pla_gr_str_1l@.GetEntriesFast()> 0 || pla_gr_str_1r@.GetEntriesFast() > 0"]  # [StringVec_t] gate definitions
##      Definitions: ["pla; pla_gr_str_2l@.GetEntriesFast()> 0 || pla_gr_str_2r@.GetEntriesFast() > 0"]  # [StringVec_t] gate definitions
#      OutputTransparency: 0  # [Bool_t] Output is persistent if false (default)
#      Verbose: 1  # [Int_t] verbose level (default 1 : non quiet)
#  - name: MyTGateStopProcessor
#    type: art::TGateStopProcessor
#    parameter:
#      GateName: pla  # [TString] name of gate to test
#      OutputTransparency: 0  # [Bool_t] Output is persistent if false (default)
#      StopIf: 0  # [Int_t] stop analysis if gate is (0) false, (1) true
#      Verbose: 1  # [Int_t] verbose level (default 1 : non quiet)

#  - name: hist_pla_gr
#    type: art::TTreeProjectionProcessor
#    parameter:
#      Type: art::TTreeProjection
#      FileName: hist/pla/pla_gr.hist.yaml
#
  - name: outputtree
    type: art::TOutputTreeProcessor
    parameter:
      FileName: *output
