<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ddr3_sva_runtime_feature</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ddr3_sva_runtime_feature'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ddr3_sva_runtime_feature')">ddr3_sva_runtime_feature</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod839.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod839.html#Toggle" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod839.html#Branch" >100.00</a></td>
<td class="s0 cl rt"><a href="mod839.html#Assert" >  0.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/all_tests_main/gemini/DV/subsystem_level/config_ss_verif_env/../mem_ss_verif_env/tb_src/libs/dti_dram_model/dti_ddr3_sva/ddr3_sva_runtime_feature.sv')">/nfs_project/gemini/DV/mahmood/all_tests_main/gemini/DV/subsystem_level/config_ss_verif_env/../mem_ss_verif_env/tb_src/libs/dti_dram_model/dti_ddr3_sva/ddr3_sva_runtime_feature.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod839.html#inst_tag_200540"  onclick="showContent('inst_tag_200540')">config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_runtime_feature</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod839.html#inst_tag_200540_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod839.html#inst_tag_200540_Toggle" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod839.html#inst_tag_200540_Branch" >100.00</a></td>
<td class="s0 cl rt"><a href="mod839.html#inst_tag_200540_Assert" >  0.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod839.html#inst_tag_200541"  onclick="showContent('inst_tag_200541')">config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_runtime_feature</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod839.html#inst_tag_200541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod839.html#inst_tag_200541_Toggle" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod839.html#inst_tag_200541_Branch" >100.00</a></td>
<td class="s0 cl rt"><a href="mod839.html#inst_tag_200541_Assert" >  0.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_200540'>
<hr>
<a name="inst_tag_200540"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_200540" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_runtime_feature</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod839.html#inst_tag_200540_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod839.html#inst_tag_200540_Toggle" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod839.html#inst_tag_200540_Branch" >100.00</a></td>
<td class="s0 cl rt"><a href="mod839.html#inst_tag_200540_Assert" >  0.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod675.html#inst_tag_167347" >CHAN[0].RANK[0].ddr3_sva</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_200541'>
<hr>
<a name="inst_tag_200541"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy406.html#tag_urg_inst_200541" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_runtime_feature</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod839.html#inst_tag_200541_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod839.html#inst_tag_200541_Toggle" > 85.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod839.html#inst_tag_200541_Branch" >100.00</a></td>
<td class="s0 cl rt"><a href="mod839.html#inst_tag_200541_Assert" >  0.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="s0 cl rt">  0.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.27</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.55</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod675.html#inst_tag_167348" >CHAN[0].RANK[1].ddr3_sva</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ddr3_sva_runtime_feature'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod839.html" >ddr3_sva_runtime_feature</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>57</td><td>11</td><td>11</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                        initial begin
57         1/1              _DQS_Edge &lt;= '0;
58         1/1              forever begin
59         3/3                if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                        MISSING_ELSE
60         2/2                @(posedge _SVA_intf.dqs);
61         1/1                _DQS_Edge &lt;= '1;
62         2/2                #(_Clk_Period);
63         1/1                _DQS_Edge &lt;= '0;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod839.html" >ddr3_sva_runtime_feature</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_DDR_Command_Logic[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Assertion_Disable</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_DQS_Edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod839.html" >ddr3_sva_runtime_feature</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59               if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="Assert"></a>
Assert Coverage for Module : <a href="mod839.html" >ddr3_sva_runtime_feature</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#2098264351" >Assertions</a></td>
<td class="wht cl rt">64</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#2099996596" >Cover properties</a></td>
<td class="wht cl rt">65</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#904839321" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">129</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="2098264351"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1447214918"></a>
AP_DDR3_ACT_TO_ACT_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1664405081"></a>
AP_DDR3_ACT_TO_ACT_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="481057784"></a>
AP_DDR3_ACT_TO_ACT_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="702289513"></a>
AP_DDR3_ACT_TO_ACT_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1885636810"></a>
AP_DDR3_ACT_TO_ACT_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1225983189"></a>
AP_DDR3_ACT_TO_ACT_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="42635892"></a>
AP_DDR3_ACT_TO_ACT_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1140711405"></a>
AP_DDR3_ACT_TO_ACT_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="379143446"></a>
AP_DDR3_ACT_TO_ACT_DB</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="655681680"></a>
AP_DDR3_ACT_TO_RD_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1045058799"></a>
AP_DDR3_ACT_TO_RD_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1549168018"></a>
AP_DDR3_ACT_TO_RD_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="151572461"></a>
AP_DDR3_ACT_TO_RD_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1852312940"></a>
AP_DDR3_ACT_TO_RD_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="741913877"></a>
AP_DDR3_ACT_TO_RD_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="958826602"></a>
AP_DDR3_ACT_TO_RD_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1635400215"></a>
AP_DDR3_ACT_TO_RD_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1304340295"></a>
AP_DDR3_ACT_TO_WR_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="396400184"></a>
AP_DDR3_ACT_TO_WR_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2097140663"></a>
AP_DDR3_ACT_TO_WR_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="497086154"></a>
AP_DDR3_ACT_TO_WR_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1203654325"></a>
AP_DDR3_ACT_TO_WR_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1390572492"></a>
AP_DDR3_ACT_TO_WR_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="310167987"></a>
AP_DDR3_ACT_TO_WR_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2010908466"></a>
AP_DDR3_ACT_TO_WR_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="802233648"></a>
AP_DDR3_CKE_HIGH</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="263055750"></a>
AP_DDR3_CKE_LOW</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1498788799"></a>
AP_DDR3_DLLRST_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="339021874"></a>
AP_DDR3_DLLRST_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="220445235"></a>
AP_DDR3_MRSWL_TO_DQSEN</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="752576725"></a>
AP_DDR3_MRSWL_TO_DQSSTROBE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="752742013"></a>
AP_DDR3_MRSWL_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1095064295"></a>
AP_DDR3_MRS_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="167189078"></a>
AP_DDR3_MRS_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1552672363"></a>
AP_DDR3_MRS_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1242310502"></a>
AP_DDR3_PDE_TO_PDX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1587066031"></a>
AP_DDR3_PDX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="938407416"></a>
AP_DDR3_PDX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1959158548"></a>
AP_DDR3_PDX_TO_nWRnRD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="10596160"></a>
AP_DDR3_PRE_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1451190930"></a>
AP_DDR3_RD_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="124788901"></a>
AP_DDR3_REF_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="223812231"></a>
AP_DDR3_REF_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1260694384"></a>
AP_DDR3_REF_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="446106170"></a>
AP_DDR3_SRE_TO_SRX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="123661252"></a>
AP_DDR3_SRX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="524997363"></a>
AP_DDR3_SRX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="495753769"></a>
AP_DDR3_SRX_TO_nWRnRD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2011774322"></a>
AP_DDR3_WR4ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1887701075"></a>
AP_DDR3_WR4ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1168030559"></a>
AP_DDR3_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1494459402"></a>
AP_DDR3_WR8ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1618532649"></a>
AP_DDR3_WR8ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1007776498"></a>
AP_DDR3_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="752130098"></a>
AP_DDR3_WRA_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="24256385"></a>
AP_DDR3_WROTF4ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1724996864"></a>
AP_DDR3_WROTF4ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="579976579"></a>
AP_DDR3_WROTF8ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1120763900"></a>
AP_DDR3_WROTF8ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="670612411"></a>
AP_DDR3_WR_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="727013387"></a>
AP_DDR3_ZQCL_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1581346940"></a>
AP_DDR3_ZQCS_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1145286044"></a>
AP_DDR3_ZQINIT_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="555289843"></a>
AP_DDR3_tRFC_MAX_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="2099996596"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="317103832"></a>
CP_DDR3_ACT_TO_ACT_DB</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1476508906"></a>
CP_DDR3_ACT_TO_RD_Bx</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="827850291"></a>
CP_DDR3_ACT_TO_WR_Bx</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="282484849"></a>
CP_DDR3_MRSWL_TO_DQSEN</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="690537111"></a>
CP_DDR3_MRSWL_TO_DQSSTROBE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="690702399"></a>
CP_DDR3_MRSWL_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="600395529"></a>
CP_DDR3_MRS_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1157103909"></a>
CP_DDR3_MRS_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="105149464"></a>
CP_DDR3_MRS_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="6126134"></a>
CP_DDR3_MRS_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="119862429"></a>
CP_DDR3_MRS_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1935576686"></a>
CP_DDR3_MRS_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="120693277"></a>
CP_DDR3_OTF_RD4_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="826870041"></a>
CP_DDR3_OTF_RD4_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1430659423"></a>
CP_DDR3_OTF_RD8_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="724482659"></a>
CP_DDR3_OTF_RD8_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1968437211"></a>
CP_DDR3_OTF_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="119963075"></a>
CP_DDR3_OTF_WR4_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="586213689"></a>
CP_DDR3_OTF_WR4_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="775177385"></a>
CP_DDR3_OTF_WR8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1671315775"></a>
CP_DDR3_OTF_WR8_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="965139011"></a>
CP_DDR3_OTF_WR8_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1091216886"></a>
CP_DDR3_OTF_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="243923442"></a>
CP_DDR3_OTF_WRA8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1180270888"></a>
CP_DDR3_PDE_TO_PDX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2138425165"></a>
CP_DDR3_PDX_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1581716785"></a>
CP_DDR3_PDX_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1450997138"></a>
CP_DDR3_PDX_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1525026417"></a>
CP_DDR3_PDX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1550020468"></a>
CP_DDR3_PDX_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1676009031"></a>
CP_DDR3_PDX_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="876367802"></a>
CP_DDR3_PDX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="803244008"></a>
CP_DDR3_PDX_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1472203685"></a>
CP_DDR3_RD4_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1111316443"></a>
CP_DDR3_RD8_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1513230544"></a>
CP_DDR3_RD_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="780666467"></a>
CP_DDR3_RD_TO_RD_CONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1621748269"></a>
CP_DDR3_RD_TO_RD_nCONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="892373508"></a>
CP_DDR3_REF_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1449081888"></a>
CP_DDR3_REF_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="186828515"></a>
CP_DDR3_REF_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="285851845"></a>
CP_DDR3_REF_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="411840408"></a>
CP_DDR3_REF_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2067412631"></a>
CP_DDR3_REF_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="508145784"></a>
CP_DDR3_SRE_TO_SRX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="675020386"></a>
CP_DDR3_SRX_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="118312006"></a>
CP_DDR3_SRX_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1380565379"></a>
CP_DDR3_SRX_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1281542049"></a>
CP_DDR3_SRX_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1155553486"></a>
CP_DDR3_SRX_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="660160771"></a>
CP_DDR3_SRX_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1230070173"></a>
CP_DDR3_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1340283781"></a>
CP_DDR3_WR4_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="441336601"></a>
CP_DDR3_WR8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1243236347"></a>
CP_DDR3_WR8_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="945736884"></a>
CP_DDR3_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="373326160"></a>
CP_DDR3_WRA8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1683580405"></a>
CP_DDR3_WR_TO_WR_CONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="718834331"></a>
CP_DDR3_WR_TO_WR_nCONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1236845216"></a>
CP_DDR3_ZQCAL_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="637313604"></a>
CP_DDR3_ZQCAL_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1812939711"></a>
CP_DDR3_ZQCAL_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1809887967"></a>
CP_DDR3_ZQCAL_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="993963212"></a>
CP_DDR3_ZQCAL_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="150715589"></a>
CP_DDR3_ZQCAL_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_200540'>
<a name="inst_tag_200540_Line"></a>
<b>Line Coverage for Instance : <a href="mod839.html#inst_tag_200540" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_runtime_feature</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>57</td><td>11</td><td>11</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                        initial begin
57         1/1              _DQS_Edge &lt;= '0;
58         1/1              forever begin
59         3/3                if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                        MISSING_ELSE
60         2/2                @(posedge _SVA_intf.dqs);
61         1/1                _DQS_Edge &lt;= '1;
62         2/2                #(_Clk_Period);
63         1/1                _DQS_Edge &lt;= '0;
</pre>
<hr>
<a name="inst_tag_200540_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod839.html#inst_tag_200540" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_runtime_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_DDR_Command_Logic[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Assertion_Disable</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_DQS_Edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_200540_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod839.html#inst_tag_200540" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_runtime_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59               if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_200540_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod839.html#inst_tag_200540" >config_ss_tb.ddr_model.CHAN[0].RANK[0].ddr3_sva.ddr3_sva_runtime_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#493352341" >Assertions</a></td>
<td class="wht cl rt">64</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#1643453184" >Cover properties</a></td>
<td class="wht cl rt">65</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#1270822373" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">129</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="493352341"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="1766494214"></a>
AP_DDR3_ACT_TO_ACT_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="957006757"></a>
AP_DDR3_ACT_TO_ACT_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="147519300"></a>
AP_DDR3_ACT_TO_ACT_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="661968157"></a>
AP_DDR3_ACT_TO_ACT_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1471455614"></a>
AP_DDR3_ACT_TO_ACT_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2014024225"></a>
AP_DDR3_ACT_TO_ACT_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1204536768"></a>
AP_DDR3_ACT_TO_ACT_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="395049311"></a>
AP_DDR3_ACT_TO_ACT_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="802887114"></a>
AP_DDR3_ACT_TO_ACT_DB</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1658915876"></a>
AP_DDR3_ACT_TO_RD_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2100670371"></a>
AP_DDR3_ACT_TO_RD_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1752542430"></a>
AP_DDR3_ACT_TO_RD_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1310787935"></a>
AP_DDR3_ACT_TO_RD_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="869033440"></a>
AP_DDR3_ACT_TO_RD_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="427278945"></a>
AP_DDR3_ACT_TO_RD_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="14475550"></a>
AP_DDR3_ACT_TO_RD_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="456230045"></a>
AP_DDR3_ACT_TO_RD_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="963758227"></a>
AP_DDR3_ACT_TO_WR_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="522003732"></a>
AP_DDR3_ACT_TO_WR_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="80249237"></a>
AP_DDR3_ACT_TO_WR_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="361505258"></a>
AP_DDR3_ACT_TO_WR_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="803259753"></a>
AP_DDR3_ACT_TO_WR_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1245014248"></a>
AP_DDR3_ACT_TO_WR_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1686768743"></a>
AP_DDR3_ACT_TO_WR_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2128523238"></a>
AP_DDR3_ACT_TO_WR_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1828491748"></a>
AP_DDR3_CKE_HIGH</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="600513082"></a>
AP_DDR3_CKE_LOW</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1553608307"></a>
AP_DDR3_DLLRST_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1976078206"></a>
AP_DDR3_DLLRST_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="91958401"></a>
AP_DDR3_MRSWL_TO_DQSEN</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1909792649"></a>
AP_DDR3_MRSWL_TO_DQSSTROBE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="718883535"></a>
AP_DDR3_MRSWL_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1247364045"></a>
AP_DDR3_MRS_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1958832906"></a>
AP_DDR3_MRS_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1817696543"></a>
AP_DDR3_MRS_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1279399962"></a>
AP_DDR3_PDE_TO_PDX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1088261987"></a>
AP_DDR3_PDX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1534412116"></a>
AP_DDR3_PDX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1056899128"></a>
AP_DDR3_PDX_TO_nWRnRD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="801455116"></a>
AP_DDR3_PRE_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1875945950"></a>
AP_DDR3_RD_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1265880561"></a>
AP_DDR3_REF_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="463387603"></a>
AP_DDR3_REF_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1407016924"></a>
AP_DDR3_REF_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="853236102"></a>
AP_DDR3_SRE_TO_SRX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1945933704"></a>
AP_DDR3_SRX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="273640511"></a>
AP_DDR3_SRX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="203872477"></a>
AP_DDR3_SRX_TO_nWRnRD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="969827878"></a>
AP_DDR3_WR4ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="31296263"></a>
AP_DDR3_WR4ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1505735509"></a>
AP_DDR3_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="433122474"></a>
AP_DDR3_WR8ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="505409141"></a>
AP_DDR3_WR8ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1336253350"></a>
AP_DDR3_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1312298878"></a>
AP_DDR3_WRA_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="106647093"></a>
AP_DDR3_WROTF4ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="548401588"></a>
AP_DDR3_WROTF4ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1279199537"></a>
AP_DDR3_WROTF8ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1720954032"></a>
AP_DDR3_WROTF8ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2113035001"></a>
AP_DDR3_WR_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1743025473"></a>
AP_DDR3_ZQCL_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1868264392"></a>
AP_DDR3_ZQCS_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1145237736"></a>
AP_DDR3_ZQINIT_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="721528383"></a>
AP_DDR3_tRFC_MAX_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="1643453184"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="84335732"></a>
CP_DDR3_ACT_TO_ACT_DB</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1781721698"></a>
CP_DDR3_ACT_TO_RD_Bx</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="109428505"></a>
CP_DDR3_ACT_TO_WR_Bx</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="795264445"></a>
CP_DDR3_MRSWL_TO_DQSEN</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1022569803"></a>
CP_DDR3_MRSWL_TO_DQSSTROBE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1606106381"></a>
CP_DDR3_MRSWL_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2100896853"></a>
CP_DDR3_MRS_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="360141199"></a>
CP_DDR3_MRS_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1071610060"></a>
CP_DDR3_MRS_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1874103018"></a>
CP_DDR3_MRS_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1973169687"></a>
CP_DDR3_MRS_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="486417850"></a>
CP_DDR3_MRS_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1977046831"></a>
CP_DDR3_OTF_RD4_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="384849971"></a>
CP_DDR3_OTF_RD4_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="12340565"></a>
CP_DDR3_OTF_RD8_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1604537425"></a>
CP_DDR3_OTF_RD8_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1095491289"></a>
CP_DDR3_OTF_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1237567729"></a>
CP_DDR3_OTF_WR4_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1465202707"></a>
CP_DDR3_OTF_WR4_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1210088611"></a>
CP_DDR3_OTF_WR8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1068012171"></a>
CP_DDR3_OTF_WR8_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="524184689"></a>
CP_DDR3_OTF_WR8_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2039269718"></a>
CP_DDR3_OTF_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="497802586"></a>
CP_DDR3_OTF_WRA8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="392177116"></a>
CP_DDR3_PDE_TO_PDX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1216631295"></a>
CP_DDR3_PDX_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1244406757"></a>
CP_DDR3_PDX_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1955875618"></a>
CP_DDR3_PDX_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="201039141"></a>
CP_DDR3_PDX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1536598720"></a>
CP_DDR3_PDX_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1437532051"></a>
CP_DDR3_PDX_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1873332334"></a>
CP_DDR3_PDX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="397847708"></a>
CP_DDR3_PDX_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1914812657"></a>
CP_DDR3_RD4_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1429645967"></a>
CP_DDR3_RD8_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1531798500"></a>
CP_DDR3_RD_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="124649391"></a>
CP_DDR3_RD_TO_RD_CONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1081437983"></a>
CP_DDR3_RD_TO_RD_nCONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1030643024"></a>
CP_DDR3_REF_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1430395028"></a>
CP_DDR3_REF_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2141863889"></a>
CP_DDR3_REF_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1350610449"></a>
CP_DDR3_REF_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1251543780"></a>
CP_DDR3_REF_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="583835979"></a>
CP_DDR3_REF_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1740458948"></a>
CP_DDR3_SRE_TO_SRX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="44140310"></a>
CP_DDR3_SRX_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1789788934"></a>
CP_DDR3_SRX_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1078320073"></a>
CP_DDR3_SRX_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="275827115"></a>
CP_DDR3_SRX_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="176760446"></a>
CP_DDR3_SRX_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1658619313"></a>
CP_DDR3_SRX_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="618512663"></a>
CP_DDR3_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="548505809"></a>
CP_DDR3_WR4_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="81807259"></a>
CP_DDR3_WR8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1499014481"></a>
CP_DDR3_WR8_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="449030504"></a>
CP_DDR3_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="991032164"></a>
CP_DDR3_WRA8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1008782527"></a>
CP_DDR3_WR_TO_WR_CONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="51993935"></a>
CP_DDR3_WR_TO_WR_nCONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="209687060"></a>
CP_DDR3_ZQCAL_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1259725064"></a>
CP_DDR3_ZQCAL_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="437949707"></a>
CP_DDR3_ZQCAL_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1958636947"></a>
CP_DDR3_ZQCAL_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1622541952"></a>
CP_DDR3_ZQCAL_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1240815087"></a>
CP_DDR3_ZQCAL_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_200541'>
<a name="inst_tag_200541_Line"></a>
<b>Line Coverage for Instance : <a href="mod839.html#inst_tag_200541" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_runtime_feature</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">INITIAL</td><td>57</td><td>11</td><td>11</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                        initial begin
57         1/1              _DQS_Edge &lt;= '0;
58         1/1              forever begin
59         3/3                if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                        MISSING_ELSE
60         2/2                @(posedge _SVA_intf.dqs);
61         1/1                _DQS_Edge &lt;= '1;
62         2/2                #(_Clk_Period);
63         1/1                _DQS_Edge &lt;= '0;
</pre>
<hr>
<a name="inst_tag_200541_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod839.html#inst_tag_200541" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_runtime_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>_DDR_Command_Logic[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>_Init_Completed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>_Assertion_Disable</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>_DQS_Edge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_200541_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod839.html#inst_tag_200541" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_runtime_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">59</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
59               if (_Timing_Intf._WLEn !== '1) @(posedge _Timing_Intf._WLEn);
                 <font color = "green">-1-</font>  
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_200541_Assert"></a>
<b>Assert Coverage for Instance : <a href="mod839.html#inst_tag_200541" >config_ss_tb.ddr_model.CHAN[0].RANK[1].ddr3_sva.ddr3_sva_runtime_feature</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Attempted</th><th nowrap width=80>Percent</th><th nowrap width=80>Succeeded/Matched</th><th nowrap width=80>Percent</th></tr><tr>
<td class="wht cl"><a href="#163586580" >Assertions</a></td>
<td class="wht cl rt">64</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#1973218945" >Cover properties</a></td>
<td class="wht cl rt">65</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr><tr>
<td class="wht cl"><a href="#1600588134" >Cover sequences</a></td>
<td class="wht cl rt">0</td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
<td class="wht cl rt">0</td>
<td class="wht cl"></td>
</tr><tr>
<td class="wht cl"><b>Total</b></td>
<td class="wht cl rt">129</td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
<td class="s0 cl rt">0</td>
<td class="s0 cl rt">0.00  </td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<br clear=all>
<a name="163586580"></a>
<b>Assertion Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Real Successes</td><td>Failures</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="2096259975"></a>
AP_DDR3_ACT_TO_ACT_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1286772518"></a>
AP_DDR3_ACT_TO_ACT_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="477285061"></a>
AP_DDR3_ACT_TO_ACT_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="332202396"></a>
AP_DDR3_ACT_TO_ACT_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1141689853"></a>
AP_DDR3_ACT_TO_ACT_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1951177310"></a>
AP_DDR3_ACT_TO_ACT_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1534302529"></a>
AP_DDR3_ACT_TO_ACT_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="724815072"></a>
AP_DDR3_ACT_TO_ACT_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="473121353"></a>
AP_DDR3_ACT_TO_ACT_DB</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1329150115"></a>
AP_DDR3_ACT_TO_RD_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1770904610"></a>
AP_DDR3_ACT_TO_RD_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2082308191"></a>
AP_DDR3_ACT_TO_RD_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1640553696"></a>
AP_DDR3_ACT_TO_RD_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1198799201"></a>
AP_DDR3_ACT_TO_RD_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="757044706"></a>
AP_DDR3_ACT_TO_RD_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="315290211"></a>
AP_DDR3_ACT_TO_RD_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="126464284"></a>
AP_DDR3_ACT_TO_RD_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1293523988"></a>
AP_DDR3_ACT_TO_WR_B0</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="851769493"></a>
AP_DDR3_ACT_TO_WR_B1</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="410014998"></a>
AP_DDR3_ACT_TO_WR_B2</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="31739497"></a>
AP_DDR3_ACT_TO_WR_B3</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="473493992"></a>
AP_DDR3_ACT_TO_WR_B4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="915248487"></a>
AP_DDR3_ACT_TO_WR_B5</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1357002982"></a>
AP_DDR3_ACT_TO_WR_B6</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1798757477"></a>
AP_DDR3_ACT_TO_WR_B7</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1498725987"></a>
AP_DDR3_CKE_HIGH</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="270747321"></a>
AP_DDR3_CKE_LOW</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1223842546"></a>
AP_DDR3_DLLRST_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1989123329"></a>
AP_DDR3_DLLRST_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="237807360"></a>
AP_DDR3_MRSWL_TO_DQSEN</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1580026888"></a>
AP_DDR3_MRSWL_TO_DQSSTROBE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1048649296"></a>
AP_DDR3_MRSWL_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="917598284"></a>
AP_DDR3_MRS_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1629067145"></a>
AP_DDR3_MRS_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1487930782"></a>
AP_DDR3_MRS_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="949634201"></a>
AP_DDR3_PDE_TO_PDX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="758496226"></a>
AP_DDR3_PDX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1864177877"></a>
AP_DDR3_PDX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1386664889"></a>
AP_DDR3_PDX_TO_nWRnRD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1131220877"></a>
AP_DDR3_PRE_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2089255585"></a>
AP_DDR3_RD_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1595646322"></a>
AP_DDR3_REF_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="793153364"></a>
AP_DDR3_REF_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1736782685"></a>
AP_DDR3_REF_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1183001863"></a>
AP_DDR3_SRE_TO_SRX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2019267831"></a>
AP_DDR3_SRX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="603406272"></a>
AP_DDR3_SRX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="125893284"></a>
AP_DDR3_SRX_TO_nWRnRD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="640062117"></a>
AP_DDR3_WR4ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="298469498"></a>
AP_DDR3_WR4ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1175969748"></a>
AP_DDR3_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="103356713"></a>
AP_DDR3_WR8ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="835174902"></a>
AP_DDR3_WR8ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1006487589"></a>
AP_DDR3_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1642064639"></a>
AP_DDR3_WRA_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="223118668"></a>
AP_DDR3_WROTF4ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="218635827"></a>
AP_DDR3_WROTF4ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="949433776"></a>
AP_DDR3_WROTF8ODT_R0_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1391188271"></a>
AP_DDR3_WROTF8ODT_R1_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1783269240"></a>
AP_DDR3_WR_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2072791234"></a>
AP_DDR3_ZQCL_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2096937143"></a>
AP_DDR3_ZQCS_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1475003497"></a>
AP_DDR3_ZQINIT_TO_nDES</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1051294144"></a>
AP_DDR3_tRFC_MAX_CHK</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="s9 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
<hr>
<br clear=all>
<a name="1973218945"></a>
<b>Cover Directives for Properties: Details</b><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">Name</td><td>Attempts</td><td>Matches</td><td>Incomplete</td></tr><tr>
<td class="wht cl"><a name="414101493"></a>
CP_DDR3_ACT_TO_ACT_DB</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2111487459"></a>
CP_DDR3_ACT_TO_RD_Bx</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="439194266"></a>
CP_DDR3_ACT_TO_WR_Bx</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1125030206"></a>
CP_DDR3_MRSWL_TO_DQSEN</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="692804042"></a>
CP_DDR3_MRSWL_TO_DQSSTROBE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1935872142"></a>
CP_DDR3_MRSWL_TO_ODT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1864304682"></a>
CP_DDR3_MRS_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="30375438"></a>
CP_DDR3_MRS_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="741844299"></a>
CP_DDR3_MRS_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1544337257"></a>
CP_DDR3_MRS_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1643403926"></a>
CP_DDR3_MRS_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="816183611"></a>
CP_DDR3_MRS_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1988154704"></a>
CP_DDR3_OTF_RD4_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="714615732"></a>
CP_DDR3_OTF_RD4_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="317425196"></a>
CP_DDR3_OTF_RD8_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1274771664"></a>
CP_DDR3_OTF_RD8_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="765725528"></a>
CP_DDR3_OTF_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="907801968"></a>
CP_DDR3_OTF_WR4_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1794968468"></a>
CP_DDR3_OTF_WR4_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1539854372"></a>
CP_DDR3_OTF_WR8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1397777932"></a>
CP_DDR3_OTF_WR8_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="194418928"></a>
CP_DDR3_OTF_WR8_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1925931817"></a>
CP_DDR3_OTF_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="827568347"></a>
CP_DDR3_OTF_WRA8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="62411355"></a>
CP_DDR3_PDE_TO_PDX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1546397056"></a>
CP_DDR3_PDX_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="914640996"></a>
CP_DDR3_PDX_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1626109857"></a>
CP_DDR3_PDX_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="128726620"></a>
CP_DDR3_PDX_TO_RD</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1866364481"></a>
CP_DDR3_PDX_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1767297812"></a>
CP_DDR3_PDX_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1543566573"></a>
CP_DDR3_PDX_TO_WR</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="68081947"></a>
CP_DDR3_PDX_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2050388878"></a>
CP_DDR3_RD4_TO_RD4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1099880206"></a>
CP_DDR3_RD8_TO_RD8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1202032739"></a>
CP_DDR3_RD_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="454415152"></a>
CP_DDR3_RD_TO_RD_CONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1411203744"></a>
CP_DDR3_RD_TO_RD_nCONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1360408785"></a>
CP_DDR3_REF_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1100629267"></a>
CP_DDR3_REF_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1812098128"></a>
CP_DDR3_REF_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1680376210"></a>
CP_DDR3_REF_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1581309541"></a>
CP_DDR3_REF_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="254070218"></a>
CP_DDR3_REF_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2070224709"></a>
CP_DDR3_SRE_TO_SRX</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="285625451"></a>
CP_DDR3_SRX_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="2119554695"></a>
CP_DDR3_SRX_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1408085834"></a>
CP_DDR3_SRX_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="605592876"></a>
CP_DDR3_SRX_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="506526207"></a>
CP_DDR3_SRX_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1328853552"></a>
CP_DDR3_SRX_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="288746902"></a>
CP_DDR3_WR4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="878271570"></a>
CP_DDR3_WR4_TO_WR4</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="247958502"></a>
CP_DDR3_WR8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1828780242"></a>
CP_DDR3_WR8_TO_WR8</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="119264743"></a>
CP_DDR3_WRA4_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="661266403"></a>
CP_DDR3_WRA8_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="679016766"></a>
CP_DDR3_WR_TO_WR_CONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="277771826"></a>
CP_DDR3_WR_TO_WR_nCONS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="120078701"></a>
CP_DDR3_ZQCAL_TO_ACT</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1589490825"></a>
CP_DDR3_ZQCAL_TO_MRS</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="767715468"></a>
CP_DDR3_ZQCAL_TO_PDE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1628871186"></a>
CP_DDR3_ZQCAL_TO_REF</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="1952307713"></a>
CP_DDR3_ZQCAL_TO_SRE</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr><tr>
<td class="wht cl"><a name="911049326"></a>
CP_DDR3_ZQCAL_TO_ZQCAL</td>
<td class="s3 cl rt">0</td>
<td class="s3 cl rt">0</td>
<td class="wht cl rt">0</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_200540">
    <li>
      <a href="#inst_tag_200540_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_200540_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_200540_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_200540_Assert">Assert</a>    </li>
  </ul>
  <ul name="inst_tag_200541">
    <li>
      <a href="#inst_tag_200541_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_200541_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_200541_Branch">Branch</a>    </li>
    <li>
      <a href="#inst_tag_200541_Assert">Assert</a>    </li>
  </ul>
  <ul name="tag_ddr3_sva_runtime_feature">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
    <li>
      <a href="#Assert">Assert</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
