library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity PC IS
	Port ( incPC, loadPC, clk, en, reset : IN std_logic_vector ;
	       IRout: IN std_logic_vector (15 downto 0) ; -- select line for the multiplexer.
	       PCout: OUT std_logic_vector (15 downto 0)); -- output the selected input (A for Sel=0) 
end PC;

architecture behaviour of PC is 

signal s_PC: std_logic_vector (15 downto 0);
begin 

process(clk) 

begin
if (clk'event and clk='1') then
   if reset='1' then
	s_PC <= x"0000";
 
    elsif (loadPC='1') then
	s_PC <= IRout;

    elsif (incPC = '1') then 
	s_PC <= s_pc + x"0001" ;
end if;
end if;
end process;
PCout <= s_PC when en = '1' else "ZZZZZZZZZZZZZZZZ";

end behaviour;