                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000375
                                             4    0.000377

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1    0.000271
                                             4    0.000331

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1        0.000323
                             L4        0.000354

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0    0.000323
                             L4    1    0.000354

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-10:  3.9e-10) 24 ( 31.6%) |*******************************************
[  3.9e-10:  5.8e-10) 12 ( 15.8%) |*********************
[  5.8e-10:  7.7e-10)  2 (  2.6%) |****
[  7.7e-10:  9.6e-10)  0 (  0.0%) |
[  9.6e-10:  1.1e-09)  0 (  0.0%) |
[  1.1e-09:  1.3e-09)  0 (  0.0%) |
[  1.3e-09:  1.5e-09)  0 (  0.0%) |
[  1.5e-09:  1.7e-09)  1 (  1.3%) |**
[  1.7e-09:  1.9e-09) 10 ( 13.2%) |******************
[  1.9e-09:  2.1e-09) 27 ( 35.5%) |************************************************

Final critical path delay (least slack): 2.41854 ns, Fmax: 413.472 MHz
Final setup Worst Negative Slack (sWNS): -2.41854 ns
Final setup Total Negative Slack (sTNS): -105.765 ns

Final setup slack histogram:
[ -2.4e-09: -2.2e-09) 27 ( 35.5%) |************************************************
[ -2.2e-09:   -2e-09) 10 ( 13.2%) |******************
[   -2e-09: -1.8e-09)  1 (  1.3%) |**
[ -1.8e-09: -1.6e-09)  0 (  0.0%) |
[ -1.6e-09: -1.4e-09)  0 (  0.0%) |
[ -1.4e-09: -1.2e-09)  0 (  0.0%) |
[ -1.2e-09: -9.7e-10)  0 (  0.0%) |
[ -9.7e-10: -7.6e-10)  2 (  2.6%) |****
[ -7.6e-10: -5.6e-10) 12 ( 15.8%) |*********************
[ -5.6e-10: -3.5e-10) 24 ( 31.6%) |*******************************************

Final geomean non-virtual intra-domain period: 2.41854 ns (413.472 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 2.41854 ns (413.472 MHz)

Writing Implementation Netlist: accum_20lsb_input_to_mulltiplier_new_primitive_post_synthesis.v
Writing Implementation Netlist: accum_20lsb_input_to_mulltiplier_new_primitive_post_synthesis.blif
Writing Implementation SDF    : accum_20lsb_input_to_mulltiplier_new_primitive_post_synthesis.sdf
Incr Slack updates 1 in 6.888e-06 sec
Full Max Req/Worst Slack updates 1 in 5.181e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.223e-05 sec
Flow timing analysis took 0.0115299 seconds (0.010762 STA, 0.000767931 slack) (13 full updates: 0 setup, 0 hold, 13 combined).
VPR succeeded
The entire flow of VPR took 114.44 seconds (max_rss 1091.8 MiB)
Incr Slack updates 12 in 6.147e-05 sec
Full Max Req/Worst Slack updates 3 in 3.6957e-05 sec
Incr Max Req/Worst Slack updates 9 in 8.7286e-05 sec
Incr Criticality updates 8 in 6.4511e-05 sec
Full Criticality updates 4 in 5.0701e-05 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/accum_20lsb_input_to_mulltiplier_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/accum_20lsb_input_to_mulltiplier_new_primitive_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/accum_20lsb_input_to_mulltiplier_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/accum_20lsb_input_to_mulltiplier_new_primitive_post_synthesis.v_
INFO: RTE: Design accum_20lsb_input_to_mulltiplier_new_primitive is routed
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: accum_20lsb_input_to_mulltiplier_new_primitive
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst  -DPNR=1 --timing --build --main --exe --top-module co_sim_accum_20lsb_input_to_mulltiplier_new_primitive -I../../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/.././sim/co_sim_tb -y ../../../../../.././rtl +libext+.v +libext+.sv +1800-2012ext+.v +1800-2012ext+.sv /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_accum_20lsb_input_to_mulltiplier_new_primitive.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/accum_20lsb_input_to_mulltiplier_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/accum_20lsb_input_to_mulltiplier_new_primitive_post_route.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/01_22_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/.././sim/co_sim_tb/co_sim_accum_20lsb_input_to_mulltiplier_new_primitive.v:223:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                                                                                                           : ... Suggest add newline.
  223 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.015
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Error: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/SAAD_TESTCASE/Jira_Testcase/EDA-2412/accum_20lsb_input_to_mulltiplier_new_primitive/results_dir/accum_20lsb_input_to_mulltiplier_new_primitive/run_1/synth_1_1/impl_1_1_1/routing/accum_20lsb_input_to_mulltiplier_new_primitive_post_route.v:846:20: syntax error, unexpected IDENTIFIER, expecting ')'
  846 |         .COEFF_0(20b'00000000000000000000),
      |                    ^
%Error: Exiting due to 1 error(s)
ERROR: SPR: Design accum_20lsb_input_to_mulltiplier_new_primitive simulation compilation failed!

ERROR: SPR: Design accum_20lsb_input_to_mulltiplier_new_primitive Post-PnR simulation failed!

Design accum_20lsb_input_to_mulltiplier_new_primitive simulation compilation failed!
Design accum_20lsb_input_to_mulltiplier_new_primitive Post-PnR simulation failed!

    while executing
"simulate pnr verilator"
    (file "../raptor_tcl.tcl" line 19)
