//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23083092
// Cuda compilation tools, release 9.1, V9.1.85
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_30
.address_size 64

	// .globl	_Z8localCCLPKdPdii
// _Z8localCCLPKdPdii$__cuda_local_var_19103_19_non_const_segments has been demoted
.shared .align 4 .b8 _Z8localCCLPKdPdii$__cuda_local_var_19108_19_non_const_labels[1024];

.visible .entry _Z8localCCLPKdPdii(
	.param .u64 _Z8localCCLPKdPdii_param_0,
	.param .u64 _Z8localCCLPKdPdii_param_1,
	.param .u32 _Z8localCCLPKdPdii_param_2,
	.param .u32 _Z8localCCLPKdPdii_param_3
)
{
	.reg .pred 	%p<11>;
	.reg .b32 	%r<18>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<9>;
	// demoted variable
	.shared .align 4 .b8 _Z8localCCLPKdPdii$__cuda_local_var_19103_19_non_const_segments[1024];

	ld.param.u64 	%rd2, [_Z8localCCLPKdPdii_param_0];
	ld.param.u64 	%rd1, [_Z8localCCLPKdPdii_param_1];
	ld.param.u32 	%r3, [_Z8localCCLPKdPdii_param_2];
	ld.param.u32 	%r4, [_Z8localCCLPKdPdii_param_3];
	cvta.to.global.u64 	%rd3, %rd2;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ctaid.y;
	mov.u32 	%r7, %tid.y;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	mad.lo.s32 	%r13, %r7, %r5, %r11;
	mad.lo.s32 	%r1, %r12, %r3, %r8;
	mul.wide.s32 	%rd4, %r1, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	cvt.rzi.s32.f64	%r14, %fd1;
	shl.b32 	%r15, %r13, 2;
	mov.u32 	%r16, _Z8localCCLPKdPdii$__cuda_local_var_19103_19_non_const_segments;
	add.s32 	%r17, %r16, %r15;
	setp.eq.s32	%p1, %r11, 0;
	setp.eq.s32	%p2, %r11, 15;
	or.pred  	%p3, %p1, %p2;
	setp.eq.s32	%p4, %r7, 0;
	or.pred  	%p5, %p3, %p4;
	setp.eq.s32	%p6, %r7, 15;
	or.pred  	%p7, %p5, %p6;
	selp.b32	%r2, 0, %r14, %p7;
	st.shared.u32 	[%r17], %r2;
	setp.lt.s32	%p8, %r12, %r4;
	setp.lt.s32	%p9, %r8, %r3;
	and.pred  	%p10, %p8, %p9;
	@!%p10 bra 	BB0_2;
	bra.uni 	BB0_1;

BB0_1:
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd8, %rd6, %rd4;
	cvt.rn.f64.s32	%fd2, %r2;
	st.global.f64 	[%rd8], %fd2;

BB0_2:
	ret;
}


