=====
SETUP
-15.029
18.233
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_4_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s4
15.568
16.117
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
16.293
16.755
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
16.756
17.218
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
17.221
17.770
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
17.771
18.233
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
18.233
=====
SETUP
-14.855
18.060
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_2_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
14.730
15.300
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
15.303
15.765
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
15.938
16.487
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
16.489
16.942
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
17.598
18.060
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
18.060
=====
SETUP
-13.289
16.493
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_4_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
13.660
14.230
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6
14.233
14.695
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11
14.697
15.068
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2
15.222
15.771
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
15.944
16.493
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
16.493
=====
SETUP
-12.388
15.592
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_4_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
15.592
=====
SETUP
-11.986
15.190
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_0_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
15.190
=====
SETUP
-11.926
15.130
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_7_s2
12.086
12.603
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
15.130
=====
SETUP
-11.897
15.101
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_4_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
15.101
=====
SETUP
-11.897
15.101
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_2_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
15.101
=====
SETUP
-11.893
15.097
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_0_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
15.097
=====
SETUP
-11.829
15.033
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_1_s2
12.334
12.705
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
15.033
=====
SETUP
-11.828
15.032
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_5_s2
12.086
12.603
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
15.032
=====
SETUP
-11.825
15.029
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_6_s2
12.334
12.705
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
15.029
=====
SETUP
-11.815
15.019
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_3_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
15.019
=====
SETUP
-11.471
14.675
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_1_s2
12.334
12.705
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
14.675
=====
SETUP
-11.467
14.671
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_0_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
14.671
=====
SETUP
-11.434
14.638
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_2_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
14.638
=====
SETUP
-11.301
14.505
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_6_s2
12.334
12.705
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
14.505
=====
SETUP
-11.244
14.449
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_3_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
14.449
=====
SETUP
-11.192
14.396
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_7_s2
12.086
12.603
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
14.396
=====
SETUP
-11.058
14.262
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_6_s2
12.334
12.705
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
14.262
=====
SETUP
-10.988
14.192
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_7_s2
12.086
12.603
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
14.192
=====
SETUP
-10.971
14.175
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_4_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
14.175
=====
SETUP
-10.950
14.154
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_5_s2
12.086
12.603
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
14.154
=====
SETUP
-10.920
14.124
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_2_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
14.124
=====
SETUP
-10.915
14.119
3.204
cnt_ver_3_s0
6.403
6.635
n592_s26
9.482
9.517
n592_s27
9.517
9.552
n592_s28
9.552
9.588
n592_s29
9.588
9.623
n592_s30
9.623
9.658
n592_s31
9.658
9.693
n592_s32
9.693
9.728
n592_s33
9.728
9.764
n592_s34
9.764
9.799
n607_s0
10.686
11.139
data_out_controlled_3_s2
12.594
12.965
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
14.119
=====
HOLD
-1.815
3.874
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.874
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.966
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.969
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.969
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
6.095
=====
HOLD
0.228
5.990
5.761
u_loader/prom_addr_2_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
5.990
=====
HOLD
0.228
5.990
5.761
u_loader/prom_addr_13_s1
5.643
5.844
u_loader/u_prom/prom_inst_11
5.990
=====
HOLD
0.231
5.992
5.761
u_loader/prom_addr_9_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
5.992
=====
HOLD
0.319
5.972
5.653
u_loader/fifo_din_2_s0
5.643
5.844
u_loader/mem_mem_15_0_s
5.972
=====
HOLD
0.327
5.981
5.653
u_loader/fifo_din_3_s0
5.643
5.844
u_loader/mem_mem_15_0_s
5.981
=====
HOLD
0.327
5.981
5.653
u_loader/fifo_din_1_s0
5.643
5.844
u_loader/mem_mem_15_0_s
5.981
=====
HOLD
0.333
5.986
5.653
u_loader/wr_ptr_3_s1
5.643
5.844
u_loader/mem_mem_14_1_s
5.986
=====
HOLD
0.337
6.098
5.761
u_loader/prom_addr_4_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.098
=====
HOLD
0.348
6.109
5.761
u_loader/prom_addr_0_s1
5.643
5.845
u_loader/u_prom/prom_inst_8
6.109
=====
HOLD
0.350
6.112
5.761
u_loader/prom_addr_12_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.112
=====
HOLD
0.350
6.112
5.761
u_loader/prom_addr_10_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.112
=====
HOLD
0.350
6.112
5.761
u_loader/prom_addr_7_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.112
=====
HOLD
0.353
6.114
5.761
u_loader/prom_addr_11_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.114
=====
HOLD
0.353
6.115
5.761
u_loader/prom_addr_6_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.115
=====
HOLD
0.355
6.117
5.761
u_loader/prom_addr_12_s1
5.643
5.845
u_loader/u_prom/prom_inst_8
6.117
=====
HOLD
0.356
6.118
5.761
u_loader/prom_addr_1_s1
5.643
5.845
u_loader/u_prom/prom_inst_11
6.118
=====
HOLD
0.361
6.123
5.761
u_loader/prom_addr_11_s1
5.643
5.845
u_loader/u_prom/prom_inst_8
6.123
=====
HOLD
0.361
6.123
5.761
u_loader/prom_addr_10_s1
5.643
5.845
u_loader/u_prom/prom_inst_8
6.123
=====
HOLD
0.364
6.125
5.761
u_loader/prom_addr_11_s1
5.643
5.845
u_loader/u_prom/prom_inst_17
6.125
=====
HOLD
0.364
6.125
5.761
u_loader/prom_addr_10_s1
5.643
5.845
u_loader/u_prom/prom_inst_17
6.125
