# Verilog echo synthesizer
Code files for an echo synthesizer implemented on an FPGA Cyclone V. A simple implementation using a FIFO buffer to store past inputs which are then attenuated and fed back to the original signal. 
An extra add-on card was used as the ADC and DAC.
