
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001de  00800200  000056c6  0000575a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000056c6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000be4  008003de  008003de  00005938  2**0
                  ALLOC
  3 .stab         00013b90  00000000  00000000  00005938  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000099b0  00000000  00000000  000194c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000022  00000000  00000000  00022e78  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 14 02 	jmp	0x428	; 0x428 <__ctors_end>
       4:	0c 94 a5 24 	jmp	0x494a	; 0x494a <__vector_1>
       8:	0c 94 d7 24 	jmp	0x49ae	; 0x49ae <__vector_2>
       c:	0c 94 09 25 	jmp	0x4a12	; 0x4a12 <__vector_3>
      10:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      14:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      18:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      1c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      20:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      24:	0c 94 73 24 	jmp	0x48e6	; 0x48e6 <__vector_9>
      28:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      2c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      30:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      34:	0c 94 d2 22 	jmp	0x45a4	; 0x45a4 <__vector_13>
      38:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      3c:	0c 94 d2 22 	jmp	0x45a4	; 0x45a4 <__vector_13>
      40:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      44:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      48:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      4c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      50:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      54:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      58:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      5c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      60:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      64:	0c 94 e2 0a 	jmp	0x15c4	; 0x15c4 <__vector_25>
      68:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      6c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      70:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      74:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      78:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      7c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      80:	0c 94 05 23 	jmp	0x460a	; 0x460a <__vector_32>
      84:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      88:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      8c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      90:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      94:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      98:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      9c:	0c 94 ef 04 	jmp	0x9de	; 0x9de <__vector_39>
      a0:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      a4:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      a8:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      ac:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      b0:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      b4:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      b8:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      bc:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      c0:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      c4:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      c8:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      cc:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      d0:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      d4:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      d8:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      dc:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      e0:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
      e4:	0c 94 fe 08 	jmp	0x11fc	; 0x11fc <__vector_57>
      e8:	0c 94 ef 08 	jmp	0x11de	; 0x11de <__vector_58>
      ec:	0c 94 bf 08 	jmp	0x117e	; 0x117e <__vector_59>
      f0:	0c 94 be 09 	jmp	0x137c	; 0x137c <__vector_60>
      f4:	0c 94 b0 08 	jmp	0x1160	; 0x1160 <__vector_61>
      f8:	0c 94 a1 08 	jmp	0x1142	; 0x1142 <__vector_62>
      fc:	0c 94 8f 08 	jmp	0x111e	; 0x111e <__vector_63>
     100:	0c 94 80 08 	jmp	0x1100	; 0x1100 <__vector_64>
     104:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
     108:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
     10c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
     110:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
     114:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
     118:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
     11c:	0c 94 33 02 	jmp	0x466	; 0x466 <__bad_interrupt>
     120:	c2 0b       	sbc	r28, r18
     122:	cd 0b       	sbc	r28, r29
     124:	d8 0b       	sbc	r29, r24
     126:	e3 0b       	sbc	r30, r19
     128:	ee 0b       	sbc	r30, r30
     12a:	f9 0b       	sbc	r31, r25
     12c:	04 0c       	add	r0, r4
     12e:	23 0c       	add	r2, r3
     130:	2f 0c       	add	r2, r15
     132:	3b 0c       	add	r3, r11
     134:	47 0c       	add	r4, r7
     136:	53 0c       	add	r5, r3
     138:	5f 0c       	add	r5, r15
     13a:	5f 0c       	add	r5, r15
     13c:	7d 0c       	add	r7, r13
     13e:	7f 0c       	add	r7, r15
     140:	81 0c       	add	r8, r1
     142:	83 0c       	add	r8, r3
     144:	85 0c       	add	r8, r5
     146:	87 0c       	add	r8, r7
     148:	89 0c       	add	r8, r9
     14a:	a7 0c       	add	r10, r7
     14c:	c7 0c       	add	r12, r7
     14e:	e7 0c       	add	r14, r7
     150:	07 0d       	add	r16, r7
     152:	27 0d       	add	r18, r7
     154:	47 0d       	add	r20, r7
     156:	67 0d       	add	r22, r7
     158:	9d 0d       	add	r25, r13
     15a:	a9 0d       	add	r26, r9
     15c:	b5 0d       	add	r27, r5
     15e:	c1 0d       	add	r28, r1
     160:	cd 0d       	add	r28, r13
     162:	d9 0d       	add	r29, r9
     164:	e5 0d       	add	r30, r5
     166:	fd 0d       	add	r31, r13
     168:	08 0e       	add	r0, r24
     16a:	13 0e       	add	r1, r19
     16c:	1e 0e       	add	r1, r30
     16e:	29 0e       	add	r2, r25
     170:	34 0e       	add	r3, r20
     172:	3f 0e       	add	r3, r31
     174:	c7 11       	cpse	r28, r7
     176:	cd 11       	cpse	r28, r13
     178:	d0 11       	cpse	r29, r0
     17a:	d3 11       	cpse	r29, r3
     17c:	d6 11       	cpse	r29, r6
     17e:	d9 11       	cpse	r29, r9
     180:	df 11       	cpse	r29, r15
     182:	dc 11       	cpse	r29, r12
     184:	e2 11       	cpse	r30, r2
     186:	e5 11       	cpse	r30, r5
     188:	e8 11       	cpse	r30, r8
     18a:	f1 11       	cpse	r31, r1
     18c:	f4 11       	cpse	r31, r4
     18e:	f7 11       	cpse	r31, r7
     190:	fa 11       	cpse	r31, r10
     192:	ee 11       	cpse	r30, r14
     194:	c4 11       	cpse	r28, r4
     196:	ca 11       	cpse	r28, r10
     198:	fd 11       	cpse	r31, r13
     19a:	00 12       	cpse	r0, r16
     19c:	eb 11       	cpse	r30, r11
     19e:	c1 11       	cpse	r28, r1
     1a0:	b0 12       	cpse	r11, r16
     1a2:	b3 12       	cpse	r11, r19
     1a4:	be 12       	cpse	r11, r30
     1a6:	c3 12       	cpse	r12, r19
     1a8:	ca 12       	cpse	r12, r26
     1aa:	d3 12       	cpse	r13, r19
     1ac:	d6 12       	cpse	r13, r22
     1ae:	db 12       	cpse	r13, r27
     1b0:	e2 12       	cpse	r14, r18
     1b2:	eb 12       	cpse	r14, r27

000001b4 <__c.3047>:
     1b4:	75 61 72 74 20 72 78 20 73 69 67 20 66 61 69 6c     uart rx sig fail
     1c4:	65 64 0d 0a 00                                      ed...

000001c9 <__c.3310>:
     1c9:	55 4e 4b 4f 57 4e 00                                UNKOWN.

000001d0 <__c.3307>:
     1d0:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

000001df <__c.3304>:
     1df:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

000001f0 <__c.3301>:
     1f0:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     200:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

0000020b <__c.3298>:
     20b:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     21b:	20 53 69 67 6e 61 6c 00                              Signal.

00000223 <__c.3295>:
     223:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     233:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

00000243 <__c.3292>:
     243:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     253:	72 6f 72 00                                         ror.

00000257 <__c.3289>:
     257:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

00000268 <__c.3286>:
     268:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     278:	61 72 74 00                                         art.

0000027c <__c.3283>:
     27c:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

0000028b <__c.3280>:
     28b:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     29b:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

000002a6 <__c.3277>:
     2a6:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

000002b2 <__c.3274>:
     2b2:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     2c2:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     2d2:	20 6f 6b 3f 00                                       ok?.

000002d7 <__c.3271>:
     2d7:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     2e7:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

000002f5 <__c.3268>:
     2f5:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     305:	72 74 00                                            rt.

00000308 <__c.3265>:
     308:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     318:	49 44 00                                            ID.

0000031b <__c.3262>:
     31b:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     32b:	20 57 61 6b 65 75 70 00                              Wakeup.

00000333 <__c.3259>:
     333:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     343:	6c 61 74 65 64 00                                   lated.

00000349 <__c.3256>:
     349:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     359:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

00000364 <__c.3253>:
     364:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     374:	69 6e 74 65 72 00                                   inter.

0000037a <__c.3250>:
     37a:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     38a:	6c 6f 77 00                                         low.

0000038e <__c.3247>:
     38e:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     39e:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     3ae:	6e 6f 75 67 68 21 00                                nough!.

000003b5 <__c.3243>:
     3b5:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     3c5:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     3d5:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     3e5:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

000003f1 <__c.3240>:
     3f1:	29 3a 20 00                                         ): .

000003f5 <__c.3238>:
     3f5:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000401 <__c.3172>:
     401:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000410 <__c.2103>:
     410:	45 46 47 65 66 67 00                                EFGefg.

00000417 <__c.2097>:
     417:	20 2b 2d 2e 30 31 32 33 34 35 36 37 38 39 68 00      +-.0123456789h.
	...

00000428 <__ctors_end>:
     428:	11 24       	eor	r1, r1
     42a:	1f be       	out	0x3f, r1	; 63
     42c:	cf ef       	ldi	r28, 0xFF	; 255
     42e:	d1 e4       	ldi	r29, 0x41	; 65
     430:	de bf       	out	0x3e, r29	; 62
     432:	cd bf       	out	0x3d, r28	; 61

00000434 <__do_copy_data>:
     434:	13 e0       	ldi	r17, 0x03	; 3
     436:	a0 e0       	ldi	r26, 0x00	; 0
     438:	b2 e0       	ldi	r27, 0x02	; 2
     43a:	e6 ec       	ldi	r30, 0xC6	; 198
     43c:	f6 e5       	ldi	r31, 0x56	; 86
     43e:	00 e0       	ldi	r16, 0x00	; 0
     440:	0b bf       	out	0x3b, r16	; 59
     442:	02 c0       	rjmp	.+4      	; 0x448 <__do_copy_data+0x14>
     444:	07 90       	elpm	r0, Z+
     446:	0d 92       	st	X+, r0
     448:	ae 3d       	cpi	r26, 0xDE	; 222
     44a:	b1 07       	cpc	r27, r17
     44c:	d9 f7       	brne	.-10     	; 0x444 <__do_copy_data+0x10>

0000044e <__do_clear_bss>:
     44e:	1f e0       	ldi	r17, 0x0F	; 15
     450:	ae ed       	ldi	r26, 0xDE	; 222
     452:	b3 e0       	ldi	r27, 0x03	; 3
     454:	01 c0       	rjmp	.+2      	; 0x458 <.do_clear_bss_start>

00000456 <.do_clear_bss_loop>:
     456:	1d 92       	st	X+, r1

00000458 <.do_clear_bss_start>:
     458:	a2 3c       	cpi	r26, 0xC2	; 194
     45a:	b1 07       	cpc	r27, r17
     45c:	e1 f7       	brne	.-8      	; 0x456 <.do_clear_bss_loop>
     45e:	0e 94 30 26 	call	0x4c60	; 0x4c60 <main>
     462:	0c 94 61 2b 	jmp	0x56c2	; 0x56c2 <_exit>

00000466 <__bad_interrupt>:
     466:	0c 94 c8 22 	jmp	0x4590	; 0x4590 <__vector_default>

0000046a <tx_serial_task>:

void tx_serial_task ()
{
  int i;

  packet_rx_signal = nrk_signal_create();
     46a:	0e 94 f2 13 	call	0x27e4	; 0x27e4 <nrk_signal_create>
     46e:	80 93 2d 07 	sts	0x072D, r24
  if(packet_rx_signal == NRK_ERROR) {
     472:	8f 3f       	cpi	r24, 0xFF	; 255
     474:	21 f4       	brne	.+8      	; 0x47e <tx_serial_task+0x14>
    printf("error packet_rx signal\n");
     476:	88 e5       	ldi	r24, 0x58	; 88
     478:	92 e0       	ldi	r25, 0x02	; 2
     47a:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
  }

  nrk_signal_register(packet_rx_signal);
     47e:	80 91 2d 07 	lds	r24, 0x072D
     482:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <nrk_signal_register>
//            printf("$RAD:%.*s\r\n",rx_packet_len-2,serial_tx_buf);
            packet_received = 0;
            ENABLE_GLOBAL_INT();
        }
        else
            nrk_event_wait(SIG(packet_rx_signal));
     486:	c1 2c       	mov	r12, r1
     488:	d1 2c       	mov	r13, r1
     48a:	76 01       	movw	r14, r12
     48c:	c3 94       	inc	r12
  nrk_signal_register(packet_rx_signal);
    
    while(1) {
        if(packet_received == 1) {
            DISABLE_GLOBAL_INT();
            printf("$RAD:");
     48e:	cf e6       	ldi	r28, 0x6F	; 111
     490:	d2 e0       	ldi	r29, 0x02	; 2
  }

  nrk_signal_register(packet_rx_signal);
    
    while(1) {
        if(packet_received == 1) {
     492:	80 91 de 03 	lds	r24, 0x03DE
     496:	81 30       	cpi	r24, 0x01	; 1
     498:	11 f5       	brne	.+68     	; 0x4de <tx_serial_task+0x74>
            DISABLE_GLOBAL_INT();
     49a:	f8 94       	cli
            printf("$RAD:");
     49c:	df 93       	push	r29
     49e:	cf 93       	push	r28
     4a0:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
     4a4:	02 ee       	ldi	r16, 0xE2	; 226
     4a6:	1c e0       	ldi	r17, 0x0C	; 12
            for(i=0; i<rx_packet_len-2; i++ )
     4a8:	0f 90       	pop	r0
     4aa:	0f 90       	pop	r0
     4ac:	80 91 df 03 	lds	r24, 0x03DF
     4b0:	90 e0       	ldi	r25, 0x00	; 0
     4b2:	02 97       	sbiw	r24, 0x02	; 2
     4b4:	98 01       	movw	r18, r16
     4b6:	22 5e       	subi	r18, 0xE2	; 226
     4b8:	3c 40       	sbci	r19, 0x0C	; 12
     4ba:	28 17       	cp	r18, r24
     4bc:	39 07       	cpc	r19, r25
     4be:	3c f4       	brge	.+14     	; 0x4ce <tx_serial_task+0x64>
                printf("%c", (char)serial_tx_buf[i]);
     4c0:	f8 01       	movw	r30, r16
     4c2:	81 91       	ld	r24, Z+
     4c4:	8f 01       	movw	r16, r30
     4c6:	90 e0       	ldi	r25, 0x00	; 0
     4c8:	0e 94 41 29 	call	0x5282	; 0x5282 <putchar>
     4cc:	ef cf       	rjmp	.-34     	; 0x4ac <tx_serial_task+0x42>
            printf("\r\n");
     4ce:	88 e9       	ldi	r24, 0x98	; 152
     4d0:	93 e0       	ldi	r25, 0x03	; 3
     4d2:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
//            printf("$RAD:%.*s\r\n",rx_packet_len-2,serial_tx_buf);
            packet_received = 0;
     4d6:	10 92 de 03 	sts	0x03DE, r1
            ENABLE_GLOBAL_INT();
     4da:	78 94       	sei
     4dc:	da cf       	rjmp	.-76     	; 0x492 <tx_serial_task+0x28>
        }
        else
            nrk_event_wait(SIG(packet_rx_signal));
     4de:	c7 01       	movw	r24, r14
     4e0:	b6 01       	movw	r22, r12
     4e2:	00 90 2d 07 	lds	r0, 0x072D
     4e6:	04 c0       	rjmp	.+8      	; 0x4f0 <tx_serial_task+0x86>
     4e8:	66 0f       	add	r22, r22
     4ea:	77 1f       	adc	r23, r23
     4ec:	88 1f       	adc	r24, r24
     4ee:	99 1f       	adc	r25, r25
     4f0:	0a 94       	dec	r0
     4f2:	d2 f7       	brpl	.-12     	; 0x4e8 <tx_serial_task+0x7e>
     4f4:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <nrk_event_wait>
     4f8:	cc cf       	rjmp	.-104    	; 0x492 <tx_serial_task+0x28>

000004fa <rx_task>:
}

void rx_task ()
{
    uint8_t cnt,i,length,n;
    printf( "Waiting for packet...\r\n" );
     4fa:	85 e7       	ldi	r24, 0x75	; 117
     4fc:	92 e0       	ldi	r25, 0x02	; 2
     4fe:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
        /*printf("$RAD:");
          for(i=0; i<rfRxInfo.length-2; i++ )
          printf("%c", (char)rfRxInfo.pPayload[i]);
          printf("\r\n");*/
        DISABLE_GLOBAL_INT();
        packet_received = 1;
     502:	11 e0       	ldi	r17, 0x01	; 1
        rx_packet_len = rfRxInfo.length;
        printf("%d\n",rx_packet_len);
     504:	c8 e0       	ldi	r28, 0x08	; 8
     506:	d3 e0       	ldi	r29, 0x03	; 3
{
    uint8_t cnt,i,length,n;
    printf( "Waiting for packet...\r\n" );

    while(1){
        DPDS1 |= 0x3;
     508:	80 91 37 01 	lds	r24, 0x0137
     50c:	83 60       	ori	r24, 0x03	; 3
     50e:	80 93 37 01 	sts	0x0137, r24
        DDRG |= 0x1;
     512:	98 9a       	sbi	0x13, 0	; 19
        PORTG = 0x0;
     514:	14 ba       	out	0x14, r1	; 20
        DDRE|=0xE0;
     516:	8d b1       	in	r24, 0x0d	; 13
     518:	80 6e       	ori	r24, 0xE0	; 224
     51a:	8d b9       	out	0x0d, r24	; 13
        PORTE|=0xE0;
     51c:	8e b1       	in	r24, 0x0e	; 14
     51e:	80 6e       	ori	r24, 0xE0	; 224
     520:	8e b9       	out	0x0e, r24	; 14
        /*
           rf_init (&rfRxInfo, 13, 0x2420, 0x1215);
           rf_set_rx (&rfRxInfo, 13);  
         */

        rf_rx_on();
     522:	0e 94 62 06 	call	0xcc4	; 0xcc4 <rf_rx_on>
        n = 0;
        // Packet on its way
        while (rf_rx_packet_nonblock () != NRK_OK) {
     526:	0e 94 da 07 	call	0xfb4	; 0xfb4 <rf_rx_packet_nonblock>
     52a:	81 30       	cpi	r24, 0x01	; 1
     52c:	21 f0       	breq	.+8      	; 0x536 <rx_task+0x3c>
            nrk_wait_until_next_period();
     52e:	0e 94 b3 18 	call	0x3166	; 0x3166 <nrk_wait_until_next_period>
            PORTG = 0x0;
     532:	14 ba       	out	0x14, r1	; 20
     534:	f8 cf       	rjmp	.-16     	; 0x526 <rx_task+0x2c>
        // CRC and checksum passed
        /*printf("$RAD:");
          for(i=0; i<rfRxInfo.length-2; i++ )
          printf("%c", (char)rfRxInfo.pPayload[i]);
          printf("\r\n");*/
        DISABLE_GLOBAL_INT();
     536:	f8 94       	cli
        packet_received = 1;
     538:	10 93 de 03 	sts	0x03DE, r17
        rx_packet_len = rfRxInfo.length;
     53c:	80 91 24 07 	lds	r24, 0x0724
     540:	80 93 df 03 	sts	0x03DF, r24
        printf("%d\n",rx_packet_len);
     544:	1f 92       	push	r1
     546:	8f 93       	push	r24
     548:	df 93       	push	r29
     54a:	cf 93       	push	r28
     54c:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
        memcpy(&serial_tx_buf,rfRxInfo.pPayload,rx_packet_len);
     550:	40 91 df 03 	lds	r20, 0x03DF
     554:	50 e0       	ldi	r21, 0x00	; 0
     556:	60 91 26 07 	lds	r22, 0x0726
     55a:	70 91 27 07 	lds	r23, 0x0727
     55e:	82 ee       	ldi	r24, 0xE2	; 226
     560:	9c e0       	ldi	r25, 0x0C	; 12
     562:	0e 94 5d 28 	call	0x50ba	; 0x50ba <memcpy>
        nrk_event_signal(packet_rx_signal);
     566:	80 91 2d 07 	lds	r24, 0x072D
     56a:	0e 94 38 15 	call	0x2a70	; 0x2a70 <nrk_event_signal>
        ENABLE_GLOBAL_INT();
     56e:	78 94       	sei
        nrk_wait_until_next_period();
     570:	0e 94 b3 18 	call	0x3166	; 0x3166 <nrk_wait_until_next_period>

    }
     574:	0f 90       	pop	r0
     576:	0f 90       	pop	r0
     578:	0f 90       	pop	r0
     57a:	0f 90       	pop	r0
     57c:	c5 cf       	rjmp	.-118    	; 0x508 <rx_task+0xe>

0000057e <process_line>:
uint8_t process_line() {
    int offset=0;
    int i, checksum=0;
    int val;

    if(strncmp(buf,"$RAD:",5)==0) {
     57e:	45 e0       	ldi	r20, 0x05	; 5
     580:	50 e0       	ldi	r21, 0x00	; 0
     582:	6f e6       	ldi	r22, 0x6F	; 111
     584:	72 e0       	ldi	r23, 0x02	; 2
     586:	88 e6       	ldi	r24, 0x68	; 104
     588:	9c e0       	ldi	r25, 0x0C	; 12
     58a:	0e 94 66 28 	call	0x50cc	; 0x50cc <strncmp>
     58e:	89 2b       	or	r24, r25
     590:	d1 f5       	brne	.+116    	; 0x606 <process_line+0x88>
        packet_len-=5;
     592:	40 91 e1 03 	lds	r20, 0x03E1
     596:	45 50       	subi	r20, 0x05	; 5
     598:	40 93 e1 03 	sts	0x03E1, r20
        memcpy(&tx_buf, &(buf[5]),packet_len);
     59c:	50 e0       	ldi	r21, 0x00	; 0
     59e:	6d e6       	ldi	r22, 0x6D	; 109
     5a0:	7c e0       	ldi	r23, 0x0C	; 12
     5a2:	8d ec       	ldi	r24, 0xCD	; 205
     5a4:	9b e0       	ldi	r25, 0x0B	; 11
     5a6:	0e 94 5d 28 	call	0x50ba	; 0x50ba <memcpy>
        printf("PACKET READY\n\0");
     5aa:	8c e8       	ldi	r24, 0x8C	; 140
     5ac:	92 e0       	ldi	r25, 0x02	; 2
     5ae:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
        packet_ready=1;
     5b2:	21 e0       	ldi	r18, 0x01	; 1
     5b4:	20 93 e0 03 	sts	0x03E0, r18
        return 0;

    if(packet_ready == 1) {
        // Code to control the CC2591 
        
        rfTxInfo.pPayload = tx_buf;
     5b8:	8d ec       	ldi	r24, 0xCD	; 205
     5ba:	9b e0       	ldi	r25, 0x0B	; 11
     5bc:	90 93 de 0c 	sts	0x0CDE, r25
     5c0:	80 93 dd 0c 	sts	0x0CDD, r24
        rfTxInfo.length= packet_len;
     5c4:	80 91 e1 03 	lds	r24, 0x03E1
     5c8:	80 93 dc 0c 	sts	0x0CDC, r24
        rfTxInfo.destAddr = 0xFFFF;
     5cc:	8f ef       	ldi	r24, 0xFF	; 255
     5ce:	9f ef       	ldi	r25, 0xFF	; 255
     5d0:	90 93 db 0c 	sts	0x0CDB, r25
     5d4:	80 93 da 0c 	sts	0x0CDA, r24
        rfTxInfo.cca = 0;
     5d8:	10 92 df 0c 	sts	0x0CDF, r1
        rfTxInfo.ackRequest = 0;
     5dc:	10 92 e0 0c 	sts	0x0CE0, r1

        //      printf( "Sending\r\n" );
        for(i=0;i<BROADCAST_TRIES;i++) {
            PORTG=0x1;
     5e0:	24 bb       	out	0x14, r18	; 20
            if(rf_tx_packet(&rfTxInfo) != 1)
     5e2:	8a ed       	ldi	r24, 0xDA	; 218
     5e4:	9c e0       	ldi	r25, 0x0C	; 12
     5e6:	0e 94 a8 07 	call	0xf50	; 0xf50 <rf_tx_packet>
     5ea:	81 30       	cpi	r24, 0x01	; 1
     5ec:	21 f0       	breq	.+8      	; 0x5f6 <process_line+0x78>
                printf("--- RF_TX ERROR ---\r\n");
     5ee:	89 e9       	ldi	r24, 0x99	; 153
     5f0:	92 e0       	ldi	r25, 0x02	; 2
     5f2:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
            nrk_spin_wait_us(5000);
     5f6:	88 e8       	ldi	r24, 0x88	; 136
     5f8:	93 e1       	ldi	r25, 0x13	; 19
     5fa:	0e 94 76 21 	call	0x42ec	; 0x42ec <nrk_spin_wait_us>
       // for(i=0; i<80; i++ )
        //    halWait(10000);
        //              nrk_led_clr(GREEN_LED);
        //for(i=0; i<10; i++ )
          //  halWait(10000);
        packet_ready = 0;
     5fe:	10 92 e0 03 	sts	0x03E0, r1
    }
    return 1;
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	08 95       	ret
        memcpy(&tx_buf, &(buf[5]),packet_len);
        printf("PACKET READY\n\0");
        packet_ready=1;
    }
    else 
        return 0;
     606:	80 e0       	ldi	r24, 0x00	; 0
        //for(i=0; i<10; i++ )
          //  halWait(10000);
        packet_ready = 0;
    }
    return 1;
}
     608:	08 95       	ret

0000060a <Task1>:
  char c;
  int i=0;
  int num_packets = 0;
  nrk_sig_t uart0_rx_signal;

  uart0_rx_signal=nrk_uart_rx_signal_get();
     60a:	0e 94 53 0b 	call	0x16a6	; 0x16a6 <nrk_uart_rx_signal_get>
     60e:	c8 2f       	mov	r28, r24
  if(uart0_rx_signal == NRK_ERROR) {
     610:	8f 3f       	cpi	r24, 0xFF	; 255
     612:	21 f4       	brne	.+8      	; 0x61c <Task1+0x12>
        printf("Error creating uart signal\n");
     614:	8e ea       	ldi	r24, 0xAE	; 174
     616:	92 e0       	ldi	r25, 0x02	; 2
     618:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
  }
  if(nrk_signal_register(uart0_rx_signal) != NRK_OK) {
     61c:	8c 2f       	mov	r24, r28
     61e:	0e 94 07 15 	call	0x2a0e	; 0x2a0e <nrk_signal_register>
     622:	81 30       	cpi	r24, 0x01	; 1
     624:	21 f0       	breq	.+8      	; 0x62e <Task1+0x24>
      printf("error registering uart signal\n");
     626:	89 ec       	ldi	r24, 0xC9	; 201
     628:	92 e0       	ldi	r25, 0x02	; 2
     62a:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
  }
  
  rfRxInfo.pPayload = rx_buf;
     62e:	27 e5       	ldi	r18, 0x57	; 87
     630:	39 e0       	ldi	r19, 0x09	; 9
     632:	30 93 27 07 	sts	0x0727, r19
     636:	20 93 26 07 	sts	0x0726, r18
  rfRxInfo.max_length = RF_MAX_PAYLOAD_SIZE;
     63a:	84 e7       	ldi	r24, 0x74	; 116
     63c:	80 93 25 07 	sts	0x0725, r24
  nrk_int_enable();
     640:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
  rf_init (&rfRxInfo, 13, 0x2420, 0x1214);
     644:	24 e1       	ldi	r18, 0x14	; 20
     646:	32 e1       	ldi	r19, 0x12	; 18
     648:	40 e2       	ldi	r20, 0x20	; 32
     64a:	54 e2       	ldi	r21, 0x24	; 36
     64c:	6d e0       	ldi	r22, 0x0D	; 13
     64e:	81 e2       	ldi	r24, 0x21	; 33
     650:	97 e0       	ldi	r25, 0x07	; 7
     652:	0e 94 f3 05 	call	0xbe6	; 0xbe6 <rf_init>
  DPDS1=0x3;
     656:	83 e0       	ldi	r24, 0x03	; 3
     658:	80 93 37 01 	sts	0x0137, r24
  DDRG=0x1;
     65c:	81 e0       	ldi	r24, 0x01	; 1
     65e:	83 bb       	out	0x13, r24	; 19
  PORTG=0x1;
     660:	84 bb       	out	0x14, r24	; 20
  DDRE=0xE0;
     662:	80 ee       	ldi	r24, 0xE0	; 224
     664:	8d b9       	out	0x0d, r24	; 13
  PORTE=0xE0;
     666:	8e b9       	out	0x0e, r24	; 14
  TRX_CTRL_2 |= 0x3;
     668:	80 91 4c 01 	lds	r24, 0x014C
     66c:	83 60       	ori	r24, 0x03	; 3
     66e:	80 93 4c 01 	sts	0x014C, r24
          }
          if(i > BUFFER_SIZE)
              i=0;
      }
      else{
          nrk_event_wait(SIG(uart0_rx_signal));
     672:	c1 2c       	mov	r12, r1
     674:	d1 2c       	mov	r13, r1
     676:	76 01       	movw	r14, r12
     678:	c3 94       	inc	r12
     67a:	04 c0       	rjmp	.+8      	; 0x684 <Task1+0x7a>
     67c:	cc 0c       	add	r12, r12
     67e:	dd 1c       	adc	r13, r13
     680:	ee 1c       	adc	r14, r14
     682:	ff 1c       	adc	r15, r15
     684:	ca 95       	dec	r28
     686:	d2 f7       	brpl	.-12     	; 0x67c <Task1+0x72>
              //num_packets++;
              if(process_line() == 1)
                i=0;
          }
          if(i > BUFFER_SIZE)
              i=0;
     688:	c0 e0       	ldi	r28, 0x00	; 0
     68a:	d0 e0       	ldi	r29, 0x00	; 0
  DDRE=0xE0;
  PORTE=0xE0;
  TRX_CTRL_2 |= 0x3;

  while(1) {
      if(nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
     68c:	80 e0       	ldi	r24, 0x00	; 0
     68e:	0e 94 3c 0b 	call	0x1678	; 0x1678 <nrk_uart_data_ready>
     692:	88 23       	and	r24, r24
     694:	49 f1       	breq	.+82     	; 0x6e8 <Task1+0xde>
      {    
          c=getchar();
     696:	80 91 b8 0f 	lds	r24, 0x0FB8
     69a:	90 91 b9 0f 	lds	r25, 0x0FB9
     69e:	0e 94 bf 28 	call	0x517e	; 0x517e <fgetc>
          //printf("%c",c);
          if(c=='$' || i > 0) {
     6a2:	84 32       	cpi	r24, 0x24	; 36
     6a4:	11 f0       	breq	.+4      	; 0x6aa <Task1+0xa0>
     6a6:	20 97       	sbiw	r28, 0x00	; 0
     6a8:	29 f0       	breq	.+10     	; 0x6b4 <Task1+0xaa>
              buf[i++]=c;
     6aa:	fe 01       	movw	r30, r28
     6ac:	e8 59       	subi	r30, 0x98	; 152
     6ae:	f3 4f       	sbci	r31, 0xF3	; 243
     6b0:	80 83       	st	Z, r24
     6b2:	21 96       	adiw	r28, 0x01	; 1
          }
          if(c == '\n')
     6b4:	8a 30       	cpi	r24, 0x0A	; 10
     6b6:	21 f0       	breq	.+8      	; 0x6c0 <Task1+0xb6>
              packet_len = i;
              //num_packets++;
              if(process_line() == 1)
                i=0;
          }
          if(i > BUFFER_SIZE)
     6b8:	c3 37       	cpi	r28, 0x73	; 115
     6ba:	d1 05       	cpc	r29, r1
     6bc:	2c f7       	brge	.-54     	; 0x688 <Task1+0x7e>
     6be:	e6 cf       	rjmp	.-52     	; 0x68c <Task1+0x82>
          //printf("%c",c);
          if(c=='$' || i > 0) {
              buf[i++]=c;
          }
          if(c == '\n')
              printf("NEWLINE\n");
     6c0:	87 ee       	ldi	r24, 0xE7	; 231
     6c2:	92 e0       	ldi	r25, 0x02	; 2
     6c4:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
          if(c=='\n' && buf[i-2]=='\r') {
     6c8:	fe 01       	movw	r30, r28
     6ca:	e8 59       	subi	r30, 0x98	; 152
     6cc:	f3 4f       	sbci	r31, 0xF3	; 243
     6ce:	df 01       	movw	r26, r30
     6d0:	12 97       	sbiw	r26, 0x02	; 2
     6d2:	8c 91       	ld	r24, X
     6d4:	8d 30       	cpi	r24, 0x0D	; 13
     6d6:	81 f7       	brne	.-32     	; 0x6b8 <Task1+0xae>
              buf[i]='\0';
     6d8:	10 82       	st	Z, r1
              packet_len = i;
     6da:	c0 93 e1 03 	sts	0x03E1, r28
              //num_packets++;
              if(process_line() == 1)
     6de:	0e 94 bf 02 	call	0x57e	; 0x57e <process_line>
     6e2:	81 30       	cpi	r24, 0x01	; 1
     6e4:	49 f7       	brne	.-46     	; 0x6b8 <Task1+0xae>
     6e6:	d0 cf       	rjmp	.-96     	; 0x688 <Task1+0x7e>
          }
          if(i > BUFFER_SIZE)
              i=0;
      }
      else{
          nrk_event_wait(SIG(uart0_rx_signal));
     6e8:	c7 01       	movw	r24, r14
     6ea:	b6 01       	movw	r22, r12
     6ec:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <nrk_event_wait>
     6f0:	cd cf       	rjmp	.-102    	; 0x68c <Task1+0x82>

000006f2 <nrk_create_taskset>:
    return 1;
}

void
nrk_create_taskset()
{
     6f2:	cf 93       	push	r28
     6f4:	df 93       	push	r29
  TaskOne.task = Task1;
     6f6:	85 e0       	ldi	r24, 0x05	; 5
     6f8:	93 e0       	ldi	r25, 0x03	; 3
     6fa:	90 93 34 07 	sts	0x0734, r25
     6fe:	80 93 33 07 	sts	0x0733, r24
  nrk_task_set_stk( &TaskOne, Stack1, NRK_APP_STACKSIZE);
     702:	40 e0       	ldi	r20, 0x00	; 0
     704:	52 e0       	ldi	r21, 0x02	; 2
     706:	6b ec       	ldi	r22, 0xCB	; 203
     708:	79 e0       	ldi	r23, 0x09	; 9
     70a:	8e e2       	ldi	r24, 0x2E	; 46
     70c:	97 e0       	ldi	r25, 0x07	; 7
     70e:	0e 94 7d 25 	call	0x4afa	; 0x4afa <nrk_task_set_stk>
  TaskOne.prio = 6;
     712:	86 e0       	ldi	r24, 0x06	; 6
     714:	80 93 36 07 	sts	0x0736, r24
  TaskOne.FirstActivation = TRUE;
     718:	c1 e0       	ldi	r28, 0x01	; 1
     71a:	c0 93 35 07 	sts	0x0735, r28
  TaskOne.Type = BASIC_TASK;
     71e:	c0 93 37 07 	sts	0x0737, r28
  TaskOne.SchType = PREEMPTIVE;
     722:	c0 93 38 07 	sts	0x0738, r28
  TaskOne.period.secs = 1;
     726:	81 e0       	ldi	r24, 0x01	; 1
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	a0 e0       	ldi	r26, 0x00	; 0
     72c:	b0 e0       	ldi	r27, 0x00	; 0
     72e:	80 93 39 07 	sts	0x0739, r24
     732:	90 93 3a 07 	sts	0x073A, r25
     736:	a0 93 3b 07 	sts	0x073B, r26
     73a:	b0 93 3c 07 	sts	0x073C, r27
  TaskOne.period.nano_secs = 0*NANOS_PER_MS; //*NANOS_PER_MS;
     73e:	10 92 3d 07 	sts	0x073D, r1
     742:	10 92 3e 07 	sts	0x073E, r1
     746:	10 92 3f 07 	sts	0x073F, r1
     74a:	10 92 40 07 	sts	0x0740, r1
  TaskOne.cpu_reserve.secs = 0;
     74e:	10 92 41 07 	sts	0x0741, r1
     752:	10 92 42 07 	sts	0x0742, r1
     756:	10 92 43 07 	sts	0x0743, r1
     75a:	10 92 44 07 	sts	0x0744, r1
  TaskOne.cpu_reserve.nano_secs = 0*NANOS_PER_MS;
     75e:	10 92 45 07 	sts	0x0745, r1
     762:	10 92 46 07 	sts	0x0746, r1
     766:	10 92 47 07 	sts	0x0747, r1
     76a:	10 92 48 07 	sts	0x0748, r1
  TaskOne.offset.secs = 0;
     76e:	10 92 49 07 	sts	0x0749, r1
     772:	10 92 4a 07 	sts	0x074A, r1
     776:	10 92 4b 07 	sts	0x074B, r1
     77a:	10 92 4c 07 	sts	0x074C, r1
  TaskOne.offset.nano_secs= 0;
     77e:	10 92 4d 07 	sts	0x074D, r1
     782:	10 92 4e 07 	sts	0x074E, r1
     786:	10 92 4f 07 	sts	0x074F, r1
     78a:	10 92 50 07 	sts	0x0750, r1
  nrk_activate_task (&TaskOne);
     78e:	8e e2       	ldi	r24, 0x2E	; 46
     790:	97 e0       	ldi	r25, 0x07	; 7
     792:	0e 94 21 18 	call	0x3042	; 0x3042 <nrk_activate_task>

  RX_TASK.task = rx_task;
     796:	8d e7       	ldi	r24, 0x7D	; 125
     798:	92 e0       	ldi	r25, 0x02	; 2
     79a:	90 93 4b 0c 	sts	0x0C4B, r25
     79e:	80 93 4a 0c 	sts	0x0C4A, r24
  nrk_task_set_stk( &RX_TASK, rx_task_stack, NRK_APP_STACKSIZE);
     7a2:	40 e0       	ldi	r20, 0x00	; 0
     7a4:	52 e0       	ldi	r21, 0x02	; 2
     7a6:	62 e5       	ldi	r22, 0x52	; 82
     7a8:	77 e0       	ldi	r23, 0x07	; 7
     7aa:	85 e4       	ldi	r24, 0x45	; 69
     7ac:	9c e0       	ldi	r25, 0x0C	; 12
     7ae:	0e 94 7d 25 	call	0x4afa	; 0x4afa <nrk_task_set_stk>
  RX_TASK.prio = 3;
     7b2:	d3 e0       	ldi	r29, 0x03	; 3
     7b4:	d0 93 4d 0c 	sts	0x0C4D, r29
  RX_TASK.FirstActivation = TRUE;
     7b8:	c0 93 4c 0c 	sts	0x0C4C, r28
  RX_TASK.Type = BASIC_TASK;
     7bc:	c0 93 4e 0c 	sts	0x0C4E, r28
  RX_TASK.SchType = PREEMPTIVE;
     7c0:	c0 93 4f 0c 	sts	0x0C4F, r28
  RX_TASK.period.secs = 0;
     7c4:	10 92 50 0c 	sts	0x0C50, r1
     7c8:	10 92 51 0c 	sts	0x0C51, r1
     7cc:	10 92 52 0c 	sts	0x0C52, r1
     7d0:	10 92 53 0c 	sts	0x0C53, r1
  RX_TASK.period.nano_secs = 10*NANOS_PER_MS;
     7d4:	80 e8       	ldi	r24, 0x80	; 128
     7d6:	96 e9       	ldi	r25, 0x96	; 150
     7d8:	a8 e9       	ldi	r26, 0x98	; 152
     7da:	b0 e0       	ldi	r27, 0x00	; 0
     7dc:	80 93 54 0c 	sts	0x0C54, r24
     7e0:	90 93 55 0c 	sts	0x0C55, r25
     7e4:	a0 93 56 0c 	sts	0x0C56, r26
     7e8:	b0 93 57 0c 	sts	0x0C57, r27
  RX_TASK.cpu_reserve.secs = 0;
     7ec:	10 92 58 0c 	sts	0x0C58, r1
     7f0:	10 92 59 0c 	sts	0x0C59, r1
     7f4:	10 92 5a 0c 	sts	0x0C5A, r1
     7f8:	10 92 5b 0c 	sts	0x0C5B, r1
  RX_TASK.cpu_reserve.nano_secs = 0;
     7fc:	10 92 5c 0c 	sts	0x0C5C, r1
     800:	10 92 5d 0c 	sts	0x0C5D, r1
     804:	10 92 5e 0c 	sts	0x0C5E, r1
     808:	10 92 5f 0c 	sts	0x0C5F, r1
  RX_TASK.offset.secs = 0;
     80c:	10 92 60 0c 	sts	0x0C60, r1
     810:	10 92 61 0c 	sts	0x0C61, r1
     814:	10 92 62 0c 	sts	0x0C62, r1
     818:	10 92 63 0c 	sts	0x0C63, r1
  RX_TASK.offset.nano_secs = 0;
     81c:	10 92 64 0c 	sts	0x0C64, r1
     820:	10 92 65 0c 	sts	0x0C65, r1
     824:	10 92 66 0c 	sts	0x0C66, r1
     828:	10 92 67 0c 	sts	0x0C67, r1
  nrk_activate_task (&RX_TASK);
     82c:	85 e4       	ldi	r24, 0x45	; 69
     82e:	9c e0       	ldi	r25, 0x0C	; 12
     830:	0e 94 21 18 	call	0x3042	; 0x3042 <nrk_activate_task>

  TX_SERIAL_TASK.task = tx_serial_task;
     834:	85 e3       	ldi	r24, 0x35	; 53
     836:	92 e0       	ldi	r25, 0x02	; 2
     838:	90 93 03 05 	sts	0x0503, r25
     83c:	80 93 02 05 	sts	0x0502, r24
  nrk_task_set_stk( &TX_SERIAL_TASK, tx_serial_task_stack, NRK_APP_STACKSIZE);
     840:	40 e0       	ldi	r20, 0x00	; 0
     842:	52 e0       	ldi	r21, 0x02	; 2
     844:	61 e2       	ldi	r22, 0x21	; 33
     846:	75 e0       	ldi	r23, 0x05	; 5
     848:	8d ef       	ldi	r24, 0xFD	; 253
     84a:	94 e0       	ldi	r25, 0x04	; 4
     84c:	0e 94 7d 25 	call	0x4afa	; 0x4afa <nrk_task_set_stk>
  TX_SERIAL_TASK.prio = 3;
     850:	d0 93 05 05 	sts	0x0505, r29
  TX_SERIAL_TASK.FirstActivation = TRUE;
     854:	c0 93 04 05 	sts	0x0504, r28
  TX_SERIAL_TASK.Type = BASIC_TASK;
     858:	c0 93 06 05 	sts	0x0506, r28
  TX_SERIAL_TASK.SchType = PREEMPTIVE;
     85c:	c0 93 07 05 	sts	0x0507, r28
  TX_SERIAL_TASK.period.secs = 0;
     860:	10 92 08 05 	sts	0x0508, r1
     864:	10 92 09 05 	sts	0x0509, r1
     868:	10 92 0a 05 	sts	0x050A, r1
     86c:	10 92 0b 05 	sts	0x050B, r1
  TX_SERIAL_TASK.period.nano_secs = 30*NANOS_PER_MS;
     870:	80 e8       	ldi	r24, 0x80	; 128
     872:	93 ec       	ldi	r25, 0xC3	; 195
     874:	a9 ec       	ldi	r26, 0xC9	; 201
     876:	b1 e0       	ldi	r27, 0x01	; 1
     878:	80 93 0c 05 	sts	0x050C, r24
     87c:	90 93 0d 05 	sts	0x050D, r25
     880:	a0 93 0e 05 	sts	0x050E, r26
     884:	b0 93 0f 05 	sts	0x050F, r27
  TX_SERIAL_TASK.cpu_reserve.secs = 0;
     888:	10 92 10 05 	sts	0x0510, r1
     88c:	10 92 11 05 	sts	0x0511, r1
     890:	10 92 12 05 	sts	0x0512, r1
     894:	10 92 13 05 	sts	0x0513, r1
  TX_SERIAL_TASK.cpu_reserve.nano_secs = 0;
     898:	10 92 14 05 	sts	0x0514, r1
     89c:	10 92 15 05 	sts	0x0515, r1
     8a0:	10 92 16 05 	sts	0x0516, r1
     8a4:	10 92 17 05 	sts	0x0517, r1
  TX_SERIAL_TASK.offset.secs = 0;
     8a8:	10 92 18 05 	sts	0x0518, r1
     8ac:	10 92 19 05 	sts	0x0519, r1
     8b0:	10 92 1a 05 	sts	0x051A, r1
     8b4:	10 92 1b 05 	sts	0x051B, r1
  TX_SERIAL_TASK.offset.nano_secs = 0;
     8b8:	10 92 1c 05 	sts	0x051C, r1
     8bc:	10 92 1d 05 	sts	0x051D, r1
     8c0:	10 92 1e 05 	sts	0x051E, r1
     8c4:	10 92 1f 05 	sts	0x051F, r1
  nrk_activate_task (&TX_SERIAL_TASK);
     8c8:	8d ef       	ldi	r24, 0xFD	; 253
     8ca:	94 e0       	ldi	r25, 0x04	; 4
}
     8cc:	df 91       	pop	r29
     8ce:	cf 91       	pop	r28
  TX_SERIAL_TASK.period.nano_secs = 30*NANOS_PER_MS;
  TX_SERIAL_TASK.cpu_reserve.secs = 0;
  TX_SERIAL_TASK.cpu_reserve.nano_secs = 0;
  TX_SERIAL_TASK.offset.secs = 0;
  TX_SERIAL_TASK.offset.nano_secs = 0;
  nrk_activate_task (&TX_SERIAL_TASK);
     8d0:	0c 94 21 18 	jmp	0x3042	; 0x3042 <nrk_activate_task>

000008d4 <nrk_register_drivers>:
}

void nrk_register_drivers()
{
     8d4:	08 95       	ret

000008d6 <my_callback>:

void my_callback(uint16_t global_slot )
{
    static uint16_t cnt;

    printf( "callback %d %d\n",global_slot,cnt );
     8d6:	20 91 e3 03 	lds	r18, 0x03E3
     8da:	2f 93       	push	r18
     8dc:	20 91 e2 03 	lds	r18, 0x03E2
     8e0:	2f 93       	push	r18
     8e2:	9f 93       	push	r25
     8e4:	8f 93       	push	r24
     8e6:	8c ef       	ldi	r24, 0xFC	; 252
     8e8:	92 e0       	ldi	r25, 0x02	; 2
     8ea:	9f 93       	push	r25
     8ec:	8f 93       	push	r24
     8ee:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
    cnt++;
     8f2:	80 91 e2 03 	lds	r24, 0x03E2
     8f6:	90 91 e3 03 	lds	r25, 0x03E3
     8fa:	01 96       	adiw	r24, 0x01	; 1
     8fc:	90 93 e3 03 	sts	0x03E3, r25
     900:	80 93 e2 03 	sts	0x03E2, r24
     904:	0f 90       	pop	r0
     906:	0f 90       	pop	r0
     908:	0f 90       	pop	r0
     90a:	0f 90       	pop	r0
     90c:	0f 90       	pop	r0
     90e:	0f 90       	pop	r0
     910:	08 95       	ret

00000912 <rf_rx_callback>:
}


RF_RX_INFO *rf_rx_callback (RF_RX_INFO * pRRI)
{
     912:	cf 93       	push	r28
     914:	df 93       	push	r29
     916:	ec 01       	movw	r28, r24
        // Any code here gets called the instant a packet is received from the interrupt   
        printf("GOT PACKET\n");
     918:	8c e0       	ldi	r24, 0x0C	; 12
     91a:	93 e0       	ldi	r25, 0x03	; 3
     91c:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
            return pRRI;
}
     920:	ce 01       	movw	r24, r28
     922:	df 91       	pop	r29
     924:	cf 91       	pop	r28
     926:	08 95       	ret

00000928 <TWI_Master_Initialise>:

void TWI_Master_Initialise(void)

{

  TWBR = TWI_TWBR;                                  // Set bit rate register (Baudrate). Defined in header file.
     928:	80 e2       	ldi	r24, 0x20	; 32
     92a:	80 93 b8 00 	sts	0x00B8, r24

// TWSR = TWI_TWPS;                                  // Not used. Driver presumes prescaler to be 00.

  TWDR = 0xFF;                                      // Default content = SDA released.
     92e:	8f ef       	ldi	r24, 0xFF	; 255
     930:	80 93 bb 00 	sts	0x00BB, r24

  TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
     934:	84 e0       	ldi	r24, 0x04	; 4
     936:	80 93 bc 00 	sts	0x00BC, r24
     93a:	08 95       	ret

0000093c <TWI_Transceiver_Busy>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     93c:	80 91 bc 00 	lds	r24, 0x00BC

}
     940:	81 70       	andi	r24, 0x01	; 1
     942:	08 95       	ret

00000944 <TWI_Get_State_Info>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     944:	80 91 bc 00 	lds	r24, 0x00BC

unsigned char TWI_Get_State_Info( void )

{

  while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
     948:	80 fd       	sbrc	r24, 0
     94a:	fc cf       	rjmp	.-8      	; 0x944 <TWI_Get_State_Info>

  return ( TWI_state );                         // Return error state.

}
     94c:	80 91 00 02 	lds	r24, 0x0200
     950:	08 95       	ret

00000952 <TWI_Start_Transceiver_With_Data>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     952:	20 91 bc 00 	lds	r18, 0x00BC
void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )

{
  unsigned char temp;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     956:	20 fd       	sbrc	r18, 0
     958:	fc cf       	rjmp	.-8      	; 0x952 <TWI_Start_Transceiver_With_Data>

  TWI_msgSize = msgSize;                        // Number of data to transmit.
     95a:	60 93 e6 03 	sts	0x03E6, r22
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
     95e:	fc 01       	movw	r30, r24
     960:	20 81       	ld	r18, Z
     962:	20 93 e7 03 	sts	0x03E7, r18
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     966:	20 ff       	sbrs	r18, 0
     968:	09 c0       	rjmp	.+18     	; 0x97c <TWI_Start_Transceiver_With_Data+0x2a>
  {
    for ( temp = 1; temp < msgSize; temp++ )
      TWI_buf[ temp ] = msg[ temp ];
  }

  TWI_statusReg.all = 0;      
     96a:	10 92 e4 03 	sts	0x03E4, r1
  TWI_state         = TWI_NO_STATE ;
     96e:	88 ef       	ldi	r24, 0xF8	; 248
     970:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     974:	85 ea       	ldi	r24, 0xA5	; 165
     976:	80 93 bc 00 	sts	0x00BC, r24
     97a:	08 95       	ret
     97c:	dc 01       	movw	r26, r24
     97e:	11 96       	adiw	r26, 0x01	; 1

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  TWI_msgSize = msgSize;                        // Number of data to transmit.
  TWI_buf[0]  = msg[0];                         // Store slave address with R/W setting.
  if (!( msg[0] & (TRUE<<TWI_READ_BIT) ))       // If it is a write operation, then also copy data.
     980:	e8 ee       	ldi	r30, 0xE8	; 232
     982:	f3 e0       	ldi	r31, 0x03	; 3
     984:	81 e0       	ldi	r24, 0x01	; 1
     986:	8e 1b       	sub	r24, r30
     988:	98 2f       	mov	r25, r24
     98a:	9e 0f       	add	r25, r30
  {
    for ( temp = 1; temp < msgSize; temp++ )
     98c:	96 17       	cp	r25, r22
     98e:	68 f7       	brcc	.-38     	; 0x96a <TWI_Start_Transceiver_With_Data+0x18>
      TWI_buf[ temp ] = msg[ temp ];
     990:	9d 91       	ld	r25, X+
     992:	91 93       	st	Z+, r25
     994:	f9 cf       	rjmp	.-14     	; 0x988 <TWI_Start_Transceiver_With_Data+0x36>

00000996 <TWI_Start_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     996:	80 91 bc 00 	lds	r24, 0x00BC
****************************************************************************/

void TWI_Start_Transceiver( void )

{
  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     99a:	80 fd       	sbrc	r24, 0
     99c:	fc cf       	rjmp	.-8      	; 0x996 <TWI_Start_Transceiver>
  TWI_statusReg.all = 0;      
     99e:	10 92 e4 03 	sts	0x03E4, r1
  TWI_state         = TWI_NO_STATE ;
     9a2:	88 ef       	ldi	r24, 0xF8	; 248
     9a4:	80 93 00 02 	sts	0x0200, r24
  TWCR = (1<<TWEN)|                             // TWI Interface enabled.
     9a8:	85 ea       	ldi	r24, 0xA5	; 165
     9aa:	80 93 bc 00 	sts	0x00BC, r24
     9ae:	08 95       	ret

000009b0 <TWI_Get_Data_From_Transceiver>:

unsigned char TWI_Transceiver_Busy( void )

{

  return ( TWCR & (1<<TWIE) );                  // IF TWI Interrupt is enabled then the Transceiver is busy
     9b0:	20 91 bc 00 	lds	r18, 0x00BC
unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )

{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
     9b4:	20 fd       	sbrc	r18, 0
     9b6:	fc cf       	rjmp	.-8      	; 0x9b0 <TWI_Get_Data_From_Transceiver>

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     9b8:	20 91 e4 03 	lds	r18, 0x03E4
     9bc:	20 fd       	sbrc	r18, 0
     9be:	04 c0       	rjmp	.+8      	; 0x9c8 <TWI_Get_Data_From_Transceiver+0x18>
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
     9c0:	80 91 e4 03 	lds	r24, 0x03E4
     9c4:	81 70       	andi	r24, 0x01	; 1
     9c6:	08 95       	ret
     9c8:	27 ee       	ldi	r18, 0xE7	; 231
     9ca:	33 e0       	ldi	r19, 0x03	; 3
     9cc:	fc 01       	movw	r30, r24
{
  unsigned char i;

  while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.

  if( TWI_statusReg.lastTransOK )               // Last transmission competed successfully.              
     9ce:	d9 01       	movw	r26, r18
     9d0:	8a 2f       	mov	r24, r26
     9d2:	82 1b       	sub	r24, r18
  {                                             
    for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
     9d4:	86 17       	cp	r24, r22
     9d6:	a0 f7       	brcc	.-24     	; 0x9c0 <TWI_Get_Data_From_Transceiver+0x10>
    {
      msg[ i ] = TWI_buf[ i ];
     9d8:	8d 91       	ld	r24, X+
     9da:	81 93       	st	Z+, r24
     9dc:	f9 cf       	rjmp	.-14     	; 0x9d0 <TWI_Get_Data_From_Transceiver+0x20>

000009de <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect) 
{
     9de:	1f 92       	push	r1
     9e0:	0f 92       	push	r0
     9e2:	0f b6       	in	r0, 0x3f	; 63
     9e4:	0f 92       	push	r0
     9e6:	11 24       	eor	r1, r1
     9e8:	0b b6       	in	r0, 0x3b	; 59
     9ea:	0f 92       	push	r0
     9ec:	2f 93       	push	r18
     9ee:	3f 93       	push	r19
     9f0:	8f 93       	push	r24
     9f2:	9f 93       	push	r25
     9f4:	ef 93       	push	r30
     9f6:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     9f8:	80 91 b9 00 	lds	r24, 0x00B9
     9fc:	88 32       	cpi	r24, 0x28	; 40
     9fe:	01 f1       	breq	.+64     	; 0xa40 <__vector_39+0x62>
     a00:	40 f4       	brcc	.+16     	; 0xa12 <__vector_39+0x34>
     a02:	80 31       	cpi	r24, 0x10	; 16
     a04:	d9 f0       	breq	.+54     	; 0xa3c <__vector_39+0x5e>
     a06:	88 31       	cpi	r24, 0x18	; 24
     a08:	d9 f0       	breq	.+54     	; 0xa40 <__vector_39+0x62>
     a0a:	88 30       	cpi	r24, 0x08	; 8
     a0c:	09 f0       	breq	.+2      	; 0xa10 <__vector_39+0x32>
     a0e:	4a c0       	rjmp	.+148    	; 0xaa4 <__vector_39+0xc6>
     a10:	15 c0       	rjmp	.+42     	; 0xa3c <__vector_39+0x5e>
     a12:	80 34       	cpi	r24, 0x40	; 64
     a14:	91 f1       	breq	.+100    	; 0xa7a <__vector_39+0x9c>
     a16:	28 f4       	brcc	.+10     	; 0xa22 <__vector_39+0x44>
     a18:	88 33       	cpi	r24, 0x38	; 56
     a1a:	09 f0       	breq	.+2      	; 0xa1e <__vector_39+0x40>
     a1c:	43 c0       	rjmp	.+134    	; 0xaa4 <__vector_39+0xc6>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a1e:	85 ea       	ldi	r24, 0xA5	; 165
     a20:	46 c0       	rjmp	.+140    	; 0xaae <__vector_39+0xd0>
ISR(TWI_vect) 
{
  static unsigned char TWI_bufPtr;


  switch (TWSR)
     a22:	80 35       	cpi	r24, 0x50	; 80
     a24:	f1 f0       	breq	.+60     	; 0xa62 <__vector_39+0x84>
     a26:	88 35       	cpi	r24, 0x58	; 88
     a28:	e9 f5       	brne	.+122    	; 0xaa4 <__vector_39+0xc6>
               (0<<TWWC);                                 // 
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     a2a:	80 91 bb 00 	lds	r24, 0x00BB
     a2e:	e0 91 e5 03 	lds	r30, 0x03E5
     a32:	f0 e0       	ldi	r31, 0x00	; 0
     a34:	e9 51       	subi	r30, 0x19	; 25
     a36:	fc 4f       	sbci	r31, 0xFC	; 252
     a38:	80 83       	st	Z, r24
     a3a:	2d c0       	rjmp	.+90     	; 0xa96 <__vector_39+0xb8>

  switch (TWSR)
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     a3c:	10 92 e5 03 	sts	0x03E5, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     a40:	e0 91 e5 03 	lds	r30, 0x03E5
     a44:	80 91 e6 03 	lds	r24, 0x03E6
     a48:	e8 17       	cp	r30, r24
     a4a:	28 f5       	brcc	.+74     	; 0xa96 <__vector_39+0xb8>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8e 0f       	add	r24, r30
     a50:	80 93 e5 03 	sts	0x03E5, r24
     a54:	f0 e0       	ldi	r31, 0x00	; 0
     a56:	e9 51       	subi	r30, 0x19	; 25
     a58:	fc 4f       	sbci	r31, 0xFC	; 252
     a5a:	80 81       	ld	r24, Z
     a5c:	80 93 bb 00 	sts	0x00BB, r24
     a60:	18 c0       	rjmp	.+48     	; 0xa92 <__vector_39+0xb4>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     a62:	e0 91 e5 03 	lds	r30, 0x03E5
     a66:	81 e0       	ldi	r24, 0x01	; 1
     a68:	8e 0f       	add	r24, r30
     a6a:	80 93 e5 03 	sts	0x03E5, r24
     a6e:	80 91 bb 00 	lds	r24, 0x00BB
     a72:	f0 e0       	ldi	r31, 0x00	; 0
     a74:	e9 51       	subi	r30, 0x19	; 25
     a76:	fc 4f       	sbci	r31, 0xFC	; 252
     a78:	80 83       	st	Z, r24

    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     a7a:	20 91 e5 03 	lds	r18, 0x03E5
     a7e:	30 e0       	ldi	r19, 0x00	; 0
     a80:	80 91 e6 03 	lds	r24, 0x03E6
     a84:	90 e0       	ldi	r25, 0x00	; 0
     a86:	01 97       	sbiw	r24, 0x01	; 1
     a88:	28 17       	cp	r18, r24
     a8a:	39 07       	cpc	r19, r25
     a8c:	14 f4       	brge	.+4      	; 0xa92 <__vector_39+0xb4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a8e:	85 ec       	ldi	r24, 0xC5	; 197
     a90:	0e c0       	rjmp	.+28     	; 0xaae <__vector_39+0xd0>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     a92:	85 e8       	ldi	r24, 0x85	; 133
     a94:	0c c0       	rjmp	.+24     	; 0xaae <__vector_39+0xd0>
      }    
      break; 

    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     a96:	80 91 e4 03 	lds	r24, 0x03E4
     a9a:	81 60       	ori	r24, 0x01	; 1
     a9c:	80 93 e4 03 	sts	0x03E4, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     aa0:	84 e9       	ldi	r24, 0x94	; 148
     aa2:	05 c0       	rjmp	.+10     	; 0xaae <__vector_39+0xd0>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     aa4:	80 91 b9 00 	lds	r24, 0x00B9
     aa8:	80 93 00 02 	sts	0x0200, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     aac:	84 e0       	ldi	r24, 0x04	; 4
     aae:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }

}
     ab2:	ff 91       	pop	r31
     ab4:	ef 91       	pop	r30
     ab6:	9f 91       	pop	r25
     ab8:	8f 91       	pop	r24
     aba:	3f 91       	pop	r19
     abc:	2f 91       	pop	r18
     abe:	0f 90       	pop	r0
     ac0:	0b be       	out	0x3b, r0	; 59
     ac2:	0f 90       	pop	r0
     ac4:	0f be       	out	0x3f, r0	; 63
     ac6:	0f 90       	pop	r0
     ac8:	1f 90       	pop	r1
     aca:	18 95       	reti

00000acc <rf_cmd>:


/* Safely change the radio state */
static void rf_cmd(uint8_t cmd)
{
	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     acc:	90 91 41 01 	lds	r25, 0x0141
     ad0:	9f 71       	andi	r25, 0x1F	; 31
     ad2:	9f 31       	cpi	r25, 0x1F	; 31
     ad4:	d9 f3       	breq	.-10     	; 0xacc <rf_cmd>
		continue;
	TRX_STATE = cmd;
     ad6:	80 93 42 01 	sts	0x0142, r24
     ada:	08 95       	ret

00000adc <rf_enable_glossy>:



void rf_enable_glossy()
{
	use_glossy = 1;
     adc:	81 e0       	ldi	r24, 0x01	; 1
     ade:	80 93 e0 0d 	sts	0x0DE0, r24
     ae2:	08 95       	ret

00000ae4 <rf_disable_glossy>:
}

void rf_disable_glossy()
{
	use_glossy = 0;
     ae4:	10 92 e0 0d 	sts	0x0DE0, r1
     ae8:	08 95       	ret

00000aea <rf_power_down>:

void rf_power_down()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     aea:	80 91 41 01 	lds	r24, 0x0141
     aee:	8f 71       	andi	r24, 0x1F	; 31
     af0:	8f 31       	cpi	r24, 0x1F	; 31
     af2:	d9 f3       	breq	.-10     	; 0xaea <rf_power_down>
		continue;

	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
     af4:	80 91 41 01 	lds	r24, 0x0141
     af8:	8f 71       	andi	r24, 0x1F	; 31
	if((status == 0) || (status == 0xF))
     afa:	e1 f0       	breq	.+56     	; 0xb34 <rf_power_down+0x4a>
     afc:	8f 30       	cpi	r24, 0x0F	; 15
     afe:	d1 f0       	breq	.+52     	; 0xb34 <rf_power_down+0x4a>
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
     b00:	80 91 41 01 	lds	r24, 0x0141
     b04:	8f 71       	andi	r24, 0x1F	; 31
     b06:	88 30       	cpi	r24, 0x08	; 8
     b08:	31 f4       	brne	.+12     	; 0xb16 <rf_power_down+0x2c>
		do{
			status = (TRX_STATUS & 0x1F);
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
     b0a:	80 91 39 01 	lds	r24, 0x0139
     b0e:	82 60       	ori	r24, 0x02	; 2
     b10:	80 93 39 01 	sts	0x0139, r24
     b14:	0b c0       	rjmp	.+22     	; 0xb2c <rf_power_down+0x42>
	status = (TRX_STATUS & 0x1F);
	if((status == 0) || (status == 0xF))
		return;
	/* Disable TRX if it is enabled */
	if((TRX_STATUS & 0x1F) != TRX_OFF){
		rf_cmd(TRX_OFF);
     b16:	88 e0       	ldi	r24, 0x08	; 8
     b18:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>
		do{
			status = (TRX_STATUS & 0x1F);
     b1c:	80 91 41 01 	lds	r24, 0x0141
     b20:	8f 71       	andi	r24, 0x1F	; 31
		}while(status != TRX_OFF);
     b22:	88 30       	cpi	r24, 0x08	; 8
     b24:	d9 f7       	brne	.-10     	; 0xb1c <rf_power_down+0x32>
     b26:	f1 cf       	rjmp	.-30     	; 0xb0a <rf_power_down+0x20>
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
	}while((status != 0) && (status != 0xF));
     b28:	8f 30       	cpi	r24, 0x0F	; 15
     b2a:	21 f0       	breq	.+8      	; 0xb34 <rf_power_down+0x4a>
		}while(status != TRX_OFF);
	}

	TRXPR |= (1 << SLPTR);
	do{
		status = (TRX_STATUS & 0x1F);
     b2c:	80 91 41 01 	lds	r24, 0x0141
     b30:	8f 71       	andi	r24, 0x1F	; 31
	}while((status != 0) && (status != 0xF));
     b32:	d1 f7       	brne	.-12     	; 0xb28 <rf_power_down+0x3e>
     b34:	08 95       	ret

00000b36 <rf_power_up>:

void rf_power_up()
{
	uint8_t status;

	while((TRX_STATUS & 0x1F) == STATE_TRANSITION_IN_PROGRESS)
     b36:	80 91 41 01 	lds	r24, 0x0141
     b3a:	8f 71       	andi	r24, 0x1F	; 31
     b3c:	8f 31       	cpi	r24, 0x1F	; 31
     b3e:	d9 f3       	breq	.-10     	; 0xb36 <rf_power_up>
		continue;
	/* For some reason comparing to SLEEP doesn't work, but 0 does */
	status = (TRX_STATUS & 0x1F);
     b40:	80 91 41 01 	lds	r24, 0x0141
     b44:	8f 71       	andi	r24, 0x1F	; 31
	if((status != 0) && (status != 0xF))
     b46:	11 f0       	breq	.+4      	; 0xb4c <rf_power_up+0x16>
     b48:	8f 30       	cpi	r24, 0x0F	; 15
     b4a:	51 f4       	brne	.+20     	; 0xb60 <rf_power_up+0x2a>
		return;

	/* Wake up */
	TRXPR &= ~(1 << SLPTR);
     b4c:	80 91 39 01 	lds	r24, 0x0139
     b50:	8d 7f       	andi	r24, 0xFD	; 253
     b52:	80 93 39 01 	sts	0x0139, r24
	while((TRX_STATUS & 0x1F) != TRX_OFF)
     b56:	80 91 41 01 	lds	r24, 0x0141
     b5a:	8f 71       	andi	r24, 0x1F	; 31
     b5c:	88 30       	cpi	r24, 0x08	; 8
     b5e:	d9 f7       	brne	.-10     	; 0xb56 <rf_power_up+0x20>
     b60:	08 95       	ret

00000b62 <rf_tx_power>:
}


void rf_tx_power(uint8_t pwr)
{
	PHY_TX_PWR &= 0xF0;
     b62:	e5 e4       	ldi	r30, 0x45	; 69
     b64:	f1 e0       	ldi	r31, 0x01	; 1
     b66:	90 81       	ld	r25, Z
     b68:	90 7f       	andi	r25, 0xF0	; 240
     b6a:	90 83       	st	Z, r25
	PHY_TX_PWR |= (pwr & 0xF);
     b6c:	90 81       	ld	r25, Z
     b6e:	8f 70       	andi	r24, 0x0F	; 15
     b70:	89 2b       	or	r24, r25
     b72:	80 83       	st	Z, r24
     b74:	08 95       	ret

00000b76 <rf_addr_decode_enable>:
}

void rf_addr_decode_enable()
{
	XAH_CTRL_1 &= ~(1 << AACK_PROM_MODE);
     b76:	e7 e5       	ldi	r30, 0x57	; 87
     b78:	f1 e0       	ldi	r31, 0x01	; 1
     b7a:	80 81       	ld	r24, Z
     b7c:	8d 7f       	andi	r24, 0xFD	; 253
     b7e:	80 83       	st	Z, r24
     b80:	08 95       	ret

00000b82 <rf_addr_decode_disable>:
}


void rf_addr_decode_disable()
{
	XAH_CTRL_1 |= (1 << AACK_PROM_MODE);
     b82:	e7 e5       	ldi	r30, 0x57	; 87
     b84:	f1 e0       	ldi	r31, 0x01	; 1
     b86:	80 81       	ld	r24, Z
     b88:	82 60       	ori	r24, 0x02	; 2
     b8a:	80 83       	st	Z, r24
     b8c:	08 95       	ret

00000b8e <rf_auto_ack_enable>:
}


void rf_auto_ack_enable()
{
	CSMA_SEED_1 &= ~(1 << AACK_DIS_ACK);
     b8e:	ee e6       	ldi	r30, 0x6E	; 110
     b90:	f1 e0       	ldi	r31, 0x01	; 1
     b92:	80 81       	ld	r24, Z
     b94:	8f 7e       	andi	r24, 0xEF	; 239
     b96:	80 83       	st	Z, r24
     b98:	08 95       	ret

00000b9a <rf_auto_ack_disable>:
}

void rf_auto_ack_disable()
{
	CSMA_SEED_1 |= (1 << AACK_DIS_ACK);
     b9a:	ee e6       	ldi	r30, 0x6E	; 110
     b9c:	f1 e0       	ldi	r31, 0x01	; 1
     b9e:	80 81       	ld	r24, Z
     ba0:	80 61       	ori	r24, 0x10	; 16
     ba2:	80 83       	st	Z, r24
     ba4:	08 95       	ret

00000ba6 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
	/* Set short MAC address */
	SHORT_ADDR_0 = (my_mac & 0xFF); 
     ba6:	80 93 60 01 	sts	0x0160, r24
	SHORT_ADDR_1 = (my_mac >> 8);
     baa:	90 93 61 01 	sts	0x0161, r25
	rfSettings.myAddr = my_mac;
     bae:	90 93 ea 0d 	sts	0x0DEA, r25
     bb2:	80 93 e9 0d 	sts	0x0DE9, r24
     bb6:	08 95       	ret

00000bb8 <rf_set_rx>:
}


void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
	rfSettings.pRxInfo = pRRI;
     bb8:	90 93 e4 0d 	sts	0x0DE4, r25
     bbc:	80 93 e3 0d 	sts	0x0DE3, r24
	PHY_CC_CCA &= ~(0x1F);
     bc0:	e8 e4       	ldi	r30, 0x48	; 72
     bc2:	f1 e0       	ldi	r31, 0x01	; 1
     bc4:	80 81       	ld	r24, Z
     bc6:	80 7e       	andi	r24, 0xE0	; 224
     bc8:	80 83       	st	Z, r24
	PHY_CC_CCA |= (channel << CHANNEL0);
     bca:	80 81       	ld	r24, Z
     bcc:	68 2b       	or	r22, r24
     bce:	60 83       	st	Z, r22
     bd0:	08 95       	ret

00000bd2 <rx_start_callback>:
}

void rx_start_callback(void (*func)(void)){
	rx_start_func = func;
     bd2:	90 93 f4 03 	sts	0x03F4, r25
     bd6:	80 93 f3 03 	sts	0x03F3, r24
     bda:	08 95       	ret

00000bdc <rx_end_callback>:
}

void rx_end_callback(void (*func)(void)){
	rx_end_func = func;
     bdc:	90 93 f2 03 	sts	0x03F2, r25
     be0:	80 93 f1 03 	sts	0x03F1, r24
     be4:	08 95       	ret

00000be6 <rf_init>:
}


void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{ 
     be6:	1f 93       	push	r17
     be8:	cf 93       	push	r28
     bea:	df 93       	push	r29

*/


	/* Turn on auto crc calculation */
	TRX_CTRL_1 = (1 << TX_AUTO_CRC_ON);
     bec:	70 e2       	ldi	r23, 0x20	; 32
     bee:	70 93 44 01 	sts	0x0144, r23
	/* Set PA buffer lead time to 6 us and TX power to 3.0 dBm (maximum) */
	PHY_TX_PWR = (1 << PA_BUF_LT1) | (1 << PA_BUF_LT0) | (0 << TX_PWR0);
     bf2:	70 ec       	ldi	r23, 0xC0	; 192
     bf4:	70 93 45 01 	sts	0x0145, r23
	/* CCA Mode and Channel selection */
	PHY_CC_CCA = (0 << CCA_MODE1) | (1 << CCA_MODE0) | (channel << CHANNEL0);
     bf8:	60 62       	ori	r22, 0x20	; 32
     bfa:	60 93 48 01 	sts	0x0148, r22
	/* Set CCA energy threshold */
	CCA_THRES = 0xC5;
     bfe:	65 ec       	ldi	r22, 0xC5	; 197
     c00:	60 93 49 01 	sts	0x0149, r22
	/* Start of frame delimiter */
	SFD_VALUE = 0xA7;
     c04:	67 ea       	ldi	r22, 0xA7	; 167
     c06:	60 93 4b 01 	sts	0x014B, r22
	/* Dynamic buffer protection on and data rate is 250 kb/s */
	TRX_CTRL_2 = (1 << RX_SAFE_MODE) | (0 << OQPSK_DATA_RATE1) | (0 << OQPSK_DATA_RATE0);
     c0a:	60 e8       	ldi	r22, 0x80	; 128
     c0c:	60 93 4c 01 	sts	0x014C, r22
	
	/* Set short MAC address */
	SHORT_ADDR_0 = (myAddr & 0xFF); SHORT_ADDR_1 = (myAddr >> 8);
     c10:	20 93 60 01 	sts	0x0160, r18
     c14:	30 93 61 01 	sts	0x0161, r19
	/* Set PAN ID */
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
     c18:	40 93 62 01 	sts	0x0162, r20
     c1c:	50 93 63 01 	sts	0x0163, r21
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c20:	e6 e4       	ldi	r30, 0x46	; 70
     c22:	f1 e0       	ldi	r31, 0x01	; 1
     c24:	c0 81       	ld	r28, Z
     c26:	a0 81       	ld	r26, Z
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
     c28:	60 81       	ld	r22, Z
     c2a:	10 81       	ld	r17, Z
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c2c:	c2 95       	swap	r28
     c2e:	c6 95       	lsr	r28
     c30:	c7 70       	andi	r28, 0x07	; 7
     c32:	70 e4       	ldi	r23, 0x40	; 64
     c34:	c7 9f       	mul	r28, r23
     c36:	e0 01       	movw	r28, r0
     c38:	11 24       	eor	r1, r1
     c3a:	12 95       	swap	r17
     c3c:	16 95       	lsr	r17
     c3e:	13 70       	andi	r17, 0x03	; 3
     c40:	1c 2b       	or	r17, r28
     c42:	a2 95       	swap	r26
     c44:	a6 95       	lsr	r26
     c46:	a3 70       	andi	r26, 0x03	; 3
     c48:	70 e1       	ldi	r23, 0x10	; 16
     c4a:	a7 9f       	mul	r26, r23
     c4c:	d0 01       	movw	r26, r0
     c4e:	11 24       	eor	r1, r1
     c50:	1a 2b       	or	r17, r26
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
     c52:	62 95       	swap	r22
     c54:	66 95       	lsr	r22
     c56:	63 70       	andi	r22, 0x03	; 3
     c58:	a4 e0       	ldi	r26, 0x04	; 4
     c5a:	6a 9f       	mul	r22, r26
     c5c:	b0 01       	movw	r22, r0
     c5e:	11 24       	eor	r1, r1
	PAN_ID_0 = (panId & 0xFF); PAN_ID_1 = (panId >> 8);
	
	/* 2-bit random value generated by radio hardware */
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
     c60:	16 2b       	or	r17, r22
     c62:	10 93 6d 01 	sts	0x016D, r17
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
     c66:	60 81       	ld	r22, Z
     c68:	70 81       	ld	r23, Z
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
     c6a:	72 95       	swap	r23
     c6c:	76 95       	lsr	r23
     c6e:	73 70       	andi	r23, 0x03	; 3
     c70:	70 64       	ori	r23, 0x40	; 64
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);
     c72:	62 95       	swap	r22
     c74:	66 70       	andi	r22, 0x06	; 6
	#define RADIO_RAND ((PHY_RSSI >> RND_VALUE0) & 0x3)
	/* Set random csma seed */
	CSMA_SEED_0 = (RADIO_RAND << 6) | (RADIO_RAND << 4) 
			| (RADIO_RAND << 2) | (RADIO_RAND << 0);
	/* Will ACK received frames with version numbers of 0 or 1 */
	CSMA_SEED_1 = (0 << AACK_FVN_MODE1) | (1 << AACK_FVN_MODE0) 
     c76:	67 2b       	or	r22, r23
     c78:	60 93 6e 01 	sts	0x016E, r22
			| (RADIO_RAND << CSMA_SEED_11) | (RADIO_RAND << CSMA_SEED_10);

	/* don't re-transmit frames or perform cca multiple times, slotted op is off */
	XAH_CTRL_0 = (0 << MAX_FRAME_RETRIES0) | (0 << MAX_CSMA_RETRIES0)
     c7c:	10 92 6c 01 	sts	0x016C, r1
			| (0 << SLOTTED_OPERATION);
	/* Enable radio interrupts */
	IRQ_MASK = (1 << AWAKE_EN) | (1 << TX_END_EN) | (1 << AMI_EN) | (1 << CCA_ED_DONE_EN)
     c80:	6f ef       	ldi	r22, 0xFF	; 255
     c82:	60 93 4e 01 	sts	0x014E, r22
			| (1 << RX_END_EN) | (1 << RX_START_EN) | (1 << PLL_UNLOCK_EN) | (1 << PLL_LOCK_EN);

	/* Initialize settings struct */
	rfSettings.pRxInfo = pRRI;
     c86:	90 93 e4 0d 	sts	0x0DE4, r25
     c8a:	80 93 e3 0d 	sts	0x0DE3, r24
	rfSettings.txSeqNumber = 0;
     c8e:	10 92 e5 0d 	sts	0x0DE5, r1
	rfSettings.ackReceived = 0;
     c92:	10 92 e6 0d 	sts	0x0DE6, r1
	rfSettings.panId = panId;
     c96:	50 93 e8 0d 	sts	0x0DE8, r21
     c9a:	40 93 e7 0d 	sts	0x0DE7, r20
	rfSettings.myAddr = myAddr;
     c9e:	30 93 ea 0d 	sts	0x0DEA, r19
     ca2:	20 93 e9 0d 	sts	0x0DE9, r18
	rfSettings.receiveOn = 0;
     ca6:	10 92 eb 0d 	sts	0x0DEB, r1

	rf_ready = 1;
     caa:	81 e0       	ldi	r24, 0x01	; 1
     cac:	80 93 05 0e 	sts	0x0E05, r24
	rx_ready = 0;
     cb0:	10 92 24 0e 	sts	0x0E24, r1
	tx_done = 0;
     cb4:	10 92 f4 0d 	sts	0x0DF4, r1

	use_glossy = 0;
     cb8:	10 92 e0 0d 	sts	0x0DE0, r1

} // rf_init() 
     cbc:	df 91       	pop	r29
     cbe:	cf 91       	pop	r28
     cc0:	1f 91       	pop	r17
     cc2:	08 95       	ret

00000cc4 <rf_rx_on>:
	rf_cc2591_rx_on();
#endif
#ifdef GLOSSY_TESTING
	clear_packet_flags();
#endif
	rf_cmd(RX_AACK_ON);
     cc4:	86 e1       	ldi	r24, 0x16	; 22
     cc6:	0c 94 66 05 	jmp	0xacc	; 0xacc <rf_cmd>

00000cca <rf_polling_rx_on>:

#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	rf_cmd(RX_AACK_ON);
     cca:	86 e1       	ldi	r24, 0x16	; 22
     ccc:	0c 94 66 05 	jmp	0xacc	; 0xacc <rf_cmd>

00000cd0 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
  nrk_sem_post(radio_sem);
#endif
  //	DISABLE_FIFOP_INT();
*/
	rf_cmd(TRX_OFF);
     cd0:	88 e0       	ldi	r24, 0x08	; 8
     cd2:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>
	rx_ready = 0;
     cd6:	10 92 24 0e 	sts	0x0E24, r1
     cda:	08 95       	ret

00000cdc <rf_tx_packet_repeat>:
uint8_t rf_tx_packet(RF_TX_INFO *pRTI){
	return rf_tx_packet_repeat(pRTI, 0);
}

uint8_t rf_tx_packet_repeat(RF_TX_INFO *pRTI, uint16_t ms)
{
     cdc:	3f 92       	push	r3
     cde:	4f 92       	push	r4
     ce0:	5f 92       	push	r5
     ce2:	6f 92       	push	r6
     ce4:	7f 92       	push	r7
     ce6:	8f 92       	push	r8
     ce8:	9f 92       	push	r9
     cea:	af 92       	push	r10
     cec:	bf 92       	push	r11
     cee:	cf 92       	push	r12
     cf0:	df 92       	push	r13
     cf2:	ef 92       	push	r14
     cf4:	ff 92       	push	r15
     cf6:	0f 93       	push	r16
     cf8:	1f 93       	push	r17
     cfa:	cf 93       	push	r28
     cfc:	df 93       	push	r29
     cfe:	ec 01       	movw	r28, r24
     d00:	3b 01       	movw	r6, r22
	*/

	uint8_t trx_status, trx_error, *data_start, *frame_start = &TRXFBST;
	uint16_t i;

	if(!rf_ready) 
     d02:	80 91 05 0e 	lds	r24, 0x0E05
     d06:	81 11       	cpse	r24, r1
     d08:	02 c0       	rjmp	.+4      	; 0xd0e <rf_tx_packet_repeat+0x32>
		return NRK_ERROR;
     d0a:	8f ef       	ldi	r24, 0xFF	; 255
     d0c:	0f c1       	rjmp	.+542    	; 0xf2c <rf_tx_packet_repeat+0x250>

	/* TODO: Setting FCF bits is probably slow. Optimize later. */
	fcf.frame_type = 1;
	fcf.sec_en = 0;
	fcf.frame_pending = 0;
	fcf.ack_request = pRTI->ackRequest;
     d0e:	9e 81       	ldd	r25, Y+6	; 0x06
	fcf.dest_addr_mode = 2;
	fcf.frame_version = 0;
	fcf.src_addr_mode = 2;
	
	/* Build the rest of the MAC header */
	rfSettings.txSeqNumber++;
     d10:	80 91 e5 0d 	lds	r24, 0x0DE5
     d14:	8f 5f       	subi	r24, 0xFF	; 255
     d16:	80 93 e5 0d 	sts	0x0DE5, r24
	machead->fcf = fcf;
     d1a:	80 91 81 01 	lds	r24, 0x0181
     d1e:	80 7e       	andi	r24, 0xE0	; 224
     d20:	81 60       	ori	r24, 0x01	; 1
     d22:	90 fb       	bst	r25, 0
     d24:	85 f9       	bld	r24, 5
     d26:	8f 73       	andi	r24, 0x3F	; 63
     d28:	80 64       	ori	r24, 0x40	; 64
     d2a:	80 93 81 01 	sts	0x0181, r24
     d2e:	88 e8       	ldi	r24, 0x88	; 136
     d30:	80 93 82 01 	sts	0x0182, r24
	if (use_glossy) {
     d34:	80 91 e0 0d 	lds	r24, 0x0DE0
     d38:	88 23       	and	r24, r24
     d3a:	61 f0       	breq	.+24     	; 0xd54 <rf_tx_packet_repeat+0x78>
		machead->seq_num = 0xFF;
     d3c:	8f ef       	ldi	r24, 0xFF	; 255
     d3e:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = 0xAAAA;
     d42:	8a ea       	ldi	r24, 0xAA	; 170
     d44:	9a ea       	ldi	r25, 0xAA	; 170
     d46:	90 93 89 01 	sts	0x0189, r25
     d4a:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = 0xFFFF;
     d4e:	8f ef       	ldi	r24, 0xFF	; 255
     d50:	9f ef       	ldi	r25, 0xFF	; 255
     d52:	10 c0       	rjmp	.+32     	; 0xd74 <rf_tx_packet_repeat+0x98>
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	} else {
		machead->seq_num = rfSettings.txSeqNumber;
     d54:	80 91 e5 0d 	lds	r24, 0x0DE5
     d58:	80 93 83 01 	sts	0x0183, r24
		machead->src_addr = (SHORT_ADDR_1 << 8) | SHORT_ADDR_0;
     d5c:	20 91 61 01 	lds	r18, 0x0161
     d60:	80 91 60 01 	lds	r24, 0x0160
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	92 2b       	or	r25, r18
     d68:	90 93 89 01 	sts	0x0189, r25
     d6c:	80 93 88 01 	sts	0x0188, r24
		machead->dest_addr = pRTI->destAddr;
     d70:	88 81       	ld	r24, Y
     d72:	99 81       	ldd	r25, Y+1	; 0x01
     d74:	90 93 87 01 	sts	0x0187, r25
     d78:	80 93 86 01 	sts	0x0186, r24
		machead->dest_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
     d7c:	20 91 63 01 	lds	r18, 0x0163
     d80:	80 91 62 01 	lds	r24, 0x0162
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	92 2b       	or	r25, r18
     d88:	90 93 85 01 	sts	0x0185, r25
     d8c:	80 93 84 01 	sts	0x0184, r24
	}
	//machead->src_pan_id = (PAN_ID_1 << 8) | PAN_ID_0;
	
	/* Copy data payload into packet */
	data_start = frame_start + sizeof(ieee_mac_frame_header_t) + 1;
	memcpy(data_start, pRTI->pPayload, pRTI->length);
     d90:	4a 81       	ldd	r20, Y+2	; 0x02
     d92:	55 27       	eor	r21, r21
     d94:	47 fd       	sbrc	r20, 7
     d96:	50 95       	com	r21
     d98:	6b 81       	ldd	r22, Y+3	; 0x03
     d9a:	7c 81       	ldd	r23, Y+4	; 0x04
     d9c:	8a e8       	ldi	r24, 0x8A	; 138
     d9e:	91 e0       	ldi	r25, 0x01	; 1
     da0:	0e 94 5d 28 	call	0x50ba	; 0x50ba <memcpy>
	/* Set the size of the packet */
	*frame_start = sizeof(ieee_mac_frame_header_t) + pRTI->length + 2;
     da4:	8a 81       	ldd	r24, Y+2	; 0x02
     da6:	85 5f       	subi	r24, 0xF5	; 245
     da8:	80 93 80 01 	sts	0x0180, r24
	
	vprintf("packet length: %d bytes\r\n", *frame_start);

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
     dac:	80 91 41 01 	lds	r24, 0x0141
     db0:	98 2f       	mov	r25, r24
     db2:	9f 71       	andi	r25, 0x1F	; 31
     db4:	39 2e       	mov	r3, r25
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS));
     db6:	8f 70       	andi	r24, 0x0F	; 15
     db8:	9f ef       	ldi	r25, 0xFF	; 255
     dba:	98 0f       	add	r25, r24
     dbc:	92 30       	cpi	r25, 0x02	; 2
     dbe:	b0 f3       	brcs	.-20     	; 0xdac <rf_tx_packet_repeat+0xd0>
     dc0:	9f e1       	ldi	r25, 0x1F	; 31
     dc2:	39 16       	cp	r3, r25
     dc4:	99 f3       	breq	.-26     	; 0xdac <rf_tx_packet_repeat+0xd0>
	
	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
     dc6:	98 ef       	ldi	r25, 0xF8	; 248
     dc8:	93 0d       	add	r25, r3
     dca:	92 30       	cpi	r25, 0x02	; 2
     dcc:	18 f0       	brcs	.+6      	; 0xdd4 <rf_tx_packet_repeat+0xf8>
     dce:	86 30       	cpi	r24, 0x06	; 6
     dd0:	09 f0       	breq	.+2      	; 0xdd4 <rf_tx_packet_repeat+0xf8>
     dd2:	9b cf       	rjmp	.-202    	; 0xd0a <rf_tx_packet_repeat+0x2e>
			&& (trx_status != RX_AACK_ON) && (trx_status != PLL_ON)){
		return NRK_ERROR;
	}

	rf_cmd(RX_AACK_ON);
     dd4:	86 e1       	ldi	r24, 0x16	; 22
     dd6:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>

	/* Perform CCA if requested */
	if(pRTI->cca){
     dda:	8d 81       	ldd	r24, Y+5	; 0x05
     ddc:	81 11       	cpse	r24, r1
     dde:	0a c0       	rjmp	.+20     	; 0xdf4 <rf_tx_packet_repeat+0x118>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
			return NRK_ERROR;
	}

	rf_cmd(PLL_ON);
     de0:	89 e0       	ldi	r24, 0x09	; 9
     de2:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>
	if(pRTI->ackRequest)
     de6:	8e 81       	ldd	r24, Y+6	; 0x06
     de8:	88 23       	and	r24, r24
     dea:	91 f0       	breq	.+36     	; 0xe10 <rf_tx_packet_repeat+0x134>
		rf_cmd(TX_ARET_ON);
     dec:	89 e1       	ldi	r24, 0x19	; 25
     dee:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>
     df2:	0e c0       	rjmp	.+28     	; 0xe10 <rf_tx_packet_repeat+0x134>

	rf_cmd(RX_AACK_ON);

	/* Perform CCA if requested */
	if(pRTI->cca){
		PHY_CC_CCA |= (1 << CCA_REQUEST);
     df4:	80 91 48 01 	lds	r24, 0x0148
     df8:	80 68       	ori	r24, 0x80	; 128
     dfa:	80 93 48 01 	sts	0x0148, r24
		while(!(TRX_STATUS & (1 << CCA_DONE)))
     dfe:	80 91 41 01 	lds	r24, 0x0141
     e02:	87 ff       	sbrs	r24, 7
     e04:	fc cf       	rjmp	.-8      	; 0xdfe <rf_tx_packet_repeat+0x122>
			continue;
		if(!(TRX_STATUS & (1 << CCA_STATUS)))
     e06:	80 91 41 01 	lds	r24, 0x0141
     e0a:	86 ff       	sbrs	r24, 6
     e0c:	7e cf       	rjmp	.-260    	; 0xd0a <rf_tx_packet_repeat+0x2e>
     e0e:	e8 cf       	rjmp	.-48     	; 0xde0 <rf_tx_packet_repeat+0x104>

	rf_cmd(PLL_ON);
	if(pRTI->ackRequest)
		rf_cmd(TX_ARET_ON);
	
	if(ms != 0){
     e10:	61 14       	cp	r6, r1
     e12:	71 04       	cpc	r7, r1
     e14:	99 f1       	breq	.+102    	; 0xe7c <rf_tx_packet_repeat+0x1a0>
		nrk_time_get(&curr_t);
     e16:	8c ee       	ldi	r24, 0xEC	; 236
     e18:	9d e0       	ldi	r25, 0x0D	; 13
     e1a:	0e 94 66 1a 	call	0x34cc	; 0x34cc <nrk_time_get>
		target_t.secs = curr_t.secs;
     e1e:	80 91 ec 0d 	lds	r24, 0x0DEC
     e22:	90 91 ed 0d 	lds	r25, 0x0DED
     e26:	a0 91 ee 0d 	lds	r26, 0x0DEE
     e2a:	b0 91 ef 0d 	lds	r27, 0x0DEF
     e2e:	80 93 06 0e 	sts	0x0E06, r24
     e32:	90 93 07 0e 	sts	0x0E07, r25
     e36:	a0 93 08 0e 	sts	0x0E08, r26
     e3a:	b0 93 09 0e 	sts	0x0E09, r27
		target_t.nano_secs = curr_t.nano_secs + (ms * NANOS_PER_MS);
     e3e:	d3 01       	movw	r26, r6
     e40:	20 e4       	ldi	r18, 0x40	; 64
     e42:	32 e4       	ldi	r19, 0x42	; 66
     e44:	4f e0       	ldi	r20, 0x0F	; 15
     e46:	50 e0       	ldi	r21, 0x00	; 0
     e48:	0e 94 98 27 	call	0x4f30	; 0x4f30 <__muluhisi3>
     e4c:	00 91 f0 0d 	lds	r16, 0x0DF0
     e50:	10 91 f1 0d 	lds	r17, 0x0DF1
     e54:	20 91 f2 0d 	lds	r18, 0x0DF2
     e58:	30 91 f3 0d 	lds	r19, 0x0DF3
     e5c:	60 0f       	add	r22, r16
     e5e:	71 1f       	adc	r23, r17
     e60:	82 1f       	adc	r24, r18
     e62:	93 1f       	adc	r25, r19
     e64:	60 93 0a 0e 	sts	0x0E0A, r22
     e68:	70 93 0b 0e 	sts	0x0E0B, r23
     e6c:	80 93 0c 0e 	sts	0x0E0C, r24
     e70:	90 93 0d 0e 	sts	0x0E0D, r25
		nrk_time_compact_nanos(&target_t);
     e74:	86 e0       	ldi	r24, 0x06	; 6
     e76:	9e e0       	ldi	r25, 0x0E	; 14
     e78:	0e 94 50 1b 	call	0x36a0	; 0x36a0 <nrk_time_compact_nanos>
	do{
#ifdef RADIO_CC2591
		rf_cc2591_tx_on();
#endif

		tx_done = 0;
     e7c:	10 92 f4 0d 	sts	0x0DF4, r1
		/* Send the packet. 0x2 is equivalent to TX_START */
		rf_cmd(0x2);
     e80:	82 e0       	ldi	r24, 0x02	; 2
     e82:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>

		/* Return an error if no ACK received */
		for(i=0; (i<65000) && !tx_done; i++)
     e86:	41 2c       	mov	r4, r1
     e88:	51 2c       	mov	r5, r1
     e8a:	80 91 f4 0d 	lds	r24, 0x0DF4
     e8e:	81 11       	cpse	r24, r1
     e90:	08 c0       	rjmp	.+16     	; 0xea2 <rf_tx_packet_repeat+0x1c6>
     e92:	8f ef       	ldi	r24, 0xFF	; 255
     e94:	48 1a       	sub	r4, r24
     e96:	58 0a       	sbc	r5, r24
     e98:	98 ee       	ldi	r25, 0xE8	; 232
     e9a:	49 16       	cp	r4, r25
     e9c:	9d ef       	ldi	r25, 0xFD	; 253
     e9e:	59 06       	cpc	r5, r25
     ea0:	a1 f7       	brne	.-24     	; 0xe8a <rf_tx_packet_repeat+0x1ae>
			continue;
		if(ms == 0)
     ea2:	61 14       	cp	r6, r1
     ea4:	71 04       	cpc	r7, r1
     ea6:	21 f4       	brne	.+8      	; 0xeb0 <rf_tx_packet_repeat+0x1d4>
			break;
		nrk_time_get(&curr_t);
	}while(nrk_time_sub(&dummy_t, target_t, curr_t) != NRK_ERROR);

	trx_error = ((pRTI->ackRequest && 
     ea8:	8e 81       	ldd	r24, Y+6	; 0x06
     eaa:	81 11       	cpse	r24, r1
     eac:	2d c0       	rjmp	.+90     	; 0xf08 <rf_tx_packet_repeat+0x22c>
     eae:	34 c0       	rjmp	.+104    	; 0xf18 <rf_tx_packet_repeat+0x23c>
		/* Return an error if no ACK received */
		for(i=0; (i<65000) && !tx_done; i++)
			continue;
		if(ms == 0)
			break;
		nrk_time_get(&curr_t);
     eb0:	8c ee       	ldi	r24, 0xEC	; 236
     eb2:	9d e0       	ldi	r25, 0x0D	; 13
     eb4:	0e 94 66 1a 	call	0x34cc	; 0x34cc <nrk_time_get>
	}while(nrk_time_sub(&dummy_t, target_t, curr_t) != NRK_ERROR);
     eb8:	80 90 ec 0d 	lds	r8, 0x0DEC
     ebc:	90 90 ed 0d 	lds	r9, 0x0DED
     ec0:	a0 90 ee 0d 	lds	r10, 0x0DEE
     ec4:	b0 90 ef 0d 	lds	r11, 0x0DEF
     ec8:	c0 90 f0 0d 	lds	r12, 0x0DF0
     ecc:	d0 90 f1 0d 	lds	r13, 0x0DF1
     ed0:	e0 90 f2 0d 	lds	r14, 0x0DF2
     ed4:	f0 90 f3 0d 	lds	r15, 0x0DF3
     ed8:	00 91 06 0e 	lds	r16, 0x0E06
     edc:	10 91 07 0e 	lds	r17, 0x0E07
     ee0:	20 91 08 0e 	lds	r18, 0x0E08
     ee4:	30 91 09 0e 	lds	r19, 0x0E09
     ee8:	40 91 0a 0e 	lds	r20, 0x0E0A
     eec:	50 91 0b 0e 	lds	r21, 0x0E0B
     ef0:	60 91 0c 0e 	lds	r22, 0x0E0C
     ef4:	70 91 0d 0e 	lds	r23, 0x0E0D
     ef8:	85 e2       	ldi	r24, 0x25	; 37
     efa:	9e e0       	ldi	r25, 0x0E	; 14
     efc:	0e 94 c2 1a 	call	0x3584	; 0x3584 <nrk_time_sub>
     f00:	8f 3f       	cpi	r24, 0xFF	; 255
     f02:	09 f0       	breq	.+2      	; 0xf06 <rf_tx_packet_repeat+0x22a>
     f04:	bb cf       	rjmp	.-138    	; 0xe7c <rf_tx_packet_repeat+0x1a0>
     f06:	d0 cf       	rjmp	.-96     	; 0xea8 <rf_tx_packet_repeat+0x1cc>

	trx_error = ((pRTI->ackRequest && 
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
     f08:	80 91 42 01 	lds	r24, 0x0142
     f0c:	82 95       	swap	r24
     f0e:	86 95       	lsr	r24
     f10:	87 70       	andi	r24, 0x07	; 7
		if(ms == 0)
			break;
		nrk_time_get(&curr_t);
	}while(nrk_time_sub(&dummy_t, target_t, curr_t) != NRK_ERROR);

	trx_error = ((pRTI->ackRequest && 
     f12:	11 f0       	breq	.+4      	; 0xf18 <rf_tx_packet_repeat+0x23c>
     f14:	cf ef       	ldi	r28, 0xFF	; 255
     f16:	06 c0       	rjmp	.+12     	; 0xf24 <rf_tx_packet_repeat+0x248>
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
     f18:	88 ee       	ldi	r24, 0xE8	; 232
     f1a:	48 16       	cp	r4, r24
     f1c:	8d ef       	ldi	r24, 0xFD	; 253
     f1e:	58 06       	cpc	r5, r24
     f20:	c9 f3       	breq	.-14     	; 0xf14 <rf_tx_packet_repeat+0x238>
		if(ms == 0)
			break;
		nrk_time_get(&curr_t);
	}while(nrk_time_sub(&dummy_t, target_t, curr_t) != NRK_ERROR);

	trx_error = ((pRTI->ackRequest && 
     f22:	c1 e0       	ldi	r28, 0x01	; 1
			(((TRX_STATE >> TRAC_STATUS0) & 0x7) != 0))
			|| (i == 65000)) ? NRK_ERROR : NRK_OK;
	rf_cmd(trx_status);
     f24:	83 2d       	mov	r24, r3
     f26:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>

#ifdef RADIO_CC2591
	if (trx_error == NRK_ERROR) rf_cc2591_rx_on();
#endif

	return trx_error;
     f2a:	8c 2f       	mov	r24, r28
}
     f2c:	df 91       	pop	r29
     f2e:	cf 91       	pop	r28
     f30:	1f 91       	pop	r17
     f32:	0f 91       	pop	r16
     f34:	ff 90       	pop	r15
     f36:	ef 90       	pop	r14
     f38:	df 90       	pop	r13
     f3a:	cf 90       	pop	r12
     f3c:	bf 90       	pop	r11
     f3e:	af 90       	pop	r10
     f40:	9f 90       	pop	r9
     f42:	8f 90       	pop	r8
     f44:	7f 90       	pop	r7
     f46:	6f 90       	pop	r6
     f48:	5f 90       	pop	r5
     f4a:	4f 90       	pop	r4
     f4c:	3f 90       	pop	r3
     f4e:	08 95       	ret

00000f50 <rf_tx_packet>:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------

uint8_t rf_tx_packet(RF_TX_INFO *pRTI){
	return rf_tx_packet_repeat(pRTI, 0);
     f50:	60 e0       	ldi	r22, 0x00	; 0
     f52:	70 e0       	ldi	r23, 0x00	; 0
     f54:	0c 94 6e 06 	jmp	0xcdc	; 0xcdc <rf_tx_packet_repeat>

00000f58 <rf_cca_check>:

/* Returns 1 if the channel is clear
 * Returns 0 if the channel is being used
 */
int8_t rf_cca_check()
{
     f58:	cf 93       	push	r28
     f5a:	df 93       	push	r29
	uint8_t trx_status, cca_value;

	if(!rf_ready)
     f5c:	80 91 05 0e 	lds	r24, 0x0E05
     f60:	88 23       	and	r24, r24
     f62:	21 f1       	breq	.+72     	; 0xfac <rf_cca_check+0x54>
		return NRK_ERROR;

	/* Wait for radio to be in a ready state */
	do{
		trx_status = (TRX_STATUS & 0x1F);
     f64:	80 91 41 01 	lds	r24, 0x0141
     f68:	c8 2f       	mov	r28, r24
     f6a:	cf 71       	andi	r28, 0x1F	; 31
	}while((trx_status == BUSY_TX) || (trx_status == BUSY_RX)
			|| (trx_status == BUSY_RX_AACK) || (trx_status == BUSY_TX_ARET)
			|| (trx_status == STATE_TRANSITION_IN_PROGRESS)); 
     f6c:	8f 70       	andi	r24, 0x0F	; 15
     f6e:	9f ef       	ldi	r25, 0xFF	; 255
     f70:	98 0f       	add	r25, r24
     f72:	92 30       	cpi	r25, 0x02	; 2
     f74:	b8 f3       	brcs	.-18     	; 0xf64 <rf_cca_check+0xc>
     f76:	cf 31       	cpi	r28, 0x1F	; 31
     f78:	a9 f3       	breq	.-22     	; 0xf64 <rf_cca_check+0xc>

	/* Return error if radio not in a tx-ready state */
	if((trx_status != TRX_OFF) && (trx_status != RX_ON) 
     f7a:	c8 30       	cpi	r28, 0x08	; 8
     f7c:	11 f0       	breq	.+4      	; 0xf82 <rf_cca_check+0x2a>
     f7e:	86 30       	cpi	r24, 0x06	; 6
     f80:	a9 f4       	brne	.+42     	; 0xfac <rf_cca_check+0x54>
			&& (trx_status != RX_AACK_ON))
		return NRK_ERROR;
	
	rf_cmd(RX_AACK_ON);
     f82:	86 e1       	ldi	r24, 0x16	; 22
     f84:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>

	PHY_CC_CCA |= (1 << CCA_REQUEST);
     f88:	80 91 48 01 	lds	r24, 0x0148
     f8c:	80 68       	ori	r24, 0x80	; 128
     f8e:	80 93 48 01 	sts	0x0148, r24
	while(!(TRX_STATUS & (1 << CCA_DONE)))
     f92:	80 91 41 01 	lds	r24, 0x0141
     f96:	87 ff       	sbrs	r24, 7
     f98:	fc cf       	rjmp	.-8      	; 0xf92 <rf_cca_check+0x3a>
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
     f9a:	d0 91 41 01 	lds	r29, 0x0141
	rf_cmd(trx_status);
     f9e:	8c 2f       	mov	r24, r28
     fa0:	0e 94 66 05 	call	0xacc	; 0xacc <rf_cmd>
	rf_cmd(RX_AACK_ON);

	PHY_CC_CCA |= (1 << CCA_REQUEST);
	while(!(TRX_STATUS & (1 << CCA_DONE)))
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
     fa4:	d6 fb       	bst	r29, 6
     fa6:	88 27       	eor	r24, r24
     fa8:	80 f9       	bld	r24, 0
	rf_cmd(trx_status);

	return cca_value;
     faa:	01 c0       	rjmp	.+2      	; 0xfae <rf_cca_check+0x56>
int8_t rf_cca_check()
{
	uint8_t trx_status, cca_value;

	if(!rf_ready)
		return NRK_ERROR;
     fac:	8f ef       	ldi	r24, 0xFF	; 255
		continue;
	cca_value = (TRX_STATUS & (1 << CCA_STATUS)) ? 1 : 0;
	rf_cmd(trx_status);

	return cca_value;
}
     fae:	df 91       	pop	r29
     fb0:	cf 91       	pop	r28
     fb2:	08 95       	ret

00000fb4 <rf_rx_packet_nonblock>:
	#endif
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
     fb4:	80 91 05 0e 	lds	r24, 0x0E05
     fb8:	88 23       	and	r24, r24
     fba:	09 f4       	brne	.+2      	; 0xfbe <rf_rx_packet_nonblock+0xa>
     fbc:	9f c0       	rjmp	.+318    	; 0x10fc <rf_rx_packet_nonblock+0x148>
		return NRK_ERROR;

	if(!rx_ready)
     fbe:	80 91 24 0e 	lds	r24, 0x0E24
     fc2:	88 23       	and	r24, r24
     fc4:	09 f4       	brne	.+2      	; 0xfc8 <rf_rx_packet_nonblock+0x14>
     fc6:	98 c0       	rjmp	.+304    	; 0x10f8 <rf_rx_packet_nonblock+0x144>
		return 0;
	else if((TST_RX_LENGTH - 2) > rfSettings.pRxInfo->max_length)
     fc8:	80 91 7b 01 	lds	r24, 0x017B
     fcc:	e0 91 e3 0d 	lds	r30, 0x0DE3
     fd0:	f0 91 e4 0d 	lds	r31, 0x0DE4
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	02 97       	sbiw	r24, 0x02	; 2
     fd8:	24 81       	ldd	r18, Z+4	; 0x04
     fda:	33 27       	eor	r19, r19
     fdc:	27 fd       	sbrc	r18, 7
     fde:	30 95       	com	r19
     fe0:	28 17       	cp	r18, r24
     fe2:	39 07       	cpc	r19, r25
     fe4:	0c f4       	brge	.+2      	; 0xfe8 <rf_rx_packet_nonblock+0x34>
     fe6:	8a c0       	rjmp	.+276    	; 0x10fc <rf_rx_packet_nonblock+0x148>
		return NRK_ERROR;

	ieee_mac_frame_header_t *machead = frame_start;

	rfSettings.pRxInfo->seqNumber = machead->seq_num;
     fe8:	e0 91 e3 0d 	lds	r30, 0x0DE3
     fec:	f0 91 e4 0d 	lds	r31, 0x0DE4
     ff0:	80 91 82 01 	lds	r24, 0x0182
     ff4:	80 83       	st	Z, r24
	rfSettings.pRxInfo->srcAddr = machead->src_addr;
     ff6:	e0 91 e3 0d 	lds	r30, 0x0DE3
     ffa:	f0 91 e4 0d 	lds	r31, 0x0DE4
     ffe:	80 91 87 01 	lds	r24, 0x0187
    1002:	90 91 88 01 	lds	r25, 0x0188
    1006:	92 83       	std	Z+2, r25	; 0x02
    1008:	81 83       	std	Z+1, r24	; 0x01
	rfSettings.pRxInfo->length = TST_RX_LENGTH - sizeof(ieee_mac_frame_header_t) - 2;
    100a:	e0 91 e3 0d 	lds	r30, 0x0DE3
    100e:	f0 91 e4 0d 	lds	r31, 0x0DE4
    1012:	80 91 7b 01 	lds	r24, 0x017B
    1016:	8b 50       	subi	r24, 0x0B	; 11
    1018:	83 83       	std	Z+3, r24	; 0x03

	if((rfSettings.pRxInfo->length > rfSettings.pRxInfo->max_length)
    101a:	a0 91 e3 0d 	lds	r26, 0x0DE3
    101e:	b0 91 e4 0d 	lds	r27, 0x0DE4
    1022:	e0 91 e3 0d 	lds	r30, 0x0DE3
    1026:	f0 91 e4 0d 	lds	r31, 0x0DE4
    102a:	13 96       	adiw	r26, 0x03	; 3
    102c:	9c 91       	ld	r25, X
    102e:	84 81       	ldd	r24, Z+4	; 0x04
    1030:	89 17       	cp	r24, r25
    1032:	3c f0       	brlt	.+14     	; 0x1042 <rf_rx_packet_nonblock+0x8e>
			|| (rfSettings.pRxInfo->length < 0)){
    1034:	e0 91 e3 0d 	lds	r30, 0x0DE3
    1038:	f0 91 e4 0d 	lds	r31, 0x0DE4
    103c:	83 81       	ldd	r24, Z+3	; 0x03
    103e:	87 ff       	sbrs	r24, 7
    1040:	0d c0       	rjmp	.+26     	; 0x105c <rf_rx_packet_nonblock+0xa8>
		rx_ready = 0;
    1042:	10 92 24 0e 	sts	0x0E24, r1
		TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    1046:	80 91 4c 01 	lds	r24, 0x014C
    104a:	8f 77       	andi	r24, 0x7F	; 127
    104c:	80 93 4c 01 	sts	0x014C, r24
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    1050:	80 91 4c 01 	lds	r24, 0x014C
    1054:	80 68       	ori	r24, 0x80	; 128
    1056:	80 93 4c 01 	sts	0x014C, r24
    105a:	50 c0       	rjmp	.+160    	; 0x10fc <rf_rx_packet_nonblock+0x148>
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
    105c:	a0 91 e3 0d 	lds	r26, 0x0DE3
    1060:	b0 91 e4 0d 	lds	r27, 0x0DE4
		TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
		TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
		return NRK_ERROR;
	}

	memcpy(rfSettings.pRxInfo->pPayload, frame_start 
    1064:	e0 91 e3 0d 	lds	r30, 0x0DE3
    1068:	f0 91 e4 0d 	lds	r31, 0x0DE4
    106c:	13 96       	adiw	r26, 0x03	; 3
    106e:	4c 91       	ld	r20, X
    1070:	55 27       	eor	r21, r21
    1072:	47 fd       	sbrc	r20, 7
    1074:	50 95       	com	r21
    1076:	69 e8       	ldi	r22, 0x89	; 137
    1078:	71 e0       	ldi	r23, 0x01	; 1
    107a:	85 81       	ldd	r24, Z+5	; 0x05
    107c:	96 81       	ldd	r25, Z+6	; 0x06
    107e:	0e 94 5d 28 	call	0x50ba	; 0x50ba <memcpy>
			+ sizeof(ieee_mac_frame_header_t), rfSettings.pRxInfo->length);
	
	/* I am assuming that ackRequest is supposed to
	 * be set, not read, by rf_basic */
	rfSettings.pRxInfo->ackRequest = machead->fcf.ack_request;
    1082:	e0 91 e3 0d 	lds	r30, 0x0DE3
    1086:	f0 91 e4 0d 	lds	r31, 0x0DE4
    108a:	80 91 80 01 	lds	r24, 0x0180
    108e:	85 fb       	bst	r24, 5
    1090:	88 27       	eor	r24, r24
    1092:	80 f9       	bld	r24, 0
    1094:	87 83       	std	Z+7, r24	; 0x07
	//rfSettings.pRxInfo->rssi = *(frame_start + TST_RX_LENGTH);
	rfSettings.pRxInfo->rssi = PHY_ED_LEVEL;
    1096:	e0 91 e3 0d 	lds	r30, 0x0DE3
    109a:	f0 91 e4 0d 	lds	r31, 0x0DE4
    109e:	80 91 47 01 	lds	r24, 0x0147
    10a2:	80 87       	std	Z+8, r24	; 0x08
	rfSettings.pRxInfo->actualRssi = PHY_RSSI >> 3;
    10a4:	e0 91 e3 0d 	lds	r30, 0x0DE3
    10a8:	f0 91 e4 0d 	lds	r31, 0x0DE4
    10ac:	80 91 46 01 	lds	r24, 0x0146
    10b0:	86 95       	lsr	r24
    10b2:	86 95       	lsr	r24
    10b4:	86 95       	lsr	r24
    10b6:	81 87       	std	Z+9, r24	; 0x09
	rfSettings.pRxInfo->energyDetectionLevel = PHY_ED_LEVEL;
    10b8:	e0 91 e3 0d 	lds	r30, 0x0DE3
    10bc:	f0 91 e4 0d 	lds	r31, 0x0DE4
    10c0:	80 91 47 01 	lds	r24, 0x0147
    10c4:	82 87       	std	Z+10, r24	; 0x0a
	rfSettings.pRxInfo->linkQualityIndication = *(frame_start + TST_RX_LENGTH);
    10c6:	e0 91 e3 0d 	lds	r30, 0x0DE3
    10ca:	f0 91 e4 0d 	lds	r31, 0x0DE4
    10ce:	a0 91 7b 01 	lds	r26, 0x017B
    10d2:	b0 e0       	ldi	r27, 0x00	; 0
    10d4:	a0 58       	subi	r26, 0x80	; 128
    10d6:	be 4f       	sbci	r27, 0xFE	; 254
    10d8:	8c 91       	ld	r24, X
    10da:	83 87       	std	Z+11, r24	; 0x0b

	/* Reset frame buffer protection */
	rx_ready = 0;
    10dc:	10 92 24 0e 	sts	0x0E24, r1
	TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
    10e0:	80 91 4c 01 	lds	r24, 0x014C
    10e4:	8f 77       	andi	r24, 0x7F	; 127
    10e6:	80 93 4c 01 	sts	0x014C, r24
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);
    10ea:	80 91 4c 01 	lds	r24, 0x014C
    10ee:	80 68       	ori	r24, 0x80	; 128
    10f0:	80 93 4c 01 	sts	0x014C, r24

	return NRK_OK;
    10f4:	81 e0       	ldi	r24, 0x01	; 1
    10f6:	08 95       	ret

	if(!rf_ready)
		return NRK_ERROR;

	if(!rx_ready)
		return 0;
    10f8:	80 e0       	ldi	r24, 0x00	; 0
    10fa:	08 95       	ret
	*/
	
	uint8_t *frame_start = &TRXFBST;

	if(!rf_ready)
		return NRK_ERROR;
    10fc:	8f ef       	ldi	r24, 0xFF	; 255
	rx_ready = 0;
	TRX_CTRL_2 &= ~(1 << RX_SAFE_MODE);
	TRX_CTRL_2 |= (1 << RX_SAFE_MODE);

	return NRK_OK;
}
    10fe:	08 95       	ret

00001100 <__vector_64>:

/* These interrupt handlers are useful for finding
 * out the exact order of events during a transmission */

SIGNAL(TRX24_AWAKE_vect)
{
    1100:	1f 92       	push	r1
    1102:	0f 92       	push	r0
    1104:	0f b6       	in	r0, 0x3f	; 63
    1106:	0f 92       	push	r0
    1108:	11 24       	eor	r1, r1
    110a:	8f 93       	push	r24
	vprintf("RADIO AWAKE IRQ!\r\n");
	IRQ_STATUS = (1 << AWAKE);
    110c:	80 e8       	ldi	r24, 0x80	; 128
    110e:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1112:	8f 91       	pop	r24
    1114:	0f 90       	pop	r0
    1116:	0f be       	out	0x3f, r0	; 63
    1118:	0f 90       	pop	r0
    111a:	1f 90       	pop	r1
    111c:	18 95       	reti

0000111e <__vector_63>:

SIGNAL(TRX24_TX_END_vect)
{
    111e:	1f 92       	push	r1
    1120:	0f 92       	push	r0
    1122:	0f b6       	in	r0, 0x3f	; 63
    1124:	0f 92       	push	r0
    1126:	11 24       	eor	r1, r1
    1128:	8f 93       	push	r24
	vprintf("TX_END IRQ!\r\n");
	tx_done = 1;
    112a:	81 e0       	ldi	r24, 0x01	; 1
    112c:	80 93 f4 0d 	sts	0x0DF4, r24
	IRQ_STATUS = (1 << TX_END);
    1130:	80 e4       	ldi	r24, 0x40	; 64
    1132:	80 93 4f 01 	sts	0x014F, r24
#ifdef RADIO_CC2591
	rf_cc2591_rx_on();
#endif

	return;
}
    1136:	8f 91       	pop	r24
    1138:	0f 90       	pop	r0
    113a:	0f be       	out	0x3f, r0	; 63
    113c:	0f 90       	pop	r0
    113e:	1f 90       	pop	r1
    1140:	18 95       	reti

00001142 <__vector_62>:

SIGNAL(TRX24_XAH_AMI_vect)
{
    1142:	1f 92       	push	r1
    1144:	0f 92       	push	r0
    1146:	0f b6       	in	r0, 0x3f	; 63
    1148:	0f 92       	push	r0
    114a:	11 24       	eor	r1, r1
    114c:	8f 93       	push	r24
	vprintf("AMI IRQ!\r\n");
	IRQ_STATUS = (1 << AMI);
    114e:	80 e2       	ldi	r24, 0x20	; 32
    1150:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1154:	8f 91       	pop	r24
    1156:	0f 90       	pop	r0
    1158:	0f be       	out	0x3f, r0	; 63
    115a:	0f 90       	pop	r0
    115c:	1f 90       	pop	r1
    115e:	18 95       	reti

00001160 <__vector_61>:

SIGNAL(TRX24_CCA_ED_DONE_vect)
{
    1160:	1f 92       	push	r1
    1162:	0f 92       	push	r0
    1164:	0f b6       	in	r0, 0x3f	; 63
    1166:	0f 92       	push	r0
    1168:	11 24       	eor	r1, r1
    116a:	8f 93       	push	r24
	vprintf("CCA_ED_DONE IRQ!\r\n");
	IRQ_STATUS = (1 << CCA_ED_DONE);
    116c:	80 e1       	ldi	r24, 0x10	; 16
    116e:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    1172:	8f 91       	pop	r24
    1174:	0f 90       	pop	r0
    1176:	0f be       	out	0x3f, r0	; 63
    1178:	0f 90       	pop	r0
    117a:	1f 90       	pop	r1
    117c:	18 95       	reti

0000117e <__vector_59>:

SIGNAL(TRX24_RX_START_vect)
{
    117e:	1f 92       	push	r1
    1180:	0f 92       	push	r0
    1182:	0f b6       	in	r0, 0x3f	; 63
    1184:	0f 92       	push	r0
    1186:	11 24       	eor	r1, r1
    1188:	0b b6       	in	r0, 0x3b	; 59
    118a:	0f 92       	push	r0
    118c:	2f 93       	push	r18
    118e:	3f 93       	push	r19
    1190:	4f 93       	push	r20
    1192:	5f 93       	push	r21
    1194:	6f 93       	push	r22
    1196:	7f 93       	push	r23
    1198:	8f 93       	push	r24
    119a:	9f 93       	push	r25
    119c:	af 93       	push	r26
    119e:	bf 93       	push	r27
    11a0:	ef 93       	push	r30
    11a2:	ff 93       	push	r31
	vprintf("RX_START IRQ!\r\n");
	IRQ_STATUS = (1 << RX_START);
    11a4:	84 e0       	ldi	r24, 0x04	; 4
    11a6:	80 93 4f 01 	sts	0x014F, r24

	if(rx_start_func)
    11aa:	e0 91 f3 03 	lds	r30, 0x03F3
    11ae:	f0 91 f4 03 	lds	r31, 0x03F4
    11b2:	30 97       	sbiw	r30, 0x00	; 0
    11b4:	09 f0       	breq	.+2      	; 0x11b8 <__vector_59+0x3a>
		rx_start_func();
    11b6:	09 95       	icall

	return;
}
    11b8:	ff 91       	pop	r31
    11ba:	ef 91       	pop	r30
    11bc:	bf 91       	pop	r27
    11be:	af 91       	pop	r26
    11c0:	9f 91       	pop	r25
    11c2:	8f 91       	pop	r24
    11c4:	7f 91       	pop	r23
    11c6:	6f 91       	pop	r22
    11c8:	5f 91       	pop	r21
    11ca:	4f 91       	pop	r20
    11cc:	3f 91       	pop	r19
    11ce:	2f 91       	pop	r18
    11d0:	0f 90       	pop	r0
    11d2:	0b be       	out	0x3b, r0	; 59
    11d4:	0f 90       	pop	r0
    11d6:	0f be       	out	0x3f, r0	; 63
    11d8:	0f 90       	pop	r0
    11da:	1f 90       	pop	r1
    11dc:	18 95       	reti

000011de <__vector_58>:

SIGNAL(TRX24_PLL_UNLOCK_vect)
{
    11de:	1f 92       	push	r1
    11e0:	0f 92       	push	r0
    11e2:	0f b6       	in	r0, 0x3f	; 63
    11e4:	0f 92       	push	r0
    11e6:	11 24       	eor	r1, r1
    11e8:	8f 93       	push	r24
	vprintf("PLL_UNLOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_UNLOCK);
    11ea:	82 e0       	ldi	r24, 0x02	; 2
    11ec:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    11f0:	8f 91       	pop	r24
    11f2:	0f 90       	pop	r0
    11f4:	0f be       	out	0x3f, r0	; 63
    11f6:	0f 90       	pop	r0
    11f8:	1f 90       	pop	r1
    11fa:	18 95       	reti

000011fc <__vector_57>:

SIGNAL(TRX24_PLL_LOCK_vect)
{
    11fc:	1f 92       	push	r1
    11fe:	0f 92       	push	r0
    1200:	0f b6       	in	r0, 0x3f	; 63
    1202:	0f 92       	push	r0
    1204:	11 24       	eor	r1, r1
    1206:	8f 93       	push	r24
	vprintf("PLL_LOCK IRQ!\r\n");
	IRQ_STATUS = (1 << PLL_LOCK);
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	80 93 4f 01 	sts	0x014F, r24

	return;
}
    120e:	8f 91       	pop	r24
    1210:	0f 90       	pop	r0
    1212:	0f be       	out	0x3f, r0	; 63
    1214:	0f 90       	pop	r0
    1216:	1f 90       	pop	r1
    1218:	18 95       	reti

0000121a <rf_set_cca_thresh>:



void rf_set_cca_thresh(int8_t t)
{
	CCA_THRES &= 0xF0;
    121a:	e9 e4       	ldi	r30, 0x49	; 73
    121c:	f1 e0       	ldi	r31, 0x01	; 1
    121e:	90 81       	ld	r25, Z
    1220:	90 7f       	andi	r25, 0xF0	; 240
    1222:	90 83       	st	Z, r25
	CCA_THRES |= (t & 0xF);
    1224:	90 81       	ld	r25, Z
    1226:	8f 70       	andi	r24, 0x0F	; 15
    1228:	89 2b       	or	r24, r25
    122a:	80 83       	st	Z, r24
    122c:	08 95       	ret

0000122e <rf_security_last_pkt_status>:
// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
	//return last_pkt_encrypted;
	return NRK_ERROR;
}
    122e:	8f ef       	ldi	r24, 0xFF	; 255
    1230:	08 95       	ret

00001232 <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    1232:	08 95       	ret

00001234 <rf_security_set_key>:
	return;
}


void rf_security_set_key(uint8_t *key)
{
    1234:	08 95       	ret

00001236 <rf_security_disable>:
}



void rf_security_disable()
{
    1236:	08 95       	ret

00001238 <rf_tx_tdma_packet>:


uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time) {
//    return success;
	return NRK_ERROR;
}
    1238:	8f ef       	ldi	r24, 0xFF	; 255
    123a:	08 95       	ret

0000123c <rf_get_sem>:


nrk_sem_t* rf_get_sem()
{
return radio_sem;
}
    123c:	80 91 de 0d 	lds	r24, 0x0DDE
    1240:	90 91 df 0d 	lds	r25, 0x0DDF
    1244:	08 95       	ret

00001246 <rf_rx_packet>:
	/*
	int8_t tmp;
	if(rx_ready>0) { tmp=rx_ready; rx_ready=0; return tmp;}
	*/
	return 0;
}
    1246:	80 e0       	ldi	r24, 0x00	; 0
    1248:	08 95       	ret

0000124a <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    124a:	08 95       	ret

0000124c <rf_busy>:

uint8_t rf_busy()
{
//return SFD_IS_1;
return 1;
}
    124c:	81 e0       	ldi	r24, 0x01	; 1
    124e:	08 95       	ret

00001250 <rf_rx_check_fifop>:
/* Implement */
uint8_t rf_rx_check_fifop()
{
//return FIFOP_IS_1;
return 1;
}
    1250:	81 e0       	ldi	r24, 0x01	; 1
    1252:	08 95       	ret

00001254 <rf_rx_check_sfd>:

uint8_t rf_rx_check_sfd()
{
//return SFD_IS_1;
return 1;
}
    1254:	81 e0       	ldi	r24, 0x01	; 1
    1256:	08 95       	ret

00001258 <rf_carrier_on>:
/**********************************************************
 * start sending a carrier pulse
 * assumes wdrf_radio_test_mode() was called before doing this
 */
void rf_carrier_on()
{
    1258:	08 95       	ret

0000125a <rf_carrier_off>:

/**********************************************************
 * stop sending a carrier pulse; set the radio to idle state
 */
void rf_carrier_off()
{
    125a:	08 95       	ret

0000125c <rf_test_mode>:
}



void rf_test_mode()
{
    125c:	08 95       	ret

0000125e <rf_data_mode>:


/**********************************************************
 * set the radio into "normal" mode (buffered TXFIFO) and go into (data) receive */
void rf_data_mode()
{
    125e:	08 95       	ret

00001260 <rf_rx_set_serial>:
 * RX data is received through sampling the FIFO pin, timing is done using FIFOP 
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    1260:	08 95       	ret

00001262 <rf_tx_set_serial>:
 * to go up and down, then set next bit etc.
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    1262:	08 95       	ret

00001264 <rf_set_preamble_length>:
 * arg is equal to number of bytes - 1.
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    1264:	08 95       	ret

00001266 <rf_set_cca_mode>:
}


void rf_set_cca_mode(uint8_t mode)
{
    1266:	08 95       	ret

00001268 <rf_cc2591_tx_on>:
}


void rf_cc2591_tx_on()
{
	DPDS1	|= 0x3; 
    1268:	e7 e3       	ldi	r30, 0x37	; 55
    126a:	f1 e0       	ldi	r31, 0x01	; 1
    126c:	80 81       	ld	r24, Z
    126e:	83 60       	ori	r24, 0x03	; 3
    1270:	80 83       	st	Z, r24
	DDRG	|= 0x1;
    1272:	98 9a       	sbi	0x13, 0	; 19
	PORTG	|= 0x1;
    1274:	a0 9a       	sbi	0x14, 0	; 20
	DDRE	|= 0xE0;
    1276:	8d b1       	in	r24, 0x0d	; 13
    1278:	80 6e       	ori	r24, 0xE0	; 224
    127a:	8d b9       	out	0x0d, r24	; 13
	PORTE	|= 0xE0;
    127c:	8e b1       	in	r24, 0x0e	; 14
    127e:	80 6e       	ori	r24, 0xE0	; 224
    1280:	8e b9       	out	0x0e, r24	; 14
    1282:	08 95       	ret

00001284 <rf_cc2591_rx_on>:
    //nrk_spin_wait_us(12);
}

void rf_cc2591_rx_on()
{
	DPDS1	|= 0x3; 
    1284:	e7 e3       	ldi	r30, 0x37	; 55
    1286:	f1 e0       	ldi	r31, 0x01	; 1
    1288:	80 81       	ld	r24, Z
    128a:	83 60       	ori	r24, 0x03	; 3
    128c:	80 83       	st	Z, r24
	DDRG	|= 0x1;
    128e:	98 9a       	sbi	0x13, 0	; 19
	PORTG	&= ~(0x1);
    1290:	a0 98       	cbi	0x14, 0	; 20
	DDRE	|= 0xE0;
    1292:	8d b1       	in	r24, 0x0d	; 13
    1294:	80 6e       	ori	r24, 0xE0	; 224
    1296:	8d b9       	out	0x0d, r24	; 13
	PORTE	|= 0xE0;
    1298:	8e b1       	in	r24, 0x0e	; 14
    129a:	80 6e       	ori	r24, 0xE0	; 224
    129c:	8e b9       	out	0x0e, r24	; 14
    129e:	08 95       	ret

000012a0 <rf_glossy_interrupt>:
	curr_count = 0;
}
#endif

void rf_glossy_interrupt()
{
    12a0:	cf 92       	push	r12
    12a2:	df 92       	push	r13
    12a4:	ef 92       	push	r14
    12a6:	ff 92       	push	r15
    12a8:	0f 93       	push	r16
    12aa:	1f 93       	push	r17
    12ac:	cf 93       	push	r28
    12ae:	df 93       	push	r29
    12b0:	cd b7       	in	r28, 0x3d	; 61
    12b2:	de b7       	in	r29, 0x3e	; 62
    12b4:	27 97       	sbiw	r28, 0x07	; 7
    12b6:	0f b6       	in	r0, 0x3f	; 63
    12b8:	f8 94       	cli
    12ba:	de bf       	out	0x3e, r29	; 62
    12bc:	0f be       	out	0x3f, r0	; 63
    12be:	cd bf       	out	0x3d, r28	; 61
	nrk_int_disable();
    12c0:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>

	RF_RX_INFO rfRxInfo = *(rfSettings.pRxInfo);
    12c4:	e0 91 e3 0d 	lds	r30, 0x0DE3
    12c8:	f0 91 e4 0d 	lds	r31, 0x0DE4
    12cc:	c0 80       	ld	r12, Z
    12ce:	d3 80       	ldd	r13, Z+3	; 0x03
    12d0:	05 81       	ldd	r16, Z+5	; 0x05
    12d2:	16 81       	ldd	r17, Z+6	; 0x06
    12d4:	e0 84       	ldd	r14, Z+8	; 0x08
	RF_TX_INFO rfTxInfo;

	/* Grab packet */
	int err = rf_rx_packet_nonblock();
    12d6:	0e 94 da 07 	call	0xfb4	; 0xfb4 <rf_rx_packet_nonblock>
	if (err < 1) {
    12da:	18 16       	cp	r1, r24
    12dc:	1c f0       	brlt	.+6      	; 0x12e4 <rf_glossy_interrupt+0x44>
		printf("rf_rx_packet_nonblock failed]\r\n");
    12de:	87 e1       	ldi	r24, 0x17	; 23
    12e0:	93 e0       	ldi	r25, 0x03	; 3
    12e2:	06 c0       	rjmp	.+12     	; 0x12f0 <rf_glossy_interrupt+0x50>
		nrk_int_enable();
		return;
	}

	/* TTL should be the first byte of the payload */
	uint8_t ttl = rfRxInfo.pPayload[0];
    12e4:	f8 01       	movw	r30, r16
    12e6:	f0 80       	ld	r15, Z
	if (ttl == 0) {
    12e8:	f1 10       	cpse	r15, r1
    12ea:	07 c0       	rjmp	.+14     	; 0x12fa <rf_glossy_interrupt+0x5a>
#ifndef GLOSSY_TESTING
		printf("Packet is done bouncing around!\r\n\n");
    12ec:	86 e3       	ldi	r24, 0x36	; 54
    12ee:	93 e0       	ldi	r25, 0x03	; 3
    12f0:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
#endif
		nrk_int_enable();
    12f4:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
		return;
    12f8:	32 c0       	rjmp	.+100    	; 0x135e <rf_glossy_interrupt+0xbe>
	} else if (ttl == 5) {
    12fa:	f5 e0       	ldi	r31, 0x05	; 5
    12fc:	ff 12       	cpse	r15, r31
    12fe:	04 c0       	rjmp	.+8      	; 0x1308 <rf_glossy_interrupt+0x68>
#ifndef GLOSSY_TESTING
		printf("\n");
    1300:	8a e0       	ldi	r24, 0x0A	; 10
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	0e 94 41 29 	call	0x5282	; 0x5282 <putchar>

	/* Print packet information */
#ifndef GLOSSY_TESTING
	int8_t rssi = rfRxInfo.rssi;
	uint8_t snum = rfRxInfo.seqNumber;
	printf("SEQ:%4u\tTTL:%2d\tRSSI:%4d\tPayload: [%s]\r\n", 
    1308:	c8 01       	movw	r24, r16
    130a:	01 96       	adiw	r24, 0x01	; 1
    130c:	9f 93       	push	r25
    130e:	8f 93       	push	r24
    1310:	8e 2d       	mov	r24, r14
    1312:	99 27       	eor	r25, r25
    1314:	87 fd       	sbrc	r24, 7
    1316:	90 95       	com	r25
    1318:	9f 93       	push	r25
    131a:	ef 92       	push	r14
    131c:	1f 92       	push	r1
    131e:	ff 92       	push	r15
    1320:	1f 92       	push	r1
    1322:	cf 92       	push	r12
    1324:	88 e5       	ldi	r24, 0x58	; 88
    1326:	93 e0       	ldi	r25, 0x03	; 3
    1328:	9f 93       	push	r25
    132a:	8f 93       	push	r24
    132c:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
					snum, ttl, rssi, rfRxInfo.pPayload + 1);
#endif
	/* Copy pointer to payload and length */
	rfTxInfo.pPayload = rfRxInfo.pPayload;
    1330:	1d 83       	std	Y+5, r17	; 0x05
    1332:	0c 83       	std	Y+4, r16	; 0x04
	rfTxInfo.pPayload[0] = ttl - 1;
    1334:	fa 94       	dec	r15
    1336:	f8 01       	movw	r30, r16
    1338:	f0 82       	st	Z, r15
	rfTxInfo.length = rfRxInfo.length;
    133a:	db 82       	std	Y+3, r13	; 0x03
	rfTxInfo.cca = 0;
    133c:	1e 82       	std	Y+6, r1	; 0x06
	rfTxInfo.ackRequest = 0;
    133e:	1f 82       	std	Y+7, r1	; 0x07
	rfTxInfo.destAddr = 0xFFFF;
    1340:	8f ef       	ldi	r24, 0xFF	; 255
    1342:	9f ef       	ldi	r25, 0xFF	; 255
    1344:	9a 83       	std	Y+2, r25	; 0x02
    1346:	89 83       	std	Y+1, r24	; 0x01
		rf_tx_packet(&rfTxInfo);
	} else {
		nrk_int_enable();
	}
#else
	nrk_int_enable();
    1348:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
	rf_tx_packet(&rfTxInfo);
    134c:	ce 01       	movw	r24, r28
    134e:	01 96       	adiw	r24, 0x01	; 1
    1350:	0e 94 a8 07 	call	0xf50	; 0xf50 <rf_tx_packet>
#endif
	return;
    1354:	0f b6       	in	r0, 0x3f	; 63
    1356:	f8 94       	cli
    1358:	de bf       	out	0x3e, r29	; 62
    135a:	0f be       	out	0x3f, r0	; 63
    135c:	cd bf       	out	0x3d, r28	; 61
}
    135e:	27 96       	adiw	r28, 0x07	; 7
    1360:	0f b6       	in	r0, 0x3f	; 63
    1362:	f8 94       	cli
    1364:	de bf       	out	0x3e, r29	; 62
    1366:	0f be       	out	0x3f, r0	; 63
    1368:	cd bf       	out	0x3d, r28	; 61
    136a:	df 91       	pop	r29
    136c:	cf 91       	pop	r28
    136e:	1f 91       	pop	r17
    1370:	0f 91       	pop	r16
    1372:	ff 90       	pop	r15
    1374:	ef 90       	pop	r14
    1376:	df 90       	pop	r13
    1378:	cf 90       	pop	r12
    137a:	08 95       	ret

0000137c <__vector_60>:
	return NRK_OK;
}


SIGNAL(TRX24_RX_END_vect)
{	
    137c:	1f 92       	push	r1
    137e:	0f 92       	push	r0
    1380:	0f b6       	in	r0, 0x3f	; 63
    1382:	0f 92       	push	r0
    1384:	11 24       	eor	r1, r1
    1386:	0b b6       	in	r0, 0x3b	; 59
    1388:	0f 92       	push	r0
    138a:	2f 93       	push	r18
    138c:	3f 93       	push	r19
    138e:	4f 93       	push	r20
    1390:	5f 93       	push	r21
    1392:	6f 93       	push	r22
    1394:	7f 93       	push	r23
    1396:	8f 93       	push	r24
    1398:	9f 93       	push	r25
    139a:	af 93       	push	r26
    139c:	bf 93       	push	r27
    139e:	ef 93       	push	r30
    13a0:	ff 93       	push	r31
	uint8_t i, *byte_ptr = &TRXFBST;

	/* Verbose mode print block */
	vprintf("RX_END IRQ!\r\n");	
	for(i=0; i<TST_RX_LENGTH; i++){
    13a2:	80 e0       	ldi	r24, 0x00	; 0
    13a4:	90 91 7b 01 	lds	r25, 0x017B
    13a8:	89 17       	cp	r24, r25
    13aa:	10 f4       	brcc	.+4      	; 0x13b0 <__vector_60+0x34>
    13ac:	8f 5f       	subi	r24, 0xFF	; 255
    13ae:	fa cf       	rjmp	.-12     	; 0x13a4 <__vector_60+0x28>
		if(((i+1) % 16) == 0)
			vprintf("\r\n");
	}
	vprintf("\r\n");

	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    13b0:	80 91 46 01 	lds	r24, 0x0146
    13b4:	87 ff       	sbrs	r24, 7
    13b6:	04 c0       	rjmp	.+8      	; 0x13c0 <__vector_60+0x44>
		rx_ready = 1;
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	80 93 24 0e 	sts	0x0E24, r24
    13be:	04 c0       	rjmp	.+8      	; 0x13c8 <__vector_60+0x4c>
	} else {
		printf("RX end failed checksum!\r\n");
    13c0:	81 e8       	ldi	r24, 0x81	; 129
    13c2:	93 e0       	ldi	r25, 0x03	; 3
    13c4:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
	}
	IRQ_STATUS = (1 << RX_END);
    13c8:	88 e0       	ldi	r24, 0x08	; 8
    13ca:	80 93 4f 01 	sts	0x014F, r24
	
	if((PHY_RSSI >> RX_CRC_VALID) & 0x1) {
    13ce:	80 91 46 01 	lds	r24, 0x0146
    13d2:	87 ff       	sbrs	r24, 7
    13d4:	05 c0       	rjmp	.+10     	; 0x13e0 <__vector_60+0x64>
		if (use_glossy) rf_glossy_interrupt();
    13d6:	80 91 e0 0d 	lds	r24, 0x0DE0
    13da:	81 11       	cpse	r24, r1
    13dc:	0e 94 50 09 	call	0x12a0	; 0x12a0 <rf_glossy_interrupt>
	}

	if(rx_end_func)
    13e0:	e0 91 f1 03 	lds	r30, 0x03F1
    13e4:	f0 91 f2 03 	lds	r31, 0x03F2
    13e8:	30 97       	sbiw	r30, 0x00	; 0
    13ea:	09 f0       	breq	.+2      	; 0x13ee <__vector_60+0x72>
		rx_end_func();
    13ec:	09 95       	icall

	return;
}
    13ee:	ff 91       	pop	r31
    13f0:	ef 91       	pop	r30
    13f2:	bf 91       	pop	r27
    13f4:	af 91       	pop	r26
    13f6:	9f 91       	pop	r25
    13f8:	8f 91       	pop	r24
    13fa:	7f 91       	pop	r23
    13fc:	6f 91       	pop	r22
    13fe:	5f 91       	pop	r21
    1400:	4f 91       	pop	r20
    1402:	3f 91       	pop	r19
    1404:	2f 91       	pop	r18
    1406:	0f 90       	pop	r0
    1408:	0b be       	out	0x3b, r0	; 59
    140a:	0f 90       	pop	r0
    140c:	0f be       	out	0x3f, r0	; 63
    140e:	0f 90       	pop	r0
    1410:	1f 90       	pop	r1
    1412:	18 95       	reti

00001414 <aes_setkey>:


/* AES encryption and decryption */

void aes_setkey(uint8_t *key)
{
    1414:	e5 ef       	ldi	r30, 0xF5	; 245
    1416:	fd e0       	ldi	r31, 0x0D	; 13
    1418:	dc 01       	movw	r26, r24
   uint8_t i;

   for(i=0; i<16; i++){
      ekey[i] = key[i];
    141a:	8c 91       	ld	r24, X
    141c:	81 93       	st	Z+, r24
      AES_KEY = key[i];
    141e:	8d 91       	ld	r24, X+
    1420:	80 93 3f 01 	sts	0x013F, r24

void aes_setkey(uint8_t *key)
{
   uint8_t i;

   for(i=0; i<16; i++){
    1424:	8e e0       	ldi	r24, 0x0E	; 14
    1426:	e5 30       	cpi	r30, 0x05	; 5
    1428:	f8 07       	cpc	r31, r24
    142a:	b9 f7       	brne	.-18     	; 0x141a <aes_setkey+0x6>
    142c:	80 e1       	ldi	r24, 0x10	; 16
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
      AES_STATE = 0x00;
    142e:	10 92 3e 01 	sts	0x013E, r1
    1432:	81 50       	subi	r24, 0x01	; 1

   for(i=0; i<16; i++){
      ekey[i] = key[i];
      AES_KEY = key[i];
   }
   for(i=0; i<16; i++){
    1434:	e1 f7       	brne	.-8      	; 0x142e <aes_setkey+0x1a>
      AES_STATE = 0x00;
   }
   AES_CTRL = (1 << AES_REQUEST);
    1436:	80 e8       	ldi	r24, 0x80	; 128
    1438:	80 93 3c 01 	sts	0x013C, r24

   while(!(AES_STATUS & (1 << AES_DONE))){
    143c:	80 91 3d 01 	lds	r24, 0x013D
    1440:	80 ff       	sbrs	r24, 0
    1442:	fc cf       	rjmp	.-8      	; 0x143c <aes_setkey+0x28>
    1444:	ee e0       	ldi	r30, 0x0E	; 14
    1446:	fe e0       	ldi	r31, 0x0E	; 14
      continue;
   }
   for(i=0; i<16; i++){
      dkey[i] = AES_KEY;
    1448:	80 91 3f 01 	lds	r24, 0x013F
    144c:	81 93       	st	Z+, r24
   AES_CTRL = (1 << AES_REQUEST);

   while(!(AES_STATUS & (1 << AES_DONE))){
      continue;
   }
   for(i=0; i<16; i++){
    144e:	8e e0       	ldi	r24, 0x0E	; 14
    1450:	ee 31       	cpi	r30, 0x1E	; 30
    1452:	f8 07       	cpc	r31, r24
    1454:	c9 f7       	brne	.-14     	; 0x1448 <aes_setkey+0x34>
      dkey[i] = AES_KEY;
   }
}
    1456:	08 95       	ret

00001458 <aes_encrypt>:


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    1458:	cf 93       	push	r28
   uint8_t i, j;

   if(len==0 || len%16!=0)
    145a:	66 23       	and	r22, r22
    145c:	09 f4       	brne	.+2      	; 0x1460 <aes_encrypt+0x8>
    145e:	47 c0       	rjmp	.+142    	; 0x14ee <aes_encrypt+0x96>
    1460:	26 2f       	mov	r18, r22
    1462:	2f 70       	andi	r18, 0x0F	; 15
    1464:	09 f0       	breq	.+2      	; 0x1468 <aes_encrypt+0x10>
    1466:	43 c0       	rjmp	.+134    	; 0x14ee <aes_encrypt+0x96>
    1468:	e5 ef       	ldi	r30, 0xF5	; 245
    146a:	fd e0       	ldi	r31, 0x0D	; 13
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];
    146c:	21 91       	ld	r18, Z+
    146e:	20 93 3f 01 	sts	0x013F, r18
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    1472:	2e e0       	ldi	r18, 0x0E	; 14
    1474:	e5 30       	cpi	r30, 0x05	; 5
    1476:	f2 07       	cpc	r31, r18
    1478:	c9 f7       	brne	.-14     	; 0x146c <aes_encrypt+0x14>
    147a:	a0 e0       	ldi	r26, 0x00	; 0
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    147c:	70 e0       	ldi	r23, 0x00	; 0
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    147e:	b0 e2       	ldi	r27, 0x20	; 32
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    1480:	20 e1       	ldi	r18, 0x10	; 16
    1482:	a2 9f       	mul	r26, r18
    1484:	a0 01       	movw	r20, r0
    1486:	11 24       	eor	r1, r1
    1488:	46 17       	cp	r20, r22
    148a:	57 07       	cpc	r21, r23
    148c:	74 f5       	brge	.+92     	; 0x14ea <aes_encrypt+0x92>
      if(i==0)
    148e:	a1 11       	cpse	r26, r1
    1490:	03 c0       	rjmp	.+6      	; 0x1498 <aes_encrypt+0x40>
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
    1492:	10 92 3c 01 	sts	0x013C, r1
    1496:	02 c0       	rjmp	.+4      	; 0x149c <aes_encrypt+0x44>
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
    1498:	b0 93 3c 01 	sts	0x013C, r27
   }
}


uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
    149c:	20 e0       	ldi	r18, 0x00	; 0
    149e:	30 e0       	ldi	r19, 0x00	; 0
    14a0:	48 0f       	add	r20, r24
    14a2:	59 1f       	adc	r21, r25
    14a4:	fa 01       	movw	r30, r20
    14a6:	e2 0f       	add	r30, r18
    14a8:	f3 1f       	adc	r31, r19
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    14aa:	e0 81       	ld	r30, Z
    14ac:	e0 93 3e 01 	sts	0x013E, r30
    14b0:	2f 5f       	subi	r18, 0xFF	; 255
    14b2:	3f 4f       	sbci	r19, 0xFF	; 255
      if(i==0)
         AES_CTRL = (0 << AES_MODE) | (0 << AES_DIR);
      else
         AES_CTRL = (1 << AES_MODE) | (0 << AES_DIR);
      
      for(j=0; j<16; j++)
    14b4:	20 31       	cpi	r18, 0x10	; 16
    14b6:	31 05       	cpc	r19, r1
    14b8:	a9 f7       	brne	.-22     	; 0x14a4 <aes_encrypt+0x4c>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    14ba:	20 91 3c 01 	lds	r18, 0x013C
    14be:	20 68       	ori	r18, 0x80	; 128
    14c0:	20 93 3c 01 	sts	0x013C, r18
      while(!(AES_STATUS & (1 << AES_DONE)))
    14c4:	20 91 3d 01 	lds	r18, 0x013D
    14c8:	20 ff       	sbrs	r18, 0
    14ca:	fc cf       	rjmp	.-8      	; 0x14c4 <aes_encrypt+0x6c>
    14cc:	20 e0       	ldi	r18, 0x00	; 0
    14ce:	30 e0       	ldi	r19, 0x00	; 0
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
    14d0:	c0 91 3e 01 	lds	r28, 0x013E
    14d4:	fa 01       	movw	r30, r20
    14d6:	e2 0f       	add	r30, r18
    14d8:	f3 1f       	adc	r31, r19
    14da:	c0 83       	st	Z, r28
    14dc:	2f 5f       	subi	r18, 0xFF	; 255
    14de:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
    14e0:	20 31       	cpi	r18, 0x10	; 16
    14e2:	31 05       	cpc	r19, r1
    14e4:	a9 f7       	brne	.-22     	; 0x14d0 <aes_encrypt+0x78>
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = ekey[i];

   for(i=0; 16*i<len; i++){ 
    14e6:	af 5f       	subi	r26, 0xFF	; 255
    14e8:	cb cf       	rjmp	.-106    	; 0x1480 <aes_encrypt+0x28>
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
    14ea:	80 e0       	ldi	r24, 0x00	; 0
    14ec:	01 c0       	rjmp	.+2      	; 0x14f0 <aes_encrypt+0x98>
uint8_t aes_encrypt(uint8_t *data, uint8_t len)
{
   uint8_t i, j;

   if(len==0 || len%16!=0)
      return 1;
    14ee:	81 e0       	ldi	r24, 0x01	; 1
         continue;
      for(j=0; j<16; j++)
         data[16*i+j] = AES_STATE;
   }
   return 0;
}
    14f0:	cf 91       	pop	r28
    14f2:	08 95       	ret

000014f4 <aes_decrypt>:

uint8_t aes_decrypt(uint8_t *data, uint8_t len)
{
    14f4:	0f 93       	push	r16
    14f6:	1f 93       	push	r17
    14f8:	cf 93       	push	r28
    14fa:	df 93       	push	r29
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
    14fc:	61 30       	cpi	r22, 0x01	; 1
    14fe:	09 f4       	brne	.+2      	; 0x1502 <aes_decrypt+0xe>
    1500:	4f c0       	rjmp	.+158    	; 0x15a0 <aes_decrypt+0xac>
    1502:	26 2f       	mov	r18, r22
    1504:	2f 70       	andi	r18, 0x0F	; 15
    1506:	09 f0       	breq	.+2      	; 0x150a <aes_decrypt+0x16>
    1508:	4b c0       	rjmp	.+150    	; 0x15a0 <aes_decrypt+0xac>
    150a:	ee e0       	ldi	r30, 0x0E	; 14
    150c:	fe e0       	ldi	r31, 0x0E	; 14
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];
    150e:	21 91       	ld	r18, Z+
    1510:	20 93 3f 01 	sts	0x013F, r18
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;

   for(i=0; i<16; i++)
    1514:	2e e0       	ldi	r18, 0x0E	; 14
    1516:	ee 31       	cpi	r30, 0x1E	; 30
    1518:	f2 07       	cpc	r31, r18
    151a:	c9 f7       	brne	.-14     	; 0x150e <aes_decrypt+0x1a>
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    151c:	62 95       	swap	r22
    151e:	6f 70       	andi	r22, 0x0F	; 15
    1520:	61 50       	subi	r22, 0x01	; 1
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    1522:	08 e0       	ldi	r16, 0x08	; 8
      return 1;

   for(i=0; i<16; i++)
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
    1524:	6f 3f       	cpi	r22, 0xFF	; 255
    1526:	d1 f1       	breq	.+116    	; 0x159c <aes_decrypt+0xa8>
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
    1528:	00 93 3c 01 	sts	0x013C, r16
      
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
    152c:	20 e1       	ldi	r18, 0x10	; 16
    152e:	62 02       	muls	r22, r18
    1530:	a0 01       	movw	r20, r0
    1532:	11 24       	eor	r1, r1
    1534:	20 e0       	ldi	r18, 0x00	; 0
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	fc 01       	movw	r30, r24
    153a:	e4 0f       	add	r30, r20
    153c:	f5 1f       	adc	r31, r21
    153e:	df 01       	movw	r26, r30
    1540:	a2 0f       	add	r26, r18
    1542:	b3 1f       	adc	r27, r19
    1544:	7c 91       	ld	r23, X
    1546:	70 93 3e 01 	sts	0x013E, r23
    154a:	2f 5f       	subi	r18, 0xFF	; 255
    154c:	3f 4f       	sbci	r19, 0xFF	; 255
      AES_KEY = dkey[i];

   for(i=(len/16)-1; i>=0; i--){ 
      AES_CTRL = (0 << AES_MODE) | (1 << AES_DIR);
      
      for(j=0; j<16; j++)
    154e:	20 31       	cpi	r18, 0x10	; 16
    1550:	31 05       	cpc	r19, r1
    1552:	a9 f7       	brne	.-22     	; 0x153e <aes_decrypt+0x4a>
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
    1554:	20 91 3c 01 	lds	r18, 0x013C
    1558:	20 68       	ori	r18, 0x80	; 128
    155a:	20 93 3c 01 	sts	0x013C, r18
      while(!(AES_STATUS & (1 << AES_DONE)))
    155e:	20 91 3d 01 	lds	r18, 0x013D
    1562:	20 ff       	sbrs	r18, 0
    1564:	fc cf       	rjmp	.-8      	; 0x155e <aes_decrypt+0x6a>
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
    1566:	40 51       	subi	r20, 0x10	; 16
    1568:	51 09       	sbc	r21, r1
    156a:	20 e0       	ldi	r18, 0x00	; 0
    156c:	30 e0       	ldi	r19, 0x00	; 0
    156e:	48 0f       	add	r20, r24
    1570:	59 1f       	adc	r21, r25
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
         data[16*i+j] = AES_STATE;
    1572:	10 91 3e 01 	lds	r17, 0x013E
    1576:	df 01       	movw	r26, r30
    1578:	a2 0f       	add	r26, r18
    157a:	b3 1f       	adc	r27, r19
    157c:	1c 93       	st	X, r17
         if(i!=0)
    157e:	66 23       	and	r22, r22
    1580:	31 f0       	breq	.+12     	; 0x158e <aes_decrypt+0x9a>
    1582:	ea 01       	movw	r28, r20
    1584:	c2 0f       	add	r28, r18
    1586:	d3 1f       	adc	r29, r19
            data[16*i+j] ^= data[16*(i-1)+j];
    1588:	78 81       	ld	r23, Y
    158a:	71 27       	eor	r23, r17
    158c:	7c 93       	st	X, r23
    158e:	2f 5f       	subi	r18, 0xFF	; 255
    1590:	3f 4f       	sbci	r19, 0xFF	; 255
      for(j=0; j<16; j++)
         AES_STATE = data[16*i+j];
      AES_CTRL |= (1 << AES_REQUEST);
      while(!(AES_STATUS & (1 << AES_DONE)))
         continue;
      for(j=0; j<16; j++){
    1592:	20 31       	cpi	r18, 0x10	; 16
    1594:	31 05       	cpc	r19, r1
    1596:	69 f7       	brne	.-38     	; 0x1572 <aes_decrypt+0x7e>
    1598:	61 50       	subi	r22, 0x01	; 1
    159a:	c4 cf       	rjmp	.-120    	; 0x1524 <aes_decrypt+0x30>
         data[16*i+j] = AES_STATE;
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
    159c:	80 e0       	ldi	r24, 0x00	; 0
    159e:	01 c0       	rjmp	.+2      	; 0x15a2 <aes_decrypt+0xae>
{
   int8_t i;
   uint8_t j;

   if(len==1 || len%16!=0)
      return 1;
    15a0:	81 e0       	ldi	r24, 0x01	; 1
         if(i!=0)
            data[16*i+j] ^= data[16*(i-1)+j];
      }
   }
   return 0;
}
    15a2:	df 91       	pop	r29
    15a4:	cf 91       	pop	r28
    15a6:	1f 91       	pop	r17
    15a8:	0f 91       	pop	r16
    15aa:	08 95       	ret

000015ac <putc0>:
}
*/

void putc0(char x)
{
     UART0_WAIT_AND_SEND(x);
    15ac:	90 91 c0 00 	lds	r25, 0x00C0
    15b0:	95 ff       	sbrs	r25, 5
    15b2:	fc cf       	rjmp	.-8      	; 0x15ac <putc0>
    15b4:	90 91 c0 00 	lds	r25, 0x00C0
    15b8:	9f 7d       	andi	r25, 0xDF	; 223
    15ba:	90 93 c0 00 	sts	0x00C0, r25
    15be:	80 93 c6 00 	sts	0x00C6, r24
    15c2:	08 95       	ret

000015c4 <__vector_25>:
static uint16_t uart_rx_buf_start,uart_rx_buf_end;
static char uart_rx_buf[MAX_RX_UART_BUF];
static nrk_sig_t uart_rx_signal;

SIGNAL(USART0_RX_vect)
{
    15c4:	1f 92       	push	r1
    15c6:	0f 92       	push	r0
    15c8:	0f b6       	in	r0, 0x3f	; 63
    15ca:	0f 92       	push	r0
    15cc:	11 24       	eor	r1, r1
    15ce:	0b b6       	in	r0, 0x3b	; 59
    15d0:	0f 92       	push	r0
    15d2:	2f 93       	push	r18
    15d4:	3f 93       	push	r19
    15d6:	4f 93       	push	r20
    15d8:	5f 93       	push	r21
    15da:	6f 93       	push	r22
    15dc:	7f 93       	push	r23
    15de:	8f 93       	push	r24
    15e0:	9f 93       	push	r25
    15e2:	af 93       	push	r26
    15e4:	bf 93       	push	r27
    15e6:	ef 93       	push	r30
    15e8:	ff 93       	push	r31
char c;
uint8_t sig;
// cli();
DISABLE_UART0_RX_INT();
    15ea:	80 91 c1 00 	lds	r24, 0x00C1
    15ee:	8f 77       	andi	r24, 0x7F	; 127
    15f0:	80 93 c1 00 	sts	0x00C1, r24
   UART0_WAIT_AND_RECEIVE(c);
    15f4:	80 91 c0 00 	lds	r24, 0x00C0
    15f8:	87 ff       	sbrs	r24, 7
    15fa:	fc cf       	rjmp	.-8      	; 0x15f4 <__vector_25+0x30>
    15fc:	80 91 c0 00 	lds	r24, 0x00C0
    1600:	8f 77       	andi	r24, 0x7F	; 127
    1602:	80 93 c0 00 	sts	0x00C0, r24
    1606:	20 91 c6 00 	lds	r18, 0x00C6
   uart_rx_buf[uart_rx_buf_end]=c;
    160a:	80 91 f6 04 	lds	r24, 0x04F6
    160e:	90 91 f7 04 	lds	r25, 0x04F7
    1612:	fc 01       	movw	r30, r24
    1614:	ea 50       	subi	r30, 0x0A	; 10
    1616:	fc 4f       	sbci	r31, 0xFC	; 252
    1618:	20 83       	st	Z, r18
   //if(uart_rx_buf_end==uart_rx_buf_start) sig=1; else sig=0;
   uart_rx_buf_end++;
    161a:	01 96       	adiw	r24, 0x01	; 1
   //if(uart_rx_buf_end==uart_rx_buf_start) nrk_kprintf(PSTR("Buf overflow!\r\n" ));
   if(uart_rx_buf_end==MAX_RX_UART_BUF) {
    161c:	81 15       	cp	r24, r1
    161e:	21 e0       	ldi	r18, 0x01	; 1
    1620:	92 07       	cpc	r25, r18
    1622:	29 f0       	breq	.+10     	; 0x162e <__vector_25+0x6a>
// cli();
DISABLE_UART0_RX_INT();
   UART0_WAIT_AND_RECEIVE(c);
   uart_rx_buf[uart_rx_buf_end]=c;
   //if(uart_rx_buf_end==uart_rx_buf_start) sig=1; else sig=0;
   uart_rx_buf_end++;
    1624:	90 93 f7 04 	sts	0x04F7, r25
    1628:	80 93 f6 04 	sts	0x04F6, r24
    162c:	04 c0       	rjmp	.+8      	; 0x1636 <__vector_25+0x72>
   //if(uart_rx_buf_end==uart_rx_buf_start) nrk_kprintf(PSTR("Buf overflow!\r\n" ));
   if(uart_rx_buf_end==MAX_RX_UART_BUF) {
	   uart_rx_buf_end=0;
    162e:	10 92 f7 04 	sts	0x04F7, r1
    1632:	10 92 f6 04 	sts	0x04F6, r1
		   }
   nrk_event_signal(uart_rx_signal);
    1636:	80 91 f5 03 	lds	r24, 0x03F5
    163a:	0e 94 38 15 	call	0x2a70	; 0x2a70 <nrk_event_signal>
CLEAR_UART0_RX_INT();
    163e:	80 91 c0 00 	lds	r24, 0x00C0
    1642:	8f 77       	andi	r24, 0x7F	; 127
    1644:	80 93 c0 00 	sts	0x00C0, r24
ENABLE_UART0_RX_INT();
    1648:	80 91 c1 00 	lds	r24, 0x00C1
    164c:	80 68       	ori	r24, 0x80	; 128
    164e:	80 93 c1 00 	sts	0x00C1, r24
// sei();
}
    1652:	ff 91       	pop	r31
    1654:	ef 91       	pop	r30
    1656:	bf 91       	pop	r27
    1658:	af 91       	pop	r26
    165a:	9f 91       	pop	r25
    165c:	8f 91       	pop	r24
    165e:	7f 91       	pop	r23
    1660:	6f 91       	pop	r22
    1662:	5f 91       	pop	r21
    1664:	4f 91       	pop	r20
    1666:	3f 91       	pop	r19
    1668:	2f 91       	pop	r18
    166a:	0f 90       	pop	r0
    166c:	0b be       	out	0x3b, r0	; 59
    166e:	0f 90       	pop	r0
    1670:	0f be       	out	0x3f, r0	; 63
    1672:	0f 90       	pop	r0
    1674:	1f 90       	pop	r1
    1676:	18 95       	reti

00001678 <nrk_uart_data_ready>:
   return tmp;
}

uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==0)
    1678:	81 11       	cpse	r24, r1
    167a:	0d c0       	rjmp	.+26     	; 0x1696 <nrk_uart_data_ready+0x1e>
        {
        //if( UCSR0A & BM(RXC0) ) return 1;
	if(uart_rx_buf_start!=uart_rx_buf_end) return 1;
    167c:	20 91 f8 04 	lds	r18, 0x04F8
    1680:	30 91 f9 04 	lds	r19, 0x04F9
    1684:	80 91 f6 04 	lds	r24, 0x04F6
    1688:	90 91 f7 04 	lds	r25, 0x04F7
    168c:	28 17       	cp	r18, r24
    168e:	39 07       	cpc	r19, r25
    1690:	41 f4       	brne	.+16     	; 0x16a2 <nrk_uart_data_ready+0x2a>
if(uart_num==1)
	{
        if( UCSR1A & BM(RXC1) ) return 1;
	//if(uart_rx_buf_start!=uart_rx_buf_end) return 1;
	}
return 0;
    1692:	80 e0       	ldi	r24, 0x00	; 0
    1694:	08 95       	ret
if(uart_num==0)
        {
        //if( UCSR0A & BM(RXC0) ) return 1;
	if(uart_rx_buf_start!=uart_rx_buf_end) return 1;
        }
if(uart_num==1)
    1696:	81 30       	cpi	r24, 0x01	; 1
    1698:	e1 f7       	brne	.-8      	; 0x1692 <nrk_uart_data_ready+0x1a>
	{
        if( UCSR1A & BM(RXC1) ) return 1;
    169a:	80 91 c8 00 	lds	r24, 0x00C8
    169e:	87 ff       	sbrs	r24, 7
    16a0:	f8 cf       	rjmp	.-16     	; 0x1692 <nrk_uart_data_ready+0x1a>
uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
if(uart_num==0)
        {
        //if( UCSR0A & BM(RXC0) ) return 1;
	if(uart_rx_buf_start!=uart_rx_buf_end) return 1;
    16a2:	81 e0       	ldi	r24, 0x01	; 1
	{
        if( UCSR1A & BM(RXC1) ) return 1;
	//if(uart_rx_buf_start!=uart_rx_buf_end) return 1;
	}
return 0;
}
    16a4:	08 95       	ret

000016a6 <nrk_uart_rx_signal_get>:

nrk_sig_t nrk_uart_rx_signal_get()
{
   if(uart_rx_signal==NRK_ERROR) nrk_error_add(NRK_SIGNAL_CREATE_ERROR);
    16a6:	80 91 f5 03 	lds	r24, 0x03F5
    16aa:	8f 3f       	cpi	r24, 0xFF	; 255
    16ac:	19 f4       	brne	.+6      	; 0x16b4 <nrk_uart_rx_signal_get+0xe>
    16ae:	8e e0       	ldi	r24, 0x0E	; 14
    16b0:	0e 94 27 12 	call	0x244e	; 0x244e <nrk_error_add>
   return uart_rx_signal;
}
    16b4:	80 91 f5 03 	lds	r24, 0x03F5
    16b8:	08 95       	ret

000016ba <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    16ba:	cf 93       	push	r28
    16bc:	df 93       	push	r29
 char c;
   while((c=pgm_read_byte(addr++)))
    16be:	fc 01       	movw	r30, r24
    16c0:	24 91       	lpm	r18, Z
    16c2:	ec 01       	movw	r28, r24
    16c4:	21 96       	adiw	r28, 0x01	; 1
    16c6:	22 23       	and	r18, r18
    16c8:	51 f0       	breq	.+20     	; 0x16de <nrk_kprintf+0x24>
        putchar(c);
    16ca:	60 91 ba 0f 	lds	r22, 0x0FBA
    16ce:	70 91 bb 0f 	lds	r23, 0x0FBB
    16d2:	82 2f       	mov	r24, r18
    16d4:	90 e0       	ldi	r25, 0x00	; 0
    16d6:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
    16da:	ce 01       	movw	r24, r28
    16dc:	f0 cf       	rjmp	.-32     	; 0x16be <nrk_kprintf+0x4>
}
    16de:	df 91       	pop	r29
    16e0:	cf 91       	pop	r28
    16e2:	08 95       	ret

000016e4 <getc0>:
char getc0()
{
char tmp;
int8_t v;

if(uart_rx_buf_start==uart_rx_buf_end) { v=nrk_event_wait(uart_rx_signal); }
    16e4:	20 91 f8 04 	lds	r18, 0x04F8
    16e8:	30 91 f9 04 	lds	r19, 0x04F9
    16ec:	80 91 f6 04 	lds	r24, 0x04F6
    16f0:	90 91 f7 04 	lds	r25, 0x04F7
    16f4:	28 17       	cp	r18, r24
    16f6:	39 07       	cpc	r19, r25
    16f8:	49 f4       	brne	.+18     	; 0x170c <getc0+0x28>
    16fa:	60 91 f5 03 	lds	r22, 0x03F5
    16fe:	77 27       	eor	r23, r23
    1700:	67 fd       	sbrc	r22, 7
    1702:	70 95       	com	r23
    1704:	87 2f       	mov	r24, r23
    1706:	97 2f       	mov	r25, r23
    1708:	0e 94 ad 15 	call	0x2b5a	; 0x2b5a <nrk_event_wait>
if(v==NRK_ERROR ) nrk_kprintf(PSTR("uart rx sig failed\r\n" ));
    170c:	6f 3f       	cpi	r22, 0xFF	; 255
    170e:	21 f4       	brne	.+8      	; 0x1718 <getc0+0x34>
    1710:	84 eb       	ldi	r24, 0xB4	; 180
    1712:	91 e0       	ldi	r25, 0x01	; 1
    1714:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <nrk_kprintf>
   tmp=uart_rx_buf[uart_rx_buf_start];
    1718:	20 91 f8 04 	lds	r18, 0x04F8
    171c:	30 91 f9 04 	lds	r19, 0x04F9
    1720:	f9 01       	movw	r30, r18
    1722:	ea 50       	subi	r30, 0x0A	; 10
    1724:	fc 4f       	sbci	r31, 0xFC	; 252
    1726:	80 81       	ld	r24, Z
   uart_rx_buf_start++;
    1728:	2f 5f       	subi	r18, 0xFF	; 255
    172a:	3f 4f       	sbci	r19, 0xFF	; 255
   if(uart_rx_buf_start>=MAX_RX_UART_BUF) { uart_rx_buf_start=0; }
    172c:	2f 3f       	cpi	r18, 0xFF	; 255
    172e:	31 05       	cpc	r19, r1
    1730:	09 f0       	breq	.+2      	; 0x1734 <getc0+0x50>
    1732:	28 f4       	brcc	.+10     	; 0x173e <getc0+0x5a>
int8_t v;

if(uart_rx_buf_start==uart_rx_buf_end) { v=nrk_event_wait(uart_rx_signal); }
if(v==NRK_ERROR ) nrk_kprintf(PSTR("uart rx sig failed\r\n" ));
   tmp=uart_rx_buf[uart_rx_buf_start];
   uart_rx_buf_start++;
    1734:	30 93 f9 04 	sts	0x04F9, r19
    1738:	20 93 f8 04 	sts	0x04F8, r18
    173c:	08 95       	ret
   if(uart_rx_buf_start>=MAX_RX_UART_BUF) { uart_rx_buf_start=0; }
    173e:	10 92 f9 04 	sts	0x04F9, r1
    1742:	10 92 f8 04 	sts	0x04F8, r1

   return tmp;
}
    1746:	08 95       	ret

00001748 <PORT_INIT>:

#ifdef SPI_SS_PULLUP
        DDRB  = BM(MOSI) | BM(SCK) | BM(SPI_SS);  
        PORTB = BM(MOSI) | BM(SCK) | BM(SPI_SS); 
#else
        DDRB  = BM(MOSI) | BM(SCK);  
    1748:	86 e0       	ldi	r24, 0x06	; 6
    174a:	84 b9       	out	0x04, r24	; 4
        PORTB = BM(MOSI) | BM(SCK); 
    174c:	85 b9       	out	0x05, r24	; 5
#endif
        DDRD  = BM(LED_0) | BM(LED_1) | BM(LED_2) | BM(LED_3) |  BM(UART1_TXD) ; 
    174e:	88 ef       	ldi	r24, 0xF8	; 248
    1750:	8a b9       	out	0x0a, r24	; 10
	PORTD = BM(LED_0)|BM(LED_1)|BM(LED_2)|BM(LED_3);
    1752:	80 ef       	ldi	r24, 0xF0	; 240
    1754:	8b b9       	out	0x0b, r24	; 11
        DDRE = BM(UART0_TXD); 
    1756:	82 e0       	ldi	r24, 0x02	; 2
    1758:	8d b9       	out	0x0d, r24	; 13
    175a:	08 95       	ret

0000175c <nrk_setup_ports>:
        putchar(c);
}

void nrk_setup_ports()
{
PORT_INIT();
    175c:	0c 94 a4 0b 	jmp	0x1748	; 0x1748 <PORT_INIT>

00001760 <nrk_gpio_set>:
//-------------------------------
// GPIO handling functions

int8_t nrk_gpio_set(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    1760:	8f 3f       	cpi	r24, 0xFF	; 255
    1762:	09 f4       	brne	.+2      	; 0x1766 <nrk_gpio_set+0x6>
    1764:	5c c0       	rjmp	.+184    	; 0x181e <nrk_gpio_set+0xbe>
        switch (pin & 0x07) {
    1766:	48 2f       	mov	r20, r24
    1768:	47 70       	andi	r20, 0x07	; 7
    176a:	50 e0       	ldi	r21, 0x00	; 0
    176c:	47 30       	cpi	r20, 0x07	; 7
    176e:	51 05       	cpc	r21, r1
    1770:	08 f0       	brcs	.+2      	; 0x1774 <nrk_gpio_set+0x14>
    1772:	55 c0       	rjmp	.+170    	; 0x181e <nrk_gpio_set+0xbe>
    1774:	fa 01       	movw	r30, r20
    1776:	e0 57       	subi	r30, 0x70	; 112
    1778:	ff 4f       	sbci	r31, 0xFF	; 255
    177a:	86 95       	lsr	r24
    177c:	86 95       	lsr	r24
    177e:	86 95       	lsr	r24
    1780:	0c 94 34 28 	jmp	0x5068	; 0x5068 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1784:	92 b1       	in	r25, 0x02	; 2
    1786:	21 e0       	ldi	r18, 0x01	; 1
    1788:	30 e0       	ldi	r19, 0x00	; 0
    178a:	08 2e       	mov	r0, r24
    178c:	01 c0       	rjmp	.+2      	; 0x1790 <nrk_gpio_set+0x30>
    178e:	22 0f       	add	r18, r18
    1790:	0a 94       	dec	r0
    1792:	ea f7       	brpl	.-6      	; 0x178e <nrk_gpio_set+0x2e>
    1794:	92 2b       	or	r25, r18
    1796:	92 b9       	out	0x02, r25	; 2
    1798:	40 c0       	rjmp	.+128    	; 0x181a <nrk_gpio_set+0xba>
                case NRK_PORTB:
                        do { PORTB |= BM((pin & 0xF8) >> 3); } while(0); break; 
    179a:	95 b1       	in	r25, 0x05	; 5
    179c:	21 e0       	ldi	r18, 0x01	; 1
    179e:	30 e0       	ldi	r19, 0x00	; 0
    17a0:	08 2e       	mov	r0, r24
    17a2:	01 c0       	rjmp	.+2      	; 0x17a6 <nrk_gpio_set+0x46>
    17a4:	22 0f       	add	r18, r18
    17a6:	0a 94       	dec	r0
    17a8:	ea f7       	brpl	.-6      	; 0x17a4 <nrk_gpio_set+0x44>
    17aa:	92 2b       	or	r25, r18
    17ac:	95 b9       	out	0x05, r25	; 5
    17ae:	35 c0       	rjmp	.+106    	; 0x181a <nrk_gpio_set+0xba>
                case NRK_PORTC:
                        do { PORTC |= BM((pin & 0xF8) >> 3); } while(0); break; 
    17b0:	98 b1       	in	r25, 0x08	; 8
    17b2:	21 e0       	ldi	r18, 0x01	; 1
    17b4:	30 e0       	ldi	r19, 0x00	; 0
    17b6:	08 2e       	mov	r0, r24
    17b8:	01 c0       	rjmp	.+2      	; 0x17bc <nrk_gpio_set+0x5c>
    17ba:	22 0f       	add	r18, r18
    17bc:	0a 94       	dec	r0
    17be:	ea f7       	brpl	.-6      	; 0x17ba <nrk_gpio_set+0x5a>
    17c0:	92 2b       	or	r25, r18
    17c2:	98 b9       	out	0x08, r25	; 8
    17c4:	2a c0       	rjmp	.+84     	; 0x181a <nrk_gpio_set+0xba>
                case NRK_PORTD:
                        do { PORTD |= BM((pin & 0xF8) >> 3); } while(0); break; 
    17c6:	9b b1       	in	r25, 0x0b	; 11
    17c8:	21 e0       	ldi	r18, 0x01	; 1
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	08 2e       	mov	r0, r24
    17ce:	01 c0       	rjmp	.+2      	; 0x17d2 <nrk_gpio_set+0x72>
    17d0:	22 0f       	add	r18, r18
    17d2:	0a 94       	dec	r0
    17d4:	ea f7       	brpl	.-6      	; 0x17d0 <nrk_gpio_set+0x70>
    17d6:	92 2b       	or	r25, r18
    17d8:	9b b9       	out	0x0b, r25	; 11
    17da:	1f c0       	rjmp	.+62     	; 0x181a <nrk_gpio_set+0xba>
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
    17dc:	9e b1       	in	r25, 0x0e	; 14
    17de:	21 e0       	ldi	r18, 0x01	; 1
    17e0:	30 e0       	ldi	r19, 0x00	; 0
    17e2:	08 2e       	mov	r0, r24
    17e4:	01 c0       	rjmp	.+2      	; 0x17e8 <nrk_gpio_set+0x88>
    17e6:	22 0f       	add	r18, r18
    17e8:	0a 94       	dec	r0
    17ea:	ea f7       	brpl	.-6      	; 0x17e6 <nrk_gpio_set+0x86>
    17ec:	92 2b       	or	r25, r18
    17ee:	9e b9       	out	0x0e, r25	; 14
    17f0:	14 c0       	rjmp	.+40     	; 0x181a <nrk_gpio_set+0xba>
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
    17f2:	91 b3       	in	r25, 0x11	; 17
    17f4:	21 e0       	ldi	r18, 0x01	; 1
    17f6:	30 e0       	ldi	r19, 0x00	; 0
    17f8:	08 2e       	mov	r0, r24
    17fa:	01 c0       	rjmp	.+2      	; 0x17fe <nrk_gpio_set+0x9e>
    17fc:	22 0f       	add	r18, r18
    17fe:	0a 94       	dec	r0
    1800:	ea f7       	brpl	.-6      	; 0x17fc <nrk_gpio_set+0x9c>
    1802:	92 2b       	or	r25, r18
    1804:	91 bb       	out	0x11, r25	; 17
    1806:	09 c0       	rjmp	.+18     	; 0x181a <nrk_gpio_set+0xba>
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    1808:	94 b3       	in	r25, 0x14	; 20
    180a:	21 e0       	ldi	r18, 0x01	; 1
    180c:	30 e0       	ldi	r19, 0x00	; 0
    180e:	01 c0       	rjmp	.+2      	; 0x1812 <nrk_gpio_set+0xb2>
    1810:	22 0f       	add	r18, r18
    1812:	8a 95       	dec	r24
    1814:	ea f7       	brpl	.-6      	; 0x1810 <nrk_gpio_set+0xb0>
    1816:	92 2b       	or	r25, r18
    1818:	94 bb       	out	0x14, r25	; 20
                default: return -1;
        }
        return 1;
    181a:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF |= BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTG |= BM((pin & 0xF8) >> 3); } while(0); break; 
    181c:	08 95       	ret
                default: return -1;
    181e:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    1820:	08 95       	ret

00001822 <nrk_gpio_clr>:

int8_t nrk_gpio_clr(uint8_t pin)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    1822:	8f 3f       	cpi	r24, 0xFF	; 255
    1824:	09 f4       	brne	.+2      	; 0x1828 <nrk_gpio_clr+0x6>
    1826:	57 c0       	rjmp	.+174    	; 0x18d6 <nrk_gpio_clr+0xb4>
        switch (pin & 0x07) {
    1828:	48 2f       	mov	r20, r24
    182a:	47 70       	andi	r20, 0x07	; 7
    182c:	50 e0       	ldi	r21, 0x00	; 0
    182e:	47 30       	cpi	r20, 0x07	; 7
    1830:	51 05       	cpc	r21, r1
    1832:	08 f0       	brcs	.+2      	; 0x1836 <nrk_gpio_clr+0x14>
    1834:	50 c0       	rjmp	.+160    	; 0x18d6 <nrk_gpio_clr+0xb4>
    1836:	fa 01       	movw	r30, r20
    1838:	e9 56       	subi	r30, 0x69	; 105
    183a:	ff 4f       	sbci	r31, 0xFF	; 255
    183c:	86 95       	lsr	r24
    183e:	86 95       	lsr	r24
    1840:	86 95       	lsr	r24
    1842:	0c 94 34 28 	jmp	0x5068	; 0x5068 <__tablejump2__>
                case NRK_PORTA:
                        do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    1846:	92 b1       	in	r25, 0x02	; 2
    1848:	21 e0       	ldi	r18, 0x01	; 1
    184a:	30 e0       	ldi	r19, 0x00	; 0
    184c:	08 2e       	mov	r0, r24
    184e:	01 c0       	rjmp	.+2      	; 0x1852 <nrk_gpio_clr+0x30>
    1850:	22 0f       	add	r18, r18
    1852:	0a 94       	dec	r0
    1854:	ea f7       	brpl	.-6      	; 0x1850 <nrk_gpio_clr+0x2e>
    1856:	20 95       	com	r18
    1858:	29 23       	and	r18, r25
    185a:	22 b9       	out	0x02, r18	; 2
    185c:	3a c0       	rjmp	.+116    	; 0x18d2 <nrk_gpio_clr+0xb0>
                case NRK_PORTB:
                        do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0); break;
    185e:	95 b1       	in	r25, 0x05	; 5
    1860:	21 e0       	ldi	r18, 0x01	; 1
    1862:	30 e0       	ldi	r19, 0x00	; 0
    1864:	08 2e       	mov	r0, r24
    1866:	01 c0       	rjmp	.+2      	; 0x186a <nrk_gpio_clr+0x48>
    1868:	22 0f       	add	r18, r18
    186a:	0a 94       	dec	r0
    186c:	ea f7       	brpl	.-6      	; 0x1868 <nrk_gpio_clr+0x46>
    186e:	20 95       	com	r18
    1870:	29 23       	and	r18, r25
    1872:	25 b9       	out	0x05, r18	; 5
    1874:	2e c0       	rjmp	.+92     	; 0x18d2 <nrk_gpio_clr+0xb0>
                case NRK_PORTC:
                        do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    1876:	98 b1       	in	r25, 0x08	; 8
    1878:	21 e0       	ldi	r18, 0x01	; 1
    187a:	30 e0       	ldi	r19, 0x00	; 0
    187c:	08 2e       	mov	r0, r24
    187e:	01 c0       	rjmp	.+2      	; 0x1882 <nrk_gpio_clr+0x60>
    1880:	22 0f       	add	r18, r18
    1882:	0a 94       	dec	r0
    1884:	ea f7       	brpl	.-6      	; 0x1880 <nrk_gpio_clr+0x5e>
    1886:	20 95       	com	r18
    1888:	29 23       	and	r18, r25
    188a:	28 b9       	out	0x08, r18	; 8
    188c:	22 c0       	rjmp	.+68     	; 0x18d2 <nrk_gpio_clr+0xb0>
                case NRK_PORTD:
                        do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    188e:	9b b1       	in	r25, 0x0b	; 11
    1890:	21 e0       	ldi	r18, 0x01	; 1
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	08 2e       	mov	r0, r24
    1896:	01 c0       	rjmp	.+2      	; 0x189a <nrk_gpio_clr+0x78>
    1898:	22 0f       	add	r18, r18
    189a:	0a 94       	dec	r0
    189c:	ea f7       	brpl	.-6      	; 0x1898 <nrk_gpio_clr+0x76>
    189e:	20 95       	com	r18
    18a0:	29 23       	and	r18, r25
    18a2:	2b b9       	out	0x0b, r18	; 11
    18a4:	16 c0       	rjmp	.+44     	; 0x18d2 <nrk_gpio_clr+0xb0>
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    18a6:	9e b1       	in	r25, 0x0e	; 14
    18a8:	21 e0       	ldi	r18, 0x01	; 1
    18aa:	30 e0       	ldi	r19, 0x00	; 0
    18ac:	08 2e       	mov	r0, r24
    18ae:	01 c0       	rjmp	.+2      	; 0x18b2 <nrk_gpio_clr+0x90>
    18b0:	22 0f       	add	r18, r18
    18b2:	0a 94       	dec	r0
    18b4:	ea f7       	brpl	.-6      	; 0x18b0 <nrk_gpio_clr+0x8e>
    18b6:	20 95       	com	r18
    18b8:	29 23       	and	r18, r25
    18ba:	2e b9       	out	0x0e, r18	; 14
    18bc:	0a c0       	rjmp	.+20     	; 0x18d2 <nrk_gpio_clr+0xb0>
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    18be:	91 b3       	in	r25, 0x11	; 17
    18c0:	21 e0       	ldi	r18, 0x01	; 1
    18c2:	30 e0       	ldi	r19, 0x00	; 0
    18c4:	01 c0       	rjmp	.+2      	; 0x18c8 <nrk_gpio_clr+0xa6>
    18c6:	22 0f       	add	r18, r18
    18c8:	8a 95       	dec	r24
    18ca:	ea f7       	brpl	.-6      	; 0x18c6 <nrk_gpio_clr+0xa4>
    18cc:	20 95       	com	r18
    18ce:	29 23       	and	r18, r25
    18d0:	21 bb       	out	0x11, r18	; 17
                default: return -1;
        }
        return 1;
    18d2:	81 e0       	ldi	r24, 0x01	; 1
                case NRK_PORTE:
                        do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTF:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
                case NRK_PORTG:
                        do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0); break; 
    18d4:	08 95       	ret
                default: return -1;
    18d6:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    18d8:	08 95       	ret

000018da <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    18da:	8f 3f       	cpi	r24, 0xFF	; 255
    18dc:	21 f1       	breq	.+72     	; 0x1926 <nrk_gpio_get+0x4c>
        switch (pin & 0x07) {
    18de:	48 2f       	mov	r20, r24
    18e0:	47 70       	andi	r20, 0x07	; 7
    18e2:	50 e0       	ldi	r21, 0x00	; 0
    18e4:	47 30       	cpi	r20, 0x07	; 7
    18e6:	51 05       	cpc	r21, r1
    18e8:	f0 f4       	brcc	.+60     	; 0x1926 <nrk_gpio_get+0x4c>
    18ea:	fa 01       	movw	r30, r20
    18ec:	e2 56       	subi	r30, 0x62	; 98
    18ee:	ff 4f       	sbci	r31, 0xFF	; 255
    18f0:	86 95       	lsr	r24
    18f2:	86 95       	lsr	r24
    18f4:	86 95       	lsr	r24
    18f6:	0c 94 34 28 	jmp	0x5068	; 0x5068 <__tablejump2__>
                case NRK_PORTA:
                        return !!(PINA & BM((pin & 0xF8) >> 3));
    18fa:	20 b1       	in	r18, 0x00	; 0
    18fc:	0b c0       	rjmp	.+22     	; 0x1914 <nrk_gpio_get+0x3a>
                case NRK_PORTB:
                        return !!(PINB & BM((pin & 0xF8) >> 3));
    18fe:	23 b1       	in	r18, 0x03	; 3
    1900:	09 c0       	rjmp	.+18     	; 0x1914 <nrk_gpio_get+0x3a>
                case NRK_PORTC:
                        return !!(PINC & BM((pin & 0xF8) >> 3));
    1902:	26 b1       	in	r18, 0x06	; 6
    1904:	07 c0       	rjmp	.+14     	; 0x1914 <nrk_gpio_get+0x3a>
                case NRK_PORTD:
                        return !!(PIND & BM((pin & 0xF8) >> 3));
    1906:	29 b1       	in	r18, 0x09	; 9
    1908:	05 c0       	rjmp	.+10     	; 0x1914 <nrk_gpio_get+0x3a>
                case NRK_PORTE:
                        return !!(PINE & BM((pin & 0xF8) >> 3));
    190a:	2c b1       	in	r18, 0x0c	; 12
    190c:	03 c0       	rjmp	.+6      	; 0x1914 <nrk_gpio_get+0x3a>
                case NRK_PORTF:
                        return !!(PINF & BM((pin & 0xF8) >> 3));
    190e:	2f b1       	in	r18, 0x0f	; 15
    1910:	01 c0       	rjmp	.+2      	; 0x1914 <nrk_gpio_get+0x3a>
                case NRK_PORTG:
                        return !!(PING & BM((pin & 0xF8) >> 3));
    1912:	22 b3       	in	r18, 0x12	; 18
    1914:	30 e0       	ldi	r19, 0x00	; 0
    1916:	02 c0       	rjmp	.+4      	; 0x191c <nrk_gpio_get+0x42>
    1918:	35 95       	asr	r19
    191a:	27 95       	ror	r18
    191c:	8a 95       	dec	r24
    191e:	e2 f7       	brpl	.-8      	; 0x1918 <nrk_gpio_get+0x3e>
    1920:	82 2f       	mov	r24, r18
    1922:	81 70       	andi	r24, 0x01	; 1
    1924:	08 95       	ret
                default: return -1;
    1926:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    1928:	08 95       	ret

0000192a <nrk_gpio_toggle>:

int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    192a:	8f 3f       	cpi	r24, 0xFF	; 255
    192c:	09 f4       	brne	.+2      	; 0x1930 <nrk_gpio_toggle+0x6>
    192e:	ef c0       	rjmp	.+478    	; 0x1b0e <nrk_gpio_toggle+0x1e4>
        switch (pin & 0x07) {
    1930:	48 2f       	mov	r20, r24
    1932:	47 70       	andi	r20, 0x07	; 7
    1934:	50 e0       	ldi	r21, 0x00	; 0
    1936:	47 30       	cpi	r20, 0x07	; 7
    1938:	51 05       	cpc	r21, r1
    193a:	08 f0       	brcs	.+2      	; 0x193e <nrk_gpio_toggle+0x14>
    193c:	e8 c0       	rjmp	.+464    	; 0x1b0e <nrk_gpio_toggle+0x1e4>
    193e:	fa 01       	movw	r30, r20
    1940:	eb 55       	subi	r30, 0x5B	; 91
    1942:	ff 4f       	sbci	r31, 0xFF	; 255
    1944:	86 95       	lsr	r24
    1946:	86 95       	lsr	r24
    1948:	86 95       	lsr	r24
    194a:	0c 94 34 28 	jmp	0x5068	; 0x5068 <__tablejump2__>
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    194e:	20 b1       	in	r18, 0x00	; 0
    1950:	30 e0       	ldi	r19, 0x00	; 0
    1952:	08 2e       	mov	r0, r24
    1954:	02 c0       	rjmp	.+4      	; 0x195a <nrk_gpio_toggle+0x30>
    1956:	35 95       	asr	r19
    1958:	27 95       	ror	r18
    195a:	0a 94       	dec	r0
    195c:	e2 f7       	brpl	.-8      	; 0x1956 <nrk_gpio_toggle+0x2c>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    195e:	92 b1       	in	r25, 0x02	; 2
int8_t nrk_gpio_toggle(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
        switch (pin & 0x07) {
                case NRK_PORTA:
                        if ((PINA & BM((pin & 0xF8) >> 3)) == 0) {
    1960:	20 fd       	sbrc	r18, 0
    1962:	0a c0       	rjmp	.+20     	; 0x1978 <nrk_gpio_toggle+0x4e>
                                do { PORTA |= BM((pin & 0xF8) >> 3); } while(0);
    1964:	21 e0       	ldi	r18, 0x01	; 1
    1966:	30 e0       	ldi	r19, 0x00	; 0
    1968:	08 2e       	mov	r0, r24
    196a:	01 c0       	rjmp	.+2      	; 0x196e <nrk_gpio_toggle+0x44>
    196c:	22 0f       	add	r18, r18
    196e:	0a 94       	dec	r0
    1970:	ea f7       	brpl	.-6      	; 0x196c <nrk_gpio_toggle+0x42>
    1972:	92 2b       	or	r25, r18
    1974:	92 b9       	out	0x02, r25	; 2
    1976:	1e c0       	rjmp	.+60     	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
    1978:	21 e0       	ldi	r18, 0x01	; 1
    197a:	30 e0       	ldi	r19, 0x00	; 0
    197c:	08 2e       	mov	r0, r24
    197e:	01 c0       	rjmp	.+2      	; 0x1982 <nrk_gpio_toggle+0x58>
    1980:	22 0f       	add	r18, r18
    1982:	0a 94       	dec	r0
    1984:	ea f7       	brpl	.-6      	; 0x1980 <nrk_gpio_toggle+0x56>
    1986:	20 95       	com	r18
    1988:	29 23       	and	r18, r25
    198a:	22 b9       	out	0x02, r18	; 2
    198c:	13 c0       	rjmp	.+38     	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    198e:	23 b1       	in	r18, 0x03	; 3
    1990:	30 e0       	ldi	r19, 0x00	; 0
    1992:	08 2e       	mov	r0, r24
    1994:	02 c0       	rjmp	.+4      	; 0x199a <nrk_gpio_toggle+0x70>
    1996:	35 95       	asr	r19
    1998:	27 95       	ror	r18
    199a:	0a 94       	dec	r0
    199c:	e2 f7       	brpl	.-8      	; 0x1996 <nrk_gpio_toggle+0x6c>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    199e:	95 b1       	in	r25, 0x05	; 5
                        } else {
                                do { PORTA &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
    19a0:	20 fd       	sbrc	r18, 0
    19a2:	0a c0       	rjmp	.+20     	; 0x19b8 <nrk_gpio_toggle+0x8e>
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
    19a4:	21 e0       	ldi	r18, 0x01	; 1
    19a6:	30 e0       	ldi	r19, 0x00	; 0
    19a8:	01 c0       	rjmp	.+2      	; 0x19ac <nrk_gpio_toggle+0x82>
    19aa:	22 0f       	add	r18, r18
    19ac:	8a 95       	dec	r24
    19ae:	ea f7       	brpl	.-6      	; 0x19aa <nrk_gpio_toggle+0x80>
    19b0:	92 2b       	or	r25, r18
    19b2:	95 b9       	out	0x05, r25	; 5
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                 default: return -1;
        }
        return 1;
    19b4:	81 e0       	ldi	r24, 0x01	; 1
    19b6:	08 95       	ret
                        break;
                case NRK_PORTB:
                        if ((PINB & BM((pin & 0xF8) >> 3)) == 0) {
                                do { PORTB |= BM((pin & 0xF8) >> 3); } while(0);
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
    19b8:	21 e0       	ldi	r18, 0x01	; 1
    19ba:	30 e0       	ldi	r19, 0x00	; 0
    19bc:	08 2e       	mov	r0, r24
    19be:	01 c0       	rjmp	.+2      	; 0x19c2 <nrk_gpio_toggle+0x98>
    19c0:	22 0f       	add	r18, r18
    19c2:	0a 94       	dec	r0
    19c4:	ea f7       	brpl	.-6      	; 0x19c0 <nrk_gpio_toggle+0x96>
    19c6:	20 95       	com	r18
    19c8:	29 23       	and	r18, r25
    19ca:	25 b9       	out	0x05, r18	; 5
    19cc:	f3 cf       	rjmp	.-26     	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    19ce:	26 b1       	in	r18, 0x06	; 6
    19d0:	30 e0       	ldi	r19, 0x00	; 0
    19d2:	08 2e       	mov	r0, r24
    19d4:	02 c0       	rjmp	.+4      	; 0x19da <nrk_gpio_toggle+0xb0>
    19d6:	35 95       	asr	r19
    19d8:	27 95       	ror	r18
    19da:	0a 94       	dec	r0
    19dc:	e2 f7       	brpl	.-8      	; 0x19d6 <nrk_gpio_toggle+0xac>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    19de:	98 b1       	in	r25, 0x08	; 8
                        } else {
                                do { PORTB &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTC:
                        if ((PINC & BM((pin & 0xF8) >> 3)) == 0) {
    19e0:	20 fd       	sbrc	r18, 0
    19e2:	0a c0       	rjmp	.+20     	; 0x19f8 <nrk_gpio_toggle+0xce>
                                do { PORTC |= BM((pin & 0xF8) >> 3); } while(0);
    19e4:	21 e0       	ldi	r18, 0x01	; 1
    19e6:	30 e0       	ldi	r19, 0x00	; 0
    19e8:	08 2e       	mov	r0, r24
    19ea:	01 c0       	rjmp	.+2      	; 0x19ee <nrk_gpio_toggle+0xc4>
    19ec:	22 0f       	add	r18, r18
    19ee:	0a 94       	dec	r0
    19f0:	ea f7       	brpl	.-6      	; 0x19ec <nrk_gpio_toggle+0xc2>
    19f2:	92 2b       	or	r25, r18
    19f4:	98 b9       	out	0x08, r25	; 8
    19f6:	de cf       	rjmp	.-68     	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
    19f8:	21 e0       	ldi	r18, 0x01	; 1
    19fa:	30 e0       	ldi	r19, 0x00	; 0
    19fc:	08 2e       	mov	r0, r24
    19fe:	01 c0       	rjmp	.+2      	; 0x1a02 <nrk_gpio_toggle+0xd8>
    1a00:	22 0f       	add	r18, r18
    1a02:	0a 94       	dec	r0
    1a04:	ea f7       	brpl	.-6      	; 0x1a00 <nrk_gpio_toggle+0xd6>
    1a06:	20 95       	com	r18
    1a08:	29 23       	and	r18, r25
    1a0a:	28 b9       	out	0x08, r18	; 8
    1a0c:	d3 cf       	rjmp	.-90     	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    1a0e:	29 b1       	in	r18, 0x09	; 9
    1a10:	30 e0       	ldi	r19, 0x00	; 0
    1a12:	08 2e       	mov	r0, r24
    1a14:	02 c0       	rjmp	.+4      	; 0x1a1a <nrk_gpio_toggle+0xf0>
    1a16:	35 95       	asr	r19
    1a18:	27 95       	ror	r18
    1a1a:	0a 94       	dec	r0
    1a1c:	e2 f7       	brpl	.-8      	; 0x1a16 <nrk_gpio_toggle+0xec>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    1a1e:	9b b1       	in	r25, 0x0b	; 11
                        } else {
                                do { PORTC &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTD:
                        if ((PIND & BM((pin & 0xF8) >> 3)) == 0) {
    1a20:	20 fd       	sbrc	r18, 0
    1a22:	0a c0       	rjmp	.+20     	; 0x1a38 <nrk_gpio_toggle+0x10e>
                                do { PORTD |= BM((pin & 0xF8) >> 3); } while(0);
    1a24:	21 e0       	ldi	r18, 0x01	; 1
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	08 2e       	mov	r0, r24
    1a2a:	01 c0       	rjmp	.+2      	; 0x1a2e <nrk_gpio_toggle+0x104>
    1a2c:	22 0f       	add	r18, r18
    1a2e:	0a 94       	dec	r0
    1a30:	ea f7       	brpl	.-6      	; 0x1a2c <nrk_gpio_toggle+0x102>
    1a32:	92 2b       	or	r25, r18
    1a34:	9b b9       	out	0x0b, r25	; 11
    1a36:	be cf       	rjmp	.-132    	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
    1a38:	21 e0       	ldi	r18, 0x01	; 1
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	08 2e       	mov	r0, r24
    1a3e:	01 c0       	rjmp	.+2      	; 0x1a42 <nrk_gpio_toggle+0x118>
    1a40:	22 0f       	add	r18, r18
    1a42:	0a 94       	dec	r0
    1a44:	ea f7       	brpl	.-6      	; 0x1a40 <nrk_gpio_toggle+0x116>
    1a46:	20 95       	com	r18
    1a48:	29 23       	and	r18, r25
    1a4a:	2b b9       	out	0x0b, r18	; 11
    1a4c:	b3 cf       	rjmp	.-154    	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    1a4e:	2c b1       	in	r18, 0x0c	; 12
    1a50:	30 e0       	ldi	r19, 0x00	; 0
    1a52:	08 2e       	mov	r0, r24
    1a54:	02 c0       	rjmp	.+4      	; 0x1a5a <nrk_gpio_toggle+0x130>
    1a56:	35 95       	asr	r19
    1a58:	27 95       	ror	r18
    1a5a:	0a 94       	dec	r0
    1a5c:	e2 f7       	brpl	.-8      	; 0x1a56 <nrk_gpio_toggle+0x12c>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    1a5e:	9e b1       	in	r25, 0x0e	; 14
                        } else {
                                do { PORTD &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTE:
                        if ((PINE & BM((pin & 0xF8) >> 3)) == 0) {
    1a60:	20 fd       	sbrc	r18, 0
    1a62:	0a c0       	rjmp	.+20     	; 0x1a78 <nrk_gpio_toggle+0x14e>
                                do { PORTE |= BM((pin & 0xF8) >> 3); } while(0);
    1a64:	21 e0       	ldi	r18, 0x01	; 1
    1a66:	30 e0       	ldi	r19, 0x00	; 0
    1a68:	08 2e       	mov	r0, r24
    1a6a:	01 c0       	rjmp	.+2      	; 0x1a6e <nrk_gpio_toggle+0x144>
    1a6c:	22 0f       	add	r18, r18
    1a6e:	0a 94       	dec	r0
    1a70:	ea f7       	brpl	.-6      	; 0x1a6c <nrk_gpio_toggle+0x142>
    1a72:	92 2b       	or	r25, r18
    1a74:	9e b9       	out	0x0e, r25	; 14
    1a76:	9e cf       	rjmp	.-196    	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
    1a78:	21 e0       	ldi	r18, 0x01	; 1
    1a7a:	30 e0       	ldi	r19, 0x00	; 0
    1a7c:	08 2e       	mov	r0, r24
    1a7e:	01 c0       	rjmp	.+2      	; 0x1a82 <nrk_gpio_toggle+0x158>
    1a80:	22 0f       	add	r18, r18
    1a82:	0a 94       	dec	r0
    1a84:	ea f7       	brpl	.-6      	; 0x1a80 <nrk_gpio_toggle+0x156>
    1a86:	20 95       	com	r18
    1a88:	29 23       	and	r18, r25
    1a8a:	2e b9       	out	0x0e, r18	; 14
    1a8c:	93 cf       	rjmp	.-218    	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    1a8e:	2f b1       	in	r18, 0x0f	; 15
    1a90:	30 e0       	ldi	r19, 0x00	; 0
    1a92:	08 2e       	mov	r0, r24
    1a94:	02 c0       	rjmp	.+4      	; 0x1a9a <nrk_gpio_toggle+0x170>
    1a96:	35 95       	asr	r19
    1a98:	27 95       	ror	r18
    1a9a:	0a 94       	dec	r0
    1a9c:	e2 f7       	brpl	.-8      	; 0x1a96 <nrk_gpio_toggle+0x16c>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    1a9e:	91 b3       	in	r25, 0x11	; 17
                        } else {
                                do { PORTE &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTF:
                        if ((PINF & BM((pin & 0xF8) >> 3)) == 0) {
    1aa0:	20 fd       	sbrc	r18, 0
    1aa2:	0a c0       	rjmp	.+20     	; 0x1ab8 <nrk_gpio_toggle+0x18e>
                                do { PORTF |= BM((pin & 0xF8) >> 3); } while(0);
    1aa4:	21 e0       	ldi	r18, 0x01	; 1
    1aa6:	30 e0       	ldi	r19, 0x00	; 0
    1aa8:	08 2e       	mov	r0, r24
    1aaa:	01 c0       	rjmp	.+2      	; 0x1aae <nrk_gpio_toggle+0x184>
    1aac:	22 0f       	add	r18, r18
    1aae:	0a 94       	dec	r0
    1ab0:	ea f7       	brpl	.-6      	; 0x1aac <nrk_gpio_toggle+0x182>
    1ab2:	92 2b       	or	r25, r18
    1ab4:	91 bb       	out	0x11, r25	; 17
    1ab6:	7e cf       	rjmp	.-260    	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
    1ab8:	21 e0       	ldi	r18, 0x01	; 1
    1aba:	30 e0       	ldi	r19, 0x00	; 0
    1abc:	08 2e       	mov	r0, r24
    1abe:	01 c0       	rjmp	.+2      	; 0x1ac2 <nrk_gpio_toggle+0x198>
    1ac0:	22 0f       	add	r18, r18
    1ac2:	0a 94       	dec	r0
    1ac4:	ea f7       	brpl	.-6      	; 0x1ac0 <nrk_gpio_toggle+0x196>
    1ac6:	20 95       	com	r18
    1ac8:	29 23       	and	r18, r25
    1aca:	21 bb       	out	0x11, r18	; 17
    1acc:	73 cf       	rjmp	.-282    	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    1ace:	22 b3       	in	r18, 0x12	; 18
    1ad0:	30 e0       	ldi	r19, 0x00	; 0
    1ad2:	08 2e       	mov	r0, r24
    1ad4:	02 c0       	rjmp	.+4      	; 0x1ada <nrk_gpio_toggle+0x1b0>
    1ad6:	35 95       	asr	r19
    1ad8:	27 95       	ror	r18
    1ada:	0a 94       	dec	r0
    1adc:	e2 f7       	brpl	.-8      	; 0x1ad6 <nrk_gpio_toggle+0x1ac>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    1ade:	94 b3       	in	r25, 0x14	; 20
                        } else {
                                do { PORTF &= ~BM((pin & 0xF8) >> 3); } while(0);
                        }
                        break;
                case NRK_PORTG:
                        if ((PING & BM((pin & 0xF8) >> 3)) == 0) {
    1ae0:	20 fd       	sbrc	r18, 0
    1ae2:	0a c0       	rjmp	.+20     	; 0x1af8 <nrk_gpio_toggle+0x1ce>
                                do { PORTG |= BM((pin & 0xF8) >> 3); } while(0);
    1ae4:	21 e0       	ldi	r18, 0x01	; 1
    1ae6:	30 e0       	ldi	r19, 0x00	; 0
    1ae8:	08 2e       	mov	r0, r24
    1aea:	01 c0       	rjmp	.+2      	; 0x1aee <nrk_gpio_toggle+0x1c4>
    1aec:	22 0f       	add	r18, r18
    1aee:	0a 94       	dec	r0
    1af0:	ea f7       	brpl	.-6      	; 0x1aec <nrk_gpio_toggle+0x1c2>
    1af2:	92 2b       	or	r25, r18
    1af4:	94 bb       	out	0x14, r25	; 20
    1af6:	5e cf       	rjmp	.-324    	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        } else {
                                do { PORTG &= ~BM((pin & 0xF8) >> 3); } while(0);
    1af8:	21 e0       	ldi	r18, 0x01	; 1
    1afa:	30 e0       	ldi	r19, 0x00	; 0
    1afc:	08 2e       	mov	r0, r24
    1afe:	01 c0       	rjmp	.+2      	; 0x1b02 <nrk_gpio_toggle+0x1d8>
    1b00:	22 0f       	add	r18, r18
    1b02:	0a 94       	dec	r0
    1b04:	ea f7       	brpl	.-6      	; 0x1b00 <nrk_gpio_toggle+0x1d6>
    1b06:	20 95       	com	r18
    1b08:	29 23       	and	r18, r25
    1b0a:	24 bb       	out	0x14, r18	; 20
    1b0c:	53 cf       	rjmp	.-346    	; 0x19b4 <nrk_gpio_toggle+0x8a>
                        }
                        break;
                 default: return -1;
    1b0e:	8f ef       	ldi	r24, 0xFF	; 255
        }
        return 1;
}
    1b10:	08 95       	ret

00001b12 <nrk_gpio_direction>:

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
    1b12:	8f 3f       	cpi	r24, 0xFF	; 255
    1b14:	09 f4       	brne	.+2      	; 0x1b18 <nrk_gpio_direction+0x6>
    1b16:	be c0       	rjmp	.+380    	; 0x1c94 <nrk_gpio_direction+0x182>
    1b18:	48 2f       	mov	r20, r24
    1b1a:	47 70       	andi	r20, 0x07	; 7
        if (pin_direction == NRK_PIN_INPUT) {
                switch (pin & 0x07) {
    1b1c:	50 e0       	ldi	r21, 0x00	; 0
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
        if (pin == NRK_INVALID_PIN_VAL) return -1;
        if (pin_direction == NRK_PIN_INPUT) {
    1b1e:	61 11       	cpse	r22, r1
    1b20:	60 c0       	rjmp	.+192    	; 0x1be2 <nrk_gpio_direction+0xd0>
                switch (pin & 0x07) {
    1b22:	47 30       	cpi	r20, 0x07	; 7
    1b24:	51 05       	cpc	r21, r1
    1b26:	08 f0       	brcs	.+2      	; 0x1b2a <nrk_gpio_direction+0x18>
    1b28:	b5 c0       	rjmp	.+362    	; 0x1c94 <nrk_gpio_direction+0x182>
    1b2a:	fa 01       	movw	r30, r20
    1b2c:	e4 55       	subi	r30, 0x54	; 84
    1b2e:	ff 4f       	sbci	r31, 0xFF	; 255
    1b30:	86 95       	lsr	r24
    1b32:	86 95       	lsr	r24
    1b34:	86 95       	lsr	r24
    1b36:	0c 94 34 28 	jmp	0x5068	; 0x5068 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA &= ~BM((pin & 0xF8) >> 3); 
    1b3a:	91 b1       	in	r25, 0x01	; 1
    1b3c:	21 e0       	ldi	r18, 0x01	; 1
    1b3e:	30 e0       	ldi	r19, 0x00	; 0
    1b40:	08 2e       	mov	r0, r24
    1b42:	01 c0       	rjmp	.+2      	; 0x1b46 <nrk_gpio_direction+0x34>
    1b44:	22 0f       	add	r18, r18
    1b46:	0a 94       	dec	r0
    1b48:	ea f7       	brpl	.-6      	; 0x1b44 <nrk_gpio_direction+0x32>
    1b4a:	20 95       	com	r18
    1b4c:	29 23       	and	r18, r25
    1b4e:	21 b9       	out	0x01, r18	; 1
    1b50:	9f c0       	rjmp	.+318    	; 0x1c90 <nrk_gpio_direction+0x17e>
                                //PORTA |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTB:
                                DDRB &= ~BM((pin & 0xF8) >> 3); 
    1b52:	94 b1       	in	r25, 0x04	; 4
    1b54:	21 e0       	ldi	r18, 0x01	; 1
    1b56:	30 e0       	ldi	r19, 0x00	; 0
    1b58:	08 2e       	mov	r0, r24
    1b5a:	01 c0       	rjmp	.+2      	; 0x1b5e <nrk_gpio_direction+0x4c>
    1b5c:	22 0f       	add	r18, r18
    1b5e:	0a 94       	dec	r0
    1b60:	ea f7       	brpl	.-6      	; 0x1b5c <nrk_gpio_direction+0x4a>
    1b62:	20 95       	com	r18
    1b64:	29 23       	and	r18, r25
    1b66:	24 b9       	out	0x04, r18	; 4
    1b68:	93 c0       	rjmp	.+294    	; 0x1c90 <nrk_gpio_direction+0x17e>
                                //PORTB |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTC:
                                DDRC &= ~BM((pin & 0xF8) >> 3); 
    1b6a:	97 b1       	in	r25, 0x07	; 7
    1b6c:	21 e0       	ldi	r18, 0x01	; 1
    1b6e:	30 e0       	ldi	r19, 0x00	; 0
    1b70:	08 2e       	mov	r0, r24
    1b72:	01 c0       	rjmp	.+2      	; 0x1b76 <nrk_gpio_direction+0x64>
    1b74:	22 0f       	add	r18, r18
    1b76:	0a 94       	dec	r0
    1b78:	ea f7       	brpl	.-6      	; 0x1b74 <nrk_gpio_direction+0x62>
    1b7a:	20 95       	com	r18
    1b7c:	29 23       	and	r18, r25
    1b7e:	27 b9       	out	0x07, r18	; 7
    1b80:	87 c0       	rjmp	.+270    	; 0x1c90 <nrk_gpio_direction+0x17e>
                                //PORTC |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTD:
                                DDRD &= ~BM((pin & 0xF8) >> 3); 
    1b82:	9a b1       	in	r25, 0x0a	; 10
    1b84:	21 e0       	ldi	r18, 0x01	; 1
    1b86:	30 e0       	ldi	r19, 0x00	; 0
    1b88:	08 2e       	mov	r0, r24
    1b8a:	01 c0       	rjmp	.+2      	; 0x1b8e <nrk_gpio_direction+0x7c>
    1b8c:	22 0f       	add	r18, r18
    1b8e:	0a 94       	dec	r0
    1b90:	ea f7       	brpl	.-6      	; 0x1b8c <nrk_gpio_direction+0x7a>
    1b92:	20 95       	com	r18
    1b94:	29 23       	and	r18, r25
    1b96:	2a b9       	out	0x0a, r18	; 10
    1b98:	7b c0       	rjmp	.+246    	; 0x1c90 <nrk_gpio_direction+0x17e>
                                //PORTD |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTE:
                                DDRE &= ~BM((pin & 0xF8) >> 3); 
    1b9a:	9d b1       	in	r25, 0x0d	; 13
    1b9c:	21 e0       	ldi	r18, 0x01	; 1
    1b9e:	30 e0       	ldi	r19, 0x00	; 0
    1ba0:	08 2e       	mov	r0, r24
    1ba2:	01 c0       	rjmp	.+2      	; 0x1ba6 <nrk_gpio_direction+0x94>
    1ba4:	22 0f       	add	r18, r18
    1ba6:	0a 94       	dec	r0
    1ba8:	ea f7       	brpl	.-6      	; 0x1ba4 <nrk_gpio_direction+0x92>
    1baa:	20 95       	com	r18
    1bac:	29 23       	and	r18, r25
    1bae:	2d b9       	out	0x0d, r18	; 13
    1bb0:	6f c0       	rjmp	.+222    	; 0x1c90 <nrk_gpio_direction+0x17e>
                                //PORTE |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTF:
                                DDRF &= ~BM((pin & 0xF8) >> 3);
    1bb2:	90 b3       	in	r25, 0x10	; 16
    1bb4:	21 e0       	ldi	r18, 0x01	; 1
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	08 2e       	mov	r0, r24
    1bba:	01 c0       	rjmp	.+2      	; 0x1bbe <nrk_gpio_direction+0xac>
    1bbc:	22 0f       	add	r18, r18
    1bbe:	0a 94       	dec	r0
    1bc0:	ea f7       	brpl	.-6      	; 0x1bbc <nrk_gpio_direction+0xaa>
    1bc2:	20 95       	com	r18
    1bc4:	29 23       	and	r18, r25
    1bc6:	20 bb       	out	0x10, r18	; 16
    1bc8:	63 c0       	rjmp	.+198    	; 0x1c90 <nrk_gpio_direction+0x17e>
                                //PORTF |= BM((pin & 0xF8) >> 3); 
                                break;
                        case NRK_PORTG:
                                DDRG &= ~BM((pin & 0xF8) >> 3);
    1bca:	93 b3       	in	r25, 0x13	; 19
    1bcc:	21 e0       	ldi	r18, 0x01	; 1
    1bce:	30 e0       	ldi	r19, 0x00	; 0
    1bd0:	08 2e       	mov	r0, r24
    1bd2:	01 c0       	rjmp	.+2      	; 0x1bd6 <nrk_gpio_direction+0xc4>
    1bd4:	22 0f       	add	r18, r18
    1bd6:	0a 94       	dec	r0
    1bd8:	ea f7       	brpl	.-6      	; 0x1bd4 <nrk_gpio_direction+0xc2>
    1bda:	20 95       	com	r18
    1bdc:	29 23       	and	r18, r25
    1bde:	23 bb       	out	0x13, r18	; 19
    1be0:	57 c0       	rjmp	.+174    	; 0x1c90 <nrk_gpio_direction+0x17e>
                                //PORTG |= BM((pin & 0xF8) >> 3); 
                                break;
                        default: return -1;
                }
        } else {
                switch (pin & 0x07) {
    1be2:	47 30       	cpi	r20, 0x07	; 7
    1be4:	51 05       	cpc	r21, r1
    1be6:	08 f0       	brcs	.+2      	; 0x1bea <nrk_gpio_direction+0xd8>
    1be8:	55 c0       	rjmp	.+170    	; 0x1c94 <nrk_gpio_direction+0x182>
    1bea:	fa 01       	movw	r30, r20
    1bec:	ed 54       	subi	r30, 0x4D	; 77
    1bee:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf0:	86 95       	lsr	r24
    1bf2:	86 95       	lsr	r24
    1bf4:	86 95       	lsr	r24
    1bf6:	0c 94 34 28 	jmp	0x5068	; 0x5068 <__tablejump2__>
                        case NRK_PORTA:
                                DDRA |= BM((pin & 0xF8) >> 3); break;
    1bfa:	91 b1       	in	r25, 0x01	; 1
    1bfc:	21 e0       	ldi	r18, 0x01	; 1
    1bfe:	30 e0       	ldi	r19, 0x00	; 0
    1c00:	08 2e       	mov	r0, r24
    1c02:	01 c0       	rjmp	.+2      	; 0x1c06 <nrk_gpio_direction+0xf4>
    1c04:	22 0f       	add	r18, r18
    1c06:	0a 94       	dec	r0
    1c08:	ea f7       	brpl	.-6      	; 0x1c04 <nrk_gpio_direction+0xf2>
    1c0a:	92 2b       	or	r25, r18
    1c0c:	91 b9       	out	0x01, r25	; 1
    1c0e:	40 c0       	rjmp	.+128    	; 0x1c90 <nrk_gpio_direction+0x17e>
                        case NRK_PORTB:
                                DDRB |= BM((pin & 0xF8) >> 3); break;
    1c10:	94 b1       	in	r25, 0x04	; 4
    1c12:	21 e0       	ldi	r18, 0x01	; 1
    1c14:	30 e0       	ldi	r19, 0x00	; 0
    1c16:	08 2e       	mov	r0, r24
    1c18:	01 c0       	rjmp	.+2      	; 0x1c1c <nrk_gpio_direction+0x10a>
    1c1a:	22 0f       	add	r18, r18
    1c1c:	0a 94       	dec	r0
    1c1e:	ea f7       	brpl	.-6      	; 0x1c1a <nrk_gpio_direction+0x108>
    1c20:	92 2b       	or	r25, r18
    1c22:	94 b9       	out	0x04, r25	; 4
    1c24:	35 c0       	rjmp	.+106    	; 0x1c90 <nrk_gpio_direction+0x17e>
                        case NRK_PORTC:
                                DDRC |= BM((pin & 0xF8) >> 3); break;
    1c26:	97 b1       	in	r25, 0x07	; 7
    1c28:	21 e0       	ldi	r18, 0x01	; 1
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
    1c2c:	08 2e       	mov	r0, r24
    1c2e:	01 c0       	rjmp	.+2      	; 0x1c32 <nrk_gpio_direction+0x120>
    1c30:	22 0f       	add	r18, r18
    1c32:	0a 94       	dec	r0
    1c34:	ea f7       	brpl	.-6      	; 0x1c30 <nrk_gpio_direction+0x11e>
    1c36:	92 2b       	or	r25, r18
    1c38:	97 b9       	out	0x07, r25	; 7
    1c3a:	2a c0       	rjmp	.+84     	; 0x1c90 <nrk_gpio_direction+0x17e>
                        case NRK_PORTD:
                                DDRD |= BM((pin & 0xF8) >> 3); break;
    1c3c:	9a b1       	in	r25, 0x0a	; 10
    1c3e:	21 e0       	ldi	r18, 0x01	; 1
    1c40:	30 e0       	ldi	r19, 0x00	; 0
    1c42:	08 2e       	mov	r0, r24
    1c44:	01 c0       	rjmp	.+2      	; 0x1c48 <nrk_gpio_direction+0x136>
    1c46:	22 0f       	add	r18, r18
    1c48:	0a 94       	dec	r0
    1c4a:	ea f7       	brpl	.-6      	; 0x1c46 <nrk_gpio_direction+0x134>
    1c4c:	92 2b       	or	r25, r18
    1c4e:	9a b9       	out	0x0a, r25	; 10
    1c50:	1f c0       	rjmp	.+62     	; 0x1c90 <nrk_gpio_direction+0x17e>
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
    1c52:	9d b1       	in	r25, 0x0d	; 13
    1c54:	21 e0       	ldi	r18, 0x01	; 1
    1c56:	30 e0       	ldi	r19, 0x00	; 0
    1c58:	08 2e       	mov	r0, r24
    1c5a:	01 c0       	rjmp	.+2      	; 0x1c5e <nrk_gpio_direction+0x14c>
    1c5c:	22 0f       	add	r18, r18
    1c5e:	0a 94       	dec	r0
    1c60:	ea f7       	brpl	.-6      	; 0x1c5c <nrk_gpio_direction+0x14a>
    1c62:	92 2b       	or	r25, r18
    1c64:	9d b9       	out	0x0d, r25	; 13
    1c66:	14 c0       	rjmp	.+40     	; 0x1c90 <nrk_gpio_direction+0x17e>
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
    1c68:	90 b3       	in	r25, 0x10	; 16
    1c6a:	21 e0       	ldi	r18, 0x01	; 1
    1c6c:	30 e0       	ldi	r19, 0x00	; 0
    1c6e:	08 2e       	mov	r0, r24
    1c70:	01 c0       	rjmp	.+2      	; 0x1c74 <nrk_gpio_direction+0x162>
    1c72:	22 0f       	add	r18, r18
    1c74:	0a 94       	dec	r0
    1c76:	ea f7       	brpl	.-6      	; 0x1c72 <nrk_gpio_direction+0x160>
    1c78:	92 2b       	or	r25, r18
    1c7a:	90 bb       	out	0x10, r25	; 16
    1c7c:	09 c0       	rjmp	.+18     	; 0x1c90 <nrk_gpio_direction+0x17e>
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    1c7e:	93 b3       	in	r25, 0x13	; 19
    1c80:	21 e0       	ldi	r18, 0x01	; 1
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	01 c0       	rjmp	.+2      	; 0x1c88 <nrk_gpio_direction+0x176>
    1c86:	22 0f       	add	r18, r18
    1c88:	8a 95       	dec	r24
    1c8a:	ea f7       	brpl	.-6      	; 0x1c86 <nrk_gpio_direction+0x174>
    1c8c:	92 2b       	or	r25, r18
    1c8e:	93 bb       	out	0x13, r25	; 19
                        default: return -1;
                }
        }
        return 1;
    1c90:	81 e0       	ldi	r24, 0x01	; 1
                        case NRK_PORTE:
                                DDRE |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTF:
                                DDRF |= BM((pin & 0xF8) >> 3); break;
                        case NRK_PORTG:
                                DDRG |= BM((pin & 0xF8) >> 3); break;
    1c92:	08 95       	ret
                        default: return -1;
    1c94:	8f ef       	ldi	r24, 0xFF	; 255
                }
        }
        return 1;
}
    1c96:	08 95       	ret

00001c98 <nrk_get_button>:

int8_t nrk_get_button(uint8_t b)
{
if(b==0) {
    1c98:	81 11       	cpse	r24, r1
    1c9a:	06 c0       	rjmp	.+12     	; 0x1ca8 <nrk_get_button+0x10>
	 return( !(PINA & BM(BUTTON))); 
    1c9c:	80 b1       	in	r24, 0x00	; 0
    1c9e:	86 95       	lsr	r24
    1ca0:	81 70       	andi	r24, 0x01	; 1
    1ca2:	91 e0       	ldi	r25, 0x01	; 1
    1ca4:	89 27       	eor	r24, r25
    1ca6:	08 95       	ret
	} 
return -1;
    1ca8:	8f ef       	ldi	r24, 0xFF	; 255
}
    1caa:	08 95       	ret

00001cac <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
if(led==0) { nrk_gpio_toggle(NRK_LED_0); return 1; }
    1cac:	00 97       	sbiw	r24, 0x00	; 0
    1cae:	11 f4       	brne	.+4      	; 0x1cb4 <nrk_led_toggle+0x8>
    1cb0:	83 e2       	ldi	r24, 0x23	; 35
    1cb2:	0d c0       	rjmp	.+26     	; 0x1cce <nrk_led_toggle+0x22>
if(led==1) { nrk_gpio_toggle(NRK_LED_1); return 1; }
    1cb4:	81 30       	cpi	r24, 0x01	; 1
    1cb6:	91 05       	cpc	r25, r1
    1cb8:	11 f4       	brne	.+4      	; 0x1cbe <nrk_led_toggle+0x12>
    1cba:	8b e2       	ldi	r24, 0x2B	; 43
    1cbc:	08 c0       	rjmp	.+16     	; 0x1cce <nrk_led_toggle+0x22>
if(led==2) { nrk_gpio_toggle(NRK_LED_2); return 1; }
    1cbe:	82 30       	cpi	r24, 0x02	; 2
    1cc0:	91 05       	cpc	r25, r1
    1cc2:	11 f4       	brne	.+4      	; 0x1cc8 <nrk_led_toggle+0x1c>
    1cc4:	83 e3       	ldi	r24, 0x33	; 51
    1cc6:	03 c0       	rjmp	.+6      	; 0x1cce <nrk_led_toggle+0x22>
if(led==3) { nrk_gpio_toggle(NRK_LED_3); return 1; }
    1cc8:	03 97       	sbiw	r24, 0x03	; 3
    1cca:	29 f4       	brne	.+10     	; 0x1cd6 <nrk_led_toggle+0x2a>
    1ccc:	8b e3       	ldi	r24, 0x3B	; 59
    1cce:	0e 94 95 0c 	call	0x192a	; 0x192a <nrk_gpio_toggle>
    1cd2:	81 e0       	ldi	r24, 0x01	; 1
    1cd4:	08 95       	ret
return -1;
    1cd6:	8f ef       	ldi	r24, 0xFF	; 255
}
    1cd8:	08 95       	ret

00001cda <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
if(led==0) { nrk_gpio_set(NRK_LED_0); return 1; }
    1cda:	00 97       	sbiw	r24, 0x00	; 0
    1cdc:	11 f4       	brne	.+4      	; 0x1ce2 <nrk_led_clr+0x8>
    1cde:	83 e2       	ldi	r24, 0x23	; 35
    1ce0:	0d c0       	rjmp	.+26     	; 0x1cfc <nrk_led_clr+0x22>
if(led==1) { nrk_gpio_set(NRK_LED_1); return 1; }
    1ce2:	81 30       	cpi	r24, 0x01	; 1
    1ce4:	91 05       	cpc	r25, r1
    1ce6:	11 f4       	brne	.+4      	; 0x1cec <nrk_led_clr+0x12>
    1ce8:	8b e2       	ldi	r24, 0x2B	; 43
    1cea:	08 c0       	rjmp	.+16     	; 0x1cfc <nrk_led_clr+0x22>
if(led==2) { nrk_gpio_set(NRK_LED_2); return 1; }
    1cec:	82 30       	cpi	r24, 0x02	; 2
    1cee:	91 05       	cpc	r25, r1
    1cf0:	11 f4       	brne	.+4      	; 0x1cf6 <nrk_led_clr+0x1c>
    1cf2:	83 e3       	ldi	r24, 0x33	; 51
    1cf4:	03 c0       	rjmp	.+6      	; 0x1cfc <nrk_led_clr+0x22>
if(led==3) { nrk_gpio_set(NRK_LED_3); return 1; }
    1cf6:	03 97       	sbiw	r24, 0x03	; 3
    1cf8:	29 f4       	brne	.+10     	; 0x1d04 <nrk_led_clr+0x2a>
    1cfa:	8b e3       	ldi	r24, 0x3B	; 59
    1cfc:	0e 94 b0 0b 	call	0x1760	; 0x1760 <nrk_gpio_set>
    1d00:	81 e0       	ldi	r24, 0x01	; 1
    1d02:	08 95       	ret
return -1;
    1d04:	8f ef       	ldi	r24, 0xFF	; 255
}
    1d06:	08 95       	ret

00001d08 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
if(led==0) { nrk_gpio_clr(NRK_LED_0); return 1; }
    1d08:	00 97       	sbiw	r24, 0x00	; 0
    1d0a:	11 f4       	brne	.+4      	; 0x1d10 <nrk_led_set+0x8>
    1d0c:	83 e2       	ldi	r24, 0x23	; 35
    1d0e:	0d c0       	rjmp	.+26     	; 0x1d2a <nrk_led_set+0x22>
if(led==1) { nrk_gpio_clr(NRK_LED_1); return 1; }
    1d10:	81 30       	cpi	r24, 0x01	; 1
    1d12:	91 05       	cpc	r25, r1
    1d14:	11 f4       	brne	.+4      	; 0x1d1a <nrk_led_set+0x12>
    1d16:	8b e2       	ldi	r24, 0x2B	; 43
    1d18:	08 c0       	rjmp	.+16     	; 0x1d2a <nrk_led_set+0x22>
if(led==2) { nrk_gpio_clr(NRK_LED_2); return 1; }
    1d1a:	82 30       	cpi	r24, 0x02	; 2
    1d1c:	91 05       	cpc	r25, r1
    1d1e:	11 f4       	brne	.+4      	; 0x1d24 <nrk_led_set+0x1c>
    1d20:	83 e3       	ldi	r24, 0x33	; 51
    1d22:	03 c0       	rjmp	.+6      	; 0x1d2a <nrk_led_set+0x22>
if(led==3) { nrk_gpio_clr(NRK_LED_3); return 1; }
    1d24:	03 97       	sbiw	r24, 0x03	; 3
    1d26:	29 f4       	brne	.+10     	; 0x1d32 <nrk_led_set+0x2a>
    1d28:	8b e3       	ldi	r24, 0x3B	; 59
    1d2a:	0e 94 11 0c 	call	0x1822	; 0x1822 <nrk_gpio_clr>
    1d2e:	81 e0       	ldi	r24, 0x01	; 1
    1d30:	08 95       	ret
return -1;
    1d32:	8f ef       	ldi	r24, 0xFF	; 255
}
    1d34:	08 95       	ret

00001d36 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
if(enable) MCUCR &= ~BM(PUD);
    1d36:	88 23       	and	r24, r24
    1d38:	19 f0       	breq	.+6      	; 0x1d40 <nrk_gpio_pullups+0xa>
    1d3a:	85 b7       	in	r24, 0x35	; 53
    1d3c:	8f 7e       	andi	r24, 0xEF	; 239
    1d3e:	02 c0       	rjmp	.+4      	; 0x1d44 <nrk_gpio_pullups+0xe>
else MCUCR |= BM(PUD);
    1d40:	85 b7       	in	r24, 0x35	; 53
    1d42:	80 61       	ori	r24, 0x10	; 16
    1d44:	85 bf       	out	0x35, r24	; 53
return NRK_OK;
}
    1d46:	81 e0       	ldi	r24, 0x01	; 1
    1d48:	08 95       	ret

00001d4a <putc1>:
     UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
     UART1_WAIT_AND_SEND(x);
    1d4a:	90 91 c8 00 	lds	r25, 0x00C8
    1d4e:	95 ff       	sbrs	r25, 5
    1d50:	fc cf       	rjmp	.-8      	; 0x1d4a <putc1>
    1d52:	80 93 ce 00 	sts	0x00CE, r24
    1d56:	08 95       	ret

00001d58 <setup_uart0>:
}

void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    1d58:	90 93 c5 00 	sts	0x00C5, r25
    1d5c:	80 93 c4 00 	sts	0x00C4, r24
    1d60:	86 e0       	ldi	r24, 0x06	; 6
    1d62:	80 93 c2 00 	sts	0x00C2, r24
    1d66:	e1 ec       	ldi	r30, 0xC1	; 193
    1d68:	f0 e0       	ldi	r31, 0x00	; 0
    1d6a:	80 81       	ld	r24, Z
    1d6c:	8b 7f       	andi	r24, 0xFB	; 251
    1d6e:	80 83       	st	Z, r24
    1d70:	a0 ec       	ldi	r26, 0xC0	; 192
    1d72:	b0 e0       	ldi	r27, 0x00	; 0
    1d74:	8c 91       	ld	r24, X
    1d76:	82 60       	ori	r24, 0x02	; 2
    1d78:	8c 93       	st	X, r24
ENABLE_UART0();
    1d7a:	80 81       	ld	r24, Z
    1d7c:	88 61       	ori	r24, 0x18	; 24
    1d7e:	80 83       	st	Z, r24
    1d80:	08 95       	ret

00001d82 <setup_uart1>:
}

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    1d82:	90 93 cd 00 	sts	0x00CD, r25
    1d86:	80 93 cc 00 	sts	0x00CC, r24
    1d8a:	86 e0       	ldi	r24, 0x06	; 6
    1d8c:	80 93 ca 00 	sts	0x00CA, r24
    1d90:	e9 ec       	ldi	r30, 0xC9	; 201
    1d92:	f0 e0       	ldi	r31, 0x00	; 0
    1d94:	80 81       	ld	r24, Z
    1d96:	8b 7f       	andi	r24, 0xFB	; 251
    1d98:	80 83       	st	Z, r24
    1d9a:	a8 ec       	ldi	r26, 0xC8	; 200
    1d9c:	b0 e0       	ldi	r27, 0x00	; 0
    1d9e:	8c 91       	ld	r24, X
    1da0:	82 60       	ori	r24, 0x02	; 2
    1da2:	8c 93       	st	X, r24
ENABLE_UART1();
    1da4:	80 81       	ld	r24, Z
    1da6:	88 61       	ori	r24, 0x18	; 24
    1da8:	80 83       	st	Z, r24
    1daa:	08 95       	ret

00001dac <nrk_setup_uart>:

//  setup_uart1(baudrate);
//  stdout = fdevopen( (void *)putc1, (void *)getc1);
//  stdin = fdevopen( (void *)putc1, (void *)getc1);

  setup_uart0(baudrate);
    1dac:	0e 94 ac 0e 	call	0x1d58	; 0x1d58 <setup_uart0>

  stdout = fdevopen( (void *)putc0, (void *)getc0);
    1db0:	62 e7       	ldi	r22, 0x72	; 114
    1db2:	7b e0       	ldi	r23, 0x0B	; 11
    1db4:	86 ed       	ldi	r24, 0xD6	; 214
    1db6:	9a e0       	ldi	r25, 0x0A	; 10
    1db8:	0e 94 74 28 	call	0x50e8	; 0x50e8 <fdevopen>
    1dbc:	90 93 bb 0f 	sts	0x0FBB, r25
    1dc0:	80 93 ba 0f 	sts	0x0FBA, r24
  stdin = fdevopen( (void *)putc0, (void *)getc0);
    1dc4:	62 e7       	ldi	r22, 0x72	; 114
    1dc6:	7b e0       	ldi	r23, 0x0B	; 11
    1dc8:	86 ed       	ldi	r24, 0xD6	; 214
    1dca:	9a e0       	ldi	r25, 0x0A	; 10
    1dcc:	0e 94 74 28 	call	0x50e8	; 0x50e8 <fdevopen>
    1dd0:	90 93 b9 0f 	sts	0x0FB9, r25
    1dd4:	80 93 b8 0f 	sts	0x0FB8, r24

#ifdef NRK_UART_BUF
   uart_rx_signal=nrk_signal_create();
    1dd8:	0e 94 f2 13 	call	0x27e4	; 0x27e4 <nrk_signal_create>
    1ddc:	80 93 f5 03 	sts	0x03F5, r24
   if(uart_rx_signal==NRK_ERROR) nrk_error_add(NRK_SIGNAL_CREATE_ERROR);
    1de0:	8f 3f       	cpi	r24, 0xFF	; 255
    1de2:	19 f4       	brne	.+6      	; 0x1dea <nrk_setup_uart+0x3e>
    1de4:	8e e0       	ldi	r24, 0x0E	; 14
    1de6:	0e 94 27 12 	call	0x244e	; 0x244e <nrk_error_add>
   uart_rx_buf_start=0;
    1dea:	10 92 f9 04 	sts	0x04F9, r1
    1dee:	10 92 f8 04 	sts	0x04F8, r1
   uart_rx_buf_end=0;
    1df2:	10 92 f7 04 	sts	0x04F7, r1
    1df6:	10 92 f6 04 	sts	0x04F6, r1
   ENABLE_UART0_RX_INT();
    1dfa:	80 91 c1 00 	lds	r24, 0x00C1
    1dfe:	80 68       	ori	r24, 0x80	; 128
    1e00:	80 93 c1 00 	sts	0x00C1, r24
    1e04:	08 95       	ret

00001e06 <getc1>:

char getc1()
{
char tmp;

UART1_WAIT_AND_RECEIVE(tmp);
    1e06:	80 91 c8 00 	lds	r24, 0x00C8
    1e0a:	87 ff       	sbrs	r24, 7
    1e0c:	fc cf       	rjmp	.-8      	; 0x1e06 <getc1>
    1e0e:	80 91 c8 00 	lds	r24, 0x00C8
    1e12:	8f 77       	andi	r24, 0x7F	; 127
    1e14:	80 93 c8 00 	sts	0x00C8, r24
    1e18:	80 91 ce 00 	lds	r24, 0x00CE
return tmp;
}
    1e1c:	08 95       	ret

00001e1e <halWait>:
	...
    do {
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    1e26:	01 97       	sbiw	r24, 0x01	; 1
    1e28:	00 97       	sbiw	r24, 0x00	; 0
    1e2a:	c9 f7       	brne	.-14     	; 0x1e1e <halWait>

} // halWait
    1e2c:	08 95       	ret

00001e2e <nrk_eeprom_read_byte>:
#include <nrk_error.h>

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
uint8_t v;
v=eeprom_read_byte((uint8_t*)addr);
    1e2e:	0c 94 01 2a 	jmp	0x5402	; 0x5402 <__eerd_byte_m128rfa1>

00001e32 <nrk_eeprom_write_byte>:
return v;
}

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
eeprom_write_byte( (uint8_t*)addr, value );
    1e32:	0e 94 09 2a 	call	0x5412	; 0x5412 <__eewr_byte_m128rfa1>
}
    1e36:	08 95       	ret

00001e38 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    1e38:	ef 92       	push	r14
    1e3a:	ff 92       	push	r15
    1e3c:	0f 93       	push	r16
    1e3e:	1f 93       	push	r17
    1e40:	cf 93       	push	r28
    1e42:	df 93       	push	r29
    1e44:	ec 01       	movw	r28, r24
uint8_t checksum,ct;
uint8_t *buf;
buf=(uint8_t *)mac_addr;
checksum=buf[0]+buf[1]+buf[2]+buf[3];
buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    1e46:	80 e0       	ldi	r24, 0x00	; 0
    1e48:	90 e0       	ldi	r25, 0x00	; 0
    1e4a:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
    1e4e:	f8 2e       	mov	r15, r24
    1e50:	8b 83       	std	Y+3, r24	; 0x03
buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    1e52:	81 e0       	ldi	r24, 0x01	; 1
    1e54:	90 e0       	ldi	r25, 0x00	; 0
    1e56:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
    1e5a:	e8 2e       	mov	r14, r24
    1e5c:	8a 83       	std	Y+2, r24	; 0x02
buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    1e5e:	82 e0       	ldi	r24, 0x02	; 2
    1e60:	90 e0       	ldi	r25, 0x00	; 0
    1e62:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
    1e66:	08 2f       	mov	r16, r24
    1e68:	89 83       	std	Y+1, r24	; 0x01
buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    1e6a:	83 e0       	ldi	r24, 0x03	; 3
    1e6c:	90 e0       	ldi	r25, 0x00	; 0
    1e6e:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
    1e72:	18 2f       	mov	r17, r24
    1e74:	88 83       	st	Y, r24
checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    1e76:	84 e0       	ldi	r24, 0x04	; 4
    1e78:	90 e0       	ldi	r25, 0x00	; 0
    1e7a:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
ct=buf[0];
ct+=buf[1];
    1e7e:	9e 2d       	mov	r25, r14
    1e80:	9f 0d       	add	r25, r15
ct+=buf[2];
    1e82:	90 0f       	add	r25, r16
ct+=buf[3];
    1e84:	91 0f       	add	r25, r17
if(checksum==ct) return NRK_OK;
    1e86:	89 13       	cpse	r24, r25
    1e88:	02 c0       	rjmp	.+4      	; 0x1e8e <read_eeprom_mac_address+0x56>
    1e8a:	81 e0       	ldi	r24, 0x01	; 1
    1e8c:	01 c0       	rjmp	.+2      	; 0x1e90 <read_eeprom_mac_address+0x58>

return NRK_ERROR;
    1e8e:	8f ef       	ldi	r24, 0xFF	; 255
}
    1e90:	df 91       	pop	r29
    1e92:	cf 91       	pop	r28
    1e94:	1f 91       	pop	r17
    1e96:	0f 91       	pop	r16
    1e98:	ff 90       	pop	r15
    1e9a:	ef 90       	pop	r14
    1e9c:	08 95       	ret

00001e9e <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    1e9e:	cf 93       	push	r28
    1ea0:	df 93       	push	r29
    1ea2:	ec 01       	movw	r28, r24
  *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    1ea4:	85 e0       	ldi	r24, 0x05	; 5
    1ea6:	90 e0       	ldi	r25, 0x00	; 0
    1ea8:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
    1eac:	88 83       	st	Y, r24
return NRK_OK;
}
    1eae:	81 e0       	ldi	r24, 0x01	; 1
    1eb0:	df 91       	pop	r29
    1eb2:	cf 91       	pop	r28
    1eb4:	08 95       	ret

00001eb6 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
  eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    1eb6:	fc 01       	movw	r30, r24
    1eb8:	60 81       	ld	r22, Z
    1eba:	86 e0       	ldi	r24, 0x06	; 6
    1ebc:	90 e0       	ldi	r25, 0x00	; 0
    1ebe:	0e 94 09 2a 	call	0x5412	; 0x5412 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    1ec2:	81 e0       	ldi	r24, 0x01	; 1
    1ec4:	08 95       	ret

00001ec6 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    1ec6:	cf 93       	push	r28
    1ec8:	df 93       	push	r29
    1eca:	ec 01       	movw	r28, r24
  *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    1ecc:	86 e0       	ldi	r24, 0x06	; 6
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
    1ed4:	88 83       	st	Y, r24
  return NRK_OK;
}
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	df 91       	pop	r29
    1eda:	cf 91       	pop	r28
    1edc:	08 95       	ret

00001ede <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    1ede:	0f 93       	push	r16
    1ee0:	1f 93       	push	r17
    1ee2:	cf 93       	push	r28
    1ee4:	df 93       	push	r29
    1ee6:	8c 01       	movw	r16, r24
    1ee8:	c8 e0       	ldi	r28, 0x08	; 8
    1eea:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    1eec:	ce 01       	movw	r24, r28
    1eee:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
    1ef2:	f8 01       	movw	r30, r16
    1ef4:	81 93       	st	Z+, r24
    1ef6:	8f 01       	movw	r16, r30
    1ef8:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    1efa:	c8 31       	cpi	r28, 0x18	; 24
    1efc:	d1 05       	cpc	r29, r1
    1efe:	b1 f7       	brne	.-20     	; 0x1eec <read_eeprom_aes_key+0xe>
  aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
  return NRK_OK;
}
    1f00:	81 e0       	ldi	r24, 0x01	; 1
    1f02:	df 91       	pop	r29
    1f04:	cf 91       	pop	r28
    1f06:	1f 91       	pop	r17
    1f08:	0f 91       	pop	r16
    1f0a:	08 95       	ret

00001f0c <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    1f0c:	0f 93       	push	r16
    1f0e:	1f 93       	push	r17
    1f10:	cf 93       	push	r28
    1f12:	df 93       	push	r29
    1f14:	8c 01       	movw	r16, r24
    1f16:	c8 e0       	ldi	r28, 0x08	; 8
    1f18:	d0 e0       	ldi	r29, 0x00	; 0
uint8_t i;
for(i=0; i<16; i++ )
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    1f1a:	f8 01       	movw	r30, r16
    1f1c:	61 91       	ld	r22, Z+
    1f1e:	8f 01       	movw	r16, r30
    1f20:	ce 01       	movw	r24, r28
    1f22:	0e 94 09 2a 	call	0x5412	; 0x5412 <__eewr_byte_m128rfa1>
    1f26:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
uint8_t i;
for(i=0; i<16; i++ )
    1f28:	c8 31       	cpi	r28, 0x18	; 24
    1f2a:	d1 05       	cpc	r29, r1
    1f2c:	b1 f7       	brne	.-20     	; 0x1f1a <write_eeprom_aes_key+0xe>
  eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
  return NRK_OK;
}
    1f2e:	81 e0       	ldi	r24, 0x01	; 1
    1f30:	df 91       	pop	r29
    1f32:	cf 91       	pop	r28
    1f34:	1f 91       	pop	r17
    1f36:	0f 91       	pop	r16
    1f38:	08 95       	ret

00001f3a <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    1f3a:	cf 93       	push	r28
    1f3c:	df 93       	push	r29
    1f3e:	ec 01       	movw	r28, r24
  *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    1f40:	87 e0       	ldi	r24, 0x07	; 7
    1f42:	90 e0       	ldi	r25, 0x00	; 0
    1f44:	0e 94 01 2a 	call	0x5402	; 0x5402 <__eerd_byte_m128rfa1>
    1f48:	88 83       	st	Y, r24
  return NRK_OK;
}
    1f4a:	81 e0       	ldi	r24, 0x01	; 1
    1f4c:	df 91       	pop	r29
    1f4e:	cf 91       	pop	r28
    1f50:	08 95       	ret

00001f52 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
  eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    1f52:	fc 01       	movw	r30, r24
    1f54:	60 81       	ld	r22, Z
    1f56:	87 e0       	ldi	r24, 0x07	; 7
    1f58:	90 e0       	ldi	r25, 0x00	; 0
    1f5a:	0e 94 09 2a 	call	0x5412	; 0x5412 <__eewr_byte_m128rfa1>
  return NRK_OK;
}
    1f5e:	81 e0       	ldi	r24, 0x01	; 1
    1f60:	08 95       	ret

00001f62 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    1f62:	f8 94       	cli
    1f64:	08 95       	ret

00001f66 <nrk_int_enable>:
};

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    1f66:	78 94       	sei
    1f68:	08 95       	ret

00001f6a <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    1f6a:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    1f6e:	ff cf       	rjmp	.-2      	; 0x1f6e <nrk_halt+0x4>

00001f70 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    1f70:	cf 93       	push	r28
    1f72:	df 93       	push	r29
    1f74:	cd b7       	in	r28, 0x3d	; 61
    1f76:	de b7       	in	r29, 0x3e	; 62
    1f78:	a3 97       	sbiw	r28, 0x23	; 35
    1f7a:	0f b6       	in	r0, 0x3f	; 63
    1f7c:	f8 94       	cli
    1f7e:	de bf       	out	0x3e, r29	; 62
    1f80:	0f be       	out	0x3f, r0	; 63
    1f82:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    1f84:	0e 94 f2 13 	call	0x27e4	; 0x27e4 <nrk_signal_create>
    1f88:	80 93 6e 0f 	sts	0x0F6E, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    1f8c:	8f 3f       	cpi	r24, 0xFF	; 255
    1f8e:	21 f4       	brne	.+8      	; 0x1f98 <nrk_init+0x28>
    1f90:	60 e0       	ldi	r22, 0x00	; 0
    1f92:	8e e0       	ldi	r24, 0x0E	; 14
    1f94:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    1f98:	0e 94 41 23 	call	0x4682	; 0x4682 <_nrk_startup_error>
   if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
    1f9c:	80 ff       	sbrs	r24, 0
    1f9e:	04 c0       	rjmp	.+8      	; 0x1fa8 <nrk_init+0x38>
    1fa0:	60 e0       	ldi	r22, 0x00	; 0
    1fa2:	86 e0       	ldi	r24, 0x06	; 6
    1fa4:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
	   }
   #endif
   #endif

   #ifdef NRK_WATCHDOG
    if(nrk_watchdog_check()==NRK_ERROR) 
    1fa8:	0e 94 58 25 	call	0x4ab0	; 0x4ab0 <nrk_watchdog_check>
    1fac:	8f 3f       	cpi	r24, 0xFF	; 255
    1fae:	31 f4       	brne	.+12     	; 0x1fbc <nrk_init+0x4c>
	{
    	nrk_watchdog_disable();
    1fb0:	0e 94 3b 25 	call	0x4a76	; 0x4a76 <nrk_watchdog_disable>
	nrk_kernel_error_add(NRK_WATCHDOG_ERROR,0);
    1fb4:	60 e0       	ldi	r22, 0x00	; 0
    1fb6:	80 e1       	ldi	r24, 0x10	; 16
    1fb8:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
	}
    nrk_watchdog_enable();
    1fbc:	0e 94 49 25 	call	0x4a92	; 0x4a92 <nrk_watchdog_enable>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    1fc0:	10 92 71 0f 	sts	0x0F71, r1
    nrk_cur_task_TCB = NULL;
    1fc4:	10 92 7f 0f 	sts	0x0F7F, r1
    1fc8:	10 92 7e 0f 	sts	0x0F7E, r1
    
    nrk_high_ready_TCB = NULL;
    1fcc:	10 92 70 0f 	sts	0x0F70, r1
    1fd0:	10 92 6f 0f 	sts	0x0F6F, r1
    nrk_high_ready_prio = 0; 
    1fd4:	10 92 80 0f 	sts	0x0F80, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    1fd8:	10 92 7d 0f 	sts	0x0F7D, r1
    1fdc:	e0 e6       	ldi	r30, 0x60	; 96
    1fde:	ff e0       	ldi	r31, 0x0F	; 15

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    1fe0:	8f ef       	ldi	r24, 0xFF	; 255
    1fe2:	df 01       	movw	r26, r30
    1fe4:	12 97       	sbiw	r26, 0x02	; 2
    1fe6:	8c 93       	st	X, r24
    nrk_sem_list[i].value=-1;
    1fe8:	80 83       	st	Z, r24
    1fea:	df 01       	movw	r26, r30
    1fec:	11 97       	sbiw	r26, 0x01	; 1
    nrk_sem_list[i].resource_ceiling=-1;
    1fee:	8c 93       	st	X, r24
    1ff0:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    1ff2:	2f e0       	ldi	r18, 0x0F	; 15
    1ff4:	ef 36       	cpi	r30, 0x6F	; 111
    1ff6:	f2 07       	cpc	r31, r18
    1ff8:	a1 f7       	brne	.-24     	; 0x1fe2 <nrk_init+0x72>
    1ffa:	e9 e3       	ldi	r30, 0x39	; 57
    1ffc:	fe e0       	ldi	r31, 0x0E	; 14
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    1ffe:	93 e6       	ldi	r25, 0x63	; 99
        nrk_task_TCB[i].task_ID = -1; 
    2000:	8f ef       	ldi	r24, 0xFF	; 255
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    2002:	90 83       	st	Z, r25
    2004:	df 01       	movw	r26, r30
    2006:	12 97       	sbiw	r26, 0x02	; 2
        nrk_task_TCB[i].task_ID = -1; 
    2008:	8c 93       	st	X, r24
    200a:	bb 96       	adiw	r30, 0x2b	; 43
    //nrk_resource_count[i]=-1;
    //nrk_resource_value[i]=-1;
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
    200c:	2f e0       	ldi	r18, 0x0F	; 15
    200e:	e6 36       	cpi	r30, 0x66	; 102
    2010:	f2 07       	cpc	r31, r18
    2012:	b9 f7       	brne	.-18     	; 0x2002 <nrk_init+0x92>
    2014:	e1 e8       	ldi	r30, 0x81	; 129
    2016:	ff e0       	ldi	r31, 0x0F	; 15
    2018:	cf 01       	movw	r24, r30
    201a:	05 96       	adiw	r24, 0x05	; 5
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    201c:	94 83       	std	Z+4, r25	; 0x04
    201e:	83 83       	std	Z+3, r24	; 0x03
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2020:	f7 83       	std	Z+7, r31	; 0x07
    2022:	e6 83       	std	Z+6, r30	; 0x06
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2024:	2f e0       	ldi	r18, 0x0F	; 15
    2026:	84 3a       	cpi	r24, 0xA4	; 164
    2028:	92 07       	cpc	r25, r18
    202a:	11 f0       	breq	.+4      	; 0x2030 <nrk_init+0xc0>
    202c:	fc 01       	movw	r30, r24
    202e:	f4 cf       	rjmp	.-24     	; 0x2018 <nrk_init+0xa8>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2030:	10 92 83 0f 	sts	0x0F83, r1
    2034:	10 92 82 0f 	sts	0x0F82, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2038:	10 92 a8 0f 	sts	0x0FA8, r1
    203c:	10 92 a7 0f 	sts	0x0FA7, r1
	_head_node = NULL;
    2040:	10 92 74 0f 	sts	0x0F74, r1
    2044:	10 92 73 0f 	sts	0x0F73, r1
	_free_node = &_nrk_readyQ[0];
    2048:	81 e8       	ldi	r24, 0x81	; 129
    204a:	9f e0       	ldi	r25, 0x0F	; 15
    204c:	90 93 2e 0e 	sts	0x0E2E, r25
    2050:	80 93 2d 0e 	sts	0x0E2D, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2054:	67 e8       	ldi	r22, 0x87	; 135
    2056:	7d e1       	ldi	r23, 0x1D	; 29
    2058:	ce 01       	movw	r24, r28
    205a:	01 96       	adiw	r24, 0x01	; 1
    205c:	0e 94 79 25 	call	0x4af2	; 0x4af2 <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2060:	40 e8       	ldi	r20, 0x80	; 128
    2062:	50 e0       	ldi	r21, 0x00	; 0
    2064:	68 e5       	ldi	r22, 0x58	; 88
    2066:	7d e0       	ldi	r23, 0x0D	; 13
    2068:	ce 01       	movw	r24, r28
    206a:	01 96       	adiw	r24, 0x01	; 1
    206c:	0e 94 7d 25 	call	0x4afa	; 0x4afa <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2070:	85 e5       	ldi	r24, 0x55	; 85
    2072:	80 93 58 0d 	sts	0x0D58, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2076:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2078:	1c 86       	std	Y+12, r1	; 0x0c
    207a:	1d 86       	std	Y+13, r1	; 0x0d
    207c:	1e 86       	std	Y+14, r1	; 0x0e
    207e:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2080:	18 8a       	std	Y+16, r1	; 0x10
    2082:	19 8a       	std	Y+17, r1	; 0x11
    2084:	1a 8a       	std	Y+18, r1	; 0x12
    2086:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2088:	1c 8a       	std	Y+20, r1	; 0x14
    208a:	1d 8a       	std	Y+21, r1	; 0x15
    208c:	1e 8a       	std	Y+22, r1	; 0x16
    208e:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2090:	18 8e       	std	Y+24, r1	; 0x18
    2092:	19 8e       	std	Y+25, r1	; 0x19
    2094:	1a 8e       	std	Y+26, r1	; 0x1a
    2096:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2098:	1c 8e       	std	Y+28, r1	; 0x1c
    209a:	1d 8e       	std	Y+29, r1	; 0x1d
    209c:	1e 8e       	std	Y+30, r1	; 0x1e
    209e:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    20a0:	18 a2       	std	Y+32, r1	; 0x20
    20a2:	19 a2       	std	Y+33, r1	; 0x21
    20a4:	1a a2       	std	Y+34, r1	; 0x22
    20a6:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    20a8:	81 e0       	ldi	r24, 0x01	; 1
    20aa:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    20ac:	92 e0       	ldi	r25, 0x02	; 2
    20ae:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    20b0:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    20b2:	ce 01       	movw	r24, r28
    20b4:	01 96       	adiw	r24, 0x01	; 1
    20b6:	0e 94 21 18 	call	0x3042	; 0x3042 <nrk_activate_task>
	
}
    20ba:	a3 96       	adiw	r28, 0x23	; 35
    20bc:	0f b6       	in	r0, 0x3f	; 63
    20be:	f8 94       	cli
    20c0:	de bf       	out	0x3e, r29	; 62
    20c2:	0f be       	out	0x3f, r0	; 63
    20c4:	cd bf       	out	0x3d, r28	; 61
    20c6:	df 91       	pop	r29
    20c8:	cf 91       	pop	r28
    20ca:	08 95       	ret

000020cc <nrk_start>:




void nrk_start (void)
{
    20cc:	c7 e3       	ldi	r28, 0x37	; 55
    20ce:	de e0       	ldi	r29, 0x0E	; 14
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    20d0:	f1 2c       	mov	r15, r1
    {
	task_ID = nrk_task_TCB[i].task_ID;
    20d2:	d8 80       	ld	r13, Y
	// only check activated tasks
	if(task_ID!=-1)
    20d4:	8f ef       	ldi	r24, 0xFF	; 255
    20d6:	d8 12       	cpse	r13, r24
    20d8:	21 c0       	rjmp	.+66     	; 0x211c <nrk_start+0x50>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    20da:	f3 94       	inc	r15
    20dc:	ab 96       	adiw	r28, 0x2b	; 43
    20de:	97 e0       	ldi	r25, 0x07	; 7
    20e0:	f9 12       	cpse	r15, r25
    20e2:	f7 cf       	rjmp	.-18     	; 0x20d2 <nrk_start+0x6>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    20e4:	0e 94 1e 17 	call	0x2e3c	; 0x2e3c <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    20e8:	9b e2       	ldi	r25, 0x2B	; 43
    20ea:	89 02       	muls	r24, r25
    20ec:	f0 01       	movw	r30, r0
    20ee:	11 24       	eor	r1, r1
    20f0:	e1 5d       	subi	r30, 0xD1	; 209
    20f2:	f1 4f       	sbci	r31, 0xF1	; 241
    20f4:	82 85       	ldd	r24, Z+10	; 0x0a
    20f6:	80 93 80 0f 	sts	0x0F80, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    20fa:	f0 93 7f 0f 	sts	0x0F7F, r31
    20fe:	e0 93 7e 0f 	sts	0x0F7E, r30
    2102:	f0 93 70 0f 	sts	0x0F70, r31
    2106:	e0 93 6f 0f 	sts	0x0F6F, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    210a:	80 93 71 0f 	sts	0x0F71, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    210e:	0e 94 01 26 	call	0x4c02	; 0x4c02 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2112:	0e 94 eb 25 	call	0x4bd6	; 0x4bd6 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2116:	0e 94 05 26 	call	0x4c0a	; 0x4c0a <nrk_start_high_ready_task>
    211a:	14 c0       	rjmp	.+40     	; 0x2144 <nrk_start+0x78>
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    211c:	07 e3       	ldi	r16, 0x37	; 55
    211e:	1e e0       	ldi	r17, 0x0E	; 14
    2120:	e1 2c       	mov	r14, r1
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2122:	fe 14       	cp	r15, r14
    2124:	41 f0       	breq	.+16     	; 0x2136 <nrk_start+0x6a>
    2126:	f8 01       	movw	r30, r16
    2128:	80 81       	ld	r24, Z
    212a:	d8 12       	cpse	r13, r24
    212c:	04 c0       	rjmp	.+8      	; 0x2136 <nrk_start+0x6a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    212e:	6d 2d       	mov	r22, r13
    2130:	85 e0       	ldi	r24, 0x05	; 5
    2132:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2136:	e3 94       	inc	r14
    2138:	05 5d       	subi	r16, 0xD5	; 213
    213a:	1f 4f       	sbci	r17, 0xFF	; 255
    213c:	f7 e0       	ldi	r31, 0x07	; 7
    213e:	ef 12       	cpse	r14, r31
    2140:	f0 cf       	rjmp	.-32     	; 0x2122 <nrk_start+0x56>
    2142:	cb cf       	rjmp	.-106    	; 0x20da <nrk_start+0xe>
    2144:	ff cf       	rjmp	.-2      	; 0x2144 <nrk_start+0x78>

00002146 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2146:	af 92       	push	r10
    2148:	bf 92       	push	r11
    214a:	cf 92       	push	r12
    214c:	df 92       	push	r13
    214e:	ef 92       	push	r14
    2150:	ff 92       	push	r15
    2152:	0f 93       	push	r16
    2154:	1f 93       	push	r17
    2156:	cf 93       	push	r28
    2158:	df 93       	push	r29
    215a:	1f 92       	push	r1
    215c:	cd b7       	in	r28, 0x3d	; 61
    215e:	de b7       	in	r29, 0x3e	; 62
    2160:	5c 01       	movw	r10, r24
    2162:	6b 01       	movw	r12, r22
    2164:	7a 01       	movw	r14, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2166:	dc 01       	movw	r26, r24
    2168:	19 96       	adiw	r26, 0x09	; 9
    216a:	8c 91       	ld	r24, X
    216c:	19 97       	sbiw	r26, 0x09	; 9
    216e:	82 30       	cpi	r24, 0x02	; 2
    2170:	21 f0       	breq	.+8      	; 0x217a <nrk_TCB_init+0x34>
    	Task->task_ID=nrk_task_init_cnt;
    2172:	80 91 6d 0f 	lds	r24, 0x0F6D
    2176:	8c 93       	st	X, r24
    2178:	02 c0       	rjmp	.+4      	; 0x217e <nrk_TCB_init+0x38>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    217a:	f5 01       	movw	r30, r10
    217c:	10 82       	st	Z, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    217e:	80 91 6d 0f 	lds	r24, 0x0F6D
    2182:	87 30       	cpi	r24, 0x07	; 7
    2184:	20 f0       	brcs	.+8      	; 0x218e <nrk_TCB_init+0x48>
    2186:	60 e0       	ldi	r22, 0x00	; 0
    2188:	87 e0       	ldi	r24, 0x07	; 7
    218a:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    218e:	d5 01       	movw	r26, r10
    2190:	19 96       	adiw	r26, 0x09	; 9
    2192:	8c 91       	ld	r24, X
    2194:	82 30       	cpi	r24, 0x02	; 2
    2196:	29 f0       	breq	.+10     	; 0x21a2 <nrk_TCB_init+0x5c>
    2198:	80 91 6d 0f 	lds	r24, 0x0F6D
    219c:	8f 5f       	subi	r24, 0xFF	; 255
    219e:	80 93 6d 0f 	sts	0x0F6D, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    21a2:	80 91 6d 0f 	lds	r24, 0x0F6D
    21a6:	81 11       	cpse	r24, r1
    21a8:	03 c0       	rjmp	.+6      	; 0x21b0 <nrk_TCB_init+0x6a>
    21aa:	81 e0       	ldi	r24, 0x01	; 1
    21ac:	80 93 6d 0f 	sts	0x0F6D, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    21b0:	f5 01       	movw	r30, r10
    21b2:	30 81       	ld	r19, Z
    21b4:	2b e2       	ldi	r18, 0x2B	; 43
    21b6:	32 03       	mulsu	r19, r18
    21b8:	f0 01       	movw	r30, r0
    21ba:	11 24       	eor	r1, r1
    21bc:	e1 5d       	subi	r30, 0xD1	; 209
    21be:	f1 4f       	sbci	r31, 0xF1	; 241
    21c0:	d1 82       	std	Z+1, r13	; 0x01
    21c2:	c0 82       	st	Z, r12
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    21c4:	d5 01       	movw	r26, r10
    21c6:	18 96       	adiw	r26, 0x08	; 8
    21c8:	8c 91       	ld	r24, X
    21ca:	18 97       	sbiw	r26, 0x08	; 8
    21cc:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    21ce:	3c 91       	ld	r19, X
    21d0:	32 03       	mulsu	r19, r18
    21d2:	f0 01       	movw	r30, r0
    21d4:	11 24       	eor	r1, r1
    21d6:	e1 5d       	subi	r30, 0xD1	; 209
    21d8:	f1 4f       	sbci	r31, 0xF1	; 241
    21da:	83 e0       	ldi	r24, 0x03	; 3
    21dc:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    21de:	3c 91       	ld	r19, X
    21e0:	32 03       	mulsu	r19, r18
    21e2:	f0 01       	movw	r30, r0
    21e4:	11 24       	eor	r1, r1
    21e6:	e1 5d       	subi	r30, 0xD1	; 209
    21e8:	f1 4f       	sbci	r31, 0xF1	; 241
    21ea:	30 87       	std	Z+8, r19	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    21ec:	0c 91       	ld	r16, X
    21ee:	02 03       	mulsu	r16, r18
    21f0:	80 01       	movw	r16, r0
    21f2:	11 24       	eor	r1, r1
    21f4:	01 5d       	subi	r16, 0xD1	; 209
    21f6:	11 4f       	sbci	r17, 0xF1	; 241
    21f8:	f8 01       	movw	r30, r16
    21fa:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks_long( &(Task->period) );
    21fc:	c5 01       	movw	r24, r10
    21fe:	0b 96       	adiw	r24, 0x0b	; 11
    2200:	0e 94 d4 1c 	call	0x39a8	; 0x39a8 <_nrk_time_to_ticks_long>
    2204:	d8 01       	movw	r26, r16
    2206:	91 96       	adiw	r26, 0x21	; 33
    2208:	6d 93       	st	X+, r22
    220a:	7d 93       	st	X+, r23
    220c:	8d 93       	st	X+, r24
    220e:	9c 93       	st	X, r25
    2210:	94 97       	sbiw	r26, 0x24	; 36
    if(Task->period.secs > 4294967) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2212:	f5 01       	movw	r30, r10
    2214:	83 85       	ldd	r24, Z+11	; 0x0b
    2216:	94 85       	ldd	r25, Z+12	; 0x0c
    2218:	a5 85       	ldd	r26, Z+13	; 0x0d
    221a:	b6 85       	ldd	r27, Z+14	; 0x0e
    221c:	88 33       	cpi	r24, 0x38	; 56
    221e:	99 48       	sbci	r25, 0x89	; 137
    2220:	a1 44       	sbci	r26, 0x41	; 65
    2222:	b1 05       	cpc	r27, r1
    2224:	28 f0       	brcs	.+10     	; 0x2230 <nrk_TCB_init+0xea>
    2226:	d5 01       	movw	r26, r10
    2228:	6c 91       	ld	r22, X
    222a:	86 e1       	ldi	r24, 0x16	; 22
    222c:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks_long( &(Task->offset));
    2230:	f5 01       	movw	r30, r10
    2232:	00 81       	ld	r16, Z
    2234:	11 27       	eor	r17, r17
    2236:	07 fd       	sbrc	r16, 7
    2238:	10 95       	com	r17
    223a:	c5 01       	movw	r24, r10
    223c:	4b 96       	adiw	r24, 0x1b	; 27
    223e:	0e 94 d4 1c 	call	0x39a8	; 0x39a8 <_nrk_time_to_ticks_long>
    2242:	4b e2       	ldi	r20, 0x2B	; 43
    2244:	40 9f       	mul	r20, r16
    2246:	f0 01       	movw	r30, r0
    2248:	41 9f       	mul	r20, r17
    224a:	f0 0d       	add	r31, r0
    224c:	11 24       	eor	r1, r1
    224e:	e1 5d       	subi	r30, 0xD1	; 209
    2250:	f1 4f       	sbci	r31, 0xF1	; 241
    2252:	65 8b       	std	Z+21, r22	; 0x15
    2254:	76 8b       	std	Z+22, r23	; 0x16
    2256:	87 8b       	std	Z+23, r24	; 0x17
    2258:	90 8f       	std	Z+24, r25	; 0x18
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    225a:	d5 01       	movw	r26, r10
    225c:	2c 91       	ld	r18, X
    225e:	24 03       	mulsu	r18, r20
    2260:	60 01       	movw	r12, r0
    2262:	11 24       	eor	r1, r1
    2264:	f6 01       	movw	r30, r12
    2266:	e1 5d       	subi	r30, 0xD1	; 209
    2268:	f1 4f       	sbci	r31, 0xF1	; 241
    226a:	6f 01       	movw	r12, r30
    226c:	05 89       	ldd	r16, Z+21	; 0x15
    226e:	16 89       	ldd	r17, Z+22	; 0x16
    2270:	27 89       	ldd	r18, Z+23	; 0x17
    2272:	30 8d       	ldd	r19, Z+24	; 0x18
    2274:	81 a1       	ldd	r24, Z+33	; 0x21
    2276:	92 a1       	ldd	r25, Z+34	; 0x22
    2278:	a3 a1       	ldd	r26, Z+35	; 0x23
    227a:	b4 a1       	ldd	r27, Z+36	; 0x24
    227c:	08 0f       	add	r16, r24
    227e:	19 1f       	adc	r17, r25
    2280:	2a 1f       	adc	r18, r26
    2282:	3b 1f       	adc	r19, r27
    2284:	01 8f       	std	Z+25, r16	; 0x19
    2286:	12 8f       	std	Z+26, r17	; 0x1a
    2288:	23 8f       	std	Z+27, r18	; 0x1b
    228a:	34 8f       	std	Z+28, r19	; 0x1c
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks_long(&(Task->cpu_reserve));
    228c:	c5 01       	movw	r24, r10
    228e:	43 96       	adiw	r24, 0x13	; 19
    2290:	49 83       	std	Y+1, r20	; 0x01
    2292:	0e 94 d4 1c 	call	0x39a8	; 0x39a8 <_nrk_time_to_ticks_long>
    2296:	f6 01       	movw	r30, r12
    2298:	65 a3       	std	Z+37, r22	; 0x25
    229a:	76 a3       	std	Z+38, r23	; 0x26
    229c:	87 a3       	std	Z+39, r24	; 0x27
    229e:	90 a7       	std	Z+40, r25	; 0x28
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    22a0:	d5 01       	movw	r26, r10
    22a2:	2c 91       	ld	r18, X
    22a4:	49 81       	ldd	r20, Y+1	; 0x01
    22a6:	24 03       	mulsu	r18, r20
    22a8:	f0 01       	movw	r30, r0
    22aa:	11 24       	eor	r1, r1
    22ac:	e1 5d       	subi	r30, 0xD1	; 209
    22ae:	f1 4f       	sbci	r31, 0xF1	; 241
    22b0:	85 a1       	ldd	r24, Z+37	; 0x25
    22b2:	96 a1       	ldd	r25, Z+38	; 0x26
    22b4:	a7 a1       	ldd	r26, Z+39	; 0x27
    22b6:	b0 a5       	ldd	r27, Z+40	; 0x28
    22b8:	85 8f       	std	Z+29, r24	; 0x1d
    22ba:	96 8f       	std	Z+30, r25	; 0x1e
    22bc:	a7 8f       	std	Z+31, r26	; 0x1f
    22be:	b0 a3       	std	Z+32, r27	; 0x20
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    22c0:	81 e0       	ldi	r24, 0x01	; 1
    22c2:	90 e0       	ldi	r25, 0x00	; 0
    22c4:	92 a7       	std	Z+42, r25	; 0x2a
    22c6:	81 a7       	std	Z+41, r24	; 0x29
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    22c8:	f3 82       	std	Z+3, r15	; 0x03
    22ca:	e2 82       	std	Z+2, r14	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    22cc:	81 e0       	ldi	r24, 0x01	; 1
    22ce:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    22d0:	0f 90       	pop	r0
    22d2:	df 91       	pop	r29
    22d4:	cf 91       	pop	r28
    22d6:	1f 91       	pop	r17
    22d8:	0f 91       	pop	r16
    22da:	ff 90       	pop	r15
    22dc:	ef 90       	pop	r14
    22de:	df 90       	pop	r13
    22e0:	cf 90       	pop	r12
    22e2:	bf 90       	pop	r11
    22e4:	af 90       	pop	r10
    22e6:	08 95       	ret

000022e8 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    22e8:	0c 94 a1 1d 	jmp	0x3b42	; 0x3b42 <_nrk_scheduler>

000022ec <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    22ec:	85 e6       	ldi	r24, 0x65	; 101
    22ee:	90 e0       	ldi	r25, 0x00	; 0
    22f0:	08 95       	ret

000022f2 <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    22f2:	e0 91 7e 0f 	lds	r30, 0x0F7E
    22f6:	f0 91 7f 0f 	lds	r31, 0x0F7F
    22fa:	84 87       	std	Z+12, r24	; 0x0c
    22fc:	08 95       	ret

000022fe <nrk_errno_get>:
}

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    22fe:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2302:	f0 91 7f 0f 	lds	r31, 0x0F7F
}
    2306:	84 85       	ldd	r24, Z+12	; 0x0c
    2308:	08 95       	ret

0000230a <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    230a:	20 91 57 0d 	lds	r18, 0x0D57
    230e:	22 23       	and	r18, r18
    2310:	41 f0       	breq	.+16     	; 0x2322 <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    2312:	fb 01       	movw	r30, r22
    2314:	20 83       	st	Z, r18
    *task_id = error_task;
    2316:	20 91 fc 04 	lds	r18, 0x04FC
    231a:	fc 01       	movw	r30, r24
    231c:	20 83       	st	Z, r18
    return 1;
    231e:	81 e0       	ldi	r24, 0x01	; 1
    2320:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    2322:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    2324:	08 95       	ret

00002326 <nrk_error_print>:

int8_t nrk_error_print ()
{
    int8_t t=0,i=0;
    if (error_num == 0)
    2326:	80 91 57 0d 	lds	r24, 0x0D57
    232a:	88 23       	and	r24, r24
    232c:	09 f4       	brne	.+2      	; 0x2330 <nrk_error_print+0xa>
    232e:	8d c0       	rjmp	.+282    	; 0x244a <nrk_error_print+0x124>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2330:	85 ef       	ldi	r24, 0xF5	; 245
    2332:	93 e0       	ldi	r25, 0x03	; 3
    2334:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <nrk_kprintf>
        printf ("%d", error_task);
    2338:	80 91 fc 04 	lds	r24, 0x04FC
    233c:	1f 92       	push	r1
    233e:	8f 93       	push	r24
    2340:	8a e9       	ldi	r24, 0x9A	; 154
    2342:	93 e0       	ldi	r25, 0x03	; 3
    2344:	9f 93       	push	r25
    2346:	8f 93       	push	r24
    2348:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
        nrk_kprintf (PSTR ("): "));
    234c:	81 ef       	ldi	r24, 0xF1	; 241
    234e:	93 e0       	ldi	r25, 0x03	; 3
    2350:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2354:	0f 90       	pop	r0
    2356:	0f 90       	pop	r0
    2358:	0f 90       	pop	r0
    235a:	0f 90       	pop	r0
    235c:	80 91 57 0d 	lds	r24, 0x0D57
    2360:	88 31       	cpi	r24, 0x18	; 24
    2362:	10 f0       	brcs	.+4      	; 0x2368 <nrk_error_print+0x42>
            error_num = NRK_UNKOWN;
    2364:	10 92 57 0d 	sts	0x0D57, r1
        switch (error_num)
    2368:	80 91 57 0d 	lds	r24, 0x0D57
    236c:	90 e0       	ldi	r25, 0x00	; 0
    236e:	fc 01       	movw	r30, r24
    2370:	31 97       	sbiw	r30, 0x01	; 1
    2372:	e6 31       	cpi	r30, 0x16	; 22
    2374:	f1 05       	cpc	r31, r1
    2376:	08 f0       	brcs	.+2      	; 0x237a <nrk_error_print+0x54>
    2378:	46 c0       	rjmp	.+140    	; 0x2406 <nrk_error_print+0xe0>
    237a:	e6 54       	subi	r30, 0x46	; 70
    237c:	ff 4f       	sbci	r31, 0xFF	; 255
    237e:	0c 94 34 28 	jmp	0x5068	; 0x5068 <__tablejump2__>
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2382:	85 eb       	ldi	r24, 0xB5	; 181
    2384:	93 e0       	ldi	r25, 0x03	; 3
    2386:	41 c0       	rjmp	.+130    	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2388:	8e e8       	ldi	r24, 0x8E	; 142
    238a:	93 e0       	ldi	r25, 0x03	; 3
    238c:	3e c0       	rjmp	.+124    	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    238e:	8a e7       	ldi	r24, 0x7A	; 122
    2390:	93 e0       	ldi	r25, 0x03	; 3
    2392:	3b c0       	rjmp	.+118    	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2394:	84 e6       	ldi	r24, 0x64	; 100
    2396:	93 e0       	ldi	r25, 0x03	; 3
    2398:	38 c0       	rjmp	.+112    	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    239a:	89 e4       	ldi	r24, 0x49	; 73
    239c:	93 e0       	ldi	r25, 0x03	; 3
    239e:	35 c0       	rjmp	.+106    	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    23a0:	83 e3       	ldi	r24, 0x33	; 51
    23a2:	93 e0       	ldi	r25, 0x03	; 3
    23a4:	32 c0       	rjmp	.+100    	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    23a6:	8b e1       	ldi	r24, 0x1B	; 27
    23a8:	93 e0       	ldi	r25, 0x03	; 3
    23aa:	2f c0       	rjmp	.+94     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    23ac:	88 e0       	ldi	r24, 0x08	; 8
    23ae:	93 e0       	ldi	r25, 0x03	; 3
    23b0:	2c c0       	rjmp	.+88     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    23b2:	85 ef       	ldi	r24, 0xF5	; 245
    23b4:	92 e0       	ldi	r25, 0x02	; 2
    23b6:	29 c0       	rjmp	.+82     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    23b8:	87 ed       	ldi	r24, 0xD7	; 215
    23ba:	92 e0       	ldi	r25, 0x02	; 2
    23bc:	26 c0       	rjmp	.+76     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    23be:	82 eb       	ldi	r24, 0xB2	; 178
    23c0:	92 e0       	ldi	r25, 0x02	; 2
    23c2:	23 c0       	rjmp	.+70     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    23c4:	86 ea       	ldi	r24, 0xA6	; 166
    23c6:	92 e0       	ldi	r25, 0x02	; 2
    23c8:	20 c0       	rjmp	.+64     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    23ca:	8b e8       	ldi	r24, 0x8B	; 139
    23cc:	92 e0       	ldi	r25, 0x02	; 2
    23ce:	1d c0       	rjmp	.+58     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    23d0:	8c e7       	ldi	r24, 0x7C	; 124
    23d2:	92 e0       	ldi	r25, 0x02	; 2
    23d4:	1a c0       	rjmp	.+52     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    23d6:	88 e6       	ldi	r24, 0x68	; 104
    23d8:	92 e0       	ldi	r25, 0x02	; 2
    23da:	17 c0       	rjmp	.+46     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    23dc:	87 e5       	ldi	r24, 0x57	; 87
    23de:	92 e0       	ldi	r25, 0x02	; 2
    23e0:	14 c0       	rjmp	.+40     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    23e2:	83 e4       	ldi	r24, 0x43	; 67
    23e4:	92 e0       	ldi	r25, 0x02	; 2
    23e6:	11 c0       	rjmp	.+34     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    23e8:	83 e2       	ldi	r24, 0x23	; 35
    23ea:	92 e0       	ldi	r25, 0x02	; 2
    23ec:	0e c0       	rjmp	.+28     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    23ee:	8b e0       	ldi	r24, 0x0B	; 11
    23f0:	92 e0       	ldi	r25, 0x02	; 2
    23f2:	0b c0       	rjmp	.+22     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    23f4:	80 ef       	ldi	r24, 0xF0	; 240
    23f6:	91 e0       	ldi	r25, 0x01	; 1
    23f8:	08 c0       	rjmp	.+16     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    23fa:	8f ed       	ldi	r24, 0xDF	; 223
    23fc:	91 e0       	ldi	r25, 0x01	; 1
    23fe:	05 c0       	rjmp	.+10     	; 0x240a <nrk_error_print+0xe4>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    2400:	80 ed       	ldi	r24, 0xD0	; 208
    2402:	91 e0       	ldi	r25, 0x01	; 1
    2404:	02 c0       	rjmp	.+4      	; 0x240a <nrk_error_print+0xe4>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    2406:	89 ec       	ldi	r24, 0xC9	; 201
    2408:	91 e0       	ldi	r25, 0x01	; 1
    240a:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <nrk_kprintf>
        }
        putchar ('\r');
    240e:	60 91 ba 0f 	lds	r22, 0x0FBA
    2412:	70 91 bb 0f 	lds	r23, 0x0FBB
    2416:	8d e0       	ldi	r24, 0x0D	; 13
    2418:	90 e0       	ldi	r25, 0x00	; 0
    241a:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
        putchar ('\n');
    241e:	60 91 ba 0f 	lds	r22, 0x0FBA
    2422:	70 91 bb 0f 	lds	r23, 0x0FBB
    2426:	8a e0       	ldi	r24, 0x0A	; 10
    2428:	90 e0       	ldi	r25, 0x00	; 0
    242a:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
                        ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
        // wait for watchdog to kick in
        if(error_num!=NRK_WATCHDOG_ERROR && error_num!=NRK_BOD_ERROR && error_num!=NRK_EXT_RST_ERROR)
    242e:	80 91 57 0d 	lds	r24, 0x0D57
    2432:	80 31       	cpi	r24, 0x10	; 16
    2434:	41 f0       	breq	.+16     	; 0x2446 <nrk_error_print+0x120>
    2436:	83 51       	subi	r24, 0x13	; 19
    2438:	82 30       	cpi	r24, 0x02	; 2
    243a:	28 f0       	brcs	.+10     	; 0x2446 <nrk_error_print+0x120>
        {
            nrk_watchdog_enable();
    243c:	0e 94 49 25 	call	0x4a92	; 0x4a92 <nrk_watchdog_enable>
            nrk_int_disable();
    2440:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    2444:	ff cf       	rjmp	.-2      	; 0x2444 <nrk_error_print+0x11e>
        pause();
        blink_morse_code_error( error_num);
    }

#endif  /*  */
    error_num = 0;
    2446:	10 92 57 0d 	sts	0x0D57, r1
    return t;
}
    244a:	80 e0       	ldi	r24, 0x00	; 0
    244c:	08 95       	ret

0000244e <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    244e:	80 93 57 0d 	sts	0x0D57, r24
    error_task = nrk_cur_task_TCB->task_ID;
    2452:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2456:	f0 91 7f 0f 	lds	r31, 0x0F7F
    245a:	80 85       	ldd	r24, Z+8	; 0x08
    245c:	80 93 fc 04 	sts	0x04FC, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2460:	0c 94 93 11 	jmp	0x2326	; 0x2326 <nrk_error_print>

00002464 <nrk_kernel_error_add>:
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    2464:	cf 93       	push	r28
    2466:	c8 2f       	mov	r28, r24
    error_num = n;
    2468:	80 93 57 0d 	sts	0x0D57, r24
    error_task = task;
    246c:	60 93 fc 04 	sts	0x04FC, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    2470:	0e 94 93 11 	call	0x2326	; 0x2326 <nrk_error_print>
    asm volatile("jmp 0x0000\n\t" ::);
#endif

#ifdef NRK_REBOOT_ON_ERROR
    // wait for watchdog to kick in
    if(n!=NRK_WATCHDOG_ERROR && n!=NRK_BOD_ERROR && n!=NRK_EXT_RST_ERROR)
    2474:	c0 31       	cpi	r28, 0x10	; 16
    2476:	41 f0       	breq	.+16     	; 0x2488 <nrk_kernel_error_add+0x24>
    2478:	c3 51       	subi	r28, 0x13	; 19
    247a:	c2 30       	cpi	r28, 0x02	; 2
    247c:	28 f0       	brcs	.+10     	; 0x2488 <nrk_kernel_error_add+0x24>
    {
        nrk_watchdog_enable();
    247e:	0e 94 49 25 	call	0x4a92	; 0x4a92 <nrk_watchdog_enable>
        nrk_int_disable();
    2482:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    2486:	ff cf       	rjmp	.-2      	; 0x2486 <nrk_kernel_error_add+0x22>
#endif  /*  */




}
    2488:	cf 91       	pop	r28
    248a:	08 95       	ret

0000248c <pause>:
    }

}

void pause()
{
    248c:	cf 93       	push	r28
    248e:	df 93       	push	r29
    2490:	1f 92       	push	r1
    2492:	cd b7       	in	r28, 0x3d	; 61
    2494:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2496:	19 82       	std	Y+1, r1	; 0x01
    2498:	89 81       	ldd	r24, Y+1	; 0x01
    249a:	84 36       	cpi	r24, 0x64	; 100
    249c:	40 f4       	brcc	.+16     	; 0x24ae <pause+0x22>
        nrk_spin_wait_us (2000);
    249e:	80 ed       	ldi	r24, 0xD0	; 208
    24a0:	97 e0       	ldi	r25, 0x07	; 7
    24a2:	0e 94 76 21 	call	0x42ec	; 0x42ec <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    24a6:	89 81       	ldd	r24, Y+1	; 0x01
    24a8:	8f 5f       	subi	r24, 0xFF	; 255
    24aa:	89 83       	std	Y+1, r24	; 0x01
    24ac:	f5 cf       	rjmp	.-22     	; 0x2498 <pause+0xc>
        nrk_spin_wait_us (2000);
}
    24ae:	0f 90       	pop	r0
    24b0:	df 91       	pop	r29
    24b2:	cf 91       	pop	r28
    24b4:	08 95       	ret

000024b6 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    24b6:	81 e0       	ldi	r24, 0x01	; 1
    24b8:	90 e0       	ldi	r25, 0x00	; 0
    24ba:	0e 94 84 0e 	call	0x1d08	; 0x1d08 <nrk_led_set>
    pause();
    24be:	0e 94 46 12 	call	0x248c	; 0x248c <pause>
    pause();
    24c2:	0e 94 46 12 	call	0x248c	; 0x248c <pause>
    pause();
    24c6:	0e 94 46 12 	call	0x248c	; 0x248c <pause>
    nrk_led_clr(GREEN_LED);
    24ca:	81 e0       	ldi	r24, 0x01	; 1
    24cc:	90 e0       	ldi	r25, 0x00	; 0
    24ce:	0e 94 6d 0e 	call	0x1cda	; 0x1cda <nrk_led_clr>
    pause();
    24d2:	0c 94 46 12 	jmp	0x248c	; 0x248c <pause>

000024d6 <blink_dot>:
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    24d6:	81 e0       	ldi	r24, 0x01	; 1
    24d8:	90 e0       	ldi	r25, 0x00	; 0
    24da:	0e 94 84 0e 	call	0x1d08	; 0x1d08 <nrk_led_set>
    pause();
    24de:	0e 94 46 12 	call	0x248c	; 0x248c <pause>
    nrk_led_clr(GREEN_LED);
    24e2:	81 e0       	ldi	r24, 0x01	; 1
    24e4:	90 e0       	ldi	r25, 0x00	; 0
    24e6:	0e 94 6d 0e 	call	0x1cda	; 0x1cda <nrk_led_clr>
    pause();
    24ea:	0c 94 46 12 	jmp	0x248c	; 0x248c <pause>

000024ee <blink_morse_code_error>:
}


void blink_morse_code_error( uint8_t number )
{
    24ee:	ff 92       	push	r15
    24f0:	0f 93       	push	r16
    24f2:	1f 93       	push	r17
    24f4:	cf 93       	push	r28
    24f6:	df 93       	push	r29
    24f8:	00 d0       	rcall	.+0      	; 0x24fa <blink_morse_code_error+0xc>
    24fa:	1f 92       	push	r1
    24fc:	cd b7       	in	r28, 0x3d	; 61
    24fe:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2500:	1f 92       	push	r1
    2502:	8f 93       	push	r24
    2504:	8a e9       	ldi	r24, 0x9A	; 154
    2506:	93 e0       	ldi	r25, 0x03	; 3
    2508:	9f 93       	push	r25
    250a:	8f 93       	push	r24
    250c:	8e 01       	movw	r16, r28
    250e:	0f 5f       	subi	r16, 0xFF	; 255
    2510:	1f 4f       	sbci	r17, 0xFF	; 255
    2512:	1f 93       	push	r17
    2514:	0f 93       	push	r16
    2516:	0e 94 74 29 	call	0x52e8	; 0x52e8 <sprintf>

    for(i=0; i<strlen(str); i++ )
    251a:	0f 90       	pop	r0
    251c:	0f 90       	pop	r0
    251e:	0f 90       	pop	r0
    2520:	0f 90       	pop	r0
    2522:	0f 90       	pop	r0
    2524:	0f 90       	pop	r0
    2526:	f1 2c       	mov	r15, r1
    2528:	f8 01       	movw	r30, r16
    252a:	01 90       	ld	r0, Z+
    252c:	00 20       	and	r0, r0
    252e:	e9 f7       	brne	.-6      	; 0x252a <blink_morse_code_error+0x3c>
    2530:	31 97       	sbiw	r30, 0x01	; 1
    2532:	e0 1b       	sub	r30, r16
    2534:	f1 0b       	sbc	r31, r17
    2536:	8f 2d       	mov	r24, r15
    2538:	90 e0       	ldi	r25, 0x00	; 0
    253a:	8e 17       	cp	r24, r30
    253c:	9f 07       	cpc	r25, r31
    253e:	08 f0       	brcs	.+2      	; 0x2542 <blink_morse_code_error+0x54>
    2540:	5c c0       	rjmp	.+184    	; 0x25fa <blink_morse_code_error+0x10c>
    {
        switch( str[i])
    2542:	f8 01       	movw	r30, r16
    2544:	e8 0f       	add	r30, r24
    2546:	f9 1f       	adc	r31, r25
    2548:	80 81       	ld	r24, Z
    254a:	90 e0       	ldi	r25, 0x00	; 0
    254c:	fc 01       	movw	r30, r24
    254e:	f0 97       	sbiw	r30, 0x30	; 48
    2550:	ea 30       	cpi	r30, 0x0A	; 10
    2552:	f1 05       	cpc	r31, r1
    2554:	08 f0       	brcs	.+2      	; 0x2558 <blink_morse_code_error+0x6a>
    2556:	49 c0       	rjmp	.+146    	; 0x25ea <blink_morse_code_error+0xfc>
    2558:	e0 53       	subi	r30, 0x30	; 48
    255a:	ff 4f       	sbci	r31, 0xFF	; 255
    255c:	0c 94 34 28 	jmp	0x5068	; 0x5068 <__tablejump2__>
        {
        case '0':
            blink_dash();
    2560:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
    2564:	02 c0       	rjmp	.+4      	; 0x256a <blink_morse_code_error+0x7c>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2566:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
            blink_dash();
    256a:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    256e:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    2572:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    2576:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            break;
    257a:	37 c0       	rjmp	.+110    	; 0x25ea <blink_morse_code_error+0xfc>
        case '2':
            blink_dot();
    257c:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
            blink_dot();
    2580:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
    2584:	f4 cf       	rjmp	.-24     	; 0x256e <blink_morse_code_error+0x80>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2586:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
            blink_dot();
    258a:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
            blink_dot();
    258e:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
    2592:	ef cf       	rjmp	.-34     	; 0x2572 <blink_morse_code_error+0x84>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2594:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
            blink_dot();
    2598:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
            blink_dot();
    259c:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
            blink_dot();
    25a0:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
    25a4:	e8 cf       	rjmp	.-48     	; 0x2576 <blink_morse_code_error+0x88>
            blink_dash();
            break;
        case '5':
            blink_dot();
    25a6:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
    25aa:	02 c0       	rjmp	.+4      	; 0x25b0 <blink_morse_code_error+0xc2>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    25ac:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dot();
    25b0:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
    25b4:	04 c0       	rjmp	.+8      	; 0x25be <blink_morse_code_error+0xd0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    25b6:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    25ba:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dot();
    25be:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
    25c2:	06 c0       	rjmp	.+12     	; 0x25d0 <blink_morse_code_error+0xe2>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    25c4:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    25c8:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    25cc:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dot();
    25d0:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
    25d4:	08 c0       	rjmp	.+16     	; 0x25e6 <blink_morse_code_error+0xf8>
            blink_dot();
            break;
        case '9':
            blink_dash();
    25d6:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    25da:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    25de:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dash();
    25e2:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <blink_dash>
            blink_dot();
    25e6:	0e 94 6b 12 	call	0x24d6	; 0x24d6 <blink_dot>
            break;
        }
        pause();
    25ea:	0e 94 46 12 	call	0x248c	; 0x248c <pause>
        pause();
    25ee:	0e 94 46 12 	call	0x248c	; 0x248c <pause>
        pause();
    25f2:	0e 94 46 12 	call	0x248c	; 0x248c <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    25f6:	f3 94       	inc	r15
    25f8:	97 cf       	rjmp	.-210    	; 0x2528 <blink_morse_code_error+0x3a>
        pause();
        pause();
        pause();
    }

}
    25fa:	0f 90       	pop	r0
    25fc:	0f 90       	pop	r0
    25fe:	0f 90       	pop	r0
    2600:	df 91       	pop	r29
    2602:	cf 91       	pop	r28
    2604:	1f 91       	pop	r17
    2606:	0f 91       	pop	r16
    2608:	ff 90       	pop	r15
    260a:	08 95       	ret

0000260c <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    260c:	6f 92       	push	r6
    260e:	7f 92       	push	r7
    2610:	8f 92       	push	r8
    2612:	9f 92       	push	r9
    2614:	af 92       	push	r10
    2616:	bf 92       	push	r11
    2618:	cf 92       	push	r12
    261a:	df 92       	push	r13
    261c:	ef 92       	push	r14
    261e:	ff 92       	push	r15
    2620:	0f 93       	push	r16
    2622:	1f 93       	push	r17
    2624:	cf 93       	push	r28
    2626:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    2628:	81 e0       	ldi	r24, 0x01	; 1
    262a:	94 e0       	ldi	r25, 0x04	; 4
    262c:	0e 94 5d 0b 	call	0x16ba	; 0x16ba <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    2630:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2634:	f0 91 7f 0f 	lds	r31, 0x0F7F
    2638:	20 85       	ldd	r18, Z+8	; 0x08
    263a:	82 2f       	mov	r24, r18
    263c:	99 27       	eor	r25, r25
    263e:	87 fd       	sbrc	r24, 7
    2640:	90 95       	com	r25
    2642:	9f 93       	push	r25
    2644:	2f 93       	push	r18
    2646:	8d e9       	ldi	r24, 0x9D	; 157
    2648:	93 e0       	ldi	r25, 0x03	; 3
    264a:	9f 93       	push	r25
    264c:	8f 93       	push	r24
    264e:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    2652:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2656:	f0 91 7f 0f 	lds	r31, 0x0F7F
    265a:	c2 81       	ldd	r28, Z+2	; 0x02
    265c:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    265e:	df 93       	push	r29
    2660:	cf 93       	push	r28
    2662:	81 ed       	ldi	r24, 0xD1	; 209
    2664:	93 e0       	ldi	r25, 0x03	; 3
    2666:	9f 93       	push	r25
    2668:	8f 93       	push	r24
    266a:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
    printf( "canary = %x ",*stkc );
    266e:	88 81       	ld	r24, Y
    2670:	1f 92       	push	r1
    2672:	8f 93       	push	r24
    2674:	86 ea       	ldi	r24, 0xA6	; 166
    2676:	93 e0       	ldi	r25, 0x03	; 3
    2678:	9f 93       	push	r25
    267a:	8f 93       	push	r24
    267c:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    2680:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2684:	f0 91 7f 0f 	lds	r31, 0x0F7F
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    2688:	81 81       	ldd	r24, Z+1	; 0x01
    268a:	8f 93       	push	r24
    268c:	80 81       	ld	r24, Z
    268e:	8f 93       	push	r24
    2690:	83 eb       	ldi	r24, 0xB3	; 179
    2692:	93 e0       	ldi	r25, 0x03	; 3
    2694:	9f 93       	push	r25
    2696:	8f 93       	push	r24
    2698:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    269c:	80 91 7f 0f 	lds	r24, 0x0F7F
    26a0:	8f 93       	push	r24
    26a2:	80 91 7e 0f 	lds	r24, 0x0F7E
    26a6:	8f 93       	push	r24
    26a8:	8d eb       	ldi	r24, 0xBD	; 189
    26aa:	93 e0       	ldi	r25, 0x03	; 3
    26ac:	9f 93       	push	r25
    26ae:	8f 93       	push	r24
    26b0:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
    26b4:	cf e2       	ldi	r28, 0x2F	; 47
    26b6:	de e0       	ldi	r29, 0x0E	; 14
    26b8:	ed b7       	in	r30, 0x3d	; 61
    26ba:	fe b7       	in	r31, 0x3e	; 62
    26bc:	74 96       	adiw	r30, 0x14	; 20
    26be:	0f b6       	in	r0, 0x3f	; 63
    26c0:	f8 94       	cli
    26c2:	fe bf       	out	0x3e, r31	; 62
    26c4:	0f be       	out	0x3f, r0	; 63
    26c6:	ed bf       	out	0x3d, r30	; 61
    26c8:	00 e0       	ldi	r16, 0x00	; 0
    26ca:	10 e0       	ldi	r17, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    26cc:	8d ec       	ldi	r24, 0xCD	; 205
    26ce:	68 2e       	mov	r6, r24
    26d0:	83 e0       	ldi	r24, 0x03	; 3
    26d2:	78 2e       	mov	r7, r24
        printf( "canary = %x ",*stkc );
    26d4:	96 ea       	ldi	r25, 0xA6	; 166
    26d6:	89 2e       	mov	r8, r25
    26d8:	93 e0       	ldi	r25, 0x03	; 3
    26da:	99 2e       	mov	r9, r25
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    26dc:	23 eb       	ldi	r18, 0xB3	; 179
    26de:	a2 2e       	mov	r10, r18
    26e0:	23 e0       	ldi	r18, 0x03	; 3
    26e2:	b2 2e       	mov	r11, r18
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    26e4:	3d eb       	ldi	r19, 0xBD	; 189
    26e6:	c3 2e       	mov	r12, r19
    26e8:	33 e0       	ldi	r19, 0x03	; 3
    26ea:	d3 2e       	mov	r13, r19
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    26ec:	ea 80       	ldd	r14, Y+2	; 0x02
    26ee:	fb 80       	ldd	r15, Y+3	; 0x03
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    26f0:	ff 92       	push	r15
    26f2:	ef 92       	push	r14
    26f4:	1f 93       	push	r17
    26f6:	0f 93       	push	r16
    26f8:	7f 92       	push	r7
    26fa:	6f 92       	push	r6
    26fc:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
        printf( "canary = %x ",*stkc );
    2700:	f7 01       	movw	r30, r14
    2702:	80 81       	ld	r24, Z
    2704:	1f 92       	push	r1
    2706:	8f 93       	push	r24
    2708:	9f 92       	push	r9
    270a:	8f 92       	push	r8
    270c:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    2710:	89 81       	ldd	r24, Y+1	; 0x01
    2712:	8f 93       	push	r24
    2714:	88 81       	ld	r24, Y
    2716:	8f 93       	push	r24
    2718:	bf 92       	push	r11
    271a:	af 92       	push	r10
    271c:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    2720:	df 93       	push	r29
    2722:	cf 93       	push	r28
    2724:	df 92       	push	r13
    2726:	cf 92       	push	r12
    2728:	0e 94 2f 29 	call	0x525e	; 0x525e <printf>
    272c:	0f 5f       	subi	r16, 0xFF	; 255
    272e:	1f 4f       	sbci	r17, 0xFF	; 255
    2730:	ab 96       	adiw	r28, 0x2b	; 43
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    2732:	ed b7       	in	r30, 0x3d	; 61
    2734:	fe b7       	in	r31, 0x3e	; 62
    2736:	72 96       	adiw	r30, 0x12	; 18
    2738:	0f b6       	in	r0, 0x3f	; 63
    273a:	f8 94       	cli
    273c:	fe bf       	out	0x3e, r31	; 62
    273e:	0f be       	out	0x3f, r0	; 63
    2740:	ed bf       	out	0x3d, r30	; 61
    2742:	07 30       	cpi	r16, 0x07	; 7
    2744:	11 05       	cpc	r17, r1
    2746:	91 f6       	brne	.-92     	; 0x26ec <dump_stack_info+0xe0>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    2748:	df 91       	pop	r29
    274a:	cf 91       	pop	r28
    274c:	1f 91       	pop	r17
    274e:	0f 91       	pop	r16
    2750:	ff 90       	pop	r15
    2752:	ef 90       	pop	r14
    2754:	df 90       	pop	r13
    2756:	cf 90       	pop	r12
    2758:	bf 90       	pop	r11
    275a:	af 90       	pop	r10
    275c:	9f 90       	pop	r9
    275e:	8f 90       	pop	r8
    2760:	7f 90       	pop	r7
    2762:	6f 90       	pop	r6
    2764:	08 95       	ret

00002766 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    2766:	cf 93       	push	r28
    2768:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    276a:	e0 91 7e 0f 	lds	r30, 0x0F7E
    276e:	f0 91 7f 0f 	lds	r31, 0x0F7F
    2772:	c2 81       	ldd	r28, Z+2	; 0x02
    2774:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    2776:	88 81       	ld	r24, Y
    2778:	85 35       	cpi	r24, 0x55	; 85
    277a:	39 f0       	breq	.+14     	; 0x278a <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    277c:	0e 94 06 13 	call	0x260c	; 0x260c <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    2780:	81 e0       	ldi	r24, 0x01	; 1
    2782:	0e 94 27 12 	call	0x244e	; 0x244e <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    2786:	85 e5       	ldi	r24, 0x55	; 85
    2788:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    278a:	e0 91 7e 0f 	lds	r30, 0x0F7E
    278e:	f0 91 7f 0f 	lds	r31, 0x0F7F
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    2792:	80 81       	ld	r24, Z
    2794:	91 81       	ldd	r25, Z+1	; 0x01
    2796:	81 15       	cp	r24, r1
    2798:	92 44       	sbci	r25, 0x42	; 66
    279a:	38 f0       	brcs	.+14     	; 0x27aa <nrk_stack_check+0x44>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    279c:	0e 94 06 13 	call	0x260c	; 0x260c <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    27a0:	82 e1       	ldi	r24, 0x12	; 18




#endif
}
    27a2:	df 91       	pop	r29
    27a4:	cf 91       	pop	r28
    if(stkc > (unsigned char *)RAMEND )
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    27a6:	0c 94 27 12 	jmp	0x244e	; 0x244e <nrk_error_add>




#endif
}
    27aa:	df 91       	pop	r29
    27ac:	cf 91       	pop	r28
    27ae:	08 95       	ret

000027b0 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    27b0:	2b e2       	ldi	r18, 0x2B	; 43
    27b2:	82 02       	muls	r24, r18
    27b4:	f0 01       	movw	r30, r0
    27b6:	11 24       	eor	r1, r1
    27b8:	e1 5d       	subi	r30, 0xD1	; 209
    27ba:	f1 4f       	sbci	r31, 0xF1	; 241
    27bc:	a2 81       	ldd	r26, Z+2	; 0x02
    27be:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    27c0:	8c 91       	ld	r24, X
    27c2:	85 35       	cpi	r24, 0x55	; 85
    27c4:	19 f0       	breq	.+6      	; 0x27cc <nrk_stack_check_pid+0x1c>
    {
        *stkc=STK_CANARY_VAL;
    27c6:	85 e5       	ldi	r24, 0x55	; 85
    27c8:	8c 93       	st	X, r24
    27ca:	08 c0       	rjmp	.+16     	; 0x27dc <nrk_stack_check_pid+0x2c>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    27cc:	80 81       	ld	r24, Z
    27ce:	91 81       	ldd	r25, Z+1	; 0x01
    27d0:	81 15       	cp	r24, r1
    27d2:	92 44       	sbci	r25, 0x42	; 66
    27d4:	28 f0       	brcs	.+10     	; 0x27e0 <nrk_stack_check_pid+0x30>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    27d6:	82 e1       	ldi	r24, 0x12	; 18
    27d8:	0e 94 27 12 	call	0x244e	; 0x244e <nrk_error_add>
        return NRK_ERROR;
    27dc:	8f ef       	ldi	r24, 0xFF	; 255
    27de:	08 95       	ret
    }
#endif
    return NRK_OK;
    27e0:	81 e0       	ldi	r24, 0x01	; 1
}
    27e2:	08 95       	ret

000027e4 <nrk_signal_create>:
#include <nrk_cfg.h>
#include <nrk_cpu.h>
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    27e4:	0f 93       	push	r16
    27e6:	1f 93       	push	r17
	uint8_t i=0;
	for(i=0;i<32;i++)   
	{                         
		if( !(_nrk_signal_list & SIG(i)))
    27e8:	00 91 52 09 	lds	r16, 0x0952
    27ec:	10 91 53 09 	lds	r17, 0x0953
    27f0:	20 91 54 09 	lds	r18, 0x0954
    27f4:	30 91 55 09 	lds	r19, 0x0955
    27f8:	80 e0       	ldi	r24, 0x00	; 0
    27fa:	90 e0       	ldi	r25, 0x00	; 0
    27fc:	b9 01       	movw	r22, r18
    27fe:	a8 01       	movw	r20, r16
    2800:	08 2e       	mov	r0, r24
    2802:	04 c0       	rjmp	.+8      	; 0x280c <nrk_signal_create+0x28>
    2804:	76 95       	lsr	r23
    2806:	67 95       	ror	r22
    2808:	57 95       	ror	r21
    280a:	47 95       	ror	r20
    280c:	0a 94       	dec	r0
    280e:	d2 f7       	brpl	.-12     	; 0x2804 <nrk_signal_create+0x20>
    2810:	40 fd       	sbrc	r20, 0
    2812:	19 c0       	rjmp	.+50     	; 0x2846 <nrk_signal_create+0x62>
		{    
			_nrk_signal_list|=SIG(i);
    2814:	41 e0       	ldi	r20, 0x01	; 1
    2816:	50 e0       	ldi	r21, 0x00	; 0
    2818:	60 e0       	ldi	r22, 0x00	; 0
    281a:	70 e0       	ldi	r23, 0x00	; 0
    281c:	08 2e       	mov	r0, r24
    281e:	04 c0       	rjmp	.+8      	; 0x2828 <nrk_signal_create+0x44>
    2820:	44 0f       	add	r20, r20
    2822:	55 1f       	adc	r21, r21
    2824:	66 1f       	adc	r22, r22
    2826:	77 1f       	adc	r23, r23
    2828:	0a 94       	dec	r0
    282a:	d2 f7       	brpl	.-12     	; 0x2820 <nrk_signal_create+0x3c>
    282c:	40 2b       	or	r20, r16
    282e:	51 2b       	or	r21, r17
    2830:	62 2b       	or	r22, r18
    2832:	73 2b       	or	r23, r19
    2834:	40 93 52 09 	sts	0x0952, r20
    2838:	50 93 53 09 	sts	0x0953, r21
    283c:	60 93 54 09 	sts	0x0954, r22
    2840:	70 93 55 09 	sts	0x0955, r23
			return i;
    2844:	05 c0       	rjmp	.+10     	; 0x2850 <nrk_signal_create+0x6c>
    2846:	01 96       	adiw	r24, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
	uint8_t i=0;
	for(i=0;i<32;i++)   
    2848:	80 32       	cpi	r24, 0x20	; 32
    284a:	91 05       	cpc	r25, r1
    284c:	b9 f6       	brne	.-82     	; 0x27fc <nrk_signal_create+0x18>
		{    
			_nrk_signal_list|=SIG(i);
			return i;
		}
	}
	return NRK_ERROR;
    284e:	8f ef       	ldi	r24, 0xFF	; 255


}
    2850:	1f 91       	pop	r17
    2852:	0f 91       	pop	r16
    2854:	08 95       	ret

00002856 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
        return nrk_cur_task_TCB->registered_signal_mask;
    2856:	e0 91 7e 0f 	lds	r30, 0x0F7E
    285a:	f0 91 7f 0f 	lds	r31, 0x0F7F
    285e:	65 85       	ldd	r22, Z+13	; 0x0d
    2860:	76 85       	ldd	r23, Z+14	; 0x0e
    2862:	87 85       	ldd	r24, Z+15	; 0x0f
    2864:	90 89       	ldd	r25, Z+16	; 0x10
}
    2866:	08 95       	ret

00002868 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    2868:	cf 92       	push	r12
    286a:	df 92       	push	r13
    286c:	ef 92       	push	r14
    286e:	ff 92       	push	r15
    2870:	0f 93       	push	r16
    2872:	1f 93       	push	r17
    2874:	cf 93       	push	r28
    2876:	df 93       	push	r29
    2878:	1f 92       	push	r1
    287a:	cd b7       	in	r28, 0x3d	; 61
    287c:	de b7       	in	r29, 0x3e	; 62
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    287e:	c1 2c       	mov	r12, r1
    2880:	d1 2c       	mov	r13, r1
    2882:	76 01       	movw	r14, r12
    2884:	c3 94       	inc	r12
    2886:	08 2e       	mov	r0, r24
    2888:	04 c0       	rjmp	.+8      	; 0x2892 <nrk_signal_delete+0x2a>
    288a:	cc 0c       	add	r12, r12
    288c:	dd 1c       	adc	r13, r13
    288e:	ee 1c       	adc	r14, r14
    2890:	ff 1c       	adc	r15, r15
    2892:	0a 94       	dec	r0
    2894:	d2 f7       	brpl	.-12     	; 0x288a <nrk_signal_delete+0x22>

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    2896:	40 91 52 09 	lds	r20, 0x0952
    289a:	50 91 53 09 	lds	r21, 0x0953
    289e:	60 91 54 09 	lds	r22, 0x0954
    28a2:	70 91 55 09 	lds	r23, 0x0955
    28a6:	4c 21       	and	r20, r12
    28a8:	5d 21       	and	r21, r13
    28aa:	6e 21       	and	r22, r14
    28ac:	7f 21       	and	r23, r15
    28ae:	45 2b       	or	r20, r21
    28b0:	46 2b       	or	r20, r22
    28b2:	47 2b       	or	r20, r23
    28b4:	09 f4       	brne	.+2      	; 0x28b8 <nrk_signal_delete+0x50>
    28b6:	63 c0       	rjmp	.+198    	; 0x297e <nrk_signal_delete+0x116>

	nrk_int_disable();
    28b8:	89 83       	std	Y+1, r24	; 0x01
    28ba:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    28be:	e8 e3       	ldi	r30, 0x38	; 56
    28c0:	fe e0       	ldi	r31, 0x0E	; 14
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    28c2:	97 01       	movw	r18, r14
    28c4:	86 01       	movw	r16, r12
    28c6:	00 95       	com	r16
    28c8:	10 95       	com	r17
    28ca:	20 95       	com	r18
    28cc:	30 95       	com	r19
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
			nrk_task_TCB[task_ID].event_suspend=0;
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    28ce:	93 e0       	ldi	r25, 0x03	; 3
    28d0:	89 81       	ldd	r24, Y+1	; 0x01
    28d2:	df 01       	movw	r26, r30
    28d4:	11 97       	sbiw	r26, 0x01	; 1

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
		if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    28d6:	4c 91       	ld	r20, X
    28d8:	4f 3f       	cpi	r20, 0xFF	; 255
    28da:	49 f1       	breq	.+82     	; 0x292e <nrk_signal_delete+0xc6>
		// Check for tasks waiting on the signal
		// If there is a task that is waiting on just this signal
		// then we need to change it to the normal SUSPEND state
		if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    28dc:	44 81       	ldd	r20, Z+4	; 0x04
    28de:	55 81       	ldd	r21, Z+5	; 0x05
    28e0:	66 81       	ldd	r22, Z+6	; 0x06
    28e2:	77 81       	ldd	r23, Z+7	; 0x07
    28e4:	4c 15       	cp	r20, r12
    28e6:	5d 05       	cpc	r21, r13
    28e8:	6e 05       	cpc	r22, r14
    28ea:	7f 05       	cpc	r23, r15
    28ec:	41 f4       	brne	.+16     	; 0x28fe <nrk_signal_delete+0x96>
		{
		      //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
			nrk_task_TCB[task_ID].active_signal_mask=0;
    28ee:	10 86       	std	Z+8, r1	; 0x08
    28f0:	11 86       	std	Z+9, r1	; 0x09
    28f2:	12 86       	std	Z+10, r1	; 0x0a
    28f4:	13 86       	std	Z+11, r1	; 0x0b
    28f6:	df 01       	movw	r26, r30
    28f8:	12 97       	sbiw	r26, 0x02	; 2
			nrk_task_TCB[task_ID].event_suspend=0;
    28fa:	1c 92       	st	X, r1
			nrk_task_TCB[task_ID].task_state=SUSPENDED;
    28fc:	90 83       	st	Z, r25
		}
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    28fe:	44 81       	ldd	r20, Z+4	; 0x04
    2900:	55 81       	ldd	r21, Z+5	; 0x05
    2902:	66 81       	ldd	r22, Z+6	; 0x06
    2904:	77 81       	ldd	r23, Z+7	; 0x07
    2906:	40 23       	and	r20, r16
    2908:	51 23       	and	r21, r17
    290a:	62 23       	and	r22, r18
    290c:	73 23       	and	r23, r19
    290e:	44 83       	std	Z+4, r20	; 0x04
    2910:	55 83       	std	Z+5, r21	; 0x05
    2912:	66 83       	std	Z+6, r22	; 0x06
    2914:	77 83       	std	Z+7, r23	; 0x07
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    2916:	40 85       	ldd	r20, Z+8	; 0x08
    2918:	51 85       	ldd	r21, Z+9	; 0x09
    291a:	62 85       	ldd	r22, Z+10	; 0x0a
    291c:	73 85       	ldd	r23, Z+11	; 0x0b
    291e:	40 23       	and	r20, r16
    2920:	51 23       	and	r21, r17
    2922:	62 23       	and	r22, r18
    2924:	73 23       	and	r23, r19
    2926:	40 87       	std	Z+8, r20	; 0x08
    2928:	51 87       	std	Z+9, r21	; 0x09
    292a:	62 87       	std	Z+10, r22	; 0x0a
    292c:	73 87       	std	Z+11, r23	; 0x0b
    292e:	bb 96       	adiw	r30, 0x2b	; 43
	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    2930:	4f e0       	ldi	r20, 0x0F	; 15
    2932:	e5 36       	cpi	r30, 0x65	; 101
    2934:	f4 07       	cpc	r31, r20
    2936:	69 f6       	brne	.-102    	; 0x28d2 <nrk_signal_delete+0x6a>
		nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
		nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

	}
	
	_nrk_signal_list&=~SIG(sig_id);
    2938:	4e ef       	ldi	r20, 0xFE	; 254
    293a:	5f ef       	ldi	r21, 0xFF	; 255
    293c:	6f ef       	ldi	r22, 0xFF	; 255
    293e:	7f ef       	ldi	r23, 0xFF	; 255
    2940:	04 c0       	rjmp	.+8      	; 0x294a <nrk_signal_delete+0xe2>
    2942:	44 0f       	add	r20, r20
    2944:	55 1f       	adc	r21, r21
    2946:	66 1f       	adc	r22, r22
    2948:	77 1f       	adc	r23, r23
    294a:	8a 95       	dec	r24
    294c:	d2 f7       	brpl	.-12     	; 0x2942 <nrk_signal_delete+0xda>
    294e:	80 91 52 09 	lds	r24, 0x0952
    2952:	90 91 53 09 	lds	r25, 0x0953
    2956:	a0 91 54 09 	lds	r26, 0x0954
    295a:	b0 91 55 09 	lds	r27, 0x0955
    295e:	84 23       	and	r24, r20
    2960:	95 23       	and	r25, r21
    2962:	a6 23       	and	r26, r22
    2964:	b7 23       	and	r27, r23
    2966:	80 93 52 09 	sts	0x0952, r24
    296a:	90 93 53 09 	sts	0x0953, r25
    296e:	a0 93 54 09 	sts	0x0954, r26
    2972:	b0 93 55 09 	sts	0x0955, r27
	nrk_int_enable();
    2976:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>

	return NRK_OK;
    297a:	81 e0       	ldi	r24, 0x01	; 1
    297c:	01 c0       	rjmp	.+2      	; 0x2980 <nrk_signal_delete+0x118>
	uint8_t task_ID;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);

	if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    297e:	8f ef       	ldi	r24, 0xFF	; 255
	
	_nrk_signal_list&=~SIG(sig_id);
	nrk_int_enable();

	return NRK_OK;
}
    2980:	0f 90       	pop	r0
    2982:	df 91       	pop	r29
    2984:	cf 91       	pop	r28
    2986:	1f 91       	pop	r17
    2988:	0f 91       	pop	r16
    298a:	ff 90       	pop	r15
    298c:	ef 90       	pop	r14
    298e:	df 90       	pop	r13
    2990:	cf 90       	pop	r12
    2992:	08 95       	ret

00002994 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    2994:	0f 93       	push	r16
    2996:	1f 93       	push	r17
uint32_t sig_mask;

sig_mask=SIG(sig_id);
    2998:	41 e0       	ldi	r20, 0x01	; 1
    299a:	50 e0       	ldi	r21, 0x00	; 0
    299c:	60 e0       	ldi	r22, 0x00	; 0
    299e:	70 e0       	ldi	r23, 0x00	; 0
    29a0:	04 c0       	rjmp	.+8      	; 0x29aa <nrk_signal_unregister+0x16>
    29a2:	44 0f       	add	r20, r20
    29a4:	55 1f       	adc	r21, r21
    29a6:	66 1f       	adc	r22, r22
    29a8:	77 1f       	adc	r23, r23
    29aa:	8a 95       	dec	r24
    29ac:	d2 f7       	brpl	.-12     	; 0x29a2 <nrk_signal_unregister+0xe>

	if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    29ae:	e0 91 7e 0f 	lds	r30, 0x0F7E
    29b2:	f0 91 7f 0f 	lds	r31, 0x0F7F
    29b6:	85 85       	ldd	r24, Z+13	; 0x0d
    29b8:	96 85       	ldd	r25, Z+14	; 0x0e
    29ba:	a7 85       	ldd	r26, Z+15	; 0x0f
    29bc:	b0 89       	ldd	r27, Z+16	; 0x10
    29be:	8a 01       	movw	r16, r20
    29c0:	9b 01       	movw	r18, r22
    29c2:	08 23       	and	r16, r24
    29c4:	19 23       	and	r17, r25
    29c6:	2a 23       	and	r18, r26
    29c8:	3b 23       	and	r19, r27
    29ca:	01 2b       	or	r16, r17
    29cc:	02 2b       	or	r16, r18
    29ce:	03 2b       	or	r16, r19
    29d0:	d1 f0       	breq	.+52     	; 0x2a06 <nrk_signal_unregister+0x72>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    29d2:	40 95       	com	r20
    29d4:	50 95       	com	r21
    29d6:	60 95       	com	r22
    29d8:	70 95       	com	r23
    29da:	84 23       	and	r24, r20
    29dc:	95 23       	and	r25, r21
    29de:	a6 23       	and	r26, r22
    29e0:	b7 23       	and	r27, r23
    29e2:	85 87       	std	Z+13, r24	; 0x0d
    29e4:	96 87       	std	Z+14, r25	; 0x0e
    29e6:	a7 87       	std	Z+15, r26	; 0x0f
    29e8:	b0 8b       	std	Z+16, r27	; 0x10
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    29ea:	81 89       	ldd	r24, Z+17	; 0x11
    29ec:	92 89       	ldd	r25, Z+18	; 0x12
    29ee:	a3 89       	ldd	r26, Z+19	; 0x13
    29f0:	b4 89       	ldd	r27, Z+20	; 0x14
    29f2:	84 23       	and	r24, r20
    29f4:	95 23       	and	r25, r21
    29f6:	a6 23       	and	r26, r22
    29f8:	b7 23       	and	r27, r23
    29fa:	81 8b       	std	Z+17, r24	; 0x11
    29fc:	92 8b       	std	Z+18, r25	; 0x12
    29fe:	a3 8b       	std	Z+19, r26	; 0x13
    2a00:	b4 8b       	std	Z+20, r27	; 0x14
	}
	else
		return NRK_ERROR;
return NRK_OK;
    2a02:	81 e0       	ldi	r24, 0x01	; 1
    2a04:	01 c0       	rjmp	.+2      	; 0x2a08 <nrk_signal_unregister+0x74>
	{
		nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
		nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
	}
	else
		return NRK_ERROR;
    2a06:	8f ef       	ldi	r24, 0xFF	; 255
return NRK_OK;
}
    2a08:	1f 91       	pop	r17
    2a0a:	0f 91       	pop	r16
    2a0c:	08 95       	ret

00002a0e <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

	// Make sure the signal was created...
	if(SIG(sig_id) & _nrk_signal_list )
    2a0e:	40 91 52 09 	lds	r20, 0x0952
    2a12:	50 91 53 09 	lds	r21, 0x0953
    2a16:	60 91 54 09 	lds	r22, 0x0954
    2a1a:	70 91 55 09 	lds	r23, 0x0955
    2a1e:	08 2e       	mov	r0, r24
    2a20:	04 c0       	rjmp	.+8      	; 0x2a2a <nrk_signal_register+0x1c>
    2a22:	76 95       	lsr	r23
    2a24:	67 95       	ror	r22
    2a26:	57 95       	ror	r21
    2a28:	47 95       	ror	r20
    2a2a:	0a 94       	dec	r0
    2a2c:	d2 f7       	brpl	.-12     	; 0x2a22 <nrk_signal_register+0x14>
    2a2e:	40 ff       	sbrs	r20, 0
    2a30:	1d c0       	rjmp	.+58     	; 0x2a6c <nrk_signal_register+0x5e>
	{
		nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    2a32:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2a36:	f0 91 7f 0f 	lds	r31, 0x0F7F
    2a3a:	41 e0       	ldi	r20, 0x01	; 1
    2a3c:	50 e0       	ldi	r21, 0x00	; 0
    2a3e:	60 e0       	ldi	r22, 0x00	; 0
    2a40:	70 e0       	ldi	r23, 0x00	; 0
    2a42:	04 c0       	rjmp	.+8      	; 0x2a4c <nrk_signal_register+0x3e>
    2a44:	44 0f       	add	r20, r20
    2a46:	55 1f       	adc	r21, r21
    2a48:	66 1f       	adc	r22, r22
    2a4a:	77 1f       	adc	r23, r23
    2a4c:	8a 95       	dec	r24
    2a4e:	d2 f7       	brpl	.-12     	; 0x2a44 <nrk_signal_register+0x36>
    2a50:	85 85       	ldd	r24, Z+13	; 0x0d
    2a52:	96 85       	ldd	r25, Z+14	; 0x0e
    2a54:	a7 85       	ldd	r26, Z+15	; 0x0f
    2a56:	b0 89       	ldd	r27, Z+16	; 0x10
    2a58:	84 2b       	or	r24, r20
    2a5a:	95 2b       	or	r25, r21
    2a5c:	a6 2b       	or	r26, r22
    2a5e:	b7 2b       	or	r27, r23
    2a60:	85 87       	std	Z+13, r24	; 0x0d
    2a62:	96 87       	std	Z+14, r25	; 0x0e
    2a64:	a7 87       	std	Z+15, r26	; 0x0f
    2a66:	b0 8b       	std	Z+16, r27	; 0x10
		return NRK_OK;
    2a68:	81 e0       	ldi	r24, 0x01	; 1
    2a6a:	08 95       	ret
	}
            
	return NRK_ERROR;
    2a6c:	8f ef       	ldi	r24, 0xFF	; 255
}
    2a6e:	08 95       	ret

00002a70 <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    2a70:	cf 92       	push	r12
    2a72:	df 92       	push	r13
    2a74:	ef 92       	push	r14
    2a76:	ff 92       	push	r15
    2a78:	1f 93       	push	r17
    2a7a:	cf 93       	push	r28
    2a7c:	df 93       	push	r29

	uint8_t task_ID;
	uint8_t event_occured=0;
	uint32_t sig_mask;

	sig_mask=SIG(sig_id);
    2a7e:	c1 2c       	mov	r12, r1
    2a80:	d1 2c       	mov	r13, r1
    2a82:	76 01       	movw	r14, r12
    2a84:	c3 94       	inc	r12
    2a86:	04 c0       	rjmp	.+8      	; 0x2a90 <nrk_event_signal+0x20>
    2a88:	cc 0c       	add	r12, r12
    2a8a:	dd 1c       	adc	r13, r13
    2a8c:	ee 1c       	adc	r14, r14
    2a8e:	ff 1c       	adc	r15, r15
    2a90:	8a 95       	dec	r24
    2a92:	d2 f7       	brpl	.-12     	; 0x2a88 <nrk_event_signal+0x18>
	// Check if signal was created
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    2a94:	80 91 52 09 	lds	r24, 0x0952
    2a98:	90 91 53 09 	lds	r25, 0x0953
    2a9c:	a0 91 54 09 	lds	r26, 0x0954
    2aa0:	b0 91 55 09 	lds	r27, 0x0955
    2aa4:	8c 21       	and	r24, r12
    2aa6:	9d 21       	and	r25, r13
    2aa8:	ae 21       	and	r26, r14
    2aaa:	bf 21       	and	r27, r15
    2aac:	89 2b       	or	r24, r25
    2aae:	8a 2b       	or	r24, r26
    2ab0:	8b 2b       	or	r24, r27
    2ab2:	11 f4       	brne	.+4      	; 0x2ab8 <nrk_event_signal+0x48>
    2ab4:	81 e0       	ldi	r24, 0x01	; 1
    2ab6:	44 c0       	rjmp	.+136    	; 0x2b40 <nrk_event_signal+0xd0>
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
    2ab8:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    2abc:	e6 e3       	ldi	r30, 0x36	; 54
    2abe:	fe e0       	ldi	r31, 0x0E	; 14
    2ac0:	c8 e3       	ldi	r28, 0x38	; 56
    2ac2:	de e0       	ldi	r29, 0x0E	; 14

int8_t nrk_event_signal(int8_t sig_id)
{

	uint8_t task_ID;
	uint8_t event_occured=0;
    2ac4:	10 e0       	ldi	r17, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2ac6:	23 e0       	ldi	r18, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
			if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    2ac8:	80 81       	ld	r24, Z
    2aca:	81 30       	cpi	r24, 0x01	; 1
    2acc:	b9 f4       	brne	.+46     	; 0x2afc <nrk_event_signal+0x8c>
				if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    2ace:	82 85       	ldd	r24, Z+10	; 0x0a
    2ad0:	93 85       	ldd	r25, Z+11	; 0x0b
    2ad2:	a4 85       	ldd	r26, Z+12	; 0x0c
    2ad4:	b5 85       	ldd	r27, Z+13	; 0x0d
    2ad6:	8c 21       	and	r24, r12
    2ad8:	9d 21       	and	r25, r13
    2ada:	ae 21       	and	r26, r14
    2adc:	bf 21       	and	r27, r15
    2ade:	89 2b       	or	r24, r25
    2ae0:	8a 2b       	or	r24, r26
    2ae2:	8b 2b       	or	r24, r27
    2ae4:	59 f0       	breq	.+22     	; 0x2afc <nrk_event_signal+0x8c>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2ae6:	28 83       	st	Y, r18
					nrk_task_TCB[task_ID].next_wakeup=0;
    2ae8:	16 86       	std	Z+14, r1	; 0x0e
    2aea:	17 86       	std	Z+15, r1	; 0x0f
    2aec:	10 8a       	std	Z+16, r1	; 0x10
    2aee:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    2af0:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    2af2:	c2 86       	std	Z+10, r12	; 0x0a
    2af4:	d3 86       	std	Z+11, r13	; 0x0b
    2af6:	e4 86       	std	Z+12, r14	; 0x0c
    2af8:	f5 86       	std	Z+13, r15	; 0x0d
					event_occured=1;
    2afa:	11 e0       	ldi	r17, 0x01	; 1
				}

			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    2afc:	80 81       	ld	r24, Z
    2afe:	82 30       	cpi	r24, 0x02	; 2
    2b00:	a1 f4       	brne	.+40     	; 0x2b2a <nrk_event_signal+0xba>
				if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    2b02:	82 85       	ldd	r24, Z+10	; 0x0a
    2b04:	93 85       	ldd	r25, Z+11	; 0x0b
    2b06:	a4 85       	ldd	r26, Z+12	; 0x0c
    2b08:	b5 85       	ldd	r27, Z+13	; 0x0d
    2b0a:	8c 15       	cp	r24, r12
    2b0c:	9d 05       	cpc	r25, r13
    2b0e:	ae 05       	cpc	r26, r14
    2b10:	bf 05       	cpc	r27, r15
    2b12:	59 f4       	brne	.+22     	; 0x2b2a <nrk_event_signal+0xba>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2b14:	28 83       	st	Y, r18
					nrk_task_TCB[task_ID].next_wakeup=0;
    2b16:	16 86       	std	Z+14, r1	; 0x0e
    2b18:	17 86       	std	Z+15, r1	; 0x0f
    2b1a:	10 8a       	std	Z+16, r1	; 0x10
    2b1c:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    2b1e:	10 82       	st	Z, r1
					// Add the event trigger here so it is returned
					// from nrk_event_wait()
					nrk_task_TCB[task_ID].active_signal_mask=0;
    2b20:	12 86       	std	Z+10, r1	; 0x0a
    2b22:	13 86       	std	Z+11, r1	; 0x0b
    2b24:	14 86       	std	Z+12, r1	; 0x0c
    2b26:	15 86       	std	Z+13, r1	; 0x0d
					event_occured=1;
    2b28:	11 e0       	ldi	r17, 0x01	; 1
    2b2a:	bb 96       	adiw	r30, 0x2b	; 43
    2b2c:	ab 96       	adiw	r28, 0x2b	; 43
	// Signal was not created
	if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
	
	//needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
	nrk_int_disable();
	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    2b2e:	8f e0       	ldi	r24, 0x0F	; 15
    2b30:	e3 36       	cpi	r30, 0x63	; 99
    2b32:	f8 07       	cpc	r31, r24
    2b34:	49 f6       	brne	.-110    	; 0x2ac8 <nrk_event_signal+0x58>
					event_occured=1;
				}   

	//	}
	}
	nrk_int_enable();
    2b36:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
	if(event_occured)
    2b3a:	11 11       	cpse	r17, r1
    2b3c:	05 c0       	rjmp	.+10     	; 0x2b48 <nrk_event_signal+0xd8>
	{
		return NRK_OK;
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
    2b3e:	82 e0       	ldi	r24, 0x02	; 2
    2b40:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
	return NRK_ERROR;
    2b44:	8f ef       	ldi	r24, 0xFF	; 255
    2b46:	01 c0       	rjmp	.+2      	; 0x2b4a <nrk_event_signal+0xda>
	//	}
	}
	nrk_int_enable();
	if(event_occured)
	{
		return NRK_OK;
    2b48:	81 e0       	ldi	r24, 0x01	; 1
	} 
	// No task was waiting on the signal
	_nrk_errno_set(2);
	return NRK_ERROR;
}
    2b4a:	df 91       	pop	r29
    2b4c:	cf 91       	pop	r28
    2b4e:	1f 91       	pop	r17
    2b50:	ff 90       	pop	r15
    2b52:	ef 90       	pop	r14
    2b54:	df 90       	pop	r13
    2b56:	cf 90       	pop	r12
    2b58:	08 95       	ret

00002b5a <nrk_event_wait>:


uint32_t nrk_event_wait(uint32_t event_mask)
{
    2b5a:	0f 93       	push	r16
    2b5c:	1f 93       	push	r17

	// FIXME: Should go through list and check that all masks are registered, not just 1
	if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    2b5e:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2b62:	f0 91 7f 0f 	lds	r31, 0x0F7F
    2b66:	05 85       	ldd	r16, Z+13	; 0x0d
    2b68:	16 85       	ldd	r17, Z+14	; 0x0e
    2b6a:	27 85       	ldd	r18, Z+15	; 0x0f
    2b6c:	30 89       	ldd	r19, Z+16	; 0x10
    2b6e:	06 23       	and	r16, r22
    2b70:	17 23       	and	r17, r23
    2b72:	28 23       	and	r18, r24
    2b74:	39 23       	and	r19, r25
    2b76:	01 2b       	or	r16, r17
    2b78:	02 2b       	or	r16, r18
    2b7a:	03 2b       	or	r16, r19
    2b7c:	19 f1       	breq	.+70     	; 0x2bc4 <nrk_event_wait+0x6a>
	  {
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
    2b7e:	61 8b       	std	Z+17, r22	; 0x11
    2b80:	72 8b       	std	Z+18, r23	; 0x12
    2b82:	83 8b       	std	Z+19, r24	; 0x13
    2b84:	94 8b       	std	Z+20, r25	; 0x14
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    2b86:	21 e0       	ldi	r18, 0x01	; 1
    2b88:	27 83       	std	Z+7, r18	; 0x07
	else
	  {
	   return 0;
	  }

	if(event_mask & SIG(nrk_wakeup_signal))
    2b8a:	dc 01       	movw	r26, r24
    2b8c:	cb 01       	movw	r24, r22
    2b8e:	00 90 6e 0f 	lds	r0, 0x0F6E
    2b92:	04 c0       	rjmp	.+8      	; 0x2b9c <nrk_event_wait+0x42>
    2b94:	b6 95       	lsr	r27
    2b96:	a7 95       	ror	r26
    2b98:	97 95       	ror	r25
    2b9a:	87 95       	ror	r24
    2b9c:	0a 94       	dec	r0
    2b9e:	d2 f7       	brpl	.-12     	; 0x2b94 <nrk_event_wait+0x3a>
    2ba0:	80 ff       	sbrs	r24, 0
    2ba2:	03 c0       	rjmp	.+6      	; 0x2baa <nrk_event_wait+0x50>
		nrk_wait_until_nw();
    2ba4:	0e 94 8d 19 	call	0x331a	; 0x331a <nrk_wait_until_nw>
    2ba8:	04 c0       	rjmp	.+8      	; 0x2bb2 <nrk_event_wait+0x58>
	else
		nrk_wait_until_ticks(0);
    2baa:	80 e0       	ldi	r24, 0x00	; 0
    2bac:	90 e0       	ldi	r25, 0x00	; 0
    2bae:	0e 94 5d 19 	call	0x32ba	; 0x32ba <nrk_wait_until_ticks>
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
    2bb2:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2bb6:	f0 91 7f 0f 	lds	r31, 0x0F7F
    2bba:	61 89       	ldd	r22, Z+17	; 0x11
    2bbc:	72 89       	ldd	r23, Z+18	; 0x12
    2bbe:	83 89       	ldd	r24, Z+19	; 0x13
    2bc0:	94 89       	ldd	r25, Z+20	; 0x14
    2bc2:	03 c0       	rjmp	.+6      	; 0x2bca <nrk_event_wait+0x70>
	   nrk_cur_task_TCB->active_signal_mask=event_mask; 
	   nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
	  }
	else
	  {
	   return 0;
    2bc4:	60 e0       	ldi	r22, 0x00	; 0
    2bc6:	70 e0       	ldi	r23, 0x00	; 0
    2bc8:	cb 01       	movw	r24, r22
		nrk_wait_until_nw();
	else
		nrk_wait_until_ticks(0);
	//unmask the signal when its return so it has logical value like 1 to or whatever was user defined
	return ( (nrk_cur_task_TCB->active_signal_mask));
}
    2bca:	1f 91       	pop	r17
    2bcc:	0f 91       	pop	r16
    2bce:	08 95       	ret

00002bd0 <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    2bd0:	90 91 7d 0f 	lds	r25, 0x0F7D
    2bd4:	94 30       	cpi	r25, 0x04	; 4
    2bd6:	d0 f4       	brcc	.+52     	; 0x2c0c <nrk_sem_create+0x3c>
    2bd8:	ee e5       	ldi	r30, 0x5E	; 94
    2bda:	ff e0       	ldi	r31, 0x0F	; 15
    2bdc:	20 e0       	ldi	r18, 0x00	; 0
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
		{
		   if(nrk_sem_list[i].count==-1) break;
    2bde:	30 81       	ld	r19, Z
    2be0:	3f 3f       	cpi	r19, 0xFF	; 255
    2be2:	21 f0       	breq	.+8      	; 0x2bec <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
	for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    2be4:	2f 5f       	subi	r18, 0xFF	; 255
    2be6:	33 96       	adiw	r30, 0x03	; 3
    2be8:	25 30       	cpi	r18, 0x05	; 5
    2bea:	c9 f7       	brne	.-14     	; 0x2bde <nrk_sem_create+0xe>
		{
		   if(nrk_sem_list[i].count==-1) break;
		}
	                                              
	nrk_sem_list[i].value=count;
    2bec:	30 e0       	ldi	r19, 0x00	; 0
    2bee:	f9 01       	movw	r30, r18
    2bf0:	ee 0f       	add	r30, r30
    2bf2:	ff 1f       	adc	r31, r31
    2bf4:	e2 0f       	add	r30, r18
    2bf6:	f3 1f       	adc	r31, r19
    2bf8:	e2 5a       	subi	r30, 0xA2	; 162
    2bfa:	f0 4f       	sbci	r31, 0xF0	; 240
    2bfc:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[i].count=count;
    2bfe:	80 83       	st	Z, r24
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
    2c00:	61 83       	std	Z+1, r22	; 0x01
	_nrk_resource_cnt++;
    2c02:	9f 5f       	subi	r25, 0xFF	; 255
    2c04:	90 93 7d 0f 	sts	0x0F7D, r25
	return	&nrk_sem_list[i];
    2c08:	cf 01       	movw	r24, r30
    2c0a:	08 95       	ret

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
uint8_t i;
	if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
		return NULL;  
    2c0c:	80 e0       	ldi	r24, 0x00	; 0
    2c0e:	90 e0       	ldi	r25, 0x00	; 0
	nrk_sem_list[i].value=count;
	nrk_sem_list[i].count=count;
	nrk_sem_list[i].resource_ceiling=ceiling_prio;
	_nrk_resource_cnt++;
	return	&nrk_sem_list[i];
}
    2c10:	08 95       	ret

00002c12 <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    2c12:	2e e5       	ldi	r18, 0x5E	; 94
    2c14:	3f e0       	ldi	r19, 0x0F	; 15
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    2c16:	40 e0       	ldi	r20, 0x00	; 0
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    2c18:	28 17       	cp	r18, r24
    2c1a:	39 07       	cpc	r19, r25
    2c1c:	39 f0       	breq	.+14     	; 0x2c2c <nrk_get_resource_index+0x1a>
    2c1e:	4f 5f       	subi	r20, 0xFF	; 255
    2c20:	2d 5f       	subi	r18, 0xFD	; 253
    2c22:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
	int8_t id;
		for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    2c24:	45 30       	cpi	r20, 0x05	; 5
    2c26:	c1 f7       	brne	.-16     	; 0x2c18 <nrk_get_resource_index+0x6>
			if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
				return id;
	return NRK_ERROR;
    2c28:	8f ef       	ldi	r24, 0xFF	; 255
}
    2c2a:	08 95       	ret
    2c2c:	84 2f       	mov	r24, r20
    2c2e:	08 95       	ret

00002c30 <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    2c30:	0e 94 09 16 	call	0x2c12	; 0x2c12 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    2c34:	8f 3f       	cpi	r24, 0xFF	; 255
    2c36:	11 f4       	brne	.+4      	; 0x2c3c <nrk_sem_query+0xc>
    2c38:	81 e0       	ldi	r24, 0x01	; 1
    2c3a:	03 c0       	rjmp	.+6      	; 0x2c42 <nrk_sem_query+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    2c3c:	85 30       	cpi	r24, 0x05	; 5
    2c3e:	29 f4       	brne	.+10     	; 0x2c4a <nrk_sem_query+0x1a>
    2c40:	82 e0       	ldi	r24, 0x02	; 2
    2c42:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
    2c46:	8f ef       	ldi	r24, 0xFF	; 255
    2c48:	08 95       	ret
	
	return(nrk_sem_list[id].value);
    2c4a:	99 27       	eor	r25, r25
    2c4c:	87 fd       	sbrc	r24, 7
    2c4e:	90 95       	com	r25
    2c50:	fc 01       	movw	r30, r24
    2c52:	ee 0f       	add	r30, r30
    2c54:	ff 1f       	adc	r31, r31
    2c56:	e8 0f       	add	r30, r24
    2c58:	f9 1f       	adc	r31, r25
    2c5a:	e2 5a       	subi	r30, 0xA2	; 162
    2c5c:	f0 4f       	sbci	r31, 0xF0	; 240
    2c5e:	82 81       	ldd	r24, Z+2	; 0x02
}
    2c60:	08 95       	ret

00002c62 <nrk_sem_pend>:



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    2c62:	ef 92       	push	r14
    2c64:	ff 92       	push	r15
    2c66:	0f 93       	push	r16
    2c68:	1f 93       	push	r17
    2c6a:	cf 93       	push	r28
    2c6c:	df 93       	push	r29
    2c6e:	1f 92       	push	r1
    2c70:	cd b7       	in	r28, 0x3d	; 61
    2c72:	de b7       	in	r29, 0x3e	; 62
	int8_t id;
	id=nrk_get_resource_index(rsrc);  
    2c74:	0e 94 09 16 	call	0x2c12	; 0x2c12 <nrk_get_resource_index>
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    2c78:	8f 3f       	cpi	r24, 0xFF	; 255
    2c7a:	11 f4       	brne	.+4      	; 0x2c80 <nrk_sem_pend+0x1e>
    2c7c:	81 e0       	ldi	r24, 0x01	; 1
    2c7e:	03 c0       	rjmp	.+6      	; 0x2c86 <nrk_sem_pend+0x24>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    2c80:	85 30       	cpi	r24, 0x05	; 5
    2c82:	29 f4       	brne	.+10     	; 0x2c8e <nrk_sem_pend+0x2c>
    2c84:	82 e0       	ldi	r24, 0x02	; 2
    2c86:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
    2c8a:	8f ef       	ldi	r24, 0xFF	; 255
    2c8c:	40 c0       	rjmp	.+128    	; 0x2d0e <nrk_sem_pend+0xac>
	
	nrk_int_disable();
    2c8e:	89 83       	std	Y+1, r24	; 0x01
    2c90:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
	if(nrk_sem_list[id].value==0)
    2c94:	89 81       	ldd	r24, Y+1	; 0x01
    2c96:	e8 2e       	mov	r14, r24
    2c98:	ff 24       	eor	r15, r15
    2c9a:	e7 fc       	sbrc	r14, 7
    2c9c:	f0 94       	com	r15
    2c9e:	87 01       	movw	r16, r14
    2ca0:	00 0f       	add	r16, r16
    2ca2:	11 1f       	adc	r17, r17
    2ca4:	d8 01       	movw	r26, r16
    2ca6:	ae 0d       	add	r26, r14
    2ca8:	bf 1d       	adc	r27, r15
    2caa:	a2 5a       	subi	r26, 0xA2	; 162
    2cac:	b0 4f       	sbci	r27, 0xF0	; 240
    2cae:	12 96       	adiw	r26, 0x02	; 2
    2cb0:	9c 91       	ld	r25, X
    2cb2:	91 11       	cpse	r25, r1
    2cb4:	16 c0       	rjmp	.+44     	; 0x2ce2 <nrk_sem_pend+0x80>
	{
		nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    2cb6:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2cba:	f0 91 7f 0f 	lds	r31, 0x0F7F
    2cbe:	97 81       	ldd	r25, Z+7	; 0x07
    2cc0:	92 60       	ori	r25, 0x02	; 2
    2cc2:	97 83       	std	Z+7, r25	; 0x07
		nrk_cur_task_TCB->active_signal_mask=id;
    2cc4:	99 27       	eor	r25, r25
    2cc6:	87 fd       	sbrc	r24, 7
    2cc8:	90 95       	com	r25
    2cca:	a9 2f       	mov	r26, r25
    2ccc:	b9 2f       	mov	r27, r25
    2cce:	81 8b       	std	Z+17, r24	; 0x11
    2cd0:	92 8b       	std	Z+18, r25	; 0x12
    2cd2:	a3 8b       	std	Z+19, r26	; 0x13
    2cd4:	b4 8b       	std	Z+20, r27	; 0x14
		// Wait on suspend event
		nrk_int_enable();
    2cd6:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
		nrk_wait_until_ticks(0);
    2cda:	80 e0       	ldi	r24, 0x00	; 0
    2cdc:	90 e0       	ldi	r25, 0x00	; 0
    2cde:	0e 94 5d 19 	call	0x32ba	; 0x32ba <nrk_wait_until_ticks>
	}

	nrk_sem_list[id].value--;	
    2ce2:	f8 01       	movw	r30, r16
    2ce4:	ee 0d       	add	r30, r14
    2ce6:	ff 1d       	adc	r31, r15
    2ce8:	e2 5a       	subi	r30, 0xA2	; 162
    2cea:	f0 4f       	sbci	r31, 0xF0	; 240
    2cec:	82 81       	ldd	r24, Z+2	; 0x02
    2cee:	81 50       	subi	r24, 0x01	; 1
    2cf0:	82 83       	std	Z+2, r24	; 0x02
	nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    2cf2:	a0 91 7e 0f 	lds	r26, 0x0F7E
    2cf6:	b0 91 7f 0f 	lds	r27, 0x0F7F
    2cfa:	81 81       	ldd	r24, Z+1	; 0x01
    2cfc:	1b 96       	adiw	r26, 0x0b	; 11
    2cfe:	8c 93       	st	X, r24
    2d00:	1b 97       	sbiw	r26, 0x0b	; 11
	nrk_cur_task_TCB->elevated_prio_flag=1;
    2d02:	81 e0       	ldi	r24, 0x01	; 1
    2d04:	14 96       	adiw	r26, 0x04	; 4
    2d06:	8c 93       	st	X, r24
	nrk_int_enable();
    2d08:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>

	return NRK_OK;
    2d0c:	81 e0       	ldi	r24, 0x01	; 1
}
    2d0e:	0f 90       	pop	r0
    2d10:	df 91       	pop	r29
    2d12:	cf 91       	pop	r28
    2d14:	1f 91       	pop	r17
    2d16:	0f 91       	pop	r16
    2d18:	ff 90       	pop	r15
    2d1a:	ef 90       	pop	r14
    2d1c:	08 95       	ret

00002d1e <nrk_sem_post>:



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    2d1e:	cf 92       	push	r12
    2d20:	df 92       	push	r13
    2d22:	ef 92       	push	r14
    2d24:	ff 92       	push	r15
    2d26:	0f 93       	push	r16
    2d28:	1f 93       	push	r17
    2d2a:	cf 93       	push	r28
    2d2c:	df 93       	push	r29
    2d2e:	1f 92       	push	r1
    2d30:	cd b7       	in	r28, 0x3d	; 61
    2d32:	de b7       	in	r29, 0x3e	; 62
	int8_t id=nrk_get_resource_index(rsrc);	
    2d34:	0e 94 09 16 	call	0x2c12	; 0x2c12 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    2d38:	8f 3f       	cpi	r24, 0xFF	; 255
    2d3a:	11 f4       	brne	.+4      	; 0x2d40 <nrk_sem_post+0x22>
    2d3c:	81 e0       	ldi	r24, 0x01	; 1
    2d3e:	03 c0       	rjmp	.+6      	; 0x2d46 <nrk_sem_post+0x28>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    2d40:	85 30       	cpi	r24, 0x05	; 5
    2d42:	29 f4       	brne	.+10     	; 0x2d4e <nrk_sem_post+0x30>
    2d44:	82 e0       	ldi	r24, 0x02	; 2
    2d46:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
    2d4a:	8f ef       	ldi	r24, 0xFF	; 255
    2d4c:	4b c0       	rjmp	.+150    	; 0x2de4 <nrk_sem_post+0xc6>

	if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    2d4e:	28 2f       	mov	r18, r24
    2d50:	33 27       	eor	r19, r19
    2d52:	27 fd       	sbrc	r18, 7
    2d54:	30 95       	com	r19
    2d56:	89 01       	movw	r16, r18
    2d58:	00 0f       	add	r16, r16
    2d5a:	11 1f       	adc	r17, r17
    2d5c:	02 0f       	add	r16, r18
    2d5e:	13 1f       	adc	r17, r19
    2d60:	02 5a       	subi	r16, 0xA2	; 162
    2d62:	10 4f       	sbci	r17, 0xF0	; 240
    2d64:	d8 01       	movw	r26, r16
    2d66:	12 96       	adiw	r26, 0x02	; 2
    2d68:	2c 91       	ld	r18, X
    2d6a:	12 97       	sbiw	r26, 0x02	; 2
    2d6c:	9c 91       	ld	r25, X
    2d6e:	29 17       	cp	r18, r25
    2d70:	c4 f5       	brge	.+112    	; 0x2de2 <nrk_sem_post+0xc4>
	{
		// Signal RSRC Event		
		nrk_int_disable();
    2d72:	89 83       	std	Y+1, r24	; 0x01
    2d74:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>

		nrk_sem_list[id].value++;
    2d78:	f8 01       	movw	r30, r16
    2d7a:	92 81       	ldd	r25, Z+2	; 0x02
    2d7c:	9f 5f       	subi	r25, 0xFF	; 255
    2d7e:	92 83       	std	Z+2, r25	; 0x02
		nrk_cur_task_TCB->elevated_prio_flag=0;
    2d80:	e0 91 7e 0f 	lds	r30, 0x0F7E
    2d84:	f0 91 7f 0f 	lds	r31, 0x0F7F
    2d88:	14 82       	std	Z+4, r1	; 0x04
    2d8a:	e6 e3       	ldi	r30, 0x36	; 54
    2d8c:	fe e0       	ldi	r31, 0x0E	; 14
    2d8e:	08 e3       	ldi	r16, 0x38	; 56
    2d90:	1e e0       	ldi	r17, 0x0E	; 14

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    2d92:	89 81       	ldd	r24, Y+1	; 0x01
    2d94:	c8 2e       	mov	r12, r24
    2d96:	dd 24       	eor	r13, r13
    2d98:	c7 fc       	sbrc	r12, 7
    2d9a:	d0 94       	com	r13
    2d9c:	ed 2c       	mov	r14, r13
    2d9e:	fd 2c       	mov	r15, r13
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2da0:	23 e0       	ldi	r18, 0x03	; 3

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
			if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    2da2:	30 81       	ld	r19, Z
    2da4:	32 30       	cpi	r19, 0x02	; 2
    2da6:	a1 f4       	brne	.+40     	; 0x2dd0 <nrk_sem_post+0xb2>
				if((nrk_task_TCB[task_ID].active_signal_mask == id))
    2da8:	42 85       	ldd	r20, Z+10	; 0x0a
    2daa:	53 85       	ldd	r21, Z+11	; 0x0b
    2dac:	64 85       	ldd	r22, Z+12	; 0x0c
    2dae:	75 85       	ldd	r23, Z+13	; 0x0d
    2db0:	4c 15       	cp	r20, r12
    2db2:	5d 05       	cpc	r21, r13
    2db4:	6e 05       	cpc	r22, r14
    2db6:	7f 05       	cpc	r23, r15
    2db8:	59 f4       	brne	.+22     	; 0x2dd0 <nrk_sem_post+0xb2>
				{
					nrk_task_TCB[task_ID].task_state=SUSPENDED;
    2dba:	d8 01       	movw	r26, r16
    2dbc:	2c 93       	st	X, r18
					nrk_task_TCB[task_ID].next_wakeup=0;
    2dbe:	16 86       	std	Z+14, r1	; 0x0e
    2dc0:	17 86       	std	Z+15, r1	; 0x0f
    2dc2:	10 8a       	std	Z+16, r1	; 0x10
    2dc4:	11 8a       	std	Z+17, r1	; 0x11
					nrk_task_TCB[task_ID].event_suspend=0;
    2dc6:	10 82       	st	Z, r1
					nrk_task_TCB[task_ID].active_signal_mask=0;
    2dc8:	12 86       	std	Z+10, r1	; 0x0a
    2dca:	13 86       	std	Z+11, r1	; 0x0b
    2dcc:	14 86       	std	Z+12, r1	; 0x0c
    2dce:	15 86       	std	Z+13, r1	; 0x0d
    2dd0:	bb 96       	adiw	r30, 0x2b	; 43
    2dd2:	05 5d       	subi	r16, 0xD5	; 213
    2dd4:	1f 4f       	sbci	r17, 0xFF	; 255
		nrk_int_disable();

		nrk_sem_list[id].value++;
		nrk_cur_task_TCB->elevated_prio_flag=0;

		for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    2dd6:	bf e0       	ldi	r27, 0x0F	; 15
    2dd8:	e3 36       	cpi	r30, 0x63	; 99
    2dda:	fb 07       	cpc	r31, r27
    2ddc:	11 f7       	brne	.-60     	; 0x2da2 <nrk_sem_post+0x84>
					nrk_task_TCB[task_ID].event_suspend=0;
					nrk_task_TCB[task_ID].active_signal_mask=0;
				}   

		}
		nrk_int_enable();
    2dde:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
	}
		
return NRK_OK;
    2de2:	81 e0       	ldi	r24, 0x01	; 1
}
    2de4:	0f 90       	pop	r0
    2de6:	df 91       	pop	r29
    2de8:	cf 91       	pop	r28
    2dea:	1f 91       	pop	r17
    2dec:	0f 91       	pop	r16
    2dee:	ff 90       	pop	r15
    2df0:	ef 90       	pop	r14
    2df2:	df 90       	pop	r13
    2df4:	cf 90       	pop	r12
    2df6:	08 95       	ret

00002df8 <nrk_sem_delete>:

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
int8_t id=nrk_get_resource_index(rsrc);	
    2df8:	0e 94 09 16 	call	0x2c12	; 0x2c12 <nrk_get_resource_index>
	int8_t task_ID;
	if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    2dfc:	8f 3f       	cpi	r24, 0xFF	; 255
    2dfe:	11 f4       	brne	.+4      	; 0x2e04 <nrk_sem_delete+0xc>
    2e00:	81 e0       	ldi	r24, 0x01	; 1
    2e02:	03 c0       	rjmp	.+6      	; 0x2e0a <nrk_sem_delete+0x12>
	if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    2e04:	85 30       	cpi	r24, 0x05	; 5
    2e06:	29 f4       	brne	.+10     	; 0x2e12 <nrk_sem_delete+0x1a>
    2e08:	82 e0       	ldi	r24, 0x02	; 2
    2e0a:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
    2e0e:	8f ef       	ldi	r24, 0xFF	; 255
    2e10:	08 95       	ret

	nrk_sem_list[id].count=-1;
    2e12:	99 27       	eor	r25, r25
    2e14:	87 fd       	sbrc	r24, 7
    2e16:	90 95       	com	r25
    2e18:	fc 01       	movw	r30, r24
    2e1a:	ee 0f       	add	r30, r30
    2e1c:	ff 1f       	adc	r31, r31
    2e1e:	e8 0f       	add	r30, r24
    2e20:	f9 1f       	adc	r31, r25
    2e22:	e2 5a       	subi	r30, 0xA2	; 162
    2e24:	f0 4f       	sbci	r31, 0xF0	; 240
    2e26:	8f ef       	ldi	r24, 0xFF	; 255
    2e28:	80 83       	st	Z, r24
	nrk_sem_list[id].value=-1;
    2e2a:	82 83       	std	Z+2, r24	; 0x02
	nrk_sem_list[id].resource_ceiling=-1;
    2e2c:	81 83       	std	Z+1, r24	; 0x01
	_nrk_resource_cnt--;
    2e2e:	80 91 7d 0f 	lds	r24, 0x0F7D
    2e32:	81 50       	subi	r24, 0x01	; 1
    2e34:	80 93 7d 0f 	sts	0x0F7D, r24
return NRK_OK;
    2e38:	81 e0       	ldi	r24, 0x01	; 1
}
    2e3a:	08 95       	ret

00002e3c <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
    return (_head_node->task_ID);
    2e3c:	e0 91 73 0f 	lds	r30, 0x0F73
    2e40:	f0 91 74 0f 	lds	r31, 0x0F74
}
    2e44:	80 81       	ld	r24, Z
    2e46:	08 95       	ret

00002e48 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    nrk_queue *ptr;
    ptr = _head_node;
    2e48:	e0 91 73 0f 	lds	r30, 0x0F73
    2e4c:	f0 91 74 0f 	lds	r31, 0x0F74
    //nrk_kprintf (PSTR ("nrk_queue: "));
    while (ptr != NULL)
    2e50:	30 97       	sbiw	r30, 0x00	; 0
    2e52:	21 f0       	breq	.+8      	; 0x2e5c <nrk_print_readyQ+0x14>
    {
        //printf ("%d ", ptr->task_ID);
        ptr = ptr->Next;
    2e54:	03 80       	ldd	r0, Z+3	; 0x03
    2e56:	f4 81       	ldd	r31, Z+4	; 0x04
    2e58:	e0 2d       	mov	r30, r0
    2e5a:	fa cf       	rjmp	.-12     	; 0x2e50 <nrk_print_readyQ+0x8>
    }
    //nrk_kprintf (PSTR ("\n\r"));
}
    2e5c:	08 95       	ret

00002e5e <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    2e5e:	cf 92       	push	r12
    2e60:	df 92       	push	r13
    2e62:	ef 92       	push	r14
    2e64:	ff 92       	push	r15
    2e66:	0f 93       	push	r16
    2e68:	1f 93       	push	r17
    2e6a:	cf 93       	push	r28
    2e6c:	df 93       	push	r29
    nrk_queue *NextNode;
    nrk_queue *CurNode;

    //printf( "nrk_add_to_readyQ %d\n",task_ID );
    // nrk_queue full
    if (_free_node == NULL)
    2e6e:	e0 91 2d 0e 	lds	r30, 0x0E2D
    2e72:	f0 91 2e 0e 	lds	r31, 0x0E2E
    2e76:	30 97       	sbiw	r30, 0x00	; 0
    2e78:	09 f4       	brne	.+2      	; 0x2e7c <nrk_add_to_readyQ+0x1e>
    2e7a:	8a c0       	rjmp	.+276    	; 0x2f90 <nrk_add_to_readyQ+0x132>
    {
        return;
    }


    NextNode = _head_node;
    2e7c:	40 91 73 0f 	lds	r20, 0x0F73
    2e80:	50 91 74 0f 	lds	r21, 0x0F74
    CurNode = _free_node;

    if (_head_node != NULL)
    2e84:	41 15       	cp	r20, r1
    2e86:	51 05       	cpc	r21, r1
    2e88:	09 f4       	brne	.+2      	; 0x2e8c <nrk_add_to_readyQ+0x2e>
    2e8a:	46 c0       	rjmp	.+140    	; 0x2f18 <nrk_add_to_readyQ+0xba>
    2e8c:	da 01       	movw	r26, r20
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    2e8e:	9b e2       	ldi	r25, 0x2B	; 43
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
                        nrk_task_TCB[task_ID].task_prio)
    2e90:	69 2f       	mov	r22, r25
    2e92:	78 2f       	mov	r23, r24
    2e94:	76 03       	mulsu	r23, r22
    2e96:	90 01       	movw	r18, r0
    2e98:	11 24       	eor	r1, r1
    2e9a:	21 5d       	subi	r18, 0xD1	; 209
    2e9c:	31 4f       	sbci	r19, 0xF1	; 241
    2e9e:	89 01       	movw	r16, r18
    2ea0:	06 5f       	subi	r16, 0xF6	; 246
    2ea2:	1f 4f       	sbci	r17, 0xFF	; 255
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    2ea4:	79 01       	movw	r14, r18
    2ea6:	c4 e0       	ldi	r28, 0x04	; 4
    2ea8:	ec 0e       	add	r14, r28
    2eaa:	f1 1c       	adc	r15, r1
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
                        nrk_task_TCB[task_ID].task_prio_ceil)
    2eac:	25 5f       	subi	r18, 0xF5	; 245
    2eae:	3f 4f       	sbci	r19, 0xFF	; 255
    if (_head_node != NULL)
    {

        while (NextNode != NULL)
        {
            if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    2eb0:	6c 91       	ld	r22, X
    2eb2:	70 e0       	ldi	r23, 0x00	; 0
    2eb4:	96 9f       	mul	r25, r22
    2eb6:	e0 01       	movw	r28, r0
    2eb8:	97 9f       	mul	r25, r23
    2eba:	d0 0d       	add	r29, r0
    2ebc:	11 24       	eor	r1, r1
    2ebe:	c1 5d       	subi	r28, 0xD1	; 209
    2ec0:	d1 4f       	sbci	r29, 0xF1	; 241
    2ec2:	dc 80       	ldd	r13, Y+4	; 0x04
    2ec4:	dd 20       	and	r13, r13
    2ec6:	29 f0       	breq	.+10     	; 0x2ed2 <nrk_add_to_readyQ+0x74>
                if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    2ec8:	db 84       	ldd	r13, Y+11	; 0x0b
    2eca:	e8 01       	movw	r28, r16
    2ecc:	c8 80       	ld	r12, Y
    2ece:	dc 14       	cp	r13, r12
    2ed0:	28 f1       	brcs	.+74     	; 0x2f1c <nrk_add_to_readyQ+0xbe>
                        nrk_task_TCB[task_ID].task_prio)
                    break;
            if (nrk_task_TCB[task_ID].elevated_prio_flag)
    2ed2:	e7 01       	movw	r28, r14
    2ed4:	d8 80       	ld	r13, Y
    2ed6:	dd 20       	and	r13, r13
    2ed8:	61 f0       	breq	.+24     	; 0x2ef2 <nrk_add_to_readyQ+0x94>
                if (nrk_task_TCB[NextNode->task_ID].task_prio <
    2eda:	96 9f       	mul	r25, r22
    2edc:	e0 01       	movw	r28, r0
    2ede:	97 9f       	mul	r25, r23
    2ee0:	d0 0d       	add	r29, r0
    2ee2:	11 24       	eor	r1, r1
    2ee4:	c1 5d       	subi	r28, 0xD1	; 209
    2ee6:	d1 4f       	sbci	r29, 0xF1	; 241
    2ee8:	da 84       	ldd	r13, Y+10	; 0x0a
    2eea:	e9 01       	movw	r28, r18
    2eec:	c8 80       	ld	r12, Y
    2eee:	dc 14       	cp	r13, r12
    2ef0:	a8 f0       	brcs	.+42     	; 0x2f1c <nrk_add_to_readyQ+0xbe>
                        nrk_task_TCB[task_ID].task_prio_ceil)
                    break;
            if (nrk_task_TCB[NextNode->task_ID].task_prio <
    2ef2:	96 9f       	mul	r25, r22
    2ef4:	e0 01       	movw	r28, r0
    2ef6:	97 9f       	mul	r25, r23
    2ef8:	d0 0d       	add	r29, r0
    2efa:	11 24       	eor	r1, r1
    2efc:	c1 5d       	subi	r28, 0xD1	; 209
    2efe:	d1 4f       	sbci	r29, 0xF1	; 241
    2f00:	7a 85       	ldd	r23, Y+10	; 0x0a
    2f02:	e8 01       	movw	r28, r16
    2f04:	68 81       	ld	r22, Y
    2f06:	76 17       	cp	r23, r22
    2f08:	48 f0       	brcs	.+18     	; 0x2f1c <nrk_add_to_readyQ+0xbe>
                    nrk_task_TCB[task_ID].task_prio)
                break;

            NextNode = NextNode->Next;
    2f0a:	13 96       	adiw	r26, 0x03	; 3
    2f0c:	0d 90       	ld	r0, X+
    2f0e:	bc 91       	ld	r27, X
    2f10:	a0 2d       	mov	r26, r0
    CurNode = _free_node;

    if (_head_node != NULL)
    {

        while (NextNode != NULL)
    2f12:	10 97       	sbiw	r26, 0x00	; 0
    2f14:	69 f6       	brne	.-102    	; 0x2eb0 <nrk_add_to_readyQ+0x52>
    2f16:	02 c0       	rjmp	.+4      	; 0x2f1c <nrk_add_to_readyQ+0xbe>
    2f18:	a0 e0       	ldi	r26, 0x00	; 0
    2f1a:	b0 e0       	ldi	r27, 0x00	; 0
        // Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
        // 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2

    }

    CurNode->task_ID = task_ID;
    2f1c:	80 83       	st	Z, r24
    _free_node = _free_node->Next;
    2f1e:	c3 81       	ldd	r28, Z+3	; 0x03
    2f20:	d4 81       	ldd	r29, Z+4	; 0x04
    2f22:	d0 93 2e 0e 	sts	0x0E2E, r29
    2f26:	c0 93 2d 0e 	sts	0x0E2D, r28

    if (NextNode == _head_node)
    2f2a:	a4 17       	cp	r26, r20
    2f2c:	b5 07       	cpc	r27, r21
    2f2e:	b1 f4       	brne	.+44     	; 0x2f5c <nrk_add_to_readyQ+0xfe>
    {
        //at start
        if (_head_node != NULL)
    2f30:	10 97       	sbiw	r26, 0x00	; 0
    2f32:	49 f0       	breq	.+18     	; 0x2f46 <nrk_add_to_readyQ+0xe8>
        {
            CurNode->Next = _head_node;
    2f34:	b4 83       	std	Z+4, r27	; 0x04
    2f36:	a3 83       	std	Z+3, r26	; 0x03
            CurNode->Prev = NULL;
    2f38:	12 82       	std	Z+2, r1	; 0x02
    2f3a:	11 82       	std	Z+1, r1	; 0x01
            _head_node->Prev = CurNode;
    2f3c:	12 96       	adiw	r26, 0x02	; 2
    2f3e:	fc 93       	st	X, r31
    2f40:	ee 93       	st	-X, r30
    2f42:	11 97       	sbiw	r26, 0x01	; 1
    2f44:	06 c0       	rjmp	.+12     	; 0x2f52 <nrk_add_to_readyQ+0xf4>
        }
        else
        {
            CurNode->Next = NULL;
    2f46:	14 82       	std	Z+4, r1	; 0x04
    2f48:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = NULL;
    2f4a:	12 82       	std	Z+2, r1	; 0x02
    2f4c:	11 82       	std	Z+1, r1	; 0x01
            _free_node->Prev = CurNode;
    2f4e:	fa 83       	std	Y+2, r31	; 0x02
    2f50:	e9 83       	std	Y+1, r30	; 0x01
        }
        _head_node = CurNode;
    2f52:	f0 93 74 0f 	sts	0x0F74, r31
    2f56:	e0 93 73 0f 	sts	0x0F73, r30
    2f5a:	1a c0       	rjmp	.+52     	; 0x2f90 <nrk_add_to_readyQ+0x132>
    2f5c:	11 96       	adiw	r26, 0x01	; 1
    2f5e:	8d 91       	ld	r24, X+
    2f60:	9c 91       	ld	r25, X
    2f62:	12 97       	sbiw	r26, 0x02	; 2

    }
    else
    {
        if (NextNode != _free_node)
    2f64:	ac 17       	cp	r26, r28
    2f66:	bd 07       	cpc	r27, r29
    2f68:	59 f0       	breq	.+22     	; 0x2f80 <nrk_add_to_readyQ+0x122>
        {
            // Insert  in middle

            CurNode->Prev = NextNode->Prev;
    2f6a:	92 83       	std	Z+2, r25	; 0x02
    2f6c:	81 83       	std	Z+1, r24	; 0x01
            CurNode->Next = NextNode;
    2f6e:	b4 83       	std	Z+4, r27	; 0x04
    2f70:	a3 83       	std	Z+3, r26	; 0x03
            (NextNode->Prev)->Next = CurNode;
    2f72:	11 96       	adiw	r26, 0x01	; 1
    2f74:	cd 91       	ld	r28, X+
    2f76:	dc 91       	ld	r29, X
    2f78:	12 97       	sbiw	r26, 0x02	; 2
    2f7a:	fc 83       	std	Y+4, r31	; 0x04
    2f7c:	eb 83       	std	Y+3, r30	; 0x03
    2f7e:	04 c0       	rjmp	.+8      	; 0x2f88 <nrk_add_to_readyQ+0x12a>
            NextNode->Prev = CurNode;
        }
        else
        {
            //insert at end
            CurNode->Next = NULL;
    2f80:	14 82       	std	Z+4, r1	; 0x04
    2f82:	13 82       	std	Z+3, r1	; 0x03
            CurNode->Prev = _free_node->Prev;
    2f84:	92 83       	std	Z+2, r25	; 0x02
    2f86:	81 83       	std	Z+1, r24	; 0x01
            _free_node->Prev = CurNode;
    2f88:	12 96       	adiw	r26, 0x02	; 2
    2f8a:	fc 93       	st	X, r31
    2f8c:	ee 93       	st	-X, r30
    2f8e:	11 97       	sbiw	r26, 0x01	; 1
        }

    }

}
    2f90:	df 91       	pop	r29
    2f92:	cf 91       	pop	r28
    2f94:	1f 91       	pop	r17
    2f96:	0f 91       	pop	r16
    2f98:	ff 90       	pop	r15
    2f9a:	ef 90       	pop	r14
    2f9c:	df 90       	pop	r13
    2f9e:	cf 90       	pop	r12
    2fa0:	08 95       	ret

00002fa2 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    2fa2:	cf 93       	push	r28
    2fa4:	df 93       	push	r29
       }
     */

//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

    if (_head_node == NULL)
    2fa6:	e0 91 73 0f 	lds	r30, 0x0F73
    2faa:	f0 91 74 0f 	lds	r31, 0x0F74
    2fae:	30 97       	sbiw	r30, 0x00	; 0
    2fb0:	09 f4       	brne	.+2      	; 0x2fb4 <nrk_rem_from_readyQ+0x12>
    2fb2:	44 c0       	rjmp	.+136    	; 0x303c <nrk_rem_from_readyQ+0x9a>
        return;

    CurNode = _head_node;

    if (_head_node->task_ID == task_ID)
    2fb4:	99 27       	eor	r25, r25
    2fb6:	87 fd       	sbrc	r24, 7
    2fb8:	90 95       	com	r25
    2fba:	20 81       	ld	r18, Z
    2fbc:	30 e0       	ldi	r19, 0x00	; 0
    2fbe:	28 17       	cp	r18, r24
    2fc0:	39 07       	cpc	r19, r25
    2fc2:	81 f4       	brne	.+32     	; 0x2fe4 <nrk_rem_from_readyQ+0x42>
    {
        //REmove from start
        _head_node = _head_node->Next;
    2fc4:	a3 81       	ldd	r26, Z+3	; 0x03
    2fc6:	b4 81       	ldd	r27, Z+4	; 0x04
    2fc8:	b0 93 74 0f 	sts	0x0F74, r27
    2fcc:	a0 93 73 0f 	sts	0x0F73, r26
        _head_node->Prev = NULL;
    2fd0:	12 96       	adiw	r26, 0x02	; 2
    2fd2:	1c 92       	st	X, r1
    2fd4:	1e 92       	st	-X, r1
    2fd6:	11 97       	sbiw	r26, 0x01	; 1
    2fd8:	18 c0       	rjmp	.+48     	; 0x300a <nrk_rem_from_readyQ+0x68>
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
            CurNode = CurNode->Next;
    2fda:	03 80       	ldd	r0, Z+3	; 0x03
    2fdc:	f4 81       	ldd	r31, Z+4	; 0x04
    2fde:	e0 2d       	mov	r30, r0
        _head_node = _head_node->Next;
        _head_node->Prev = NULL;
    }
    else
    {
        while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    2fe0:	30 97       	sbiw	r30, 0x00	; 0
    2fe2:	61 f1       	breq	.+88     	; 0x303c <nrk_rem_from_readyQ+0x9a>
    2fe4:	20 81       	ld	r18, Z
    2fe6:	30 e0       	ldi	r19, 0x00	; 0
    2fe8:	28 17       	cp	r18, r24
    2fea:	39 07       	cpc	r19, r25
    2fec:	b1 f7       	brne	.-20     	; 0x2fda <nrk_rem_from_readyQ+0x38>
            CurNode = CurNode->Next;
        if (CurNode == NULL)
            return;


        (CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    2fee:	c1 81       	ldd	r28, Z+1	; 0x01
    2ff0:	d2 81       	ldd	r29, Z+2	; 0x02
    2ff2:	83 81       	ldd	r24, Z+3	; 0x03
    2ff4:	94 81       	ldd	r25, Z+4	; 0x04
    2ff6:	9c 83       	std	Y+4, r25	; 0x04
    2ff8:	8b 83       	std	Y+3, r24	; 0x03
        if (CurNode->Next != NULL)
    2ffa:	a3 81       	ldd	r26, Z+3	; 0x03
    2ffc:	b4 81       	ldd	r27, Z+4	; 0x04
    2ffe:	10 97       	sbiw	r26, 0x00	; 0
    3000:	21 f0       	breq	.+8      	; 0x300a <nrk_rem_from_readyQ+0x68>
            (CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3002:	12 96       	adiw	r26, 0x02	; 2
    3004:	dc 93       	st	X, r29
    3006:	ce 93       	st	-X, r28
    3008:	11 97       	sbiw	r26, 0x01	; 1
    }



    // Add to free list
    if (_free_node == NULL)
    300a:	a0 91 2d 0e 	lds	r26, 0x0E2D
    300e:	b0 91 2e 0e 	lds	r27, 0x0E2E
    3012:	10 97       	sbiw	r26, 0x00	; 0
    3014:	39 f4       	brne	.+14     	; 0x3024 <nrk_rem_from_readyQ+0x82>
    {
        _free_node = CurNode;
    3016:	f0 93 2e 0e 	sts	0x0E2E, r31
    301a:	e0 93 2d 0e 	sts	0x0E2D, r30
        _free_node->Next = NULL;
    301e:	14 82       	std	Z+4, r1	; 0x04
    3020:	13 82       	std	Z+3, r1	; 0x03
    3022:	0a c0       	rjmp	.+20     	; 0x3038 <nrk_rem_from_readyQ+0x96>
    }
    else
    {
        CurNode->Next = _free_node;
    3024:	b4 83       	std	Z+4, r27	; 0x04
    3026:	a3 83       	std	Z+3, r26	; 0x03
        _free_node->Prev = CurNode;
    3028:	12 96       	adiw	r26, 0x02	; 2
    302a:	fc 93       	st	X, r31
    302c:	ee 93       	st	-X, r30
    302e:	11 97       	sbiw	r26, 0x01	; 1
        _free_node = CurNode;
    3030:	f0 93 2e 0e 	sts	0x0E2E, r31
    3034:	e0 93 2d 0e 	sts	0x0E2D, r30
    }
    _free_node->Prev = NULL;
    3038:	12 82       	std	Z+2, r1	; 0x02
    303a:	11 82       	std	Z+1, r1	; 0x01
}
    303c:	df 91       	pop	r29
    303e:	cf 91       	pop	r28
    3040:	08 95       	ret

00003042 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3042:	ef 92       	push	r14
    3044:	ff 92       	push	r15
    3046:	0f 93       	push	r16
    3048:	1f 93       	push	r17
    304a:	cf 93       	push	r28
    304c:	df 93       	push	r29
    304e:	ec 01       	movw	r28, r24
    uint8_t rtype;
    void *topOfStackPtr;

    topOfStackPtr =
    3050:	4b 81       	ldd	r20, Y+3	; 0x03
    3052:	5c 81       	ldd	r21, Y+4	; 0x04
    3054:	69 81       	ldd	r22, Y+1	; 0x01
    3056:	7a 81       	ldd	r23, Y+2	; 0x02
    3058:	8d 81       	ldd	r24, Y+5	; 0x05
    305a:	9e 81       	ldd	r25, Y+6	; 0x06
    305c:	0e 94 9c 25 	call	0x4b38	; 0x4b38 <nrk_task_stk_init>
        (void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

    //printf("activate %d\n",(int)Task.task_ID);
    if (Task->FirstActivation == TRUE)
    3060:	2f 81       	ldd	r18, Y+7	; 0x07
    3062:	22 23       	and	r18, r18
    3064:	71 f0       	breq	.+28     	; 0x3082 <nrk_activate_task+0x40>
    {
        rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3066:	4b 81       	ldd	r20, Y+3	; 0x03
    3068:	5c 81       	ldd	r21, Y+4	; 0x04
    306a:	e1 2c       	mov	r14, r1
    306c:	f1 2c       	mov	r15, r1
    306e:	00 e0       	ldi	r16, 0x00	; 0
    3070:	10 e0       	ldi	r17, 0x00	; 0
    3072:	20 e0       	ldi	r18, 0x00	; 0
    3074:	30 e0       	ldi	r19, 0x00	; 0
    3076:	bc 01       	movw	r22, r24
    3078:	ce 01       	movw	r24, r28
    307a:	0e 94 a3 10 	call	0x2146	; 0x2146 <nrk_TCB_init>
        Task->FirstActivation = FALSE;
    307e:	1f 82       	std	Y+7, r1	; 0x07
    3080:	0c c0       	rjmp	.+24     	; 0x309a <nrk_activate_task+0x58>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3082:	e8 81       	ld	r30, Y
    3084:	2b e2       	ldi	r18, 0x2B	; 43
    3086:	e2 02       	muls	r30, r18
    3088:	f0 01       	movw	r30, r0
    308a:	11 24       	eor	r1, r1
    308c:	e1 5d       	subi	r30, 0xD1	; 209
    308e:	f1 4f       	sbci	r31, 0xF1	; 241
    3090:	21 85       	ldd	r18, Z+9	; 0x09
    3092:	23 30       	cpi	r18, 0x03	; 3
    3094:	b9 f4       	brne	.+46     	; 0x30c4 <nrk_activate_task+0x82>
            return NRK_ERROR;
        //Re-init some parts of TCB

        nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3096:	91 83       	std	Z+1, r25	; 0x01
    3098:	80 83       	st	Z, r24
    // If Idle Task then Add to ready Q
    //if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
    //nrk_add_to_readyQ(Task->task_ID);
    //printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
    //printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
    if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    309a:	e8 81       	ld	r30, Y
    309c:	8b e2       	ldi	r24, 0x2B	; 43
    309e:	e8 02       	muls	r30, r24
    30a0:	f0 01       	movw	r30, r0
    30a2:	11 24       	eor	r1, r1
    30a4:	e1 5d       	subi	r30, 0xD1	; 209
    30a6:	f1 4f       	sbci	r31, 0xF1	; 241
    30a8:	45 89       	ldd	r20, Z+21	; 0x15
    30aa:	56 89       	ldd	r21, Z+22	; 0x16
    30ac:	67 89       	ldd	r22, Z+23	; 0x17
    30ae:	70 8d       	ldd	r23, Z+24	; 0x18
    30b0:	45 2b       	or	r20, r21
    30b2:	46 2b       	or	r20, r22
    30b4:	47 2b       	or	r20, r23
    30b6:	41 f4       	brne	.+16     	; 0x30c8 <nrk_activate_task+0x86>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
    30b8:	82 e0       	ldi	r24, 0x02	; 2
    30ba:	81 87       	std	Z+9, r24	; 0x09
        nrk_add_to_readyQ (Task->task_ID);
    30bc:	88 81       	ld	r24, Y
    30be:	0e 94 2f 17 	call	0x2e5e	; 0x2e5e <nrk_add_to_readyQ>
    30c2:	02 c0       	rjmp	.+4      	; 0x30c8 <nrk_activate_task+0x86>

    }
    else
    {
        if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
            return NRK_ERROR;
    30c4:	8f ef       	ldi	r24, 0xFF	; 255
    30c6:	01 c0       	rjmp	.+2      	; 0x30ca <nrk_activate_task+0x88>
    {
        nrk_task_TCB[Task->task_ID].task_state = READY;
        nrk_add_to_readyQ (Task->task_ID);
    }

    return NRK_OK;
    30c8:	81 e0       	ldi	r24, 0x01	; 1
}
    30ca:	df 91       	pop	r29
    30cc:	cf 91       	pop	r28
    30ce:	1f 91       	pop	r17
    30d0:	0f 91       	pop	r16
    30d2:	ff 90       	pop	r15
    30d4:	ef 90       	pop	r14
    30d6:	08 95       	ret

000030d8 <nrk_set_next_wakeup>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    30d8:	1f 93       	push	r17
    30da:	cf 93       	push	r28
    30dc:	df 93       	push	r29
    30de:	cd b7       	in	r28, 0x3d	; 61
    30e0:	de b7       	in	r29, 0x3e	; 62
    30e2:	28 97       	sbiw	r28, 0x08	; 8
    30e4:	0f b6       	in	r0, 0x3f	; 63
    30e6:	f8 94       	cli
    30e8:	de bf       	out	0x3e, r29	; 62
    30ea:	0f be       	out	0x3f, r0	; 63
    30ec:	cd bf       	out	0x3d, r28	; 61
    30ee:	29 83       	std	Y+1, r18	; 0x01
    30f0:	3a 83       	std	Y+2, r19	; 0x02
    30f2:	4b 83       	std	Y+3, r20	; 0x03
    30f4:	5c 83       	std	Y+4, r21	; 0x04
    30f6:	6d 83       	std	Y+5, r22	; 0x05
    30f8:	7e 83       	std	Y+6, r23	; 0x06
    30fa:	8f 83       	std	Y+7, r24	; 0x07
    30fc:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint16_t nw;
    nrk_int_disable ();
    30fe:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    timer = _nrk_os_timer_get ();
    3102:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    3106:	18 2f       	mov	r17, r24
    nw = _nrk_time_to_ticks_long(&t);
    3108:	ce 01       	movw	r24, r28
    310a:	01 96       	adiw	r24, 0x01	; 1
    310c:	0e 94 d4 1c 	call	0x39a8	; 0x39a8 <_nrk_time_to_ticks_long>
    if (nw <= TIME_PAD)
    3110:	63 30       	cpi	r22, 0x03	; 3
    3112:	71 05       	cpc	r23, r1
    3114:	98 f0       	brcs	.+38     	; 0x313c <nrk_set_next_wakeup+0x64>
        return NRK_ERROR;
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    3116:	e0 91 7e 0f 	lds	r30, 0x0F7E
    311a:	f0 91 7f 0f 	lds	r31, 0x0F7F
    311e:	21 2f       	mov	r18, r17
    3120:	30 e0       	ldi	r19, 0x00	; 0
    3122:	26 0f       	add	r18, r22
    3124:	37 1f       	adc	r19, r23
    3126:	c9 01       	movw	r24, r18
    3128:	a0 e0       	ldi	r26, 0x00	; 0
    312a:	b0 e0       	ldi	r27, 0x00	; 0
    312c:	85 8b       	std	Z+21, r24	; 0x15
    312e:	96 8b       	std	Z+22, r25	; 0x16
    3130:	a7 8b       	std	Z+23, r26	; 0x17
    3132:	b0 8f       	std	Z+24, r27	; 0x18
    			_nrk_prev_timer_val=timer;
    			_nrk_set_next_wakeup(timer);
    		}
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();
    3134:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>

    return NRK_OK;
    3138:	81 e0       	ldi	r24, 0x01	; 1
    313a:	01 c0       	rjmp	.+2      	; 0x313e <nrk_set_next_wakeup+0x66>
    uint16_t nw;
    nrk_int_disable ();
    timer = _nrk_os_timer_get ();
    nw = _nrk_time_to_ticks_long(&t);
    if (nw <= TIME_PAD)
        return NRK_ERROR;
    313c:	8f ef       	ldi	r24, 0xFF	; 255
    */
//      nrk_cur_task_TCB->nw_flag=1;
    nrk_int_enable ();

    return NRK_OK;
}
    313e:	28 96       	adiw	r28, 0x08	; 8
    3140:	0f b6       	in	r0, 0x3f	; 63
    3142:	f8 94       	cli
    3144:	de bf       	out	0x3e, r29	; 62
    3146:	0f be       	out	0x3f, r0	; 63
    3148:	cd bf       	out	0x3d, r28	; 61
    314a:	df 91       	pop	r29
    314c:	cf 91       	pop	r28
    314e:	1f 91       	pop	r17
    3150:	08 95       	ret

00003152 <_nrk_wait_for_scheduler>:
{

    //TIMSK = BM (OCIE1A);
    do
    {
        nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3152:	0e 94 6e 25 	call	0x4adc	; 0x4adc <nrk_idle>
    }
    while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3156:	e0 91 7e 0f 	lds	r30, 0x0F7E
    315a:	f0 91 7f 0f 	lds	r31, 0x0F7F
    315e:	85 81       	ldd	r24, Z+5	; 0x05
    3160:	81 11       	cpse	r24, r1
    3162:	f7 cf       	rjmp	.-18     	; 0x3152 <_nrk_wait_for_scheduler>

    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3164:	08 95       	ret

00003166 <nrk_wait_until_next_period>:
    nrk_wait_until_next_period ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    3166:	cf 93       	push	r28
    uint8_t timer;

    nrk_stack_check ();
    3168:	0e 94 b3 13 	call	0x2766	; 0x2766 <nrk_stack_check>
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    316c:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    nrk_cur_task_TCB->num_periods = 1;
    3170:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3174:	f0 91 7f 0f 	lds	r31, 0x0F7F
    3178:	81 e0       	ldi	r24, 0x01	; 1
    317a:	90 e0       	ldi	r25, 0x00	; 0
    317c:	92 a7       	std	Z+42, r25	; 0x2a
    317e:	81 a7       	std	Z+41, r24	; 0x29
    nrk_cur_task_TCB->suspend_flag = 1;
    3180:	81 e0       	ldi	r24, 0x01	; 1
    3182:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    3184:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    3188:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    318a:	88 3f       	cpi	r24, 0xF8	; 248
    318c:	88 f4       	brcc	.+34     	; 0x31b0 <nrk_wait_until_next_period+0x4a>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    318e:	0e 94 5f 22 	call	0x44be	; 0x44be <_nrk_get_next_wakeup>
    3192:	2c 2f       	mov	r18, r28
    3194:	30 e0       	ldi	r19, 0x00	; 0
    3196:	2f 5f       	subi	r18, 0xFF	; 255
    3198:	3f 4f       	sbci	r19, 0xFF	; 255
    319a:	48 2f       	mov	r20, r24
    319c:	50 e0       	ldi	r21, 0x00	; 0
    319e:	24 17       	cp	r18, r20
    31a0:	35 07       	cpc	r19, r21
    31a2:	34 f4       	brge	.+12     	; 0x31b0 <nrk_wait_until_next_period+0x4a>
        {
            timer += TIME_PAD;
    31a4:	82 e0       	ldi	r24, 0x02	; 2
    31a6:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    31a8:	80 93 56 0d 	sts	0x0D56, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    31ac:	0e 94 63 22 	call	0x44c6	; 0x44c6 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    31b0:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    31b4:	0e 94 a9 18 	call	0x3152	; 0x3152 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    31b8:	81 e0       	ldi	r24, 0x01	; 1
    31ba:	cf 91       	pop	r28
    31bc:	08 95       	ret

000031be <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
    nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    31be:	e0 91 7e 0f 	lds	r30, 0x0F7E
    31c2:	f0 91 7f 0f 	lds	r31, 0x0F7F
    31c6:	80 85       	ldd	r24, Z+8	; 0x08
    31c8:	0e 94 d1 17 	call	0x2fa2	; 0x2fa2 <nrk_rem_from_readyQ>
    nrk_cur_task_TCB->task_state = FINISHED;
    31cc:	e0 91 7e 0f 	lds	r30, 0x0F7E
    31d0:	f0 91 7f 0f 	lds	r31, 0x0F7F
    31d4:	84 e0       	ldi	r24, 0x04	; 4
    31d6:	81 87       	std	Z+9, r24	; 0x09

    // HAHA, there is NO next period...
    nrk_wait_until_next_period ();
    31d8:	0e 94 b3 18 	call	0x3166	; 0x3166 <nrk_wait_until_next_period>
    return NRK_OK;
}
    31dc:	81 e0       	ldi	r24, 0x01	; 1
    31de:	08 95       	ret

000031e0 <nrk_wait_until_next_n_periods>:
    _nrk_wait_for_scheduler ();
    return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    31e0:	cf 93       	push	r28
    31e2:	df 93       	push	r29
    31e4:	ec 01       	movw	r28, r24
    uint8_t timer;

    nrk_stack_check ();
    31e6:	0e 94 b3 13 	call	0x2766	; 0x2766 <nrk_stack_check>

    if (p == 0)
    31ea:	20 97       	sbiw	r28, 0x00	; 0
    31ec:	11 f4       	brne	.+4      	; 0x31f2 <nrk_wait_until_next_n_periods+0x12>
        p = 1;
    31ee:	c1 e0       	ldi	r28, 0x01	; 1
    31f0:	d0 e0       	ldi	r29, 0x00	; 0
// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
    nrk_int_disable ();
    31f2:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    31f6:	e0 91 7e 0f 	lds	r30, 0x0F7E
    31fa:	f0 91 7f 0f 	lds	r31, 0x0F7F
    31fe:	81 e0       	ldi	r24, 0x01	; 1
    3200:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = p;
    3202:	d2 a7       	std	Z+42, r29	; 0x2a
    3204:	c1 a7       	std	Z+41, r28	; 0x29
    timer = _nrk_os_timer_get ();
    3206:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    320a:	c8 2f       	mov	r28, r24

//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

// +2 allows for potential time conflict resolution
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    320c:	88 3f       	cpi	r24, 0xF8	; 248
    320e:	88 f4       	brcc	.+34     	; 0x3232 <nrk_wait_until_next_n_periods+0x52>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3210:	0e 94 5f 22 	call	0x44be	; 0x44be <_nrk_get_next_wakeup>
    3214:	2c 2f       	mov	r18, r28
    3216:	30 e0       	ldi	r19, 0x00	; 0
    3218:	2f 5f       	subi	r18, 0xFF	; 255
    321a:	3f 4f       	sbci	r19, 0xFF	; 255
    321c:	48 2f       	mov	r20, r24
    321e:	50 e0       	ldi	r21, 0x00	; 0
    3220:	24 17       	cp	r18, r20
    3222:	35 07       	cpc	r19, r21
    3224:	34 f4       	brge	.+12     	; 0x3232 <nrk_wait_until_next_n_periods+0x52>
        {
            timer += TIME_PAD;
    3226:	82 e0       	ldi	r24, 0x02	; 2
    3228:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    322a:	80 93 56 0d 	sts	0x0D56, r24
            _nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    322e:	0e 94 63 22 	call	0x44c6	; 0x44c6 <_nrk_set_next_wakeup>
        }

    nrk_int_enable ();
    3232:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
    _nrk_wait_for_scheduler ();
    3236:	0e 94 a9 18 	call	0x3152	; 0x3152 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    323a:	81 e0       	ldi	r24, 0x01	; 1
    323c:	df 91       	pop	r29
    323e:	cf 91       	pop	r28
    3240:	08 95       	ret

00003242 <nrk_wait_ticks>:
 * timer ticks after the curret OS tick timer.
 *
 */

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3242:	ff 92       	push	r15
    3244:	0f 93       	push	r16
    3246:	1f 93       	push	r17
    3248:	cf 93       	push	r28
    324a:	df 93       	push	r29
    324c:	8c 01       	movw	r16, r24
    uint8_t timer;
    nrk_int_disable ();
    324e:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3252:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3256:	f0 91 7f 0f 	lds	r31, 0x0F7F
    325a:	81 e0       	ldi	r24, 0x01	; 1
    325c:	85 83       	std	Z+5, r24	; 0x05
    timer = _nrk_os_timer_get ();
    325e:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    3262:	f8 2e       	mov	r15, r24
    nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3264:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3268:	f0 91 7f 0f 	lds	r31, 0x0F7F
    326c:	c8 2f       	mov	r28, r24
    326e:	d0 e0       	ldi	r29, 0x00	; 0
    3270:	ae 01       	movw	r20, r28
    3272:	40 0f       	add	r20, r16
    3274:	51 1f       	adc	r21, r17
    3276:	60 e0       	ldi	r22, 0x00	; 0
    3278:	70 e0       	ldi	r23, 0x00	; 0
    327a:	45 8b       	std	Z+21, r20	; 0x15
    327c:	56 8b       	std	Z+22, r21	; 0x16
    327e:	67 8b       	std	Z+23, r22	; 0x17
    3280:	70 8f       	std	Z+24, r23	; 0x18

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3282:	87 ef       	ldi	r24, 0xF7	; 247
    3284:	8f 15       	cp	r24, r15
    3286:	70 f0       	brcs	.+28     	; 0x32a4 <nrk_wait_ticks+0x62>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3288:	0e 94 5f 22 	call	0x44be	; 0x44be <_nrk_get_next_wakeup>
    328c:	21 96       	adiw	r28, 0x01	; 1
    328e:	28 2f       	mov	r18, r24
    3290:	30 e0       	ldi	r19, 0x00	; 0
    3292:	c2 17       	cp	r28, r18
    3294:	d3 07       	cpc	r29, r19
    3296:	34 f4       	brge	.+12     	; 0x32a4 <nrk_wait_ticks+0x62>
        {
            timer += TIME_PAD;
    3298:	82 e0       	ldi	r24, 0x02	; 2
    329a:	8f 0d       	add	r24, r15
            _nrk_prev_timer_val = timer;
    329c:	80 93 56 0d 	sts	0x0D56, r24
            _nrk_set_next_wakeup (timer);
    32a0:	0e 94 63 22 	call	0x44c6	; 0x44c6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    32a4:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    32a8:	0e 94 a9 18 	call	0x3152	; 0x3152 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    32ac:	81 e0       	ldi	r24, 0x01	; 1
    32ae:	df 91       	pop	r29
    32b0:	cf 91       	pop	r28
    32b2:	1f 91       	pop	r17
    32b4:	0f 91       	pop	r16
    32b6:	ff 90       	pop	r15
    32b8:	08 95       	ret

000032ba <nrk_wait_until_ticks>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    32ba:	cf 93       	push	r28
    32bc:	df 93       	push	r29
    32be:	ec 01       	movw	r28, r24
    uint8_t timer;
    nrk_int_disable ();
    32c0:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    32c4:	e0 91 7e 0f 	lds	r30, 0x0F7E
    32c8:	f0 91 7f 0f 	lds	r31, 0x0F7F
    32cc:	21 e0       	ldi	r18, 0x01	; 1
    32ce:	25 83       	std	Z+5, r18	; 0x05
    nrk_cur_task_TCB->next_wakeup = ticks;
    32d0:	ce 01       	movw	r24, r28
    32d2:	a0 e0       	ldi	r26, 0x00	; 0
    32d4:	b0 e0       	ldi	r27, 0x00	; 0
    32d6:	85 8b       	std	Z+21, r24	; 0x15
    32d8:	96 8b       	std	Z+22, r25	; 0x16
    32da:	a7 8b       	std	Z+23, r26	; 0x17
    32dc:	b0 8f       	std	Z+24, r27	; 0x18
    // printf( "t %u\r\n",ticks );
    timer = _nrk_os_timer_get ();
    32de:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    32e2:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    32e4:	88 3f       	cpi	r24, 0xF8	; 248
    32e6:	88 f4       	brcc	.+34     	; 0x330a <nrk_wait_until_ticks+0x50>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    32e8:	0e 94 5f 22 	call	0x44be	; 0x44be <_nrk_get_next_wakeup>
    32ec:	2c 2f       	mov	r18, r28
    32ee:	30 e0       	ldi	r19, 0x00	; 0
    32f0:	2f 5f       	subi	r18, 0xFF	; 255
    32f2:	3f 4f       	sbci	r19, 0xFF	; 255
    32f4:	48 2f       	mov	r20, r24
    32f6:	50 e0       	ldi	r21, 0x00	; 0
    32f8:	24 17       	cp	r18, r20
    32fa:	35 07       	cpc	r19, r21
    32fc:	34 f4       	brge	.+12     	; 0x330a <nrk_wait_until_ticks+0x50>
        {
            timer += TIME_PAD;
    32fe:	82 e0       	ldi	r24, 0x02	; 2
    3300:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    3302:	80 93 56 0d 	sts	0x0D56, r24
            _nrk_set_next_wakeup (timer);
    3306:	0e 94 63 22 	call	0x44c6	; 0x44c6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    330a:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    330e:	0e 94 a9 18 	call	0x3152	; 0x3152 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3312:	81 e0       	ldi	r24, 0x01	; 1
    3314:	df 91       	pop	r29
    3316:	cf 91       	pop	r28
    3318:	08 95       	ret

0000331a <nrk_wait_until_nw>:
 * taking into account any task processing time.
 *
 */

int8_t nrk_wait_until_nw ()
{
    331a:	cf 93       	push	r28
    uint8_t timer;
    nrk_int_disable ();
    331c:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3320:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3324:	f0 91 7f 0f 	lds	r31, 0x0F7F
    3328:	81 e0       	ldi	r24, 0x01	; 1
    332a:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->nw_flag = 1;
    332c:	86 83       	std	Z+6, r24	; 0x06
    timer = _nrk_os_timer_get ();
    332e:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    3332:	c8 2f       	mov	r28, r24

    if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3334:	88 3f       	cpi	r24, 0xF8	; 248
    3336:	88 f4       	brcc	.+34     	; 0x335a <nrk_wait_until_nw+0x40>
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3338:	0e 94 5f 22 	call	0x44be	; 0x44be <_nrk_get_next_wakeup>
    333c:	2c 2f       	mov	r18, r28
    333e:	30 e0       	ldi	r19, 0x00	; 0
    3340:	2f 5f       	subi	r18, 0xFF	; 255
    3342:	3f 4f       	sbci	r19, 0xFF	; 255
    3344:	48 2f       	mov	r20, r24
    3346:	50 e0       	ldi	r21, 0x00	; 0
    3348:	24 17       	cp	r18, r20
    334a:	35 07       	cpc	r19, r21
    334c:	34 f4       	brge	.+12     	; 0x335a <nrk_wait_until_nw+0x40>
        {
            timer += TIME_PAD;
    334e:	82 e0       	ldi	r24, 0x02	; 2
    3350:	8c 0f       	add	r24, r28
            _nrk_prev_timer_val = timer;
    3352:	80 93 56 0d 	sts	0x0D56, r24
            _nrk_set_next_wakeup (timer);
    3356:	0e 94 63 22 	call	0x44c6	; 0x44c6 <_nrk_set_next_wakeup>
        }
//else nrk_cur_task_TCB->next_wakeup=ticks+1;
    nrk_int_enable ();
    335a:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>
//while(nrk_cur_task_TCB->suspend_flag==1);
    _nrk_wait_for_scheduler ();
    335e:	0e 94 a9 18 	call	0x3152	; 0x3152 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    3362:	81 e0       	ldi	r24, 0x01	; 1
    3364:	cf 91       	pop	r28
    3366:	08 95       	ret

00003368 <nrk_wait>:


int8_t nrk_wait (nrk_time_t t)
{
    3368:	1f 93       	push	r17
    336a:	cf 93       	push	r28
    336c:	df 93       	push	r29
    336e:	cd b7       	in	r28, 0x3d	; 61
    3370:	de b7       	in	r29, 0x3e	; 62
    3372:	28 97       	sbiw	r28, 0x08	; 8
    3374:	0f b6       	in	r0, 0x3f	; 63
    3376:	f8 94       	cli
    3378:	de bf       	out	0x3e, r29	; 62
    337a:	0f be       	out	0x3f, r0	; 63
    337c:	cd bf       	out	0x3d, r28	; 61
    337e:	29 83       	std	Y+1, r18	; 0x01
    3380:	3a 83       	std	Y+2, r19	; 0x02
    3382:	4b 83       	std	Y+3, r20	; 0x03
    3384:	5c 83       	std	Y+4, r21	; 0x04
    3386:	6d 83       	std	Y+5, r22	; 0x05
    3388:	7e 83       	std	Y+6, r23	; 0x06
    338a:	8f 83       	std	Y+7, r24	; 0x07
    338c:	98 87       	std	Y+8, r25	; 0x08
    uint8_t timer;
    uint32_t nw;

    nrk_stack_check ();
    338e:	0e 94 b3 13 	call	0x2766	; 0x2766 <nrk_stack_check>

    nrk_int_disable ();
    3392:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
    nrk_cur_task_TCB->suspend_flag = 1;
    3396:	e0 91 7e 0f 	lds	r30, 0x0F7E
    339a:	f0 91 7f 0f 	lds	r31, 0x0F7F
    339e:	81 e0       	ldi	r24, 0x01	; 1
    33a0:	85 83       	std	Z+5, r24	; 0x05
    nrk_cur_task_TCB->num_periods = 1;
    33a2:	81 e0       	ldi	r24, 0x01	; 1
    33a4:	90 e0       	ldi	r25, 0x00	; 0
    33a6:	92 a7       	std	Z+42, r25	; 0x2a
    33a8:	81 a7       	std	Z+41, r24	; 0x29
    timer = _nrk_os_timer_get ();
    33aa:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    33ae:	18 2f       	mov	r17, r24

//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

    nw = _nrk_time_to_ticks_long (&t);
    33b0:	ce 01       	movw	r24, r28
    33b2:	01 96       	adiw	r24, 0x01	; 1
    33b4:	0e 94 d4 1c 	call	0x39a8	; 0x39a8 <_nrk_time_to_ticks_long>
// printf( "t2 %u %u\r\n",timer, nw);
    nrk_cur_task_TCB->next_wakeup = nw + timer;
    33b8:	e0 91 7e 0f 	lds	r30, 0x0F7E
    33bc:	f0 91 7f 0f 	lds	r31, 0x0F7F
    33c0:	61 0f       	add	r22, r17
    33c2:	71 1d       	adc	r23, r1
    33c4:	81 1d       	adc	r24, r1
    33c6:	91 1d       	adc	r25, r1
    33c8:	65 8b       	std	Z+21, r22	; 0x15
    33ca:	76 8b       	std	Z+22, r23	; 0x16
    33cc:	87 8b       	std	Z+23, r24	; 0x17
    33ce:	90 8f       	std	Z+24, r25	; 0x18
//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
    if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    33d0:	18 3f       	cpi	r17, 0xF8	; 248
    33d2:	88 f4       	brcc	.+34     	; 0x33f6 <nrk_wait+0x8e>
    {
        if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    33d4:	0e 94 5f 22 	call	0x44be	; 0x44be <_nrk_get_next_wakeup>
    33d8:	21 2f       	mov	r18, r17
    33da:	30 e0       	ldi	r19, 0x00	; 0
    33dc:	2f 5f       	subi	r18, 0xFF	; 255
    33de:	3f 4f       	sbci	r19, 0xFF	; 255
    33e0:	48 2f       	mov	r20, r24
    33e2:	50 e0       	ldi	r21, 0x00	; 0
    33e4:	24 17       	cp	r18, r20
    33e6:	35 07       	cpc	r19, r21
    33e8:	34 f4       	brge	.+12     	; 0x33f6 <nrk_wait+0x8e>
        {
            timer += TIME_PAD;
    33ea:	82 e0       	ldi	r24, 0x02	; 2
    33ec:	81 0f       	add	r24, r17
            _nrk_prev_timer_val = timer;
    33ee:	80 93 56 0d 	sts	0x0D56, r24
            _nrk_set_next_wakeup (timer);
    33f2:	0e 94 63 22 	call	0x44c6	; 0x44c6 <_nrk_set_next_wakeup>
        }
    }
    nrk_int_enable ();
    33f6:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <nrk_int_enable>

    _nrk_wait_for_scheduler ();
    33fa:	0e 94 a9 18 	call	0x3152	; 0x3152 <_nrk_wait_for_scheduler>
    return NRK_OK;
}
    33fe:	81 e0       	ldi	r24, 0x01	; 1
    3400:	28 96       	adiw	r28, 0x08	; 8
    3402:	0f b6       	in	r0, 0x3f	; 63
    3404:	f8 94       	cli
    3406:	de bf       	out	0x3e, r29	; 62
    3408:	0f be       	out	0x3f, r0	; 63
    340a:	cd bf       	out	0x3d, r28	; 61
    340c:	df 91       	pop	r29
    340e:	cf 91       	pop	r28
    3410:	1f 91       	pop	r17
    3412:	08 95       	ret

00003414 <nrk_wait_until>:
    //TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    3414:	8f 92       	push	r8
    3416:	9f 92       	push	r9
    3418:	af 92       	push	r10
    341a:	bf 92       	push	r11
    341c:	cf 92       	push	r12
    341e:	df 92       	push	r13
    3420:	ef 92       	push	r14
    3422:	ff 92       	push	r15
    3424:	0f 93       	push	r16
    3426:	1f 93       	push	r17
    3428:	cf 93       	push	r28
    342a:	df 93       	push	r29
    342c:	cd b7       	in	r28, 0x3d	; 61
    342e:	de b7       	in	r29, 0x3e	; 62
    3430:	60 97       	sbiw	r28, 0x10	; 16
    3432:	0f b6       	in	r0, 0x3f	; 63
    3434:	f8 94       	cli
    3436:	de bf       	out	0x3e, r29	; 62
    3438:	0f be       	out	0x3f, r0	; 63
    343a:	cd bf       	out	0x3d, r28	; 61
    343c:	29 87       	std	Y+9, r18	; 0x09
    343e:	3a 87       	std	Y+10, r19	; 0x0a
    3440:	4b 87       	std	Y+11, r20	; 0x0b
    3442:	5c 87       	std	Y+12, r21	; 0x0c
    3444:	6d 87       	std	Y+13, r22	; 0x0d
    3446:	7e 87       	std	Y+14, r23	; 0x0e
    3448:	8f 87       	std	Y+15, r24	; 0x0f
    344a:	98 8b       	std	Y+16, r25	; 0x10
    //c = _nrk_os_timer_get ();
    //do{
    //}while(_nrk_os_timer_get()==c);

    //ttt=c+1;
    nrk_time_get (&ct);
    344c:	ce 01       	movw	r24, r28
    344e:	01 96       	adiw	r24, 0x01	; 1
    3450:	0e 94 66 1a 	call	0x34cc	; 0x34cc <nrk_time_get>

    v = nrk_time_sub (&t, t, ct);
    3454:	89 80       	ldd	r8, Y+1	; 0x01
    3456:	9a 80       	ldd	r9, Y+2	; 0x02
    3458:	ab 80       	ldd	r10, Y+3	; 0x03
    345a:	bc 80       	ldd	r11, Y+4	; 0x04
    345c:	cd 80       	ldd	r12, Y+5	; 0x05
    345e:	de 80       	ldd	r13, Y+6	; 0x06
    3460:	ef 80       	ldd	r14, Y+7	; 0x07
    3462:	f8 84       	ldd	r15, Y+8	; 0x08
    3464:	09 85       	ldd	r16, Y+9	; 0x09
    3466:	1a 85       	ldd	r17, Y+10	; 0x0a
    3468:	2b 85       	ldd	r18, Y+11	; 0x0b
    346a:	3c 85       	ldd	r19, Y+12	; 0x0c
    346c:	4d 85       	ldd	r20, Y+13	; 0x0d
    346e:	5e 85       	ldd	r21, Y+14	; 0x0e
    3470:	6f 85       	ldd	r22, Y+15	; 0x0f
    3472:	78 89       	ldd	r23, Y+16	; 0x10
    3474:	ce 01       	movw	r24, r28
    3476:	09 96       	adiw	r24, 0x09	; 9
    3478:	0e 94 c2 1a 	call	0x3584	; 0x3584 <nrk_time_sub>
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    347c:	8f 3f       	cpi	r24, 0xFF	; 255
    347e:	61 f0       	breq	.+24     	; 0x3498 <nrk_wait_until+0x84>
//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

//t.secs-=ct.secs;
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);
    3480:	29 85       	ldd	r18, Y+9	; 0x09
    3482:	3a 85       	ldd	r19, Y+10	; 0x0a
    3484:	4b 85       	ldd	r20, Y+11	; 0x0b
    3486:	5c 85       	ldd	r21, Y+12	; 0x0c
    3488:	6d 85       	ldd	r22, Y+13	; 0x0d
    348a:	7e 85       	ldd	r23, Y+14	; 0x0e
    348c:	8f 85       	ldd	r24, Y+15	; 0x0f
    348e:	98 89       	ldd	r25, Y+16	; 0x10
    3490:	0e 94 b4 19 	call	0x3368	; 0x3368 <nrk_wait>

    return NRK_OK;
    3494:	81 e0       	ldi	r24, 0x01	; 1
    3496:	01 c0       	rjmp	.+2      	; 0x349a <nrk_wait_until+0x86>

    v = nrk_time_sub (&t, t, ct);
    //nrk_time_compact_nanos(&t);
    if (v == NRK_ERROR)
    {
        return NRK_ERROR;
    3498:	8f ef       	ldi	r24, 0xFF	; 255
//t.nano_secs-=ct.nano_secs;
//
    nrk_wait (t);

    return NRK_OK;
}
    349a:	60 96       	adiw	r28, 0x10	; 16
    349c:	0f b6       	in	r0, 0x3f	; 63
    349e:	f8 94       	cli
    34a0:	de bf       	out	0x3e, r29	; 62
    34a2:	0f be       	out	0x3f, r0	; 63
    34a4:	cd bf       	out	0x3d, r28	; 61
    34a6:	df 91       	pop	r29
    34a8:	cf 91       	pop	r28
    34aa:	1f 91       	pop	r17
    34ac:	0f 91       	pop	r16
    34ae:	ff 90       	pop	r15
    34b0:	ef 90       	pop	r14
    34b2:	df 90       	pop	r13
    34b4:	cf 90       	pop	r12
    34b6:	bf 90       	pop	r11
    34b8:	af 90       	pop	r10
    34ba:	9f 90       	pop	r9
    34bc:	8f 90       	pop	r8
    34be:	08 95       	ret

000034c0 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
    return nrk_cur_task_TCB->task_ID;
    34c0:	e0 91 7e 0f 	lds	r30, 0x0F7E
    34c4:	f0 91 7f 0f 	lds	r31, 0x0F7F
}
    34c8:	80 85       	ldd	r24, Z+8	; 0x08
    34ca:	08 95       	ret

000034cc <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    34cc:	cf 92       	push	r12
    34ce:	df 92       	push	r13
    34d0:	ef 92       	push	r14
    34d2:	ff 92       	push	r15
    34d4:	cf 93       	push	r28
    34d6:	df 93       	push	r29
    34d8:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    34da:	1c 82       	std	Y+4, r1	; 0x04
    34dc:	1d 82       	std	Y+5, r1	; 0x05
    34de:	1e 82       	std	Y+6, r1	; 0x06
    34e0:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    34e2:	40 91 75 0f 	lds	r20, 0x0F75
    34e6:	50 91 76 0f 	lds	r21, 0x0F76
    34ea:	60 91 77 0f 	lds	r22, 0x0F77
    34ee:	70 91 78 0f 	lds	r23, 0x0F78
    34f2:	48 83       	st	Y, r20
    34f4:	59 83       	std	Y+1, r21	; 0x01
    34f6:	6a 83       	std	Y+2, r22	; 0x02
    34f8:	7b 83       	std	Y+3, r23	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    34fa:	c0 90 79 0f 	lds	r12, 0x0F79
    34fe:	d0 90 7a 0f 	lds	r13, 0x0F7A
    3502:	e0 90 7b 0f 	lds	r14, 0x0F7B
    3506:	f0 90 7c 0f 	lds	r15, 0x0F7C
    350a:	cc 82       	std	Y+4, r12	; 0x04
    350c:	dd 82       	std	Y+5, r13	; 0x05
    350e:	ee 82       	std	Y+6, r14	; 0x06
    3510:	ff 82       	std	Y+7, r15	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    3512:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    3516:	a8 2f       	mov	r26, r24
    3518:	b0 e0       	ldi	r27, 0x00	; 0
    351a:	23 eb       	ldi	r18, 0xB3	; 179
    351c:	36 ee       	ldi	r19, 0xE6	; 230
    351e:	4e e0       	ldi	r20, 0x0E	; 14
    3520:	50 e0       	ldi	r21, 0x00	; 0
    3522:	0e 94 98 27 	call	0x4f30	; 0x4f30 <__muluhisi3>
    3526:	6c 0d       	add	r22, r12
    3528:	7d 1d       	adc	r23, r13
    352a:	8e 1d       	adc	r24, r14
    352c:	9f 1d       	adc	r25, r15
    352e:	6c 83       	std	Y+4, r22	; 0x04
    3530:	7d 83       	std	Y+5, r23	; 0x05
    3532:	8e 83       	std	Y+6, r24	; 0x06
    3534:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    3536:	4c 81       	ldd	r20, Y+4	; 0x04
    3538:	5d 81       	ldd	r21, Y+5	; 0x05
    353a:	6e 81       	ldd	r22, Y+6	; 0x06
    353c:	7f 81       	ldd	r23, Y+7	; 0x07
    353e:	41 15       	cp	r20, r1
    3540:	8a ec       	ldi	r24, 0xCA	; 202
    3542:	58 07       	cpc	r21, r24
    3544:	8a e9       	ldi	r24, 0x9A	; 154
    3546:	68 07       	cpc	r22, r24
    3548:	8b e3       	ldi	r24, 0x3B	; 59
    354a:	78 07       	cpc	r23, r24
    354c:	a0 f0       	brcs	.+40     	; 0x3576 <nrk_time_get+0xaa>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    354e:	5a 5c       	subi	r21, 0xCA	; 202
    3550:	6a 49       	sbci	r22, 0x9A	; 154
    3552:	7b 43       	sbci	r23, 0x3B	; 59
    3554:	4c 83       	std	Y+4, r20	; 0x04
    3556:	5d 83       	std	Y+5, r21	; 0x05
    3558:	6e 83       	std	Y+6, r22	; 0x06
    355a:	7f 83       	std	Y+7, r23	; 0x07
    t->secs++;
    355c:	48 81       	ld	r20, Y
    355e:	59 81       	ldd	r21, Y+1	; 0x01
    3560:	6a 81       	ldd	r22, Y+2	; 0x02
    3562:	7b 81       	ldd	r23, Y+3	; 0x03
    3564:	4f 5f       	subi	r20, 0xFF	; 255
    3566:	5f 4f       	sbci	r21, 0xFF	; 255
    3568:	6f 4f       	sbci	r22, 0xFF	; 255
    356a:	7f 4f       	sbci	r23, 0xFF	; 255
    356c:	48 83       	st	Y, r20
    356e:	59 83       	std	Y+1, r21	; 0x01
    3570:	6a 83       	std	Y+2, r22	; 0x02
    3572:	7b 83       	std	Y+3, r23	; 0x03
    3574:	e0 cf       	rjmp	.-64     	; 0x3536 <nrk_time_get+0x6a>
    }

}
    3576:	df 91       	pop	r29
    3578:	cf 91       	pop	r28
    357a:	ff 90       	pop	r15
    357c:	ef 90       	pop	r14
    357e:	df 90       	pop	r13
    3580:	cf 90       	pop	r12
    3582:	08 95       	ret

00003584 <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    3584:	8f 92       	push	r8
    3586:	9f 92       	push	r9
    3588:	af 92       	push	r10
    358a:	bf 92       	push	r11
    358c:	cf 92       	push	r12
    358e:	df 92       	push	r13
    3590:	ef 92       	push	r14
    3592:	ff 92       	push	r15
    3594:	0f 93       	push	r16
    3596:	1f 93       	push	r17
    3598:	cf 93       	push	r28
    359a:	df 93       	push	r29
    359c:	cd b7       	in	r28, 0x3d	; 61
    359e:	de b7       	in	r29, 0x3e	; 62
    35a0:	60 97       	sbiw	r28, 0x10	; 16
    35a2:	0f b6       	in	r0, 0x3f	; 63
    35a4:	f8 94       	cli
    35a6:	de bf       	out	0x3e, r29	; 62
    35a8:	0f be       	out	0x3f, r0	; 63
    35aa:	cd bf       	out	0x3d, r28	; 61
    35ac:	fc 01       	movw	r30, r24
    35ae:	09 83       	std	Y+1, r16	; 0x01
    35b0:	1a 83       	std	Y+2, r17	; 0x02
    35b2:	2b 83       	std	Y+3, r18	; 0x03
    35b4:	3c 83       	std	Y+4, r19	; 0x04
    35b6:	4d 83       	std	Y+5, r20	; 0x05
    35b8:	5e 83       	std	Y+6, r21	; 0x06
    35ba:	6f 83       	std	Y+7, r22	; 0x07
    35bc:	78 87       	std	Y+8, r23	; 0x08
    35be:	89 86       	std	Y+9, r8	; 0x09
    35c0:	9a 86       	std	Y+10, r9	; 0x0a
    35c2:	ab 86       	std	Y+11, r10	; 0x0b
    35c4:	bc 86       	std	Y+12, r11	; 0x0c
    35c6:	cd 86       	std	Y+13, r12	; 0x0d
    35c8:	de 86       	std	Y+14, r13	; 0x0e
    35ca:	ef 86       	std	Y+15, r14	; 0x0f
    35cc:	f8 8a       	std	Y+16, r15	; 0x10
    35ce:	89 80       	ldd	r8, Y+1	; 0x01
    35d0:	9a 80       	ldd	r9, Y+2	; 0x02
    35d2:	ab 80       	ldd	r10, Y+3	; 0x03
    35d4:	bc 80       	ldd	r11, Y+4	; 0x04
    35d6:	0d 81       	ldd	r16, Y+5	; 0x05
    35d8:	1e 81       	ldd	r17, Y+6	; 0x06
    35da:	2f 81       	ldd	r18, Y+7	; 0x07
    35dc:	38 85       	ldd	r19, Y+8	; 0x08
    35de:	c9 84       	ldd	r12, Y+9	; 0x09
    35e0:	da 84       	ldd	r13, Y+10	; 0x0a
    35e2:	eb 84       	ldd	r14, Y+11	; 0x0b
    35e4:	fc 84       	ldd	r15, Y+12	; 0x0c
    35e6:	4d 85       	ldd	r20, Y+13	; 0x0d
    35e8:	5e 85       	ldd	r21, Y+14	; 0x0e
    35ea:	6f 85       	ldd	r22, Y+15	; 0x0f
    35ec:	78 89       	ldd	r23, Y+16	; 0x10
if(high.secs<low.secs) return NRK_ERROR; 
    35ee:	8c 14       	cp	r8, r12
    35f0:	9d 04       	cpc	r9, r13
    35f2:	ae 04       	cpc	r10, r14
    35f4:	bf 04       	cpc	r11, r15
    35f6:	08 f4       	brcc	.+2      	; 0x35fa <nrk_time_sub+0x76>
    35f8:	3f c0       	rjmp	.+126    	; 0x3678 <nrk_time_sub+0xf4>
if(low.secs==high.secs)
    35fa:	c8 14       	cp	r12, r8
    35fc:	d9 04       	cpc	r13, r9
    35fe:	ea 04       	cpc	r14, r10
    3600:	fb 04       	cpc	r15, r11
    3602:	91 f4       	brne	.+36     	; 0x3628 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    3604:	04 17       	cp	r16, r20
    3606:	15 07       	cpc	r17, r21
    3608:	26 07       	cpc	r18, r22
    360a:	37 07       	cpc	r19, r23
    360c:	a8 f1       	brcs	.+106    	; 0x3678 <nrk_time_sub+0xf4>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    360e:	04 1b       	sub	r16, r20
    3610:	15 0b       	sbc	r17, r21
    3612:	26 0b       	sbc	r18, r22
    3614:	37 0b       	sbc	r19, r23
    3616:	04 83       	std	Z+4, r16	; 0x04
    3618:	15 83       	std	Z+5, r17	; 0x05
    361a:	26 83       	std	Z+6, r18	; 0x06
    361c:	37 83       	std	Z+7, r19	; 0x07
	result->secs=0;
    361e:	10 82       	st	Z, r1
    3620:	11 82       	std	Z+1, r1	; 0x01
    3622:	12 82       	std	Z+2, r1	; 0x02
    3624:	13 82       	std	Z+3, r1	; 0x03
    3626:	26 c0       	rjmp	.+76     	; 0x3674 <nrk_time_sub+0xf0>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    3628:	04 17       	cp	r16, r20
    362a:	15 07       	cpc	r17, r21
    362c:	26 07       	cpc	r18, r22
    362e:	37 07       	cpc	r19, r23
    3630:	88 f4       	brcc	.+34     	; 0x3654 <nrk_time_sub+0xd0>
{
	high.secs--;
    3632:	81 e0       	ldi	r24, 0x01	; 1
    3634:	88 1a       	sub	r8, r24
    3636:	91 08       	sbc	r9, r1
    3638:	a1 08       	sbc	r10, r1
    363a:	b1 08       	sbc	r11, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    363c:	8c 18       	sub	r8, r12
    363e:	9d 08       	sbc	r9, r13
    3640:	ae 08       	sbc	r10, r14
    3642:	bf 08       	sbc	r11, r15
    3644:	80 82       	st	Z, r8
    3646:	91 82       	std	Z+1, r9	; 0x01
    3648:	a2 82       	std	Z+2, r10	; 0x02
    364a:	b3 82       	std	Z+3, r11	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    364c:	16 53       	subi	r17, 0x36	; 54
    364e:	25 46       	sbci	r18, 0x65	; 101
    3650:	34 4c       	sbci	r19, 0xC4	; 196
    3652:	08 c0       	rjmp	.+16     	; 0x3664 <nrk_time_sub+0xe0>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    3654:	8c 18       	sub	r8, r12
    3656:	9d 08       	sbc	r9, r13
    3658:	ae 08       	sbc	r10, r14
    365a:	bf 08       	sbc	r11, r15
    365c:	80 82       	st	Z, r8
    365e:	91 82       	std	Z+1, r9	; 0x01
    3660:	a2 82       	std	Z+2, r10	; 0x02
    3662:	b3 82       	std	Z+3, r11	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    3664:	04 1b       	sub	r16, r20
    3666:	15 0b       	sbc	r17, r21
    3668:	26 0b       	sbc	r18, r22
    366a:	37 0b       	sbc	r19, r23
    366c:	04 83       	std	Z+4, r16	; 0x04
    366e:	15 83       	std	Z+5, r17	; 0x05
    3670:	26 83       	std	Z+6, r18	; 0x06
    3672:	37 83       	std	Z+7, r19	; 0x07
return NRK_OK;
    3674:	81 e0       	ldi	r24, 0x01	; 1
    3676:	01 c0       	rjmp	.+2      	; 0x367a <nrk_time_sub+0xf6>
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    3678:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    367a:	60 96       	adiw	r28, 0x10	; 16
    367c:	0f b6       	in	r0, 0x3f	; 63
    367e:	f8 94       	cli
    3680:	de bf       	out	0x3e, r29	; 62
    3682:	0f be       	out	0x3f, r0	; 63
    3684:	cd bf       	out	0x3d, r28	; 61
    3686:	df 91       	pop	r29
    3688:	cf 91       	pop	r28
    368a:	1f 91       	pop	r17
    368c:	0f 91       	pop	r16
    368e:	ff 90       	pop	r15
    3690:	ef 90       	pop	r14
    3692:	df 90       	pop	r13
    3694:	cf 90       	pop	r12
    3696:	bf 90       	pop	r11
    3698:	af 90       	pop	r10
    369a:	9f 90       	pop	r9
    369c:	8f 90       	pop	r8
    369e:	08 95       	ret

000036a0 <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    36a0:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    36a2:	44 81       	ldd	r20, Z+4	; 0x04
    36a4:	55 81       	ldd	r21, Z+5	; 0x05
    36a6:	66 81       	ldd	r22, Z+6	; 0x06
    36a8:	77 81       	ldd	r23, Z+7	; 0x07
    36aa:	41 15       	cp	r20, r1
    36ac:	8a ec       	ldi	r24, 0xCA	; 202
    36ae:	58 07       	cpc	r21, r24
    36b0:	8a e9       	ldi	r24, 0x9A	; 154
    36b2:	68 07       	cpc	r22, r24
    36b4:	8b e3       	ldi	r24, 0x3B	; 59
    36b6:	78 07       	cpc	r23, r24
    36b8:	a0 f0       	brcs	.+40     	; 0x36e2 <nrk_time_compact_nanos+0x42>
    {
    t->nano_secs-=NANOS_PER_SEC;
    36ba:	5a 5c       	subi	r21, 0xCA	; 202
    36bc:	6a 49       	sbci	r22, 0x9A	; 154
    36be:	7b 43       	sbci	r23, 0x3B	; 59
    36c0:	44 83       	std	Z+4, r20	; 0x04
    36c2:	55 83       	std	Z+5, r21	; 0x05
    36c4:	66 83       	std	Z+6, r22	; 0x06
    36c6:	77 83       	std	Z+7, r23	; 0x07
    t->secs++;
    36c8:	40 81       	ld	r20, Z
    36ca:	51 81       	ldd	r21, Z+1	; 0x01
    36cc:	62 81       	ldd	r22, Z+2	; 0x02
    36ce:	73 81       	ldd	r23, Z+3	; 0x03
    36d0:	4f 5f       	subi	r20, 0xFF	; 255
    36d2:	5f 4f       	sbci	r21, 0xFF	; 255
    36d4:	6f 4f       	sbci	r22, 0xFF	; 255
    36d6:	7f 4f       	sbci	r23, 0xFF	; 255
    36d8:	40 83       	st	Z, r20
    36da:	51 83       	std	Z+1, r21	; 0x01
    36dc:	62 83       	std	Z+2, r22	; 0x02
    36de:	73 83       	std	Z+3, r23	; 0x03
    36e0:	e0 cf       	rjmp	.-64     	; 0x36a2 <nrk_time_compact_nanos+0x2>
    }
}
    36e2:	08 95       	ret

000036e4 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    36e4:	8f 92       	push	r8
    36e6:	9f 92       	push	r9
    36e8:	af 92       	push	r10
    36ea:	bf 92       	push	r11
    36ec:	cf 92       	push	r12
    36ee:	df 92       	push	r13
    36f0:	ef 92       	push	r14
    36f2:	ff 92       	push	r15
    36f4:	0f 93       	push	r16
    36f6:	1f 93       	push	r17
    36f8:	cf 93       	push	r28
    36fa:	df 93       	push	r29
    36fc:	cd b7       	in	r28, 0x3d	; 61
    36fe:	de b7       	in	r29, 0x3e	; 62
    3700:	60 97       	sbiw	r28, 0x10	; 16
    3702:	0f b6       	in	r0, 0x3f	; 63
    3704:	f8 94       	cli
    3706:	de bf       	out	0x3e, r29	; 62
    3708:	0f be       	out	0x3f, r0	; 63
    370a:	cd bf       	out	0x3d, r28	; 61
    370c:	09 83       	std	Y+1, r16	; 0x01
    370e:	1a 83       	std	Y+2, r17	; 0x02
    3710:	2b 83       	std	Y+3, r18	; 0x03
    3712:	3c 83       	std	Y+4, r19	; 0x04
    3714:	4d 83       	std	Y+5, r20	; 0x05
    3716:	5e 83       	std	Y+6, r21	; 0x06
    3718:	6f 83       	std	Y+7, r22	; 0x07
    371a:	78 87       	std	Y+8, r23	; 0x08
    371c:	89 86       	std	Y+9, r8	; 0x09
    371e:	9a 86       	std	Y+10, r9	; 0x0a
    3720:	ab 86       	std	Y+11, r10	; 0x0b
    3722:	bc 86       	std	Y+12, r11	; 0x0c
    3724:	cd 86       	std	Y+13, r12	; 0x0d
    3726:	de 86       	std	Y+14, r13	; 0x0e
    3728:	ef 86       	std	Y+15, r14	; 0x0f
    372a:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    372c:	49 85       	ldd	r20, Y+9	; 0x09
    372e:	5a 85       	ldd	r21, Y+10	; 0x0a
    3730:	6b 85       	ldd	r22, Y+11	; 0x0b
    3732:	7c 85       	ldd	r23, Y+12	; 0x0c
    3734:	09 81       	ldd	r16, Y+1	; 0x01
    3736:	1a 81       	ldd	r17, Y+2	; 0x02
    3738:	2b 81       	ldd	r18, Y+3	; 0x03
    373a:	3c 81       	ldd	r19, Y+4	; 0x04
    373c:	40 0f       	add	r20, r16
    373e:	51 1f       	adc	r21, r17
    3740:	62 1f       	adc	r22, r18
    3742:	73 1f       	adc	r23, r19
    3744:	fc 01       	movw	r30, r24
    3746:	40 83       	st	Z, r20
    3748:	51 83       	std	Z+1, r21	; 0x01
    374a:	62 83       	std	Z+2, r22	; 0x02
    374c:	73 83       	std	Z+3, r23	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    374e:	4d 85       	ldd	r20, Y+13	; 0x0d
    3750:	5e 85       	ldd	r21, Y+14	; 0x0e
    3752:	6f 85       	ldd	r22, Y+15	; 0x0f
    3754:	78 89       	ldd	r23, Y+16	; 0x10
    3756:	0d 81       	ldd	r16, Y+5	; 0x05
    3758:	1e 81       	ldd	r17, Y+6	; 0x06
    375a:	2f 81       	ldd	r18, Y+7	; 0x07
    375c:	38 85       	ldd	r19, Y+8	; 0x08
    375e:	40 0f       	add	r20, r16
    3760:	51 1f       	adc	r21, r17
    3762:	62 1f       	adc	r22, r18
    3764:	73 1f       	adc	r23, r19
    3766:	44 83       	std	Z+4, r20	; 0x04
    3768:	55 83       	std	Z+5, r21	; 0x05
    376a:	66 83       	std	Z+6, r22	; 0x06
    376c:	77 83       	std	Z+7, r23	; 0x07
nrk_time_compact_nanos(result);
    376e:	0e 94 50 1b 	call	0x36a0	; 0x36a0 <nrk_time_compact_nanos>
return NRK_OK;
}
    3772:	81 e0       	ldi	r24, 0x01	; 1
    3774:	60 96       	adiw	r28, 0x10	; 16
    3776:	0f b6       	in	r0, 0x3f	; 63
    3778:	f8 94       	cli
    377a:	de bf       	out	0x3e, r29	; 62
    377c:	0f be       	out	0x3f, r0	; 63
    377e:	cd bf       	out	0x3d, r28	; 61
    3780:	df 91       	pop	r29
    3782:	cf 91       	pop	r28
    3784:	1f 91       	pop	r17
    3786:	0f 91       	pop	r16
    3788:	ff 90       	pop	r15
    378a:	ef 90       	pop	r14
    378c:	df 90       	pop	r13
    378e:	cf 90       	pop	r12
    3790:	bf 90       	pop	r11
    3792:	af 90       	pop	r10
    3794:	9f 90       	pop	r9
    3796:	8f 90       	pop	r8
    3798:	08 95       	ret

0000379a <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    379a:	60 93 75 0f 	sts	0x0F75, r22
    379e:	70 93 76 0f 	sts	0x0F76, r23
    37a2:	80 93 77 0f 	sts	0x0F77, r24
    37a6:	90 93 78 0f 	sts	0x0F78, r25
  nrk_system_time.nano_secs=nano_secs;
    37aa:	20 93 79 0f 	sts	0x0F79, r18
    37ae:	30 93 7a 0f 	sts	0x0F7A, r19
    37b2:	40 93 7b 0f 	sts	0x0F7B, r20
    37b6:	50 93 7c 0f 	sts	0x0F7C, r21
    37ba:	08 95       	ret

000037bc <_nrk_time_to_ticks>:
}

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    37bc:	2f 92       	push	r2
    37be:	3f 92       	push	r3
    37c0:	4f 92       	push	r4
    37c2:	5f 92       	push	r5
    37c4:	6f 92       	push	r6
    37c6:	7f 92       	push	r7
    37c8:	8f 92       	push	r8
    37ca:	9f 92       	push	r9
    37cc:	af 92       	push	r10
    37ce:	bf 92       	push	r11
    37d0:	cf 92       	push	r12
    37d2:	df 92       	push	r13
    37d4:	ef 92       	push	r14
    37d6:	ff 92       	push	r15
    37d8:	0f 93       	push	r16
    37da:	1f 93       	push	r17
    37dc:	cf 93       	push	r28
    37de:	df 93       	push	r29
    37e0:	cd b7       	in	r28, 0x3d	; 61
    37e2:	de b7       	in	r29, 0x3e	; 62
    37e4:	62 97       	sbiw	r28, 0x12	; 18
    37e6:	0f b6       	in	r0, 0x3f	; 63
    37e8:	f8 94       	cli
    37ea:	de bf       	out	0x3e, r29	; 62
    37ec:	0f be       	out	0x3f, r0	; 63
    37ee:	cd bf       	out	0x3d, r28	; 61
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    37f0:	dc 01       	movw	r26, r24
    37f2:	4d 90       	ld	r4, X+
    37f4:	5d 90       	ld	r5, X+
    37f6:	6d 90       	ld	r6, X+
    37f8:	7c 90       	ld	r7, X
    37fa:	13 97       	sbiw	r26, 0x03	; 3
    37fc:	14 96       	adiw	r26, 0x04	; 4
    37fe:	6d 91       	ld	r22, X+
    3800:	7d 91       	ld	r23, X+
    3802:	8d 91       	ld	r24, X+
    3804:	9c 91       	ld	r25, X
    3806:	17 97       	sbiw	r26, 0x07	; 7
    3808:	41 14       	cp	r4, r1
    380a:	51 04       	cpc	r5, r1
    380c:	61 04       	cpc	r6, r1
    380e:	71 04       	cpc	r7, r1
    3810:	09 f4       	brne	.+2      	; 0x3814 <_nrk_time_to_ticks+0x58>
    3812:	6c c0       	rjmp	.+216    	; 0x38ec <_nrk_time_to_ticks+0x130>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    3814:	b2 e4       	ldi	r27, 0x42	; 66
    3816:	4b 16       	cp	r4, r27
    3818:	51 04       	cpc	r5, r1
    381a:	61 04       	cpc	r6, r1
    381c:	71 04       	cpc	r7, r1
    381e:	08 f0       	brcs	.+2      	; 0x3822 <_nrk_time_to_ticks+0x66>
    3820:	6d c0       	rjmp	.+218    	; 0x38fc <_nrk_time_to_ticks+0x140>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    3822:	7b 01       	movw	r14, r22
    3824:	8c 01       	movw	r16, r24
    3826:	20 e0       	ldi	r18, 0x00	; 0
    3828:	30 e0       	ldi	r19, 0x00	; 0
    382a:	a9 01       	movw	r20, r18
    382c:	69 83       	std	Y+1, r22	; 0x01
    382e:	fa 82       	std	Y+2, r15	; 0x02
    3830:	0b 83       	std	Y+3, r16	; 0x03
    3832:	1c 83       	std	Y+4, r17	; 0x04
    3834:	2d 83       	std	Y+5, r18	; 0x05
    3836:	3e 83       	std	Y+6, r19	; 0x06
    3838:	4f 83       	std	Y+7, r20	; 0x07
    383a:	58 87       	std	Y+8, r21	; 0x08
    383c:	a0 e0       	ldi	r26, 0x00	; 0
    383e:	b0 e0       	ldi	r27, 0x00	; 0
    3840:	19 8a       	std	Y+17, r1	; 0x11
    3842:	1a 8a       	std	Y+18, r1	; 0x12
    3844:	31 2c       	mov	r3, r1
    3846:	81 2c       	mov	r8, r1
    3848:	f0 e0       	ldi	r31, 0x00	; 0
    384a:	e0 e0       	ldi	r30, 0x00	; 0
    384c:	91 2c       	mov	r9, r1
    384e:	9d 01       	movw	r18, r26
    3850:	49 89       	ldd	r20, Y+17	; 0x11
    3852:	5a 89       	ldd	r21, Y+18	; 0x12
    3854:	63 2d       	mov	r22, r3
    3856:	78 2d       	mov	r23, r8
    3858:	8f 2f       	mov	r24, r31
    385a:	9e 2f       	mov	r25, r30
    385c:	a9 80       	ldd	r10, Y+1	; 0x01
    385e:	ba 80       	ldd	r11, Y+2	; 0x02
    3860:	cb 80       	ldd	r12, Y+3	; 0x03
    3862:	dc 80       	ldd	r13, Y+4	; 0x04
    3864:	ed 80       	ldd	r14, Y+5	; 0x05
    3866:	fe 80       	ldd	r15, Y+6	; 0x06
    3868:	0f 81       	ldd	r16, Y+7	; 0x07
    386a:	18 85       	ldd	r17, Y+8	; 0x08
    386c:	0e 94 3a 28 	call	0x5074	; 0x5074 <__adddi3>
    3870:	22 2e       	mov	r2, r18
    3872:	39 87       	std	Y+9, r19	; 0x09
    3874:	4a 87       	std	Y+10, r20	; 0x0a
    3876:	5b 87       	std	Y+11, r21	; 0x0b
    3878:	6c 87       	std	Y+12, r22	; 0x0c
    387a:	7d 87       	std	Y+13, r23	; 0x0d
    387c:	8e 87       	std	Y+14, r24	; 0x0e
    387e:	9f 87       	std	Y+15, r25	; 0x0f
    3880:	9d 01       	movw	r18, r26
    3882:	49 89       	ldd	r20, Y+17	; 0x11
    3884:	5a 89       	ldd	r21, Y+18	; 0x12
    3886:	63 2d       	mov	r22, r3
    3888:	78 2d       	mov	r23, r8
    388a:	8f 2f       	mov	r24, r31
    388c:	9e 2f       	mov	r25, r30
    388e:	36 53       	subi	r19, 0x36	; 54
    3890:	45 46       	sbci	r20, 0x65	; 101
    3892:	54 4c       	sbci	r21, 0xC4	; 196
    3894:	6f 4f       	sbci	r22, 0xFF	; 255
    3896:	7f 4f       	sbci	r23, 0xFF	; 255
    3898:	8f 4f       	sbci	r24, 0xFF	; 255
    389a:	9f 4f       	sbci	r25, 0xFF	; 255
    389c:	d9 01       	movw	r26, r18
    389e:	49 8b       	std	Y+17, r20	; 0x11
    38a0:	5a 8b       	std	Y+18, r21	; 0x12
    38a2:	36 2e       	mov	r3, r22
    38a4:	87 2e       	mov	r8, r23
    38a6:	f8 2f       	mov	r31, r24
    38a8:	e9 2f       	mov	r30, r25
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    38aa:	49 2d       	mov	r20, r9
    38ac:	50 e0       	ldi	r21, 0x00	; 0
    38ae:	60 e0       	ldi	r22, 0x00	; 0
    38b0:	70 e0       	ldi	r23, 0x00	; 0
    38b2:	44 15       	cp	r20, r4
    38b4:	55 05       	cpc	r21, r5
    38b6:	66 05       	cpc	r22, r6
    38b8:	77 05       	cpc	r23, r7
    38ba:	10 f4       	brcc	.+4      	; 0x38c0 <_nrk_time_to_ticks+0x104>
    38bc:	93 94       	inc	r9
    38be:	c7 cf       	rjmp	.-114    	; 0x384e <_nrk_time_to_ticks+0x92>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    38c0:	83 eb       	ldi	r24, 0xB3	; 179
    38c2:	a8 2e       	mov	r10, r24
    38c4:	96 ee       	ldi	r25, 0xE6	; 230
    38c6:	b9 2e       	mov	r11, r25
    38c8:	2e e0       	ldi	r18, 0x0E	; 14
    38ca:	c2 2e       	mov	r12, r18
    38cc:	d1 2c       	mov	r13, r1
    38ce:	e1 2c       	mov	r14, r1
    38d0:	f1 2c       	mov	r15, r1
    38d2:	00 e0       	ldi	r16, 0x00	; 0
    38d4:	10 e0       	ldi	r17, 0x00	; 0
    38d6:	22 2d       	mov	r18, r2
    38d8:	39 85       	ldd	r19, Y+9	; 0x09
    38da:	4a 85       	ldd	r20, Y+10	; 0x0a
    38dc:	5b 85       	ldd	r21, Y+11	; 0x0b
    38de:	6c 85       	ldd	r22, Y+12	; 0x0c
    38e0:	7d 85       	ldd	r23, Y+13	; 0x0d
    38e2:	8e 85       	ldd	r24, Y+14	; 0x0e
    38e4:	9f 85       	ldd	r25, Y+15	; 0x0f
    38e6:	0e 94 d7 27 	call	0x4fae	; 0x4fae <__udivdi3>
    38ea:	06 c0       	rjmp	.+12     	; 0x38f8 <_nrk_time_to_ticks+0x13c>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    38ec:	23 eb       	ldi	r18, 0xB3	; 179
    38ee:	36 ee       	ldi	r19, 0xE6	; 230
    38f0:	4e e0       	ldi	r20, 0x0E	; 14
    38f2:	50 e0       	ldi	r21, 0x00	; 0
    38f4:	0e 94 b3 27 	call	0x4f66	; 0x4f66 <__udivmodsi4>
    38f8:	c9 01       	movw	r24, r18
    38fa:	02 c0       	rjmp	.+4      	; 0x3900 <_nrk_time_to_ticks+0x144>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    38fc:	80 e0       	ldi	r24, 0x00	; 0
    38fe:	90 e0       	ldi	r25, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    3900:	62 96       	adiw	r28, 0x12	; 18
    3902:	0f b6       	in	r0, 0x3f	; 63
    3904:	f8 94       	cli
    3906:	de bf       	out	0x3e, r29	; 62
    3908:	0f be       	out	0x3f, r0	; 63
    390a:	cd bf       	out	0x3d, r28	; 61
    390c:	df 91       	pop	r29
    390e:	cf 91       	pop	r28
    3910:	1f 91       	pop	r17
    3912:	0f 91       	pop	r16
    3914:	ff 90       	pop	r15
    3916:	ef 90       	pop	r14
    3918:	df 90       	pop	r13
    391a:	cf 90       	pop	r12
    391c:	bf 90       	pop	r11
    391e:	af 90       	pop	r10
    3920:	9f 90       	pop	r9
    3922:	8f 90       	pop	r8
    3924:	7f 90       	pop	r7
    3926:	6f 90       	pop	r6
    3928:	5f 90       	pop	r5
    392a:	4f 90       	pop	r4
    392c:	3f 90       	pop	r3
    392e:	2f 90       	pop	r2
    3930:	08 95       	ret

00003932 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    3932:	cf 92       	push	r12
    3934:	df 92       	push	r13
    3936:	ef 92       	push	r14
    3938:	ff 92       	push	r15
    393a:	cf 93       	push	r28
    393c:	df 93       	push	r29
    393e:	cd b7       	in	r28, 0x3d	; 61
    3940:	de b7       	in	r29, 0x3e	; 62
    3942:	28 97       	sbiw	r28, 0x08	; 8
    3944:	0f b6       	in	r0, 0x3f	; 63
    3946:	f8 94       	cli
    3948:	de bf       	out	0x3e, r29	; 62
    394a:	0f be       	out	0x3f, r0	; 63
    394c:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    394e:	6b 01       	movw	r12, r22
    3950:	7c 01       	movw	r14, r24
    3952:	3a e0       	ldi	r19, 0x0A	; 10
    3954:	f6 94       	lsr	r15
    3956:	e7 94       	ror	r14
    3958:	d7 94       	ror	r13
    395a:	c7 94       	ror	r12
    395c:	3a 95       	dec	r19
    395e:	d1 f7       	brne	.-12     	; 0x3954 <_nrk_ticks_to_time+0x22>
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
    3960:	c9 82       	std	Y+1, r12	; 0x01
    3962:	da 82       	std	Y+2, r13	; 0x02
    3964:	eb 82       	std	Y+3, r14	; 0x03
    3966:	fc 82       	std	Y+4, r15	; 0x04
nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    3968:	9b 01       	movw	r18, r22
    396a:	ac 01       	movw	r20, r24
    396c:	33 70       	andi	r19, 0x03	; 3
    396e:	44 27       	eor	r20, r20
    3970:	55 27       	eor	r21, r21
    3972:	63 eb       	ldi	r22, 0xB3	; 179
    3974:	76 ee       	ldi	r23, 0xE6	; 230
    3976:	8e e0       	ldi	r24, 0x0E	; 14
    3978:	90 e0       	ldi	r25, 0x00	; 0
    397a:	0e 94 a3 27 	call	0x4f46	; 0x4f46 <__mulsi3>

return t;
    397e:	6d 83       	std	Y+5, r22	; 0x05
    3980:	7e 83       	std	Y+6, r23	; 0x06
    3982:	8f 83       	std	Y+7, r24	; 0x07
    3984:	98 87       	std	Y+8, r25	; 0x08
    3986:	2c 2d       	mov	r18, r12
    3988:	3a 81       	ldd	r19, Y+2	; 0x02
    398a:	4b 81       	ldd	r20, Y+3	; 0x03
    398c:	5c 81       	ldd	r21, Y+4	; 0x04
}
    398e:	28 96       	adiw	r28, 0x08	; 8
    3990:	0f b6       	in	r0, 0x3f	; 63
    3992:	f8 94       	cli
    3994:	de bf       	out	0x3e, r29	; 62
    3996:	0f be       	out	0x3f, r0	; 63
    3998:	cd bf       	out	0x3d, r28	; 61
    399a:	df 91       	pop	r29
    399c:	cf 91       	pop	r28
    399e:	ff 90       	pop	r15
    39a0:	ef 90       	pop	r14
    39a2:	df 90       	pop	r13
    39a4:	cf 90       	pop	r12
    39a6:	08 95       	ret

000039a8 <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    39a8:	2f 92       	push	r2
    39aa:	3f 92       	push	r3
    39ac:	4f 92       	push	r4
    39ae:	5f 92       	push	r5
    39b0:	6f 92       	push	r6
    39b2:	7f 92       	push	r7
    39b4:	8f 92       	push	r8
    39b6:	9f 92       	push	r9
    39b8:	af 92       	push	r10
    39ba:	bf 92       	push	r11
    39bc:	cf 92       	push	r12
    39be:	df 92       	push	r13
    39c0:	ef 92       	push	r14
    39c2:	ff 92       	push	r15
    39c4:	0f 93       	push	r16
    39c6:	1f 93       	push	r17
    39c8:	cf 93       	push	r28
    39ca:	df 93       	push	r29
    39cc:	cd b7       	in	r28, 0x3d	; 61
    39ce:	de b7       	in	r29, 0x3e	; 62
    39d0:	62 97       	sbiw	r28, 0x12	; 18
    39d2:	0f b6       	in	r0, 0x3f	; 63
    39d4:	f8 94       	cli
    39d6:	de bf       	out	0x3e, r29	; 62
    39d8:	0f be       	out	0x3f, r0	; 63
    39da:	cd bf       	out	0x3d, r28	; 61
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    39dc:	dc 01       	movw	r26, r24
    39de:	4d 90       	ld	r4, X+
    39e0:	5d 90       	ld	r5, X+
    39e2:	6d 90       	ld	r6, X+
    39e4:	7c 90       	ld	r7, X
    39e6:	13 97       	sbiw	r26, 0x03	; 3
    39e8:	14 96       	adiw	r26, 0x04	; 4
    39ea:	6d 91       	ld	r22, X+
    39ec:	7d 91       	ld	r23, X+
    39ee:	8d 91       	ld	r24, X+
    39f0:	9c 91       	ld	r25, X
    39f2:	17 97       	sbiw	r26, 0x07	; 7
    39f4:	41 14       	cp	r4, r1
    39f6:	51 04       	cpc	r5, r1
    39f8:	61 04       	cpc	r6, r1
    39fa:	71 04       	cpc	r7, r1
    39fc:	09 f4       	brne	.+2      	; 0x3a00 <_nrk_time_to_ticks_long+0x58>
    39fe:	66 c0       	rjmp	.+204    	; 0x3acc <_nrk_time_to_ticks_long+0x124>
{
   tmp=t->nano_secs;
    3a00:	7b 01       	movw	r14, r22
    3a02:	8c 01       	movw	r16, r24
    3a04:	20 e0       	ldi	r18, 0x00	; 0
    3a06:	30 e0       	ldi	r19, 0x00	; 0
    3a08:	a9 01       	movw	r20, r18
    3a0a:	69 83       	std	Y+1, r22	; 0x01
    3a0c:	fa 82       	std	Y+2, r15	; 0x02
    3a0e:	0b 83       	std	Y+3, r16	; 0x03
    3a10:	1c 83       	std	Y+4, r17	; 0x04
    3a12:	2d 83       	std	Y+5, r18	; 0x05
    3a14:	3e 83       	std	Y+6, r19	; 0x06
    3a16:	4f 83       	std	Y+7, r20	; 0x07
    3a18:	58 87       	std	Y+8, r21	; 0x08
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    3a1a:	a0 e0       	ldi	r26, 0x00	; 0
    3a1c:	b0 e0       	ldi	r27, 0x00	; 0
    3a1e:	19 8a       	std	Y+17, r1	; 0x11
    3a20:	1a 8a       	std	Y+18, r1	; 0x12
    3a22:	31 2c       	mov	r3, r1
    3a24:	81 2c       	mov	r8, r1
    3a26:	f0 e0       	ldi	r31, 0x00	; 0
    3a28:	e0 e0       	ldi	r30, 0x00	; 0
    3a2a:	91 2c       	mov	r9, r1
    3a2c:	9d 01       	movw	r18, r26
    3a2e:	49 89       	ldd	r20, Y+17	; 0x11
    3a30:	5a 89       	ldd	r21, Y+18	; 0x12
    3a32:	63 2d       	mov	r22, r3
    3a34:	78 2d       	mov	r23, r8
    3a36:	8f 2f       	mov	r24, r31
    3a38:	9e 2f       	mov	r25, r30
    3a3a:	a9 80       	ldd	r10, Y+1	; 0x01
    3a3c:	ba 80       	ldd	r11, Y+2	; 0x02
    3a3e:	cb 80       	ldd	r12, Y+3	; 0x03
    3a40:	dc 80       	ldd	r13, Y+4	; 0x04
    3a42:	ed 80       	ldd	r14, Y+5	; 0x05
    3a44:	fe 80       	ldd	r15, Y+6	; 0x06
    3a46:	0f 81       	ldd	r16, Y+7	; 0x07
    3a48:	18 85       	ldd	r17, Y+8	; 0x08
    3a4a:	0e 94 3a 28 	call	0x5074	; 0x5074 <__adddi3>
    3a4e:	22 2e       	mov	r2, r18
    3a50:	39 87       	std	Y+9, r19	; 0x09
    3a52:	4a 87       	std	Y+10, r20	; 0x0a
    3a54:	5b 87       	std	Y+11, r21	; 0x0b
    3a56:	6c 87       	std	Y+12, r22	; 0x0c
    3a58:	7d 87       	std	Y+13, r23	; 0x0d
    3a5a:	8e 87       	std	Y+14, r24	; 0x0e
    3a5c:	9f 87       	std	Y+15, r25	; 0x0f
    3a5e:	9d 01       	movw	r18, r26
    3a60:	49 89       	ldd	r20, Y+17	; 0x11
    3a62:	5a 89       	ldd	r21, Y+18	; 0x12
    3a64:	63 2d       	mov	r22, r3
    3a66:	78 2d       	mov	r23, r8
    3a68:	8f 2f       	mov	r24, r31
    3a6a:	9e 2f       	mov	r25, r30
    3a6c:	36 53       	subi	r19, 0x36	; 54
    3a6e:	45 46       	sbci	r20, 0x65	; 101
    3a70:	54 4c       	sbci	r21, 0xC4	; 196
    3a72:	6f 4f       	sbci	r22, 0xFF	; 255
    3a74:	7f 4f       	sbci	r23, 0xFF	; 255
    3a76:	8f 4f       	sbci	r24, 0xFF	; 255
    3a78:	9f 4f       	sbci	r25, 0xFF	; 255
    3a7a:	d9 01       	movw	r26, r18
    3a7c:	49 8b       	std	Y+17, r20	; 0x11
    3a7e:	5a 8b       	std	Y+18, r21	; 0x12
    3a80:	36 2e       	mov	r3, r22
    3a82:	87 2e       	mov	r8, r23
    3a84:	f8 2f       	mov	r31, r24
    3a86:	e9 2f       	mov	r30, r25
    3a88:	49 2d       	mov	r20, r9
    3a8a:	50 e0       	ldi	r21, 0x00	; 0
    3a8c:	60 e0       	ldi	r22, 0x00	; 0
    3a8e:	70 e0       	ldi	r23, 0x00	; 0
    3a90:	44 15       	cp	r20, r4
    3a92:	55 05       	cpc	r21, r5
    3a94:	66 05       	cpc	r22, r6
    3a96:	77 05       	cpc	r23, r7
    3a98:	10 f4       	brcc	.+4      	; 0x3a9e <_nrk_time_to_ticks_long+0xf6>
    3a9a:	93 94       	inc	r9
    3a9c:	c7 cf       	rjmp	.-114    	; 0x3a2c <_nrk_time_to_ticks_long+0x84>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    3a9e:	43 eb       	ldi	r20, 0xB3	; 179
    3aa0:	a4 2e       	mov	r10, r20
    3aa2:	56 ee       	ldi	r21, 0xE6	; 230
    3aa4:	b5 2e       	mov	r11, r21
    3aa6:	6e e0       	ldi	r22, 0x0E	; 14
    3aa8:	c6 2e       	mov	r12, r22
    3aaa:	d1 2c       	mov	r13, r1
    3aac:	e1 2c       	mov	r14, r1
    3aae:	f1 2c       	mov	r15, r1
    3ab0:	00 e0       	ldi	r16, 0x00	; 0
    3ab2:	10 e0       	ldi	r17, 0x00	; 0
    3ab4:	22 2d       	mov	r18, r2
    3ab6:	39 85       	ldd	r19, Y+9	; 0x09
    3ab8:	4a 85       	ldd	r20, Y+10	; 0x0a
    3aba:	5b 85       	ldd	r21, Y+11	; 0x0b
    3abc:	6c 85       	ldd	r22, Y+12	; 0x0c
    3abe:	7d 85       	ldd	r23, Y+13	; 0x0d
    3ac0:	8e 85       	ldd	r24, Y+14	; 0x0e
    3ac2:	9f 85       	ldd	r25, Y+15	; 0x0f
    3ac4:	0e 94 d7 27 	call	0x4fae	; 0x4fae <__udivdi3>
    3ac8:	ca 01       	movw	r24, r20
    3aca:	07 c0       	rjmp	.+14     	; 0x3ada <_nrk_time_to_ticks_long+0x132>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    3acc:	23 eb       	ldi	r18, 0xB3	; 179
    3ace:	36 ee       	ldi	r19, 0xE6	; 230
    3ad0:	4e e0       	ldi	r20, 0x0E	; 14
    3ad2:	50 e0       	ldi	r21, 0x00	; 0
    3ad4:	0e 94 b3 27 	call	0x4f66	; 0x4f66 <__udivmodsi4>
    3ad8:	ca 01       	movw	r24, r20
}
return ticks;
}
    3ada:	b9 01       	movw	r22, r18
    3adc:	62 96       	adiw	r28, 0x12	; 18
    3ade:	0f b6       	in	r0, 0x3f	; 63
    3ae0:	f8 94       	cli
    3ae2:	de bf       	out	0x3e, r29	; 62
    3ae4:	0f be       	out	0x3f, r0	; 63
    3ae6:	cd bf       	out	0x3d, r28	; 61
    3ae8:	df 91       	pop	r29
    3aea:	cf 91       	pop	r28
    3aec:	1f 91       	pop	r17
    3aee:	0f 91       	pop	r16
    3af0:	ff 90       	pop	r15
    3af2:	ef 90       	pop	r14
    3af4:	df 90       	pop	r13
    3af6:	cf 90       	pop	r12
    3af8:	bf 90       	pop	r11
    3afa:	af 90       	pop	r10
    3afc:	9f 90       	pop	r9
    3afe:	8f 90       	pop	r8
    3b00:	7f 90       	pop	r7
    3b02:	6f 90       	pop	r6
    3b04:	5f 90       	pop	r5
    3b06:	4f 90       	pop	r4
    3b08:	3f 90       	pop	r3
    3b0a:	2f 90       	pop	r2
    3b0c:	08 95       	ret

00003b0e <nrk_idle_task>:

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    3b0e:	c1 e0       	ldi	r28, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    3b10:	0e 94 b3 13 	call	0x2766	; 0x2766 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    3b14:	0e 94 5f 22 	call	0x44be	; 0x44be <_nrk_get_next_wakeup>
    3b18:	84 30       	cpi	r24, 0x04	; 4
    3b1a:	10 f4       	brcc	.+4      	; 0x3b20 <nrk_idle_task+0x12>
    {
	    _nrk_cpu_state=CPU_IDLE;
    3b1c:	c0 93 72 0f 	sts	0x0F72, r28
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    3b20:	0e 94 6e 25 	call	0x4adc	; 0x4adc <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    3b24:	80 91 58 0d 	lds	r24, 0x0D58
    3b28:	85 35       	cpi	r24, 0x55	; 85
    3b2a:	19 f0       	breq	.+6      	; 0x3b32 <nrk_idle_task+0x24>
    3b2c:	88 e0       	ldi	r24, 0x08	; 8
    3b2e:	0e 94 27 12 	call	0x244e	; 0x244e <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    3b32:	80 91 3a 41 	lds	r24, 0x413A
    3b36:	85 35       	cpi	r24, 0x55	; 85
    3b38:	59 f3       	breq	.-42     	; 0x3b10 <nrk_idle_task+0x2>
    3b3a:	88 e0       	ldi	r24, 0x08	; 8
    3b3c:	0e 94 27 12 	call	0x244e	; 0x244e <nrk_error_add>
    3b40:	e7 cf       	rjmp	.-50     	; 0x3b10 <nrk_idle_task+0x2>

00003b42 <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    3b42:	2f 92       	push	r2
    3b44:	3f 92       	push	r3
    3b46:	4f 92       	push	r4
    3b48:	5f 92       	push	r5
    3b4a:	6f 92       	push	r6
    3b4c:	7f 92       	push	r7
    3b4e:	8f 92       	push	r8
    3b50:	9f 92       	push	r9
    3b52:	af 92       	push	r10
    3b54:	bf 92       	push	r11
    3b56:	cf 92       	push	r12
    3b58:	df 92       	push	r13
    3b5a:	ef 92       	push	r14
    3b5c:	ff 92       	push	r15
    3b5e:	0f 93       	push	r16
    3b60:	1f 93       	push	r17
    3b62:	cf 93       	push	r28
    3b64:	df 93       	push	r29
    3b66:	cd b7       	in	r28, 0x3d	; 61
    3b68:	de b7       	in	r29, 0x3e	; 62
    3b6a:	27 97       	sbiw	r28, 0x07	; 7
    3b6c:	0f b6       	in	r0, 0x3f	; 63
    3b6e:	f8 94       	cli
    3b70:	de bf       	out	0x3e, r29	; 62
    3b72:	0f be       	out	0x3f, r0	; 63
    3b74:	cd bf       	out	0x3d, r28	; 61
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    3b76:	0e 94 93 21 	call	0x4326	; 0x4326 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    3b7a:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    start_time_stamp=_nrk_high_speed_timer_get();
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    3b7e:	8a ef       	ldi	r24, 0xFA	; 250
    3b80:	0e 94 63 22 	call	0x44c6	; 0x44c6 <_nrk_set_next_wakeup>
    next_wake=60000;
    // Safety zone starts here....


#ifdef NRK_WATCHDOG
    nrk_watchdog_reset();
    3b84:	0e 94 5f 25 	call	0x4abe	; 0x4abe <nrk_watchdog_reset>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    3b88:	a0 91 56 0d 	lds	r26, 0x0D56
    3b8c:	b0 e0       	ldi	r27, 0x00	; 0
    3b8e:	23 eb       	ldi	r18, 0xB3	; 179
    3b90:	36 ee       	ldi	r19, 0xE6	; 230
    3b92:	4e e0       	ldi	r20, 0x0E	; 14
    3b94:	50 e0       	ldi	r21, 0x00	; 0
    3b96:	0e 94 98 27 	call	0x4f30	; 0x4f30 <__muluhisi3>
    3b9a:	6b 01       	movw	r12, r22
    3b9c:	7c 01       	movw	r14, r24
    3b9e:	80 91 79 0f 	lds	r24, 0x0F79
    3ba2:	90 91 7a 0f 	lds	r25, 0x0F7A
    3ba6:	a0 91 7b 0f 	lds	r26, 0x0F7B
    3baa:	b0 91 7c 0f 	lds	r27, 0x0F7C
    3bae:	c8 0e       	add	r12, r24
    3bb0:	d9 1e       	adc	r13, r25
    3bb2:	ea 1e       	adc	r14, r26
    3bb4:	fb 1e       	adc	r15, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    3bb6:	c7 01       	movw	r24, r14
    3bb8:	b6 01       	movw	r22, r12
    3bba:	0e 94 b3 27 	call	0x4f66	; 0x4f66 <__udivmodsi4>
    3bbe:	00 91 75 0f 	lds	r16, 0x0F75
    3bc2:	10 91 76 0f 	lds	r17, 0x0F76
    3bc6:	20 91 77 0f 	lds	r18, 0x0F77
    3bca:	30 91 78 0f 	lds	r19, 0x0F78
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    3bce:	c6 1a       	sub	r12, r22
    3bd0:	d7 0a       	sbc	r13, r23
    3bd2:	e8 0a       	sbc	r14, r24
    3bd4:	f9 0a       	sbc	r15, r25
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    3bd6:	63 eb       	ldi	r22, 0xB3	; 179
    3bd8:	46 2e       	mov	r4, r22
    3bda:	66 ee       	ldi	r22, 0xE6	; 230
    3bdc:	56 2e       	mov	r5, r22
    3bde:	6e e0       	ldi	r22, 0x0E	; 14
    3be0:	66 2e       	mov	r6, r22
    3be2:	71 2c       	mov	r7, r1
    3be4:	48 01       	movw	r8, r16
    3be6:	59 01       	movw	r10, r18
    3be8:	9f ef       	ldi	r25, 0xFF	; 255
    3bea:	89 1a       	sub	r8, r25
    3bec:	99 0a       	sbc	r9, r25
    3bee:	a9 0a       	sbc	r10, r25
    3bf0:	b9 0a       	sbc	r11, r25
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    3bf2:	c1 14       	cp	r12, r1
    3bf4:	aa ec       	ldi	r26, 0xCA	; 202
    3bf6:	da 06       	cpc	r13, r26
    3bf8:	aa e9       	ldi	r26, 0x9A	; 154
    3bfa:	ea 06       	cpc	r14, r26
    3bfc:	ab e3       	ldi	r26, 0x3B	; 59
    3bfe:	fa 06       	cpc	r15, r26
    3c00:	98 f0       	brcs	.+38     	; 0x3c28 <_nrk_scheduler+0xe6>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    3c02:	8a ec       	ldi	r24, 0xCA	; 202
    3c04:	d8 1a       	sub	r13, r24
    3c06:	8a e9       	ldi	r24, 0x9A	; 154
    3c08:	e8 0a       	sbc	r14, r24
    3c0a:	8b e3       	ldi	r24, 0x3B	; 59
    3c0c:	f8 0a       	sbc	r15, r24
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    3c0e:	c7 01       	movw	r24, r14
    3c10:	b6 01       	movw	r22, r12
    3c12:	a3 01       	movw	r20, r6
    3c14:	92 01       	movw	r18, r4
    3c16:	0e 94 b3 27 	call	0x4f66	; 0x4f66 <__udivmodsi4>
    3c1a:	c6 1a       	sub	r12, r22
    3c1c:	d7 0a       	sbc	r13, r23
    3c1e:	e8 0a       	sbc	r14, r24
    3c20:	f9 0a       	sbc	r15, r25
    3c22:	95 01       	movw	r18, r10
    3c24:	84 01       	movw	r16, r8
    3c26:	de cf       	rjmp	.-68     	; 0x3be4 <_nrk_scheduler+0xa2>
    3c28:	00 93 75 0f 	sts	0x0F75, r16
    3c2c:	10 93 76 0f 	sts	0x0F76, r17
    3c30:	20 93 77 0f 	sts	0x0F77, r18
    3c34:	30 93 78 0f 	sts	0x0F78, r19
    3c38:	c0 92 79 0f 	sts	0x0F79, r12
    3c3c:	d0 92 7a 0f 	sts	0x0F7A, r13
    3c40:	e0 92 7b 0f 	sts	0x0F7B, r14
    3c44:	f0 92 7c 0f 	sts	0x0F7C, r15
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    3c48:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3c4c:	f0 91 7f 0f 	lds	r31, 0x0F7F
    3c50:	85 81       	ldd	r24, Z+5	; 0x05
    3c52:	88 23       	and	r24, r24
    3c54:	39 f1       	breq	.+78     	; 0x3ca4 <_nrk_scheduler+0x162>
    3c56:	81 85       	ldd	r24, Z+9	; 0x09
    3c58:	84 30       	cpi	r24, 0x04	; 4
    3c5a:	21 f1       	breq	.+72     	; 0x3ca4 <_nrk_scheduler+0x162>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    3c5c:	87 81       	ldd	r24, Z+7	; 0x07
    3c5e:	82 30       	cpi	r24, 0x02	; 2
    3c60:	29 f0       	breq	.+10     	; 0x3c6c <_nrk_scheduler+0x12a>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    3c62:	88 23       	and	r24, r24
    3c64:	41 f0       	breq	.+16     	; 0x3c76 <_nrk_scheduler+0x134>
    3c66:	86 81       	ldd	r24, Z+6	; 0x06
    3c68:	81 11       	cpse	r24, r1
    3c6a:	02 c0       	rjmp	.+4      	; 0x3c70 <_nrk_scheduler+0x12e>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    3c6c:	85 e0       	ldi	r24, 0x05	; 5
    3c6e:	01 c0       	rjmp	.+2      	; 0x3c72 <_nrk_scheduler+0x130>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    3c70:	83 e0       	ldi	r24, 0x03	; 3
    3c72:	81 87       	std	Z+9, r24	; 0x09
    3c74:	14 c0       	rjmp	.+40     	; 0x3c9e <_nrk_scheduler+0x15c>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    3c76:	83 e0       	ldi	r24, 0x03	; 3
    3c78:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    3c7a:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    3c7c:	16 82       	std	Z+6, r1	; 0x06
	    // agr added to fix initial startup scheduling problem
            if(nrk_cur_task_TCB->next_wakeup==0) {
    3c7e:	85 89       	ldd	r24, Z+21	; 0x15
    3c80:	96 89       	ldd	r25, Z+22	; 0x16
    3c82:	a7 89       	ldd	r26, Z+23	; 0x17
    3c84:	b0 8d       	ldd	r27, Z+24	; 0x18
    3c86:	89 2b       	or	r24, r25
    3c88:	8a 2b       	or	r24, r26
    3c8a:	8b 2b       	or	r24, r27
    3c8c:	41 f4       	brne	.+16     	; 0x3c9e <_nrk_scheduler+0x15c>
		nrk_cur_task_TCB->next_wakeup=nrk_cur_task_TCB->next_period;
    3c8e:	81 8d       	ldd	r24, Z+25	; 0x19
    3c90:	92 8d       	ldd	r25, Z+26	; 0x1a
    3c92:	a3 8d       	ldd	r26, Z+27	; 0x1b
    3c94:	b4 8d       	ldd	r27, Z+28	; 0x1c
    3c96:	85 8b       	std	Z+21, r24	; 0x15
    3c98:	96 8b       	std	Z+22, r25	; 0x16
    3c9a:	a7 8b       	std	Z+23, r26	; 0x17
    3c9c:	b0 8f       	std	Z+24, r27	; 0x18
		}
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    3c9e:	80 85       	ldd	r24, Z+8	; 0x08
    3ca0:	0e 94 d1 17 	call	0x2fa2	; 0x2fa2 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    3ca4:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3ca8:	f0 91 7f 0f 	lds	r31, 0x0F7F
    3cac:	85 a1       	ldd	r24, Z+37	; 0x25
    3cae:	96 a1       	ldd	r25, Z+38	; 0x26
    3cb0:	a7 a1       	ldd	r26, Z+39	; 0x27
    3cb2:	b0 a5       	ldd	r27, Z+40	; 0x28
    3cb4:	89 2b       	or	r24, r25
    3cb6:	8a 2b       	or	r24, r26
    3cb8:	8b 2b       	or	r24, r27
    3cba:	09 f4       	brne	.+2      	; 0x3cbe <_nrk_scheduler+0x17c>
    3cbc:	44 c0       	rjmp	.+136    	; 0x3d46 <_nrk_scheduler+0x204>
    3cbe:	20 85       	ldd	r18, Z+8	; 0x08
    3cc0:	22 23       	and	r18, r18
    3cc2:	09 f4       	brne	.+2      	; 0x3cc6 <_nrk_scheduler+0x184>
    3cc4:	40 c0       	rjmp	.+128    	; 0x3d46 <_nrk_scheduler+0x204>
    3cc6:	81 85       	ldd	r24, Z+9	; 0x09
    3cc8:	84 30       	cpi	r24, 0x04	; 4
    3cca:	e9 f1       	breq	.+122    	; 0x3d46 <_nrk_scheduler+0x204>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    3ccc:	45 8d       	ldd	r20, Z+29	; 0x1d
    3cce:	56 8d       	ldd	r21, Z+30	; 0x1e
    3cd0:	67 8d       	ldd	r22, Z+31	; 0x1f
    3cd2:	70 a1       	ldd	r23, Z+32	; 0x20
    3cd4:	80 91 56 0d 	lds	r24, 0x0D56
    3cd8:	90 e0       	ldi	r25, 0x00	; 0
    3cda:	a0 e0       	ldi	r26, 0x00	; 0
    3cdc:	b0 e0       	ldi	r27, 0x00	; 0
    3cde:	48 17       	cp	r20, r24
    3ce0:	59 07       	cpc	r21, r25
    3ce2:	6a 07       	cpc	r22, r26
    3ce4:	7b 07       	cpc	r23, r27
    3ce6:	68 f4       	brcc	.+26     	; 0x3d02 <_nrk_scheduler+0x1c0>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    3ce8:	62 2f       	mov	r22, r18
    3cea:	82 e0       	ldi	r24, 0x02	; 2
    3cec:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    3cf0:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3cf4:	f0 91 7f 0f 	lds	r31, 0x0F7F
    3cf8:	15 8e       	std	Z+29, r1	; 0x1d
    3cfa:	16 8e       	std	Z+30, r1	; 0x1e
    3cfc:	17 8e       	std	Z+31, r1	; 0x1f
    3cfe:	10 a2       	std	Z+32, r1	; 0x20
    3d00:	08 c0       	rjmp	.+16     	; 0x3d12 <_nrk_scheduler+0x1d0>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    3d02:	48 1b       	sub	r20, r24
    3d04:	59 0b       	sbc	r21, r25
    3d06:	6a 0b       	sbc	r22, r26
    3d08:	7b 0b       	sbc	r23, r27
    3d0a:	45 8f       	std	Z+29, r20	; 0x1d
    3d0c:	56 8f       	std	Z+30, r21	; 0x1e
    3d0e:	67 8f       	std	Z+31, r22	; 0x1f
    3d10:	70 a3       	std	Z+32, r23	; 0x20

        task_ID= nrk_cur_task_TCB->task_ID;
    3d12:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3d16:	f0 91 7f 0f 	lds	r31, 0x0F7F
    3d1a:	10 85       	ldd	r17, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    3d1c:	45 8d       	ldd	r20, Z+29	; 0x1d
    3d1e:	56 8d       	ldd	r21, Z+30	; 0x1e
    3d20:	67 8d       	ldd	r22, Z+31	; 0x1f
    3d22:	70 a1       	ldd	r23, Z+32	; 0x20
    3d24:	45 2b       	or	r20, r21
    3d26:	46 2b       	or	r20, r22
    3d28:	47 2b       	or	r20, r23
    3d2a:	69 f4       	brne	.+26     	; 0x3d46 <_nrk_scheduler+0x204>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    3d2c:	61 2f       	mov	r22, r17
    3d2e:	83 e0       	ldi	r24, 0x03	; 3
    3d30:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    3d34:	e0 91 7e 0f 	lds	r30, 0x0F7E
    3d38:	f0 91 7f 0f 	lds	r31, 0x0F7F
    3d3c:	83 e0       	ldi	r24, 0x03	; 3
    3d3e:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    3d40:	81 2f       	mov	r24, r17
    3d42:	0e 94 d1 17 	call	0x2fa2	; 0x2fa2 <nrk_rem_from_readyQ>
    3d46:	e7 e3       	ldi	r30, 0x37	; 55
    3d48:	fe e0       	ldi	r31, 0x0E	; 14
    3d4a:	ff 83       	std	Y+7, r31	; 0x07
    3d4c:	ee 83       	std	Y+6, r30	; 0x06
    3d4e:	38 e3       	ldi	r19, 0x38	; 56
    3d50:	23 2e       	mov	r2, r19
    3d52:	3e e0       	ldi	r19, 0x0E	; 14
    3d54:	33 2e       	mov	r3, r19
    3d56:	44 e4       	ldi	r20, 0x44	; 68
    3d58:	a4 2e       	mov	r10, r20
    3d5a:	4e e0       	ldi	r20, 0x0E	; 14
    3d5c:	b4 2e       	mov	r11, r20
    3d5e:	86 e3       	ldi	r24, 0x36	; 54
    3d60:	9e e0       	ldi	r25, 0x0E	; 14
    3d62:	9c 83       	std	Y+4, r25	; 0x04
    3d64:	8b 83       	std	Y+3, r24	; 0x03
    3d66:	a5 e3       	ldi	r26, 0x35	; 53
    3d68:	be e0       	ldi	r27, 0x0E	; 14
    3d6a:	ba 83       	std	Y+2, r27	; 0x02
    3d6c:	a9 83       	std	Y+1, r26	; 0x01
    3d6e:	54 e3       	ldi	r21, 0x34	; 52
    3d70:	85 2e       	mov	r8, r21
    3d72:	5e e0       	ldi	r21, 0x0E	; 14
    3d74:	95 2e       	mov	r9, r21
    3d76:	00 e6       	ldi	r16, 0x60	; 96
    3d78:	1a ee       	ldi	r17, 0xEA	; 234
    3d7a:	1d 82       	std	Y+5, r1	; 0x05

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    3d7c:	ee 81       	ldd	r30, Y+6	; 0x06
    3d7e:	ff 81       	ldd	r31, Y+7	; 0x07
    3d80:	80 81       	ld	r24, Z
    3d82:	8f 3f       	cpi	r24, 0xFF	; 255
    3d84:	09 f4       	brne	.+2      	; 0x3d88 <_nrk_scheduler+0x246>
    3d86:	33 c1       	rjmp	.+614    	; 0x3fee <_nrk_scheduler+0x4ac>
        nrk_task_TCB[task_ID].suspend_flag=0;
    3d88:	d4 01       	movw	r26, r8
    3d8a:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    3d8c:	80 81       	ld	r24, Z
    3d8e:	88 23       	and	r24, r24
    3d90:	09 f4       	brne	.+2      	; 0x3d94 <_nrk_scheduler+0x252>
    3d92:	6a c0       	rjmp	.+212    	; 0x3e68 <_nrk_scheduler+0x326>
    3d94:	f1 01       	movw	r30, r2
    3d96:	80 81       	ld	r24, Z
    3d98:	84 30       	cpi	r24, 0x04	; 4
    3d9a:	09 f4       	brne	.+2      	; 0x3d9e <_nrk_scheduler+0x25c>
    3d9c:	65 c0       	rjmp	.+202    	; 0x3e68 <_nrk_scheduler+0x326>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    3d9e:	d5 01       	movw	r26, r10
    3da0:	cd 90       	ld	r12, X+
    3da2:	dd 90       	ld	r13, X+
    3da4:	ed 90       	ld	r14, X+
    3da6:	fc 90       	ld	r15, X
    3da8:	60 91 56 0d 	lds	r22, 0x0D56
    3dac:	70 e0       	ldi	r23, 0x00	; 0
    3dae:	80 e0       	ldi	r24, 0x00	; 0
    3db0:	90 e0       	ldi	r25, 0x00	; 0
    3db2:	c6 16       	cp	r12, r22
    3db4:	d7 06       	cpc	r13, r23
    3db6:	e8 06       	cpc	r14, r24
    3db8:	f9 06       	cpc	r15, r25
    3dba:	50 f0       	brcs	.+20     	; 0x3dd0 <_nrk_scheduler+0x28e>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    3dbc:	c6 1a       	sub	r12, r22
    3dbe:	d7 0a       	sbc	r13, r23
    3dc0:	e8 0a       	sbc	r14, r24
    3dc2:	f9 0a       	sbc	r15, r25
    3dc4:	f5 01       	movw	r30, r10
    3dc6:	c0 82       	st	Z, r12
    3dc8:	d1 82       	std	Z+1, r13	; 0x01
    3dca:	e2 82       	std	Z+2, r14	; 0x02
    3dcc:	f3 82       	std	Z+3, r15	; 0x03
    3dce:	06 c0       	rjmp	.+12     	; 0x3ddc <_nrk_scheduler+0x29a>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    3dd0:	d5 01       	movw	r26, r10
    3dd2:	1d 92       	st	X+, r1
    3dd4:	1d 92       	st	X+, r1
    3dd6:	1d 92       	st	X+, r1
    3dd8:	1c 92       	st	X, r1
    3dda:	13 97       	sbiw	r26, 0x03	; 3
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    3ddc:	ee 81       	ldd	r30, Y+6	; 0x06
    3dde:	ff 81       	ldd	r31, Y+7	; 0x07
    3de0:	c1 88       	ldd	r12, Z+17	; 0x11
    3de2:	d2 88       	ldd	r13, Z+18	; 0x12
    3de4:	e3 88       	ldd	r14, Z+19	; 0x13
    3de6:	f4 88       	ldd	r15, Z+20	; 0x14
    3de8:	c6 16       	cp	r12, r22
    3dea:	d7 06       	cpc	r13, r23
    3dec:	e8 06       	cpc	r14, r24
    3dee:	f9 06       	cpc	r15, r25
    3df0:	48 f0       	brcs	.+18     	; 0x3e04 <_nrk_scheduler+0x2c2>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    3df2:	c6 1a       	sub	r12, r22
    3df4:	d7 0a       	sbc	r13, r23
    3df6:	e8 0a       	sbc	r14, r24
    3df8:	f9 0a       	sbc	r15, r25
    3dfa:	c1 8a       	std	Z+17, r12	; 0x11
    3dfc:	d2 8a       	std	Z+18, r13	; 0x12
    3dfe:	e3 8a       	std	Z+19, r14	; 0x13
    3e00:	f4 8a       	std	Z+20, r15	; 0x14
    3e02:	20 c0       	rjmp	.+64     	; 0x3e44 <_nrk_scheduler+0x302>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    3e04:	ee 81       	ldd	r30, Y+6	; 0x06
    3e06:	ff 81       	ldd	r31, Y+7	; 0x07
    3e08:	21 8d       	ldd	r18, Z+25	; 0x19
    3e0a:	32 8d       	ldd	r19, Z+26	; 0x1a
    3e0c:	43 8d       	ldd	r20, Z+27	; 0x1b
    3e0e:	54 8d       	ldd	r21, Z+28	; 0x1c
    3e10:	62 17       	cp	r22, r18
    3e12:	73 07       	cpc	r23, r19
    3e14:	84 07       	cpc	r24, r20
    3e16:	95 07       	cpc	r25, r21
    3e18:	58 f4       	brcc	.+22     	; 0x3e30 <_nrk_scheduler+0x2ee>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    3e1a:	69 01       	movw	r12, r18
    3e1c:	7a 01       	movw	r14, r20
    3e1e:	c6 1a       	sub	r12, r22
    3e20:	d7 0a       	sbc	r13, r23
    3e22:	e8 0a       	sbc	r14, r24
    3e24:	f9 0a       	sbc	r15, r25
    3e26:	c1 8a       	std	Z+17, r12	; 0x11
    3e28:	d2 8a       	std	Z+18, r13	; 0x12
    3e2a:	e3 8a       	std	Z+19, r14	; 0x13
    3e2c:	f4 8a       	std	Z+20, r15	; 0x14
    3e2e:	0a c0       	rjmp	.+20     	; 0x3e44 <_nrk_scheduler+0x302>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    3e30:	0e 94 b3 27 	call	0x4f66	; 0x4f66 <__udivmodsi4>
    3e34:	ae 81       	ldd	r26, Y+6	; 0x06
    3e36:	bf 81       	ldd	r27, Y+7	; 0x07
    3e38:	51 96       	adiw	r26, 0x11	; 17
    3e3a:	6d 93       	st	X+, r22
    3e3c:	7d 93       	st	X+, r23
    3e3e:	8d 93       	st	X+, r24
    3e40:	9c 93       	st	X, r25
    3e42:	54 97       	sbiw	r26, 0x14	; 20
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    3e44:	ee 81       	ldd	r30, Y+6	; 0x06
    3e46:	ff 81       	ldd	r31, Y+7	; 0x07
    3e48:	81 89       	ldd	r24, Z+17	; 0x11
    3e4a:	92 89       	ldd	r25, Z+18	; 0x12
    3e4c:	a3 89       	ldd	r26, Z+19	; 0x13
    3e4e:	b4 89       	ldd	r27, Z+20	; 0x14
    3e50:	89 2b       	or	r24, r25
    3e52:	8a 2b       	or	r24, r26
    3e54:	8b 2b       	or	r24, r27
    3e56:	41 f4       	brne	.+16     	; 0x3e68 <_nrk_scheduler+0x326>
    3e58:	81 8d       	ldd	r24, Z+25	; 0x19
    3e5a:	92 8d       	ldd	r25, Z+26	; 0x1a
    3e5c:	a3 8d       	ldd	r26, Z+27	; 0x1b
    3e5e:	b4 8d       	ldd	r27, Z+28	; 0x1c
    3e60:	81 8b       	std	Z+17, r24	; 0x11
    3e62:	92 8b       	std	Z+18, r25	; 0x12
    3e64:	a3 8b       	std	Z+19, r26	; 0x13
    3e66:	b4 8b       	std	Z+20, r27	; 0x14

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    3e68:	d1 01       	movw	r26, r2
    3e6a:	8c 91       	ld	r24, X
    3e6c:	83 30       	cpi	r24, 0x03	; 3
    3e6e:	09 f0       	breq	.+2      	; 0x3e72 <_nrk_scheduler+0x330>
    3e70:	be c0       	rjmp	.+380    	; 0x3fee <_nrk_scheduler+0x4ac>
        {
             //printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    3e72:	f5 01       	movw	r30, r10
    3e74:	80 81       	ld	r24, Z
    3e76:	91 81       	ldd	r25, Z+1	; 0x01
    3e78:	a2 81       	ldd	r26, Z+2	; 0x02
    3e7a:	b3 81       	ldd	r27, Z+3	; 0x03
    3e7c:	89 2b       	or	r24, r25
    3e7e:	8a 2b       	or	r24, r26
    3e80:	8b 2b       	or	r24, r27
    3e82:	09 f0       	breq	.+2      	; 0x3e86 <_nrk_scheduler+0x344>
    3e84:	a2 c0       	rjmp	.+324    	; 0x3fca <_nrk_scheduler+0x488>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    3e86:	ab 81       	ldd	r26, Y+3	; 0x03
    3e88:	bc 81       	ldd	r27, Y+4	; 0x04
    3e8a:	8c 91       	ld	r24, X
    3e8c:	88 23       	and	r24, r24
    3e8e:	c1 f0       	breq	.+48     	; 0x3ec0 <_nrk_scheduler+0x37e>
    3e90:	e9 81       	ldd	r30, Y+1	; 0x01
    3e92:	fa 81       	ldd	r31, Y+2	; 0x02
    3e94:	80 81       	ld	r24, Z
    3e96:	88 23       	and	r24, r24
    3e98:	99 f0       	breq	.+38     	; 0x3ec0 <_nrk_scheduler+0x37e>
    3e9a:	81 e0       	ldi	r24, 0x01	; 1
    3e9c:	90 e0       	ldi	r25, 0x00	; 0
    3e9e:	a0 e0       	ldi	r26, 0x00	; 0
    3ea0:	b0 e0       	ldi	r27, 0x00	; 0
    3ea2:	00 90 6e 0f 	lds	r0, 0x0F6E
    3ea6:	04 c0       	rjmp	.+8      	; 0x3eb0 <_nrk_scheduler+0x36e>
    3ea8:	88 0f       	add	r24, r24
    3eaa:	99 1f       	adc	r25, r25
    3eac:	aa 1f       	adc	r26, r26
    3eae:	bb 1f       	adc	r27, r27
    3eb0:	0a 94       	dec	r0
    3eb2:	d2 f7       	brpl	.-12     	; 0x3ea8 <_nrk_scheduler+0x366>
    3eb4:	ee 81       	ldd	r30, Y+6	; 0x06
    3eb6:	ff 81       	ldd	r31, Y+7	; 0x07
    3eb8:	81 87       	std	Z+9, r24	; 0x09
    3eba:	92 87       	std	Z+10, r25	; 0x0a
    3ebc:	a3 87       	std	Z+11, r26	; 0x0b
    3ebe:	b4 87       	std	Z+12, r27	; 0x0c
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    3ec0:	ab 81       	ldd	r26, Y+3	; 0x03
    3ec2:	bc 81       	ldd	r27, Y+4	; 0x04
    3ec4:	1c 92       	st	X, r1
                nrk_task_TCB[task_ID].nw_flag=0;
    3ec6:	e9 81       	ldd	r30, Y+1	; 0x01
    3ec8:	fa 81       	ldd	r31, Y+2	; 0x02
    3eca:	10 82       	st	Z, r1
                nrk_task_TCB[task_ID].suspend_flag=0;
    3ecc:	d4 01       	movw	r26, r8
    3ece:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    3ed0:	f5 01       	movw	r30, r10
    3ed2:	84 89       	ldd	r24, Z+20	; 0x14
    3ed4:	95 89       	ldd	r25, Z+21	; 0x15
    3ed6:	ae 81       	ldd	r26, Y+6	; 0x06
    3ed8:	bf 81       	ldd	r27, Y+7	; 0x07
    3eda:	5d 96       	adiw	r26, 0x1d	; 29
    3edc:	4d 91       	ld	r20, X+
    3ede:	5d 91       	ld	r21, X+
    3ee0:	6d 91       	ld	r22, X+
    3ee2:	7c 91       	ld	r23, X
    3ee4:	90 97       	sbiw	r26, 0x20	; 32
    3ee6:	01 97       	sbiw	r24, 0x01	; 1
    3ee8:	61 f5       	brne	.+88     	; 0x3f42 <_nrk_scheduler+0x400>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    3eea:	fd 01       	movw	r30, r26
    3eec:	45 8b       	std	Z+21, r20	; 0x15
    3eee:	56 8b       	std	Z+22, r21	; 0x16
    3ef0:	67 8b       	std	Z+23, r22	; 0x17
    3ef2:	70 8f       	std	Z+24, r23	; 0x18
                    nrk_task_TCB[task_ID].task_state = READY;
    3ef4:	e2 e0       	ldi	r30, 0x02	; 2
    3ef6:	d1 01       	movw	r26, r2
    3ef8:	ec 93       	st	X, r30
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    3efa:	ee 81       	ldd	r30, Y+6	; 0x06
    3efc:	ff 81       	ldd	r31, Y+7	; 0x07
    3efe:	81 89       	ldd	r24, Z+17	; 0x11
    3f00:	92 89       	ldd	r25, Z+18	; 0x12
    3f02:	a3 89       	ldd	r26, Z+19	; 0x13
    3f04:	b4 89       	ldd	r27, Z+20	; 0x14
    3f06:	f5 01       	movw	r30, r10
    3f08:	80 83       	st	Z, r24
    3f0a:	91 83       	std	Z+1, r25	; 0x01
    3f0c:	a2 83       	std	Z+2, r26	; 0x02
    3f0e:	b3 83       	std	Z+3, r27	; 0x03
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    3f10:	ee 81       	ldd	r30, Y+6	; 0x06
    3f12:	ff 81       	ldd	r31, Y+7	; 0x07
    3f14:	81 8d       	ldd	r24, Z+25	; 0x19
    3f16:	92 8d       	ldd	r25, Z+26	; 0x1a
    3f18:	a3 8d       	ldd	r26, Z+27	; 0x1b
    3f1a:	b4 8d       	ldd	r27, Z+28	; 0x1c
    3f1c:	89 2b       	or	r24, r25
    3f1e:	8a 2b       	or	r24, r26
    3f20:	8b 2b       	or	r24, r27
    3f22:	59 f4       	brne	.+22     	; 0x3f3a <_nrk_scheduler+0x3f8>
    3f24:	2a ef       	ldi	r18, 0xFA	; 250
    3f26:	c2 2e       	mov	r12, r18
    3f28:	d1 2c       	mov	r13, r1
    3f2a:	e1 2c       	mov	r14, r1
    3f2c:	f1 2c       	mov	r15, r1
    3f2e:	d5 01       	movw	r26, r10
    3f30:	cd 92       	st	X+, r12
    3f32:	dd 92       	st	X+, r13
    3f34:	ed 92       	st	X+, r14
    3f36:	fc 92       	st	X, r15
    3f38:	13 97       	sbiw	r26, 0x03	; 3
		    nrk_add_to_readyQ(task_ID);
    3f3a:	8d 81       	ldd	r24, Y+5	; 0x05
    3f3c:	0e 94 2f 17 	call	0x2e5e	; 0x2e5e <nrk_add_to_readyQ>
    3f40:	44 c0       	rjmp	.+136    	; 0x3fca <_nrk_scheduler+0x488>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    3f42:	ee 81       	ldd	r30, Y+6	; 0x06
    3f44:	ff 81       	ldd	r31, Y+7	; 0x07
    3f46:	45 8b       	std	Z+21, r20	; 0x15
    3f48:	56 8b       	std	Z+22, r21	; 0x16
    3f4a:	67 8b       	std	Z+23, r22	; 0x17
    3f4c:	70 8f       	std	Z+24, r23	; 0x18
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    3f4e:	d5 01       	movw	r26, r10
    3f50:	54 96       	adiw	r26, 0x14	; 20
    3f52:	4d 90       	ld	r4, X+
    3f54:	5c 90       	ld	r5, X
    3f56:	55 97       	sbiw	r26, 0x15	; 21
    3f58:	b1 e0       	ldi	r27, 0x01	; 1
    3f5a:	4b 1a       	sub	r4, r27
    3f5c:	51 08       	sbc	r5, r1
    3f5e:	61 2c       	mov	r6, r1
    3f60:	71 2c       	mov	r7, r1
    3f62:	61 8d       	ldd	r22, Z+25	; 0x19
    3f64:	72 8d       	ldd	r23, Z+26	; 0x1a
    3f66:	83 8d       	ldd	r24, Z+27	; 0x1b
    3f68:	94 8d       	ldd	r25, Z+28	; 0x1c
    3f6a:	a3 01       	movw	r20, r6
    3f6c:	92 01       	movw	r18, r4
    3f6e:	0e 94 a3 27 	call	0x4f46	; 0x4f46 <__mulsi3>
    3f72:	f5 01       	movw	r30, r10
    3f74:	60 83       	st	Z, r22
    3f76:	71 83       	std	Z+1, r23	; 0x01
    3f78:	82 83       	std	Z+2, r24	; 0x02
    3f7a:	93 83       	std	Z+3, r25	; 0x03
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    3f7c:	ae 81       	ldd	r26, Y+6	; 0x06
    3f7e:	bf 81       	ldd	r27, Y+7	; 0x07
    3f80:	59 96       	adiw	r26, 0x19	; 25
    3f82:	cd 90       	ld	r12, X+
    3f84:	dd 90       	ld	r13, X+
    3f86:	ed 90       	ld	r14, X+
    3f88:	fc 90       	ld	r15, X
    3f8a:	5c 97       	sbiw	r26, 0x1c	; 28
    3f8c:	c7 01       	movw	r24, r14
    3f8e:	b6 01       	movw	r22, r12
    3f90:	0e 94 a3 27 	call	0x4f46	; 0x4f46 <__mulsi3>
    3f94:	ee 81       	ldd	r30, Y+6	; 0x06
    3f96:	ff 81       	ldd	r31, Y+7	; 0x07
    3f98:	61 8b       	std	Z+17, r22	; 0x11
    3f9a:	72 8b       	std	Z+18, r23	; 0x12
    3f9c:	83 8b       	std	Z+19, r24	; 0x13
    3f9e:	94 8b       	std	Z+20, r25	; 0x14
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    3fa0:	cd 28       	or	r12, r13
    3fa2:	ce 28       	or	r12, r14
    3fa4:	cf 28       	or	r12, r15
    3fa6:	59 f4       	brne	.+22     	; 0x3fbe <_nrk_scheduler+0x47c>
    3fa8:	9a ef       	ldi	r25, 0xFA	; 250
    3faa:	c9 2e       	mov	r12, r25
    3fac:	d1 2c       	mov	r13, r1
    3fae:	e1 2c       	mov	r14, r1
    3fb0:	f1 2c       	mov	r15, r1
    3fb2:	d5 01       	movw	r26, r10
    3fb4:	cd 92       	st	X+, r12
    3fb6:	dd 92       	st	X+, r13
    3fb8:	ed 92       	st	X+, r14
    3fba:	fc 92       	st	X, r15
    3fbc:	13 97       	sbiw	r26, 0x03	; 3
                    nrk_task_TCB[task_ID].num_periods=1;
    3fbe:	cc 24       	eor	r12, r12
    3fc0:	c3 94       	inc	r12
    3fc2:	d1 2c       	mov	r13, r1
    3fc4:	f5 01       	movw	r30, r10
    3fc6:	d5 8a       	std	Z+21, r13	; 0x15
    3fc8:	c4 8a       	std	Z+20, r12	; 0x14
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    3fca:	f5 01       	movw	r30, r10
    3fcc:	80 81       	ld	r24, Z
    3fce:	91 81       	ldd	r25, Z+1	; 0x01
    3fd0:	a2 81       	ldd	r26, Z+2	; 0x02
    3fd2:	b3 81       	ldd	r27, Z+3	; 0x03
    3fd4:	00 97       	sbiw	r24, 0x00	; 0
    3fd6:	a1 05       	cpc	r26, r1
    3fd8:	b1 05       	cpc	r27, r1
    3fda:	49 f0       	breq	.+18     	; 0x3fee <_nrk_scheduler+0x4ac>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
    3fdc:	a8 01       	movw	r20, r16
    3fde:	60 e0       	ldi	r22, 0x00	; 0
    3fe0:	70 e0       	ldi	r23, 0x00	; 0
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    3fe2:	84 17       	cp	r24, r20
    3fe4:	95 07       	cpc	r25, r21
    3fe6:	a6 07       	cpc	r26, r22
    3fe8:	b7 07       	cpc	r27, r23
    3fea:	08 f4       	brcc	.+2      	; 0x3fee <_nrk_scheduler+0x4ac>
                    nrk_task_TCB[task_ID].next_wakeup<next_wake )
            {
                // Find closest next_wake task
                next_wake=nrk_task_TCB[task_ID].next_wakeup;
    3fec:	8c 01       	movw	r16, r24
    3fee:	fd 81       	ldd	r31, Y+5	; 0x05
    3ff0:	ff 5f       	subi	r31, 0xFF	; 255
    3ff2:	fd 83       	std	Y+5, r31	; 0x05
    3ff4:	8e 81       	ldd	r24, Y+6	; 0x06
    3ff6:	9f 81       	ldd	r25, Y+7	; 0x07
    3ff8:	8b 96       	adiw	r24, 0x2b	; 43
    3ffa:	9f 83       	std	Y+7, r25	; 0x07
    3ffc:	8e 83       	std	Y+6, r24	; 0x06
    3ffe:	9b e2       	ldi	r25, 0x2B	; 43
    4000:	29 0e       	add	r2, r25
    4002:	31 1c       	adc	r3, r1
    4004:	ab e2       	ldi	r26, 0x2B	; 43
    4006:	aa 0e       	add	r10, r26
    4008:	b1 1c       	adc	r11, r1
    400a:	eb 81       	ldd	r30, Y+3	; 0x03
    400c:	fc 81       	ldd	r31, Y+4	; 0x04
    400e:	bb 96       	adiw	r30, 0x2b	; 43
    4010:	fc 83       	std	Y+4, r31	; 0x04
    4012:	eb 83       	std	Y+3, r30	; 0x03
    4014:	89 81       	ldd	r24, Y+1	; 0x01
    4016:	9a 81       	ldd	r25, Y+2	; 0x02
    4018:	8b 96       	adiw	r24, 0x2b	; 43
    401a:	9a 83       	std	Y+2, r25	; 0x02
    401c:	89 83       	std	Y+1, r24	; 0x01
    401e:	9b e2       	ldi	r25, 0x2B	; 43
    4020:	89 0e       	add	r8, r25
    4022:	91 1c       	adc	r9, r1

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4024:	ad 81       	ldd	r26, Y+5	; 0x05
    4026:	a7 30       	cpi	r26, 0x07	; 7
    4028:	09 f0       	breq	.+2      	; 0x402c <_nrk_scheduler+0x4ea>
    402a:	a8 ce       	rjmp	.-688    	; 0x3d7c <_nrk_scheduler+0x23a>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    402c:	0e 94 1e 17 	call	0x2e3c	; 0x2e3c <nrk_get_high_ready_task_ID>
    4030:	b8 2e       	mov	r11, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4032:	bb e2       	ldi	r27, 0x2B	; 43
    4034:	8b 02       	muls	r24, r27
    4036:	f0 01       	movw	r30, r0
    4038:	11 24       	eor	r1, r1
    403a:	e1 5d       	subi	r30, 0xD1	; 209
    403c:	f1 4f       	sbci	r31, 0xF1	; 241
    403e:	82 85       	ldd	r24, Z+10	; 0x0a
    4040:	80 93 80 0f 	sts	0x0F80, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4044:	f0 93 70 0f 	sts	0x0F70, r31
    4048:	e0 93 6f 0f 	sts	0x0F6F, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    404c:	bb 20       	and	r11, r11
    404e:	d9 f0       	breq	.+54     	; 0x4086 <_nrk_scheduler+0x544>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4050:	45 a1       	ldd	r20, Z+37	; 0x25
    4052:	56 a1       	ldd	r21, Z+38	; 0x26
    4054:	67 a1       	ldd	r22, Z+39	; 0x27
    4056:	70 a5       	ldd	r23, Z+40	; 0x28
    4058:	45 2b       	or	r20, r21
    405a:	46 2b       	or	r20, r22
    405c:	47 2b       	or	r20, r23
    405e:	99 f0       	breq	.+38     	; 0x4086 <_nrk_scheduler+0x544>
    4060:	45 8d       	ldd	r20, Z+29	; 0x1d
    4062:	56 8d       	ldd	r21, Z+30	; 0x1e
    4064:	67 8d       	ldd	r22, Z+31	; 0x1f
    4066:	70 a1       	ldd	r23, Z+32	; 0x20
    4068:	4a 3f       	cpi	r20, 0xFA	; 250
    406a:	51 05       	cpc	r21, r1
    406c:	61 05       	cpc	r22, r1
    406e:	71 05       	cpc	r23, r1
    4070:	50 f4       	brcc	.+20     	; 0x4086 <_nrk_scheduler+0x544>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4072:	68 01       	movw	r12, r16
    4074:	e1 2c       	mov	r14, r1
    4076:	f1 2c       	mov	r15, r1
    4078:	4c 15       	cp	r20, r12
    407a:	5d 05       	cpc	r21, r13
    407c:	6e 05       	cpc	r22, r14
    407e:	7f 05       	cpc	r23, r15
    4080:	10 f4       	brcc	.+4      	; 0x4086 <_nrk_scheduler+0x544>
                next_wake=nrk_task_TCB[task_ID].cpu_remaining;
    4082:	8a 01       	movw	r16, r20
    4084:	05 c0       	rjmp	.+10     	; 0x4090 <_nrk_scheduler+0x54e>
    }*/


//  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    4086:	0b 3f       	cpi	r16, 0xFB	; 251
    4088:	11 05       	cpc	r17, r1
    408a:	10 f0       	brcs	.+4      	; 0x4090 <_nrk_scheduler+0x54e>
    408c:	0a ef       	ldi	r16, 0xFA	; 250
    408e:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    4090:	80 93 71 0f 	sts	0x0F71, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    4094:	f0 93 7f 0f 	sts	0x0F7F, r31
    4098:	e0 93 7e 0f 	sts	0x0F7E, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    409c:	00 93 56 0d 	sts	0x0D56, r16

    // Maybe the signals are triggering this problem?
    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    40a0:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    40a4:	28 2f       	mov	r18, r24
    40a6:	30 e0       	ldi	r19, 0x00	; 0
    40a8:	2f 5f       	subi	r18, 0xFF	; 255
    40aa:	3f 4f       	sbci	r19, 0xFF	; 255
    40ac:	20 17       	cp	r18, r16
    40ae:	31 07       	cpc	r19, r17
    40b0:	40 f0       	brcs	.+16     	; 0x40c2 <_nrk_scheduler+0x580>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    40b2:	0e 94 c5 22 	call	0x458a	; 0x458a <_nrk_os_timer_get>
    40b6:	08 2f       	mov	r16, r24
    40b8:	10 e0       	ldi	r17, 0x00	; 0
    40ba:	0e 5f       	subi	r16, 0xFE	; 254
    40bc:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    40be:	00 93 56 0d 	sts	0x0D56, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    40c2:	b1 10       	cpse	r11, r1
    40c4:	10 92 72 0f 	sts	0x0F72, r1

    _nrk_set_next_wakeup(next_wake);
    40c8:	80 2f       	mov	r24, r16
    40ca:	0e 94 63 22 	call	0x44c6	; 0x44c6 <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    40ce:	0e 94 fa 25 	call	0x4bf4	; 0x4bf4 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();

}
    40d2:	27 96       	adiw	r28, 0x07	; 7
    40d4:	0f b6       	in	r0, 0x3f	; 63
    40d6:	f8 94       	cli
    40d8:	de bf       	out	0x3e, r29	; 62
    40da:	0f be       	out	0x3f, r0	; 63
    40dc:	cd bf       	out	0x3d, r28	; 61
    40de:	df 91       	pop	r29
    40e0:	cf 91       	pop	r28
    40e2:	1f 91       	pop	r17
    40e4:	0f 91       	pop	r16
    40e6:	ff 90       	pop	r15
    40e8:	ef 90       	pop	r14
    40ea:	df 90       	pop	r13
    40ec:	cf 90       	pop	r12
    40ee:	bf 90       	pop	r11
    40f0:	af 90       	pop	r10
    40f2:	9f 90       	pop	r9
    40f4:	8f 90       	pop	r8
    40f6:	7f 90       	pop	r7
    40f8:	6f 90       	pop	r6
    40fa:	5f 90       	pop	r5
    40fc:	4f 90       	pop	r4
    40fe:	3f 90       	pop	r3
    4100:	2f 90       	pop	r2
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
#endif
    nrk_stack_pointer_restore();
    //nrk_int_enable();
    nrk_start_high_ready_task();
    4102:	0c 94 05 26 	jmp	0x4c0a	; 0x4c0a <nrk_start_high_ready_task>

00004106 <nrk_register_driver>:
 *
 */

int8_t nrk_register_driver(void *devicemanager,uint8_t dev_index)
{
    if(_nrk_driver_count<NRK_MAX_DRIVER_CNT)
    4106:	40 91 aa 0f 	lds	r20, 0x0FAA
    410a:	14 16       	cp	r1, r20
    410c:	94 f0       	brlt	.+36     	; 0x4132 <nrk_register_driver+0x2c>
    {
        nrk_drivers[_nrk_driver_count].dev_id=dev_index;
    410e:	54 e0       	ldi	r21, 0x04	; 4
    4110:	45 02       	muls	r20, r21
    4112:	90 01       	movw	r18, r0
    4114:	11 24       	eor	r1, r1
    4116:	f9 01       	movw	r30, r18
    4118:	e5 55       	subi	r30, 0x55	; 85
    411a:	f0 4f       	sbci	r31, 0xF0	; 240
    411c:	60 83       	st	Z, r22
        nrk_drivers[_nrk_driver_count].devicemanager=(void*)devicemanager;
    411e:	f9 01       	movw	r30, r18
    4120:	e3 55       	subi	r30, 0x53	; 83
    4122:	f0 4f       	sbci	r31, 0xF0	; 240
    4124:	91 83       	std	Z+1, r25	; 0x01
    4126:	80 83       	st	Z, r24
        _nrk_driver_count++;
    4128:	4f 5f       	subi	r20, 0xFF	; 255
    412a:	40 93 aa 0f 	sts	0x0FAA, r20
        return NRK_OK;
    412e:	81 e0       	ldi	r24, 0x01	; 1
    4130:	08 95       	ret
    }
    else
        return NRK_ERROR;
    4132:	8f ef       	ldi	r24, 0xFF	; 255
}
    4134:	08 95       	ret

00004136 <nrk_open>:


int8_t nrk_open(uint8_t dev_index,uint8_t opt)
{
    4136:	0f 93       	push	r16
    4138:	1f 93       	push	r17
    413a:	cf 93       	push	r28
    413c:	df 93       	push	r29
    413e:	06 2f       	mov	r16, r22
    uint8_t cnt;

    for(cnt=0; cnt<_nrk_driver_count; cnt++)
    4140:	40 91 aa 0f 	lds	r20, 0x0FAA
    4144:	55 27       	eor	r21, r21
    4146:	47 fd       	sbrc	r20, 7
    4148:	50 95       	com	r21
    414a:	10 e0       	ldi	r17, 0x00	; 0
    {
        if(nrk_drivers[cnt].dev_id==dev_index)
    414c:	e8 2f       	mov	r30, r24
    414e:	f0 e0       	ldi	r31, 0x00	; 0

int8_t nrk_open(uint8_t dev_index,uint8_t opt)
{
    uint8_t cnt;

    for(cnt=0; cnt<_nrk_driver_count; cnt++)
    4150:	21 2f       	mov	r18, r17
    4152:	30 e0       	ldi	r19, 0x00	; 0
    4154:	24 17       	cp	r18, r20
    4156:	35 07       	cpc	r19, r21
    4158:	8c f5       	brge	.+98     	; 0x41bc <nrk_open+0x86>
    {
        if(nrk_drivers[cnt].dev_id==dev_index)
    415a:	e9 01       	movw	r28, r18
    415c:	cc 0f       	add	r28, r28
    415e:	dd 1f       	adc	r29, r29
    4160:	cc 0f       	add	r28, r28
    4162:	dd 1f       	adc	r29, r29
    4164:	de 01       	movw	r26, r28
    4166:	a5 55       	subi	r26, 0x55	; 85
    4168:	b0 4f       	sbci	r27, 0xF0	; 240
    416a:	8c 91       	ld	r24, X
    416c:	99 27       	eor	r25, r25
    416e:	87 fd       	sbrc	r24, 7
    4170:	90 95       	com	r25
    4172:	8e 17       	cp	r24, r30
    4174:	9f 07       	cpc	r25, r31
    4176:	01 f5       	brne	.+64     	; 0x41b8 <nrk_open+0x82>
        {
            if(nrk_driver_init[cnt]==WAS_NOT_OPEN)
    4178:	f9 01       	movw	r30, r18
    417a:	e1 55       	subi	r30, 0x51	; 81
    417c:	f0 4f       	sbci	r31, 0xF0	; 240
    417e:	80 81       	ld	r24, Z
    4180:	81 11       	cpse	r24, r1
    4182:	0e c0       	rjmp	.+28     	; 0x41a0 <nrk_open+0x6a>
            {
                // Only call init the first time driver is opened
                nrk_driver_init[cnt]=WAS_OPEN;
    4184:	81 e0       	ldi	r24, 0x01	; 1
    4186:	80 83       	st	Z, r24
                nrk_drivers[cnt].devicemanager(INIT,opt,NULL,0);
    4188:	fe 01       	movw	r30, r28
    418a:	e3 55       	subi	r30, 0x53	; 83
    418c:	f0 4f       	sbci	r31, 0xF0	; 240
    418e:	01 90       	ld	r0, Z+
    4190:	f0 81       	ld	r31, Z
    4192:	e0 2d       	mov	r30, r0
    4194:	20 e0       	ldi	r18, 0x00	; 0
    4196:	40 e0       	ldi	r20, 0x00	; 0
    4198:	50 e0       	ldi	r21, 0x00	; 0
    419a:	60 2f       	mov	r22, r16
    419c:	80 e0       	ldi	r24, 0x00	; 0
    419e:	09 95       	icall
            }
            nrk_drivers[cnt].devicemanager(OPEN,opt,NULL,0);		// pdiener: Why can I open devices more than once???
    41a0:	c3 55       	subi	r28, 0x53	; 83
    41a2:	d0 4f       	sbci	r29, 0xF0	; 240
    41a4:	e8 81       	ld	r30, Y
    41a6:	f9 81       	ldd	r31, Y+1	; 0x01
    41a8:	20 e0       	ldi	r18, 0x00	; 0
    41aa:	40 e0       	ldi	r20, 0x00	; 0
    41ac:	50 e0       	ldi	r21, 0x00	; 0
    41ae:	60 2f       	mov	r22, r16
    41b0:	81 e0       	ldi	r24, 0x01	; 1
    41b2:	09 95       	icall
            return cnt;
    41b4:	81 2f       	mov	r24, r17
    41b6:	03 c0       	rjmp	.+6      	; 0x41be <nrk_open+0x88>

int8_t nrk_open(uint8_t dev_index,uint8_t opt)
{
    uint8_t cnt;

    for(cnt=0; cnt<_nrk_driver_count; cnt++)
    41b8:	1f 5f       	subi	r17, 0xFF	; 255
    41ba:	ca cf       	rjmp	.-108    	; 0x4150 <nrk_open+0x1a>
            nrk_drivers[cnt].devicemanager(OPEN,opt,NULL,0);		// pdiener: Why can I open devices more than once???
            return cnt;
        }
    }

    return NRK_ERROR;
    41bc:	8f ef       	ldi	r24, 0xFF	; 255
}
    41be:	df 91       	pop	r29
    41c0:	cf 91       	pop	r28
    41c2:	1f 91       	pop	r17
    41c4:	0f 91       	pop	r16
    41c6:	08 95       	ret

000041c8 <nrk_close>:

int8_t nrk_close(uint8_t dev_fd)
{
    uint8_t error;

    if(dev_fd>_nrk_driver_count)
    41c8:	e8 2f       	mov	r30, r24
    41ca:	f0 e0       	ldi	r31, 0x00	; 0
    41cc:	80 91 aa 0f 	lds	r24, 0x0FAA
    41d0:	99 27       	eor	r25, r25
    41d2:	87 fd       	sbrc	r24, 7
    41d4:	90 95       	com	r25
    41d6:	8e 17       	cp	r24, r30
    41d8:	9f 07       	cpc	r25, r31
    41da:	7c f0       	brlt	.+30     	; 0x41fa <nrk_close+0x32>
    {
        _nrk_errno_set(1);  // invalid device
        return NRK_ERROR;
    }

    error=nrk_drivers[dev_fd].devicemanager(CLOSE,0,NULL,0);
    41dc:	ee 0f       	add	r30, r30
    41de:	ff 1f       	adc	r31, r31
    41e0:	ee 0f       	add	r30, r30
    41e2:	ff 1f       	adc	r31, r31
    41e4:	e3 55       	subi	r30, 0x53	; 83
    41e6:	f0 4f       	sbci	r31, 0xF0	; 240
    41e8:	01 90       	ld	r0, Z+
    41ea:	f0 81       	ld	r31, Z
    41ec:	e0 2d       	mov	r30, r0
    41ee:	20 e0       	ldi	r18, 0x00	; 0
    41f0:	40 e0       	ldi	r20, 0x00	; 0
    41f2:	50 e0       	ldi	r21, 0x00	; 0
    41f4:	60 e0       	ldi	r22, 0x00	; 0
    41f6:	82 e0       	ldi	r24, 0x02	; 2
    41f8:	09 94       	ijmp
{
    uint8_t error;

    if(dev_fd>_nrk_driver_count)
    {
        _nrk_errno_set(1);  // invalid device
    41fa:	81 e0       	ldi	r24, 0x01	; 1
    41fc:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
// Do we need to do init on a second reopen?
//if(!error)
//	driver_record_init[dev_fd]=0;

    return error;
}
    4200:	8f ef       	ldi	r24, 0xFF	; 255
    4202:	08 95       	ret

00004204 <nrk_write>:


int8_t nrk_write(uint8_t dev_fd,uint8_t *buffer, uint8_t size)
{
    4204:	24 2f       	mov	r18, r20
    if(dev_fd>_nrk_driver_count)
    4206:	e8 2f       	mov	r30, r24
    4208:	f0 e0       	ldi	r31, 0x00	; 0
    420a:	80 91 aa 0f 	lds	r24, 0x0FAA
    420e:	99 27       	eor	r25, r25
    4210:	87 fd       	sbrc	r24, 7
    4212:	90 95       	com	r25
    4214:	8e 17       	cp	r24, r30
    4216:	9f 07       	cpc	r25, r31
    4218:	6c f0       	brlt	.+26     	; 0x4234 <nrk_write+0x30>
    {
        _nrk_errno_set(1);  // invalid device
        return NRK_ERROR;
    }

    return nrk_drivers[dev_fd].devicemanager(WRITE,0,buffer,size);
    421a:	ee 0f       	add	r30, r30
    421c:	ff 1f       	adc	r31, r31
    421e:	ee 0f       	add	r30, r30
    4220:	ff 1f       	adc	r31, r31
    4222:	e3 55       	subi	r30, 0x53	; 83
    4224:	f0 4f       	sbci	r31, 0xF0	; 240
    4226:	01 90       	ld	r0, Z+
    4228:	f0 81       	ld	r31, Z
    422a:	e0 2d       	mov	r30, r0
    422c:	ab 01       	movw	r20, r22
    422e:	60 e0       	ldi	r22, 0x00	; 0
    4230:	86 e0       	ldi	r24, 0x06	; 6
    4232:	09 94       	ijmp

int8_t nrk_write(uint8_t dev_fd,uint8_t *buffer, uint8_t size)
{
    if(dev_fd>_nrk_driver_count)
    {
        _nrk_errno_set(1);  // invalid device
    4234:	81 e0       	ldi	r24, 0x01	; 1
    4236:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
        return NRK_ERROR;
    }

    return nrk_drivers[dev_fd].devicemanager(WRITE,0,buffer,size);

}
    423a:	8f ef       	ldi	r24, 0xFF	; 255
    423c:	08 95       	ret

0000423e <nrk_read>:

int8_t nrk_read(uint8_t dev_fd,uint8_t *buffer,uint8_t size)
{
    423e:	24 2f       	mov	r18, r20
    if(dev_fd>_nrk_driver_count)
    4240:	e8 2f       	mov	r30, r24
    4242:	f0 e0       	ldi	r31, 0x00	; 0
    4244:	80 91 aa 0f 	lds	r24, 0x0FAA
    4248:	99 27       	eor	r25, r25
    424a:	87 fd       	sbrc	r24, 7
    424c:	90 95       	com	r25
    424e:	8e 17       	cp	r24, r30
    4250:	9f 07       	cpc	r25, r31
    4252:	6c f0       	brlt	.+26     	; 0x426e <nrk_read+0x30>
    {
        _nrk_errno_set(1);  // invalid device
        return NRK_ERROR;
    }

    return nrk_drivers[dev_fd].devicemanager(READ,0,buffer,size);
    4254:	ee 0f       	add	r30, r30
    4256:	ff 1f       	adc	r31, r31
    4258:	ee 0f       	add	r30, r30
    425a:	ff 1f       	adc	r31, r31
    425c:	e3 55       	subi	r30, 0x53	; 83
    425e:	f0 4f       	sbci	r31, 0xF0	; 240
    4260:	01 90       	ld	r0, Z+
    4262:	f0 81       	ld	r31, Z
    4264:	e0 2d       	mov	r30, r0
    4266:	ab 01       	movw	r20, r22
    4268:	60 e0       	ldi	r22, 0x00	; 0
    426a:	85 e0       	ldi	r24, 0x05	; 5
    426c:	09 94       	ijmp

int8_t nrk_read(uint8_t dev_fd,uint8_t *buffer,uint8_t size)
{
    if(dev_fd>_nrk_driver_count)
    {
        _nrk_errno_set(1);  // invalid device
    426e:	81 e0       	ldi	r24, 0x01	; 1
    4270:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
        return NRK_ERROR;
    }

    return nrk_drivers[dev_fd].devicemanager(READ,0,buffer,size);

}
    4274:	8f ef       	ldi	r24, 0xFF	; 255
    4276:	08 95       	ret

00004278 <nrk_set_status>:
/*if key is 0 then assumed to create a frequency setting*/
int8_t nrk_set_status(uint8_t dev_fd,uint8_t key,uint8_t value)
{
    4278:	24 2f       	mov	r18, r20
    if(dev_fd<0 || dev_fd>_nrk_driver_count)
    427a:	e8 2f       	mov	r30, r24
    427c:	f0 e0       	ldi	r31, 0x00	; 0
    427e:	80 91 aa 0f 	lds	r24, 0x0FAA
    4282:	99 27       	eor	r25, r25
    4284:	87 fd       	sbrc	r24, 7
    4286:	90 95       	com	r25
    4288:	8e 17       	cp	r24, r30
    428a:	9f 07       	cpc	r25, r31
    428c:	6c f0       	brlt	.+26     	; 0x42a8 <nrk_set_status+0x30>
    {
        _nrk_errno_set(1);  // invalid device
        return NRK_ERROR;
    }
    return nrk_drivers[dev_fd].devicemanager(SET_STATUS,key,NULL,value);
    428e:	ee 0f       	add	r30, r30
    4290:	ff 1f       	adc	r31, r31
    4292:	ee 0f       	add	r30, r30
    4294:	ff 1f       	adc	r31, r31
    4296:	e3 55       	subi	r30, 0x53	; 83
    4298:	f0 4f       	sbci	r31, 0xF0	; 240
    429a:	01 90       	ld	r0, Z+
    429c:	f0 81       	ld	r31, Z
    429e:	e0 2d       	mov	r30, r0
    42a0:	40 e0       	ldi	r20, 0x00	; 0
    42a2:	50 e0       	ldi	r21, 0x00	; 0
    42a4:	84 e0       	ldi	r24, 0x04	; 4
    42a6:	09 94       	ijmp
/*if key is 0 then assumed to create a frequency setting*/
int8_t nrk_set_status(uint8_t dev_fd,uint8_t key,uint8_t value)
{
    if(dev_fd<0 || dev_fd>_nrk_driver_count)
    {
        _nrk_errno_set(1);  // invalid device
    42a8:	81 e0       	ldi	r24, 0x01	; 1
    42aa:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
        return NRK_ERROR;
    }
    return nrk_drivers[dev_fd].devicemanager(SET_STATUS,key,NULL,value);
}
    42ae:	8f ef       	ldi	r24, 0xFF	; 255
    42b0:	08 95       	ret

000042b2 <nrk_get_status>:

int8_t nrk_get_status(uint8_t dev_fd,uint8_t key)
{
    if(dev_fd>_nrk_driver_count)
    42b2:	e8 2f       	mov	r30, r24
    42b4:	f0 e0       	ldi	r31, 0x00	; 0
    42b6:	80 91 aa 0f 	lds	r24, 0x0FAA
    42ba:	99 27       	eor	r25, r25
    42bc:	87 fd       	sbrc	r24, 7
    42be:	90 95       	com	r25
    42c0:	8e 17       	cp	r24, r30
    42c2:	9f 07       	cpc	r25, r31
    42c4:	74 f0       	brlt	.+28     	; 0x42e2 <nrk_get_status+0x30>
    {
        _nrk_errno_set(1);  // invalid device
        return NRK_ERROR;
    }

    return nrk_drivers[dev_fd].devicemanager(GET_STATUS,key,NULL,0);
    42c6:	ee 0f       	add	r30, r30
    42c8:	ff 1f       	adc	r31, r31
    42ca:	ee 0f       	add	r30, r30
    42cc:	ff 1f       	adc	r31, r31
    42ce:	e3 55       	subi	r30, 0x53	; 83
    42d0:	f0 4f       	sbci	r31, 0xF0	; 240
    42d2:	01 90       	ld	r0, Z+
    42d4:	f0 81       	ld	r31, Z
    42d6:	e0 2d       	mov	r30, r0
    42d8:	20 e0       	ldi	r18, 0x00	; 0
    42da:	40 e0       	ldi	r20, 0x00	; 0
    42dc:	50 e0       	ldi	r21, 0x00	; 0
    42de:	83 e0       	ldi	r24, 0x03	; 3
    42e0:	09 94       	ijmp

int8_t nrk_get_status(uint8_t dev_fd,uint8_t key)
{
    if(dev_fd>_nrk_driver_count)
    {
        _nrk_errno_set(1);  // invalid device
    42e2:	81 e0       	ldi	r24, 0x01	; 1
    42e4:	0e 94 79 11 	call	0x22f2	; 0x22f2 <_nrk_errno_set>
        return NRK_ERROR;
    }

    return nrk_drivers[dev_fd].devicemanager(GET_STATUS,key,NULL,0);
}
    42e8:	8f ef       	ldi	r24, 0xFF	; 255
    42ea:	08 95       	ret

000042ec <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
        NOP();
    } while (--timeout);
    4304:	01 97       	sbiw	r24, 0x01	; 1
    4306:	00 97       	sbiw	r24, 0x00	; 0
    4308:	89 f7       	brne	.-30     	; 0x42ec <nrk_spin_wait_us>

}
    430a:	08 95       	ret

0000430c <_nrk_precision_os_timer_stop>:
  _nrk_time_trigger=0;
}

void _nrk_precision_os_timer_stop()
{
  TCCR5B=0; // no clock
    430c:	10 92 21 01 	sts	0x0121, r1
    4310:	08 95       	ret

00004312 <_nrk_precision_os_timer_start>:

void _nrk_precision_os_timer_start()
{
  // Set timer 5 to count up to the number of timer 5 ticks per OS tick and then reset to 0
  // Whenever you read it, this should indicate the offset into the OS tick
  TCCR5B=BM(WGM52) | BM(CS50);  // clk I/O no prescale, CTC match on OCR5A
    4312:	89 e0       	ldi	r24, 0x09	; 9
    4314:	80 93 21 01 	sts	0x0121, r24
  OCR5A=PRECISION_TICKS_PER_TICK;  // Reset to 0 each tick...
    4318:	8d e8       	ldi	r24, 0x8D	; 141
    431a:	9c e3       	ldi	r25, 0x3C	; 60
    431c:	90 93 29 01 	sts	0x0129, r25
    4320:	80 93 28 01 	sts	0x0128, r24
    4324:	08 95       	ret

00004326 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    4326:	10 92 25 01 	sts	0x0125, r1
    432a:	10 92 24 01 	sts	0x0124, r1
    432e:	08 95       	ret

00004330 <_nrk_precision_os_timer_get>:
}

inline uint16_t _nrk_precision_os_timer_get()
{
    4330:	cf 93       	push	r28
    4332:	df 93       	push	r29
    4334:	00 d0       	rcall	.+0      	; 0x4336 <_nrk_precision_os_timer_get+0x6>
    4336:	cd b7       	in	r28, 0x3d	; 61
    4338:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  tmp=TCNT5;
    433a:	80 91 24 01 	lds	r24, 0x0124
    433e:	90 91 25 01 	lds	r25, 0x0125
    4342:	9a 83       	std	Y+2, r25	; 0x02
    4344:	89 83       	std	Y+1, r24	; 0x01
  
  return tmp;
    4346:	89 81       	ldd	r24, Y+1	; 0x01
    4348:	9a 81       	ldd	r25, Y+2	; 0x02
}
    434a:	0f 90       	pop	r0
    434c:	0f 90       	pop	r0
    434e:	df 91       	pop	r29
    4350:	cf 91       	pop	r28
    4352:	08 95       	ret

00004354 <_nrk_high_speed_timer_stop>:

void _nrk_high_speed_timer_stop()
{
  TCCR1B=0;  // no clock 
    4354:	10 92 81 00 	sts	0x0081, r1
    4358:	08 95       	ret

0000435a <_nrk_high_speed_timer_start>:
}

void _nrk_high_speed_timer_start()
{
  TCCR1B=BM(CS10);  // clk I/O no prescaler 
    435a:	81 e0       	ldi	r24, 0x01	; 1
    435c:	80 93 81 00 	sts	0x0081, r24
    4360:	08 95       	ret

00004362 <_nrk_high_speed_timer_reset>:

void _nrk_high_speed_timer_reset()
{
//  nrk_int_disable();
  //SFIOR |= BM(PSR321);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    4362:	83 b5       	in	r24, 0x23	; 35
    4364:	81 60       	ori	r24, 0x01	; 1
    4366:	83 bd       	out	0x23, r24	; 35
  TCNT1=0;
    4368:	10 92 85 00 	sts	0x0085, r1
    436c:	10 92 84 00 	sts	0x0084, r1
    4370:	08 95       	ret

00004372 <_nrk_high_speed_timer_get>:
ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4372:	cf 93       	push	r28
    4374:	df 93       	push	r29
    4376:	00 d0       	rcall	.+0      	; 0x4378 <_nrk_high_speed_timer_get+0x6>
    4378:	cd b7       	in	r28, 0x3d	; 61
    437a:	de b7       	in	r29, 0x3e	; 62
volatile uint16_t tmp;
  //nrk_int_disable();
  tmp=TCNT1;
    437c:	80 91 84 00 	lds	r24, 0x0084
    4380:	90 91 85 00 	lds	r25, 0x0085
    4384:	9a 83       	std	Y+2, r25	; 0x02
    4386:	89 83       	std	Y+1, r24	; 0x01
  //nrk_int_enable();
  return tmp;
    4388:	89 81       	ldd	r24, Y+1	; 0x01
    438a:	9a 81       	ldd	r25, Y+2	; 0x02
}
    438c:	0f 90       	pop	r0
    438e:	0f 90       	pop	r0
    4390:	df 91       	pop	r29
    4392:	cf 91       	pop	r28
    4394:	08 95       	ret

00004396 <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4396:	cf 92       	push	r12
    4398:	df 92       	push	r13
    439a:	ef 92       	push	r14
    439c:	ff 92       	push	r15
    439e:	cf 93       	push	r28
    43a0:	df 93       	push	r29
uint32_t tmp;

// Adjust for 16MHz clock
// Copy into tmp to avoid overflow problem
tmp=start*2;
    43a2:	ec 01       	movw	r28, r24
    43a4:	cc 0f       	add	r28, r28
    43a6:	dd 1f       	adc	r29, r29
if(tmp>65400) start=0;
    43a8:	c9 37       	cpi	r28, 0x79	; 121
    43aa:	8f ef       	ldi	r24, 0xFF	; 255
    43ac:	d8 07       	cpc	r29, r24
    43ae:	10 f0       	brcs	.+4      	; 0x43b4 <nrk_high_speed_timer_wait+0x1e>
    43b0:	c0 e0       	ldi	r28, 0x00	; 0
    43b2:	d0 e0       	ldi	r29, 0x00	; 0
else start=tmp;
tmp=(uint32_t)start+(uint32_t)ticks;
    43b4:	6b 01       	movw	r12, r22
    43b6:	e1 2c       	mov	r14, r1
    43b8:	f1 2c       	mov	r15, r1
    43ba:	cc 0e       	add	r12, r28
    43bc:	dd 1e       	adc	r13, r29
    43be:	e1 1c       	adc	r14, r1
    43c0:	f1 1c       	adc	r15, r1
if(tmp>65536) 
    43c2:	81 e0       	ldi	r24, 0x01	; 1
    43c4:	c8 16       	cp	r12, r24
    43c6:	d1 04       	cpc	r13, r1
    43c8:	e8 06       	cpc	r14, r24
    43ca:	f1 04       	cpc	r15, r1
    43cc:	40 f0       	brcs	.+16     	; 0x43de <nrk_high_speed_timer_wait+0x48>
	{
	tmp-=65536;
    43ce:	81 e0       	ldi	r24, 0x01	; 1
    43d0:	e8 1a       	sub	r14, r24
    43d2:	f1 08       	sbc	r15, r1
	do{}while(_nrk_high_speed_timer_get()>start);
    43d4:	0e 94 b9 21 	call	0x4372	; 0x4372 <_nrk_high_speed_timer_get>
    43d8:	c8 17       	cp	r28, r24
    43da:	d9 07       	cpc	r29, r25
    43dc:	d8 f3       	brcs	.-10     	; 0x43d4 <nrk_high_speed_timer_wait+0x3e>
	}

ticks=tmp;
do{}while(_nrk_high_speed_timer_get()<ticks);
    43de:	0e 94 b9 21 	call	0x4372	; 0x4372 <_nrk_high_speed_timer_get>
    43e2:	8c 15       	cp	r24, r12
    43e4:	9d 05       	cpc	r25, r13
    43e6:	d8 f3       	brcs	.-10     	; 0x43de <nrk_high_speed_timer_wait+0x48>
}
    43e8:	df 91       	pop	r29
    43ea:	cf 91       	pop	r28
    43ec:	ff 90       	pop	r15
    43ee:	ef 90       	pop	r14
    43f0:	df 90       	pop	r13
    43f2:	cf 90       	pop	r12
    43f4:	08 95       	ret

000043f6 <_nrk_os_timer_stop>:
  return tmp;
}

inline void _nrk_os_timer_stop()
{
  TCCR2B=0;  // stop timer 
    43f6:	10 92 b1 00 	sts	0x00B1, r1
  TIMSK2 &=  ~BM(OCIE2A) ;
    43fa:	e0 e7       	ldi	r30, 0x70	; 112
    43fc:	f0 e0       	ldi	r31, 0x00	; 0
    43fe:	80 81       	ld	r24, Z
    4400:	8d 7f       	andi	r24, 0xFD	; 253
    4402:	80 83       	st	Z, r24
  //TIMSK2 &=  ~BM(OCIE2B) ;
  TIMSK2 &=  ~BM(TOIE2) ;
    4404:	80 81       	ld	r24, Z
    4406:	8e 7f       	andi	r24, 0xFE	; 254
    4408:	80 83       	st	Z, r24
    440a:	08 95       	ret

0000440c <_nrk_os_timer_set>:
}

inline void _nrk_os_timer_set(uint8_t v)
{
TCNT2=v;
    440c:	80 93 b2 00 	sts	0x00B2, r24
    4410:	08 95       	ret

00004412 <_nrk_os_timer_start>:
   
inline void _nrk_os_timer_start()
{
  //GTCCR |= BM(PSRASY);              // reset prescaler
  //TCNT2 = 0;                  // reset counter
  TIMSK2 |=   BM(OCIE2A)| BM(TOIE2);// | BM(OCIE2B);//| BM(TICIE1);    // Enable interrupt
    4412:	e0 e7       	ldi	r30, 0x70	; 112
    4414:	f0 e0       	ldi	r31, 0x00	; 0
    4416:	80 81       	ld	r24, Z
    4418:	83 60       	ori	r24, 0x03	; 3
    441a:	80 83       	st	Z, r24
  TCCR2B = BM(CS21) | BM(CS20); //|     // reset counter on interrupt, set divider to 128
    441c:	83 e0       	ldi	r24, 0x03	; 3
    441e:	80 93 b1 00 	sts	0x00B1, r24
    4422:	08 95       	ret

00004424 <_nrk_os_timer_reset>:
}

inline void _nrk_os_timer_reset()
{

    GTCCR |= BM(PSRASY);              // reset prescaler
    4424:	83 b5       	in	r24, 0x23	; 35
    4426:	82 60       	ori	r24, 0x02	; 2
    4428:	83 bd       	out	0x23, r24	; 35
    TCNT2 = 0;                  // reset counter
    442a:	10 92 b2 00 	sts	0x00B2, r1
    _nrk_time_trigger=0;
    442e:	10 92 20 05 	sts	0x0520, r1
    _nrk_prev_timer_val=0;
    4432:	10 92 56 0d 	sts	0x0D56, r1
    4436:	08 95       	ret

00004438 <_nrk_setup_timer>:
    } while (--timeout);

}


void _nrk_setup_timer() {
    4438:	cf 93       	push	r28
    443a:	df 93       	push	r29
  _nrk_prev_timer_val=254;
    443c:	8e ef       	ldi	r24, 0xFE	; 254
    443e:	80 93 56 0d 	sts	0x0D56, r24
 
// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
  ASSR = BM(AS2);
    4442:	80 e2       	ldi	r24, 0x20	; 32
    4444:	80 93 b6 00 	sts	0x00B6, r24
  OCR2A = _nrk_prev_timer_val;
    4448:	80 91 56 0d 	lds	r24, 0x0D56
    444c:	80 93 b3 00 	sts	0x00B3, r24
  //OCR2B = 2;
  TIFR2 =   BM(OCF2A) | BM(TOV2); //| BM(OCF2B2) ;       // Clear interrupt flag
    4450:	83 e0       	ldi	r24, 0x03	; 3
    4452:	87 bb       	out	0x17, r24	; 23
  TCCR2A = BM(WGM21);
    4454:	92 e0       	ldi	r25, 0x02	; 2
    4456:	90 93 b0 00 	sts	0x00B0, r25
  TCCR2B = BM(CS21) | BM(CS20); //|      // reset counter on interrupt, set divider to 128
    445a:	80 93 b1 00 	sts	0x00B1, r24
  GTCCR |= BM(PSRASY);              // reset prescaler
    445e:	93 b5       	in	r25, 0x23	; 35
    4460:	92 60       	ori	r25, 0x02	; 2
    4462:	93 bd       	out	0x23, r25	; 35
   // Clear interrupt flag
  TIFR2 =   BM(OCF2A) | BM(TOV2);    
    4464:	87 bb       	out	0x17, r24	; 23
  // reset counter on interrupt, set divider to 128
  TCCR0A = BM(WGM01) | BM(CS01) | BM(CS00); 
    4466:	84 bd       	out	0x24, r24	; 36
  // reset prescaler
  //GTCCR |= TSM;              
  GTCCR |= BM(PSRASY);              // reset prescaler
    4468:	83 b5       	in	r24, 0x23	; 35
    446a:	82 60       	ori	r24, 0x02	; 2
    446c:	83 bd       	out	0x23, r24	; 35

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR1A=0;  
    446e:	10 92 80 00 	sts	0x0080, r1
  TCCR1B=BM(CS10);  // clk I/O no prescale
    4472:	81 e0       	ldi	r24, 0x01	; 1
    4474:	80 93 81 00 	sts	0x0081, r24
  TCNT1=0;  // 16 bit
    4478:	10 92 85 00 	sts	0x0085, r1
    447c:	10 92 84 00 	sts	0x0084, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    4480:	83 b5       	in	r24, 0x23	; 35
    4482:	82 60       	ori	r24, 0x02	; 2
    4484:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    4486:	83 b5       	in	r24, 0x23	; 35
    4488:	81 60       	ori	r24, 0x01	; 1
    448a:	83 bd       	out	0x23, r24	; 35

// Timer 5 High Precision Time Sync Timer
// No interrupt, prescaler 1, Normal Operation
  TCCR5A=0;
    448c:	10 92 20 01 	sts	0x0120, r1
  //TIFR5=0; // Clear interrupt flags
  //TIMSK5=BM(TOIE5); // Overflow interrupt enable
  TCNT5=0;  // 16 bit
    4490:	c4 e2       	ldi	r28, 0x24	; 36
    4492:	d1 e0       	ldi	r29, 0x01	; 1
    4494:	19 82       	std	Y+1, r1	; 0x01
    4496:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
    4498:	83 b5       	in	r24, 0x23	; 35
    449a:	82 60       	ori	r24, 0x02	; 2
    449c:	83 bd       	out	0x23, r24	; 35
  GTCCR |= BM(PSRSYNC);              // reset prescaler
    449e:	83 b5       	in	r24, 0x23	; 35
    44a0:	81 60       	ori	r24, 0x01	; 1
    44a2:	83 bd       	out	0x23, r24	; 35

  _nrk_os_timer_reset();
    44a4:	0e 94 12 22 	call	0x4424	; 0x4424 <_nrk_os_timer_reset>
}

void _nrk_precision_os_timer_reset()
{
  //GTCCR |= BM(PSRSYNC);              // reset prescaler
  TCNT5=0;  // 16 bit
    44a8:	19 82       	std	Y+1, r1	; 0x01
    44aa:	18 82       	st	Y, r1
  GTCCR |= BM(PSRASY);              // reset prescaler
  GTCCR |= BM(PSRSYNC);              // reset prescaler

  _nrk_os_timer_reset();
  _nrk_precision_os_timer_reset();
  _nrk_os_timer_start();
    44ac:	0e 94 09 22 	call	0x4412	; 0x4412 <_nrk_os_timer_start>
  _nrk_precision_os_timer_start();
    44b0:	0e 94 89 21 	call	0x4312	; 0x4312 <_nrk_precision_os_timer_start>
  _nrk_time_trigger=0;
    44b4:	10 92 20 05 	sts	0x0520, r1
}
    44b8:	df 91       	pop	r29
    44ba:	cf 91       	pop	r28
    44bc:	08 95       	ret

000044be <_nrk_get_next_wakeup>:
}


uint8_t _nrk_get_next_wakeup()
{
	return (uint8_t)(OCR2A+1);
    44be:	80 91 b3 00 	lds	r24, 0x00B3
}
    44c2:	8f 5f       	subi	r24, 0xFF	; 255
    44c4:	08 95       	ret

000044c6 <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
   OCR2A = nw-1;
    44c6:	81 50       	subi	r24, 0x01	; 1
    44c8:	80 93 b3 00 	sts	0x00B3, r24
    44cc:	08 95       	ret

000044ce <nrk_timer_int_stop>:
}

int8_t nrk_timer_int_stop(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    44ce:	81 11       	cpse	r24, r1
    44d0:	02 c0       	rjmp	.+4      	; 0x44d6 <nrk_timer_int_stop+0x8>
	{
	TIMSK3 = 0;
    44d2:	10 92 71 00 	sts	0x0071, r1
	}
return NRK_ERROR;
}
    44d6:	8f ef       	ldi	r24, 0xFF	; 255
    44d8:	08 95       	ret

000044da <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    44da:	81 11       	cpse	r24, r1
    44dc:	06 c0       	rjmp	.+12     	; 0x44ea <nrk_timer_int_reset+0x10>
	{
	TCNT3=0;
    44de:	10 92 95 00 	sts	0x0095, r1
    44e2:	10 92 94 00 	sts	0x0094, r1
	return NRK_OK;
    44e6:	81 e0       	ldi	r24, 0x01	; 1
    44e8:	08 95       	ret
	}
return NRK_ERROR;
    44ea:	8f ef       	ldi	r24, 0xFF	; 255
}
    44ec:	08 95       	ret

000044ee <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
if(timer==NRK_APP_TIMER_0)
    44ee:	81 11       	cpse	r24, r1
    44f0:	05 c0       	rjmp	.+10     	; 0x44fc <nrk_timer_int_read+0xe>
	{
	return TCNT3;
    44f2:	80 91 94 00 	lds	r24, 0x0094
    44f6:	90 91 95 00 	lds	r25, 0x0095
    44fa:	08 95       	ret
	}
return 0;
    44fc:	80 e0       	ldi	r24, 0x00	; 0
    44fe:	90 e0       	ldi	r25, 0x00	; 0

}
    4500:	08 95       	ret

00004502 <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
if(timer==NRK_APP_TIMER_0)
    4502:	81 11       	cpse	r24, r1
    4504:	05 c0       	rjmp	.+10     	; 0x4510 <nrk_timer_int_start+0xe>
	{
		TIMSK3 = BM(OCIE3A);
    4506:	82 e0       	ldi	r24, 0x02	; 2
    4508:	80 93 71 00 	sts	0x0071, r24
	return NRK_OK;
    450c:	81 e0       	ldi	r24, 0x01	; 1
    450e:	08 95       	ret
	}
return NRK_ERROR;
    4510:	8f ef       	ldi	r24, 0xFF	; 255
}
    4512:	08 95       	ret

00004514 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
if(timer==NRK_APP_TIMER_0)
    4514:	81 11       	cpse	r24, r1
    4516:	35 c0       	rjmp	.+106    	; 0x4582 <nrk_timer_int_configure+0x6e>
	{
	if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4518:	cb 01       	movw	r24, r22
    451a:	01 97       	sbiw	r24, 0x01	; 1
    451c:	05 97       	sbiw	r24, 0x05	; 5
    451e:	10 f4       	brcc	.+4      	; 0x4524 <nrk_timer_int_configure+0x10>
    4520:	60 93 e1 0c 	sts	0x0CE1, r22
	TCCR3A = 0;  
    4524:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = BM(WGM32);  // Automatic restart on compare, count up
    4528:	88 e0       	ldi	r24, 0x08	; 8
    452a:	80 93 91 00 	sts	0x0091, r24
        OCR3AH = (compare_value >> 8) & 0xFF;	
    452e:	50 93 99 00 	sts	0x0099, r21
  	OCR3AL = (compare_value & 0xFF );
    4532:	40 93 98 00 	sts	0x0098, r20
	app_timer0_callback=callback_func;
    4536:	30 93 fb 04 	sts	0x04FB, r19
    453a:	20 93 fa 04 	sts	0x04FA, r18
	if(app_timer0_prescale==1) TCCR3B |= BM(CS30);  
    453e:	80 91 e1 0c 	lds	r24, 0x0CE1
    4542:	81 30       	cpi	r24, 0x01	; 1
    4544:	21 f4       	brne	.+8      	; 0x454e <nrk_timer_int_configure+0x3a>
    4546:	80 91 91 00 	lds	r24, 0x0091
    454a:	81 60       	ori	r24, 0x01	; 1
    454c:	11 c0       	rjmp	.+34     	; 0x4570 <nrk_timer_int_configure+0x5c>
	// Divide by 1
	else if(app_timer0_prescale==2) TCCR3B |= BM(CS31); 
    454e:	82 30       	cpi	r24, 0x02	; 2
    4550:	21 f4       	brne	.+8      	; 0x455a <nrk_timer_int_configure+0x46>
    4552:	80 91 91 00 	lds	r24, 0x0091
    4556:	82 60       	ori	r24, 0x02	; 2
    4558:	0b c0       	rjmp	.+22     	; 0x4570 <nrk_timer_int_configure+0x5c>
	// Divide by 8
	else if(app_timer0_prescale==3) TCCR3B |= BM(CS31) | BM(CS30);  
    455a:	83 30       	cpi	r24, 0x03	; 3
    455c:	21 f4       	brne	.+8      	; 0x4566 <nrk_timer_int_configure+0x52>
    455e:	80 91 91 00 	lds	r24, 0x0091
    4562:	83 60       	ori	r24, 0x03	; 3
    4564:	05 c0       	rjmp	.+10     	; 0x4570 <nrk_timer_int_configure+0x5c>
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
    4566:	84 30       	cpi	r24, 0x04	; 4
    4568:	31 f4       	brne	.+12     	; 0x4576 <nrk_timer_int_configure+0x62>
    456a:	80 91 91 00 	lds	r24, 0x0091
    456e:	84 60       	ori	r24, 0x04	; 4
    4570:	80 93 91 00 	sts	0x0091, r24
    4574:	08 c0       	rjmp	.+16     	; 0x4586 <nrk_timer_int_configure+0x72>
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
    4576:	85 30       	cpi	r24, 0x05	; 5
    4578:	31 f4       	brne	.+12     	; 0x4586 <nrk_timer_int_configure+0x72>
    457a:	80 91 91 00 	lds	r24, 0x0091
    457e:	85 60       	ori	r24, 0x05	; 5
    4580:	f7 cf       	rjmp	.-18     	; 0x4570 <nrk_timer_int_configure+0x5c>
	// Divide by 1024
	return NRK_OK;
	}

return NRK_ERROR;
    4582:	8f ef       	ldi	r24, 0xFF	; 255
    4584:	08 95       	ret
	// Divide by 64
	else if(app_timer0_prescale==4) TCCR3B |= BM(CS32) ;  
	// Divide by 256 
	else if(app_timer0_prescale==5) TCCR3B |= BM(CS32) | BM(CS30);  
	// Divide by 1024
	return NRK_OK;
    4586:	81 e0       	ldi	r24, 0x01	; 1
	}

return NRK_ERROR;
}
    4588:	08 95       	ret

0000458a <_nrk_os_timer_get>:


inline uint8_t _nrk_os_timer_get()
{
  return (volatile uint8_t)TCNT2;
    458a:	80 91 b2 00 	lds	r24, 0x00B2
}
    458e:	08 95       	ret

00004590 <__vector_default>:

//--------------------------------------------------------------------------------------
//  Default ISR 
//--------------------------------------------------------------------------------------
SIGNAL(__vector_default) {
    4590:	1f 92       	push	r1
    4592:	0f 92       	push	r0
    4594:	0f b6       	in	r0, 0x3f	; 63
    4596:	0f 92       	push	r0
    4598:	11 24       	eor	r1, r1
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    459a:	60 e0       	ldi	r22, 0x00	; 0
    459c:	8a e0       	ldi	r24, 0x0A	; 10
    459e:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
    45a2:	ff cf       	rjmp	.-2      	; 0x45a2 <__vector_default+0x12>

000045a4 <__vector_13>:

// This is the SUSPEND for the OS timer Tick
void TIMER2_COMPA_vect( void ) __attribute__ ( ( signal,naked ));
void TIMER2_COMPA_vect(void) {

asm volatile (
    45a4:	0f 92       	push	r0
    45a6:	0f b6       	in	r0, 0x3f	; 63
    45a8:	0f 92       	push	r0
    45aa:	1f 92       	push	r1
    45ac:	2f 92       	push	r2
    45ae:	3f 92       	push	r3
    45b0:	4f 92       	push	r4
    45b2:	5f 92       	push	r5
    45b4:	6f 92       	push	r6
    45b6:	7f 92       	push	r7
    45b8:	8f 92       	push	r8
    45ba:	9f 92       	push	r9
    45bc:	af 92       	push	r10
    45be:	bf 92       	push	r11
    45c0:	cf 92       	push	r12
    45c2:	df 92       	push	r13
    45c4:	ef 92       	push	r14
    45c6:	ff 92       	push	r15
    45c8:	0f 93       	push	r16
    45ca:	1f 93       	push	r17
    45cc:	2f 93       	push	r18
    45ce:	3f 93       	push	r19
    45d0:	4f 93       	push	r20
    45d2:	5f 93       	push	r21
    45d4:	6f 93       	push	r22
    45d6:	7f 93       	push	r23
    45d8:	8f 93       	push	r24
    45da:	9f 93       	push	r25
    45dc:	af 93       	push	r26
    45de:	bf 93       	push	r27
    45e0:	cf 93       	push	r28
    45e2:	df 93       	push	r29
    45e4:	ef 93       	push	r30
    45e6:	ff 93       	push	r31
    45e8:	a0 91 7e 0f 	lds	r26, 0x0F7E
    45ec:	b0 91 7f 0f 	lds	r27, 0x0F7F
    45f0:	0d b6       	in	r0, 0x3d	; 61
    45f2:	0d 92       	st	X+, r0
    45f4:	0e b6       	in	r0, 0x3e	; 62
    45f6:	0d 92       	st	X+, r0
    45f8:	1f 92       	push	r1
    45fa:	a0 91 cb 0b 	lds	r26, 0x0BCB
    45fe:	b0 91 cc 0b 	lds	r27, 0x0BCC
    4602:	1e 90       	ld	r1, -X
    4604:	be bf       	out	0x3e, r27	; 62
    4606:	ad bf       	out	0x3d, r26	; 61
    4608:	08 95       	ret

0000460a <__vector_32>:
);

}


SIGNAL(TIMER3_COMPA_vect) {
    460a:	1f 92       	push	r1
    460c:	0f 92       	push	r0
    460e:	0f b6       	in	r0, 0x3f	; 63
    4610:	0f 92       	push	r0
    4612:	11 24       	eor	r1, r1
    4614:	0b b6       	in	r0, 0x3b	; 59
    4616:	0f 92       	push	r0
    4618:	2f 93       	push	r18
    461a:	3f 93       	push	r19
    461c:	4f 93       	push	r20
    461e:	5f 93       	push	r21
    4620:	6f 93       	push	r22
    4622:	7f 93       	push	r23
    4624:	8f 93       	push	r24
    4626:	9f 93       	push	r25
    4628:	af 93       	push	r26
    462a:	bf 93       	push	r27
    462c:	ef 93       	push	r30
    462e:	ff 93       	push	r31
	if(app_timer0_callback!=NULL) app_timer0_callback();
    4630:	e0 91 fa 04 	lds	r30, 0x04FA
    4634:	f0 91 fb 04 	lds	r31, 0x04FB
    4638:	30 97       	sbiw	r30, 0x00	; 0
    463a:	11 f0       	breq	.+4      	; 0x4640 <__vector_32+0x36>
    463c:	09 95       	icall
    463e:	04 c0       	rjmp	.+8      	; 0x4648 <__vector_32+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4640:	60 e0       	ldi	r22, 0x00	; 0
    4642:	8a e0       	ldi	r24, 0x0A	; 10
    4644:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
	return;  	
}
    4648:	ff 91       	pop	r31
    464a:	ef 91       	pop	r30
    464c:	bf 91       	pop	r27
    464e:	af 91       	pop	r26
    4650:	9f 91       	pop	r25
    4652:	8f 91       	pop	r24
    4654:	7f 91       	pop	r23
    4656:	6f 91       	pop	r22
    4658:	5f 91       	pop	r21
    465a:	4f 91       	pop	r20
    465c:	3f 91       	pop	r19
    465e:	2f 91       	pop	r18
    4660:	0f 90       	pop	r0
    4662:	0b be       	out	0x3b, r0	; 59
    4664:	0f 90       	pop	r0
    4666:	0f be       	out	0x3f, r0	; 63
    4668:	0f 90       	pop	r0
    466a:	1f 90       	pop	r1
    466c:	18 95       	reti

0000466e <SIG_OUTPUT_COMPARE1A>:

//--------------------------------------------------------------------------------------
//  TIMER 1 COMPARE ISR
//--------------------------------------------------------------------------------------
SIGNAL(SIG_OUTPUT_COMPARE1A) {
    466e:	1f 92       	push	r1
    4670:	0f 92       	push	r0
    4672:	0f b6       	in	r0, 0x3f	; 63
    4674:	0f 92       	push	r0
    4676:	11 24       	eor	r1, r1

	return;  	
} 
    4678:	0f 90       	pop	r0
    467a:	0f be       	out	0x3f, r0	; 63
    467c:	0f 90       	pop	r0
    467e:	1f 90       	pop	r1
    4680:	18 95       	reti

00004682 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4682:	04 b6       	in	r0, 0x34	; 52
    4684:	03 fc       	sbrc	r0, 3
    4686:	02 c0       	rjmp	.+4      	; 0x468c <_nrk_startup_error+0xa>
#include <nrk_error.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4688:	80 e0       	ldi	r24, 0x00	; 0
    468a:	01 c0       	rjmp	.+2      	; 0x468e <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    468c:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    468e:	04 b6       	in	r0, 0x34	; 52
    4690:	02 fe       	sbrs	r0, 2
    4692:	06 c0       	rjmp	.+12     	; 0x46a0 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4694:	94 b7       	in	r25, 0x34	; 52
    4696:	9b 7f       	andi	r25, 0xFB	; 251
    4698:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    469a:	04 b6       	in	r0, 0x34	; 52
    469c:	00 fe       	sbrs	r0, 0
		error|=0x04;
    469e:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    46a0:	04 b6       	in	r0, 0x34	; 52
    46a2:	01 fe       	sbrs	r0, 1
    46a4:	05 c0       	rjmp	.+10     	; 0x46b0 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    46a6:	94 b7       	in	r25, 0x34	; 52
    46a8:	9d 7f       	andi	r25, 0xFD	; 253
    46aa:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    46ac:	82 60       	ori	r24, 0x02	; 2
    46ae:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    46b0:	81 11       	cpse	r24, r1
    46b2:	0c c0       	rjmp	.+24     	; 0x46cc <_nrk_startup_error+0x4a>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    46b4:	04 b6       	in	r0, 0x34	; 52
    46b6:	00 fe       	sbrs	r0, 0
    46b8:	04 c0       	rjmp	.+8      	; 0x46c2 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    46ba:	94 b7       	in	r25, 0x34	; 52
    46bc:	9e 7f       	andi	r25, 0xFE	; 254
    46be:	94 bf       	out	0x34, r25	; 52
    46c0:	01 c0       	rjmp	.+2      	; 0x46c4 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    46c2:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR2A!=0) error|=0x01;
    46c4:	90 91 b0 00 	lds	r25, 0x00B0
    46c8:	91 11       	cpse	r25, r1
    46ca:	81 e0       	ldi	r24, 0x01	; 1

return error;
}
    46cc:	08 95       	ret

000046ce <nrk_ext_int_enable>:
#include <nrk_cfg.h>


int8_t  nrk_ext_int_enable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK |= BM(INT0); return NRK_OK; }
    46ce:	81 11       	cpse	r24, r1
    46d0:	02 c0       	rjmp	.+4      	; 0x46d6 <nrk_ext_int_enable+0x8>
    46d2:	e8 9a       	sbi	0x1d, 0	; 29
    46d4:	39 c0       	rjmp	.+114    	; 0x4748 <nrk_ext_int_enable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK |= BM(INT1); return NRK_OK; }
    46d6:	81 30       	cpi	r24, 0x01	; 1
    46d8:	11 f4       	brne	.+4      	; 0x46de <nrk_ext_int_enable+0x10>
    46da:	e9 9a       	sbi	0x1d, 1	; 29
    46dc:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK |= BM(INT2); return NRK_OK; }
    46de:	82 30       	cpi	r24, 0x02	; 2
    46e0:	11 f4       	brne	.+4      	; 0x46e6 <nrk_ext_int_enable+0x18>
    46e2:	ea 9a       	sbi	0x1d, 2	; 29
    46e4:	31 c0       	rjmp	.+98     	; 0x4748 <nrk_ext_int_enable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 |= BM(PCINT0); return NRK_OK; }
    46e6:	83 30       	cpi	r24, 0x03	; 3
    46e8:	21 f4       	brne	.+8      	; 0x46f2 <nrk_ext_int_enable+0x24>
    46ea:	80 91 6b 00 	lds	r24, 0x006B
    46ee:	81 60       	ori	r24, 0x01	; 1
    46f0:	29 c0       	rjmp	.+82     	; 0x4744 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 |= BM(PCINT1); return NRK_OK; }
    46f2:	84 30       	cpi	r24, 0x04	; 4
    46f4:	21 f4       	brne	.+8      	; 0x46fe <nrk_ext_int_enable+0x30>
    46f6:	80 91 6b 00 	lds	r24, 0x006B
    46fa:	82 60       	ori	r24, 0x02	; 2
    46fc:	23 c0       	rjmp	.+70     	; 0x4744 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 |= BM(PCINT2); return NRK_OK; }
    46fe:	85 30       	cpi	r24, 0x05	; 5
    4700:	21 f4       	brne	.+8      	; 0x470a <nrk_ext_int_enable+0x3c>
    4702:	80 91 6b 00 	lds	r24, 0x006B
    4706:	84 60       	ori	r24, 0x04	; 4
    4708:	1d c0       	rjmp	.+58     	; 0x4744 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 |= BM(PCINT3); return NRK_OK; }
    470a:	86 30       	cpi	r24, 0x06	; 6
    470c:	21 f4       	brne	.+8      	; 0x4716 <nrk_ext_int_enable+0x48>
    470e:	80 91 6b 00 	lds	r24, 0x006B
    4712:	88 60       	ori	r24, 0x08	; 8
    4714:	17 c0       	rjmp	.+46     	; 0x4744 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 |= BM(PCINT4); return NRK_OK; }
    4716:	87 30       	cpi	r24, 0x07	; 7
    4718:	21 f4       	brne	.+8      	; 0x4722 <nrk_ext_int_enable+0x54>
    471a:	80 91 6b 00 	lds	r24, 0x006B
    471e:	80 61       	ori	r24, 0x10	; 16
    4720:	11 c0       	rjmp	.+34     	; 0x4744 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 |= BM(PCINT5); return NRK_OK; }
    4722:	88 30       	cpi	r24, 0x08	; 8
    4724:	21 f4       	brne	.+8      	; 0x472e <nrk_ext_int_enable+0x60>
    4726:	80 91 6b 00 	lds	r24, 0x006B
    472a:	80 62       	ori	r24, 0x20	; 32
    472c:	0b c0       	rjmp	.+22     	; 0x4744 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 |= BM(PCINT6); return NRK_OK; }
    472e:	89 30       	cpi	r24, 0x09	; 9
    4730:	21 f4       	brne	.+8      	; 0x473a <nrk_ext_int_enable+0x6c>
    4732:	80 91 6b 00 	lds	r24, 0x006B
    4736:	80 64       	ori	r24, 0x40	; 64
    4738:	05 c0       	rjmp	.+10     	; 0x4744 <nrk_ext_int_enable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 |= BM(PCINT7); return NRK_OK; }
    473a:	8a 30       	cpi	r24, 0x0A	; 10
    473c:	39 f4       	brne	.+14     	; 0x474c <nrk_ext_int_enable+0x7e>
    473e:	80 91 6b 00 	lds	r24, 0x006B
    4742:	80 68       	ori	r24, 0x80	; 128
    4744:	80 93 6b 00 	sts	0x006B, r24
    4748:	81 e0       	ldi	r24, 0x01	; 1
    474a:	08 95       	ret
return NRK_ERROR;
    474c:	8f ef       	ldi	r24, 0xFF	; 255
}
    474e:	08 95       	ret

00004750 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
if(pin==NRK_EXT_INT_0) { EIMSK &= ~BM(INT0); return NRK_OK; }
    4750:	81 11       	cpse	r24, r1
    4752:	02 c0       	rjmp	.+4      	; 0x4758 <nrk_ext_int_disable+0x8>
    4754:	e8 98       	cbi	0x1d, 0	; 29
    4756:	39 c0       	rjmp	.+114    	; 0x47ca <nrk_ext_int_disable+0x7a>
if(pin==NRK_EXT_INT_1) { EIMSK &= ~BM(INT1); return NRK_OK; }
    4758:	81 30       	cpi	r24, 0x01	; 1
    475a:	11 f4       	brne	.+4      	; 0x4760 <nrk_ext_int_disable+0x10>
    475c:	e9 98       	cbi	0x1d, 1	; 29
    475e:	08 95       	ret
if(pin==NRK_EXT_INT_2) { EIMSK &= ~BM(INT1); return NRK_OK; }
    4760:	82 30       	cpi	r24, 0x02	; 2
    4762:	11 f4       	brne	.+4      	; 0x4768 <nrk_ext_int_disable+0x18>
    4764:	e9 98       	cbi	0x1d, 1	; 29
    4766:	31 c0       	rjmp	.+98     	; 0x47ca <nrk_ext_int_disable+0x7a>
if(pin==NRK_PC_INT_0 ) { PCMSK0 &= ~BM(PCINT0); return NRK_OK; }
    4768:	83 30       	cpi	r24, 0x03	; 3
    476a:	21 f4       	brne	.+8      	; 0x4774 <nrk_ext_int_disable+0x24>
    476c:	80 91 6b 00 	lds	r24, 0x006B
    4770:	8e 7f       	andi	r24, 0xFE	; 254
    4772:	29 c0       	rjmp	.+82     	; 0x47c6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_1 ) { PCMSK0 &= ~BM(PCINT1); return NRK_OK; }
    4774:	84 30       	cpi	r24, 0x04	; 4
    4776:	21 f4       	brne	.+8      	; 0x4780 <nrk_ext_int_disable+0x30>
    4778:	80 91 6b 00 	lds	r24, 0x006B
    477c:	8d 7f       	andi	r24, 0xFD	; 253
    477e:	23 c0       	rjmp	.+70     	; 0x47c6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_2 ) { PCMSK0 &= ~BM(PCINT2); return NRK_OK; }
    4780:	85 30       	cpi	r24, 0x05	; 5
    4782:	21 f4       	brne	.+8      	; 0x478c <nrk_ext_int_disable+0x3c>
    4784:	80 91 6b 00 	lds	r24, 0x006B
    4788:	8b 7f       	andi	r24, 0xFB	; 251
    478a:	1d c0       	rjmp	.+58     	; 0x47c6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_3 ) { PCMSK0 &= ~BM(PCINT3); return NRK_OK; }
    478c:	86 30       	cpi	r24, 0x06	; 6
    478e:	21 f4       	brne	.+8      	; 0x4798 <nrk_ext_int_disable+0x48>
    4790:	80 91 6b 00 	lds	r24, 0x006B
    4794:	87 7f       	andi	r24, 0xF7	; 247
    4796:	17 c0       	rjmp	.+46     	; 0x47c6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_4 ) { PCMSK0 &= ~BM(PCINT4); return NRK_OK; }
    4798:	87 30       	cpi	r24, 0x07	; 7
    479a:	21 f4       	brne	.+8      	; 0x47a4 <nrk_ext_int_disable+0x54>
    479c:	80 91 6b 00 	lds	r24, 0x006B
    47a0:	8f 7e       	andi	r24, 0xEF	; 239
    47a2:	11 c0       	rjmp	.+34     	; 0x47c6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_5 ) { PCMSK0 &= ~BM(PCINT5); return NRK_OK; }
    47a4:	88 30       	cpi	r24, 0x08	; 8
    47a6:	21 f4       	brne	.+8      	; 0x47b0 <nrk_ext_int_disable+0x60>
    47a8:	80 91 6b 00 	lds	r24, 0x006B
    47ac:	8f 7d       	andi	r24, 0xDF	; 223
    47ae:	0b c0       	rjmp	.+22     	; 0x47c6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_6 ) { PCMSK0 &= ~BM(PCINT6); return NRK_OK; }
    47b0:	89 30       	cpi	r24, 0x09	; 9
    47b2:	21 f4       	brne	.+8      	; 0x47bc <nrk_ext_int_disable+0x6c>
    47b4:	80 91 6b 00 	lds	r24, 0x006B
    47b8:	8f 7b       	andi	r24, 0xBF	; 191
    47ba:	05 c0       	rjmp	.+10     	; 0x47c6 <nrk_ext_int_disable+0x76>
if(pin==NRK_PC_INT_7 ) { PCMSK0 &= ~BM(PCINT7); return NRK_OK; }
    47bc:	8a 30       	cpi	r24, 0x0A	; 10
    47be:	39 f4       	brne	.+14     	; 0x47ce <nrk_ext_int_disable+0x7e>
    47c0:	80 91 6b 00 	lds	r24, 0x006B
    47c4:	8f 77       	andi	r24, 0x7F	; 127
    47c6:	80 93 6b 00 	sts	0x006B, r24
    47ca:	81 e0       	ldi	r24, 0x01	; 1
    47cc:	08 95       	ret
return NRK_ERROR;
    47ce:	8f ef       	ldi	r24, 0xFF	; 255
}
    47d0:	08 95       	ret

000047d2 <nrk_ext_int_configure>:



int8_t  nrk_ext_int_configure(uint8_t pin, uint8_t mode, void *callback_func)
{
if(pin==NRK_EXT_INT_0)
    47d2:	81 11       	cpse	r24, r1
    47d4:	26 c0       	rjmp	.+76     	; 0x4822 <nrk_ext_int_configure+0x50>
	{
	ext_int0_callback=callback_func;
    47d6:	50 93 b3 0f 	sts	0x0FB3, r21
    47da:	40 93 b2 0f 	sts	0x0FB2, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC01) | BM(ISC00));
    47de:	61 11       	cpse	r22, r1
    47e0:	04 c0       	rjmp	.+8      	; 0x47ea <nrk_ext_int_configure+0x18>
    47e2:	80 91 69 00 	lds	r24, 0x0069
    47e6:	8c 7f       	andi	r24, 0xFC	; 252
    47e8:	3d c0       	rjmp	.+122    	; 0x4864 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    47ea:	61 30       	cpi	r22, 0x01	; 1
    47ec:	49 f4       	brne	.+18     	; 0x4800 <nrk_ext_int_configure+0x2e>
		{ EICRA &= (~BM(ISC01)); EICRA |= BM(ISC00); }
    47ee:	80 91 69 00 	lds	r24, 0x0069
    47f2:	8d 7f       	andi	r24, 0xFD	; 253
    47f4:	80 93 69 00 	sts	0x0069, r24
    47f8:	80 91 69 00 	lds	r24, 0x0069
    47fc:	81 60       	ori	r24, 0x01	; 1
    47fe:	32 c0       	rjmp	.+100    	; 0x4864 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4800:	62 30       	cpi	r22, 0x02	; 2
    4802:	49 f4       	brne	.+18     	; 0x4816 <nrk_ext_int_configure+0x44>
		{ EICRA |= BM(ISC01); EICRA &= (~BM(ISC00)); }
    4804:	80 91 69 00 	lds	r24, 0x0069
    4808:	82 60       	ori	r24, 0x02	; 2
    480a:	80 93 69 00 	sts	0x0069, r24
    480e:	80 91 69 00 	lds	r24, 0x0069
    4812:	8e 7f       	andi	r24, 0xFE	; 254
    4814:	27 c0       	rjmp	.+78     	; 0x4864 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
    4816:	63 30       	cpi	r22, 0x03	; 3
    4818:	39 f5       	brne	.+78     	; 0x4868 <nrk_ext_int_configure+0x96>
    481a:	80 91 69 00 	lds	r24, 0x0069
    481e:	83 60       	ori	r24, 0x03	; 3
    4820:	21 c0       	rjmp	.+66     	; 0x4864 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_1)
    4822:	81 30       	cpi	r24, 0x01	; 1
    4824:	49 f5       	brne	.+82     	; 0x4878 <nrk_ext_int_configure+0xa6>
	{
	ext_int1_callback=callback_func;
    4826:	50 93 b1 0f 	sts	0x0FB1, r21
    482a:	40 93 b0 0f 	sts	0x0FB0, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
    482e:	61 11       	cpse	r22, r1
    4830:	04 c0       	rjmp	.+8      	; 0x483a <nrk_ext_int_configure+0x68>
    4832:	80 91 69 00 	lds	r24, 0x0069
    4836:	83 7f       	andi	r24, 0xF3	; 243
    4838:	15 c0       	rjmp	.+42     	; 0x4864 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    483a:	61 30       	cpi	r22, 0x01	; 1
    483c:	49 f4       	brne	.+18     	; 0x4850 <nrk_ext_int_configure+0x7e>
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
    483e:	80 91 69 00 	lds	r24, 0x0069
    4842:	87 7f       	andi	r24, 0xF7	; 247
    4844:	80 93 69 00 	sts	0x0069, r24
    4848:	80 91 69 00 	lds	r24, 0x0069
    484c:	84 60       	ori	r24, 0x04	; 4
    484e:	0a c0       	rjmp	.+20     	; 0x4864 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    4850:	62 30       	cpi	r22, 0x02	; 2
    4852:	61 f4       	brne	.+24     	; 0x486c <nrk_ext_int_configure+0x9a>
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
    4854:	80 91 69 00 	lds	r24, 0x0069
    4858:	88 60       	ori	r24, 0x08	; 8
    485a:	80 93 69 00 	sts	0x0069, r24
    485e:	80 91 69 00 	lds	r24, 0x0069
    4862:	8b 7f       	andi	r24, 0xFB	; 251
    4864:	80 93 69 00 	sts	0x0069, r24
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
	return NRK_OK;
    4868:	81 e0       	ldi	r24, 0x01	; 1
    486a:	08 95       	ret
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC11) | BM(ISC10));
	if(mode==NRK_LEVEL_TRIGGER) 
		{ EICRA &= (~BM(ISC11)); EICRA |= BM(ISC10); }
	if(mode==NRK_FALLING_EDGE) 
		{ EICRA |= BM(ISC11); EICRA &= (~BM(ISC10)); }
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC11) | BM(ISC10);
    486c:	63 30       	cpi	r22, 0x03	; 3
    486e:	e1 f7       	brne	.-8      	; 0x4868 <nrk_ext_int_configure+0x96>
    4870:	80 91 69 00 	lds	r24, 0x0069
    4874:	8c 60       	ori	r24, 0x0C	; 12
    4876:	f6 cf       	rjmp	.-20     	; 0x4864 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}
if(pin==NRK_EXT_INT_2)
    4878:	82 30       	cpi	r24, 0x02	; 2
    487a:	31 f5       	brne	.+76     	; 0x48c8 <nrk_ext_int_configure+0xf6>
	{
	ext_int2_callback=callback_func;
    487c:	50 93 b5 0f 	sts	0x0FB5, r21
    4880:	40 93 b4 0f 	sts	0x0FB4, r20
	if(mode==NRK_LOW_TRIGGER) EICRA &= ~(BM(ISC21) | BM(ISC20));
    4884:	61 11       	cpse	r22, r1
    4886:	04 c0       	rjmp	.+8      	; 0x4890 <nrk_ext_int_configure+0xbe>
    4888:	80 91 69 00 	lds	r24, 0x0069
    488c:	8f 7c       	andi	r24, 0xCF	; 207
    488e:	ea cf       	rjmp	.-44     	; 0x4864 <nrk_ext_int_configure+0x92>
	if(mode==NRK_LEVEL_TRIGGER) 
    4890:	61 30       	cpi	r22, 0x01	; 1
    4892:	49 f4       	brne	.+18     	; 0x48a6 <nrk_ext_int_configure+0xd4>
		{ EICRA &= (~BM(ISC21)); EICRA |= BM(ISC20); }
    4894:	80 91 69 00 	lds	r24, 0x0069
    4898:	8f 7d       	andi	r24, 0xDF	; 223
    489a:	80 93 69 00 	sts	0x0069, r24
    489e:	80 91 69 00 	lds	r24, 0x0069
    48a2:	80 61       	ori	r24, 0x10	; 16
    48a4:	df cf       	rjmp	.-66     	; 0x4864 <nrk_ext_int_configure+0x92>
	if(mode==NRK_FALLING_EDGE) 
    48a6:	62 30       	cpi	r22, 0x02	; 2
    48a8:	49 f4       	brne	.+18     	; 0x48bc <nrk_ext_int_configure+0xea>
		{ EICRA |= BM(ISC21); EICRA &= (~BM(ISC20)); }
    48aa:	80 91 69 00 	lds	r24, 0x0069
    48ae:	80 62       	ori	r24, 0x20	; 32
    48b0:	80 93 69 00 	sts	0x0069, r24
    48b4:	80 91 69 00 	lds	r24, 0x0069
    48b8:	8f 7e       	andi	r24, 0xEF	; 239
    48ba:	d4 cf       	rjmp	.-88     	; 0x4864 <nrk_ext_int_configure+0x92>
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC21) | BM(ISC20);
    48bc:	63 30       	cpi	r22, 0x03	; 3
    48be:	a1 f6       	brne	.-88     	; 0x4868 <nrk_ext_int_configure+0x96>
    48c0:	80 91 69 00 	lds	r24, 0x0069
    48c4:	80 63       	ori	r24, 0x30	; 48
    48c6:	ce cf       	rjmp	.-100    	; 0x4864 <nrk_ext_int_configure+0x92>
	return NRK_OK;
	}



if(pin==NRK_PC_INT_0 || pin==NRK_PC_INT_1 || pin==NRK_PC_INT_2 || pin==NRK_PC_INT_3 || pin==NRK_PC_INT_4 || pin==NRK_PC_INT_5 || pin==NRK_PC_INT_6 || pin==NRK_PC_INT_7){
    48c8:	83 50       	subi	r24, 0x03	; 3
    48ca:	88 30       	cpi	r24, 0x08	; 8
    48cc:	50 f4       	brcc	.+20     	; 0x48e2 <nrk_ext_int_configure+0x110>
	PCICR |= BM(PCIE0);	
    48ce:	80 91 68 00 	lds	r24, 0x0068
    48d2:	81 60       	ori	r24, 0x01	; 1
    48d4:	80 93 68 00 	sts	0x0068, r24
	pc_int0_callback=callback_func;
    48d8:	50 93 b7 0f 	sts	0x0FB7, r21
    48dc:	40 93 b6 0f 	sts	0x0FB6, r20
    48e0:	c3 cf       	rjmp	.-122    	; 0x4868 <nrk_ext_int_configure+0x96>
	return NRK_OK;
	}
return NRK_ERROR;
    48e2:	8f ef       	ldi	r24, 0xFF	; 255
}
    48e4:	08 95       	ret

000048e6 <__vector_9>:

#ifndef NRK_DISABLE_EXT_INT
SIGNAL(PCINT0_vect) {
    48e6:	1f 92       	push	r1
    48e8:	0f 92       	push	r0
    48ea:	0f b6       	in	r0, 0x3f	; 63
    48ec:	0f 92       	push	r0
    48ee:	11 24       	eor	r1, r1
    48f0:	0b b6       	in	r0, 0x3b	; 59
    48f2:	0f 92       	push	r0
    48f4:	2f 93       	push	r18
    48f6:	3f 93       	push	r19
    48f8:	4f 93       	push	r20
    48fa:	5f 93       	push	r21
    48fc:	6f 93       	push	r22
    48fe:	7f 93       	push	r23
    4900:	8f 93       	push	r24
    4902:	9f 93       	push	r25
    4904:	af 93       	push	r26
    4906:	bf 93       	push	r27
    4908:	ef 93       	push	r30
    490a:	ff 93       	push	r31
	if(pc_int0_callback!=NULL) pc_int0_callback();
    490c:	e0 91 b6 0f 	lds	r30, 0x0FB6
    4910:	f0 91 b7 0f 	lds	r31, 0x0FB7
    4914:	30 97       	sbiw	r30, 0x00	; 0
    4916:	11 f0       	breq	.+4      	; 0x491c <__vector_9+0x36>
    4918:	09 95       	icall
    491a:	04 c0       	rjmp	.+8      	; 0x4924 <__vector_9+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    491c:	60 e0       	ldi	r22, 0x00	; 0
    491e:	8a e0       	ldi	r24, 0x0A	; 10
    4920:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
	return;  	
}
    4924:	ff 91       	pop	r31
    4926:	ef 91       	pop	r30
    4928:	bf 91       	pop	r27
    492a:	af 91       	pop	r26
    492c:	9f 91       	pop	r25
    492e:	8f 91       	pop	r24
    4930:	7f 91       	pop	r23
    4932:	6f 91       	pop	r22
    4934:	5f 91       	pop	r21
    4936:	4f 91       	pop	r20
    4938:	3f 91       	pop	r19
    493a:	2f 91       	pop	r18
    493c:	0f 90       	pop	r0
    493e:	0b be       	out	0x3b, r0	; 59
    4940:	0f 90       	pop	r0
    4942:	0f be       	out	0x3f, r0	; 63
    4944:	0f 90       	pop	r0
    4946:	1f 90       	pop	r1
    4948:	18 95       	reti

0000494a <__vector_1>:


SIGNAL(INT0_vect) {
    494a:	1f 92       	push	r1
    494c:	0f 92       	push	r0
    494e:	0f b6       	in	r0, 0x3f	; 63
    4950:	0f 92       	push	r0
    4952:	11 24       	eor	r1, r1
    4954:	0b b6       	in	r0, 0x3b	; 59
    4956:	0f 92       	push	r0
    4958:	2f 93       	push	r18
    495a:	3f 93       	push	r19
    495c:	4f 93       	push	r20
    495e:	5f 93       	push	r21
    4960:	6f 93       	push	r22
    4962:	7f 93       	push	r23
    4964:	8f 93       	push	r24
    4966:	9f 93       	push	r25
    4968:	af 93       	push	r26
    496a:	bf 93       	push	r27
    496c:	ef 93       	push	r30
    496e:	ff 93       	push	r31
	if(ext_int0_callback!=NULL) ext_int0_callback();
    4970:	e0 91 b2 0f 	lds	r30, 0x0FB2
    4974:	f0 91 b3 0f 	lds	r31, 0x0FB3
    4978:	30 97       	sbiw	r30, 0x00	; 0
    497a:	11 f0       	breq	.+4      	; 0x4980 <__vector_1+0x36>
    497c:	09 95       	icall
    497e:	04 c0       	rjmp	.+8      	; 0x4988 <__vector_1+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4980:	60 e0       	ldi	r22, 0x00	; 0
    4982:	8a e0       	ldi	r24, 0x0A	; 10
    4984:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
	return;  	
}
    4988:	ff 91       	pop	r31
    498a:	ef 91       	pop	r30
    498c:	bf 91       	pop	r27
    498e:	af 91       	pop	r26
    4990:	9f 91       	pop	r25
    4992:	8f 91       	pop	r24
    4994:	7f 91       	pop	r23
    4996:	6f 91       	pop	r22
    4998:	5f 91       	pop	r21
    499a:	4f 91       	pop	r20
    499c:	3f 91       	pop	r19
    499e:	2f 91       	pop	r18
    49a0:	0f 90       	pop	r0
    49a2:	0b be       	out	0x3b, r0	; 59
    49a4:	0f 90       	pop	r0
    49a6:	0f be       	out	0x3f, r0	; 63
    49a8:	0f 90       	pop	r0
    49aa:	1f 90       	pop	r1
    49ac:	18 95       	reti

000049ae <__vector_2>:

SIGNAL(INT1_vect) {
    49ae:	1f 92       	push	r1
    49b0:	0f 92       	push	r0
    49b2:	0f b6       	in	r0, 0x3f	; 63
    49b4:	0f 92       	push	r0
    49b6:	11 24       	eor	r1, r1
    49b8:	0b b6       	in	r0, 0x3b	; 59
    49ba:	0f 92       	push	r0
    49bc:	2f 93       	push	r18
    49be:	3f 93       	push	r19
    49c0:	4f 93       	push	r20
    49c2:	5f 93       	push	r21
    49c4:	6f 93       	push	r22
    49c6:	7f 93       	push	r23
    49c8:	8f 93       	push	r24
    49ca:	9f 93       	push	r25
    49cc:	af 93       	push	r26
    49ce:	bf 93       	push	r27
    49d0:	ef 93       	push	r30
    49d2:	ff 93       	push	r31
	if(ext_int1_callback!=NULL) ext_int1_callback();
    49d4:	e0 91 b0 0f 	lds	r30, 0x0FB0
    49d8:	f0 91 b1 0f 	lds	r31, 0x0FB1
    49dc:	30 97       	sbiw	r30, 0x00	; 0
    49de:	11 f0       	breq	.+4      	; 0x49e4 <__vector_2+0x36>
    49e0:	09 95       	icall
    49e2:	04 c0       	rjmp	.+8      	; 0x49ec <__vector_2+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    49e4:	60 e0       	ldi	r22, 0x00	; 0
    49e6:	8a e0       	ldi	r24, 0x0A	; 10
    49e8:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
	return;  	
}
    49ec:	ff 91       	pop	r31
    49ee:	ef 91       	pop	r30
    49f0:	bf 91       	pop	r27
    49f2:	af 91       	pop	r26
    49f4:	9f 91       	pop	r25
    49f6:	8f 91       	pop	r24
    49f8:	7f 91       	pop	r23
    49fa:	6f 91       	pop	r22
    49fc:	5f 91       	pop	r21
    49fe:	4f 91       	pop	r20
    4a00:	3f 91       	pop	r19
    4a02:	2f 91       	pop	r18
    4a04:	0f 90       	pop	r0
    4a06:	0b be       	out	0x3b, r0	; 59
    4a08:	0f 90       	pop	r0
    4a0a:	0f be       	out	0x3f, r0	; 63
    4a0c:	0f 90       	pop	r0
    4a0e:	1f 90       	pop	r1
    4a10:	18 95       	reti

00004a12 <__vector_3>:

SIGNAL(INT2_vect) {
    4a12:	1f 92       	push	r1
    4a14:	0f 92       	push	r0
    4a16:	0f b6       	in	r0, 0x3f	; 63
    4a18:	0f 92       	push	r0
    4a1a:	11 24       	eor	r1, r1
    4a1c:	0b b6       	in	r0, 0x3b	; 59
    4a1e:	0f 92       	push	r0
    4a20:	2f 93       	push	r18
    4a22:	3f 93       	push	r19
    4a24:	4f 93       	push	r20
    4a26:	5f 93       	push	r21
    4a28:	6f 93       	push	r22
    4a2a:	7f 93       	push	r23
    4a2c:	8f 93       	push	r24
    4a2e:	9f 93       	push	r25
    4a30:	af 93       	push	r26
    4a32:	bf 93       	push	r27
    4a34:	ef 93       	push	r30
    4a36:	ff 93       	push	r31
	if(ext_int2_callback!=NULL) ext_int2_callback();
    4a38:	e0 91 b4 0f 	lds	r30, 0x0FB4
    4a3c:	f0 91 b5 0f 	lds	r31, 0x0FB5
    4a40:	30 97       	sbiw	r30, 0x00	; 0
    4a42:	11 f0       	breq	.+4      	; 0x4a48 <__vector_3+0x36>
    4a44:	09 95       	icall
    4a46:	04 c0       	rjmp	.+8      	; 0x4a50 <__vector_3+0x3e>
	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4a48:	60 e0       	ldi	r22, 0x00	; 0
    4a4a:	8a e0       	ldi	r24, 0x0A	; 10
    4a4c:	0e 94 32 12 	call	0x2464	; 0x2464 <nrk_kernel_error_add>
	return;  	
}
    4a50:	ff 91       	pop	r31
    4a52:	ef 91       	pop	r30
    4a54:	bf 91       	pop	r27
    4a56:	af 91       	pop	r26
    4a58:	9f 91       	pop	r25
    4a5a:	8f 91       	pop	r24
    4a5c:	7f 91       	pop	r23
    4a5e:	6f 91       	pop	r22
    4a60:	5f 91       	pop	r21
    4a62:	4f 91       	pop	r20
    4a64:	3f 91       	pop	r19
    4a66:	2f 91       	pop	r18
    4a68:	0f 90       	pop	r0
    4a6a:	0b be       	out	0x3b, r0	; 59
    4a6c:	0f 90       	pop	r0
    4a6e:	0f be       	out	0x3f, r0	; 63
    4a70:	0f 90       	pop	r0
    4a72:	1f 90       	pop	r1
    4a74:	18 95       	reti

00004a76 <nrk_watchdog_disable>:
#include <nrk.h>
#include <avr/wdt.h>

void nrk_watchdog_disable()
{
nrk_int_disable();
    4a76:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    4a7a:	a8 95       	wdr

void nrk_watchdog_disable()
{
nrk_int_disable();
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    4a7c:	84 b7       	in	r24, 0x34	; 52
    4a7e:	87 7f       	andi	r24, 0xF7	; 247
    4a80:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    4a82:	e0 e6       	ldi	r30, 0x60	; 96
    4a84:	f0 e0       	ldi	r31, 0x00	; 0
    4a86:	80 81       	ld	r24, Z
    4a88:	88 61       	ori	r24, 0x18	; 24
    4a8a:	80 83       	st	Z, r24
WDTCSR = 0;
    4a8c:	10 82       	st	Z, r1
nrk_int_enable();
    4a8e:	0c 94 b3 0f 	jmp	0x1f66	; 0x1f66 <nrk_int_enable>

00004a92 <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
nrk_int_disable();
    4a92:	0e 94 b1 0f 	call	0x1f62	; 0x1f62 <nrk_int_disable>
return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
wdt_reset();
    4a96:	a8 95       	wdr
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
nrk_int_disable();
nrk_watchdog_reset();
MCUSR &= ~(1<<WDRF);
    4a98:	84 b7       	in	r24, 0x34	; 52
    4a9a:	87 7f       	andi	r24, 0xF7	; 247
    4a9c:	84 bf       	out	0x34, r24	; 52
WDTCSR |= (1<<WDCE) | (1<<WDE);
    4a9e:	e0 e6       	ldi	r30, 0x60	; 96
    4aa0:	f0 e0       	ldi	r31, 0x00	; 0
    4aa2:	80 81       	ld	r24, Z
    4aa4:	88 61       	ori	r24, 0x18	; 24
    4aa6:	80 83       	st	Z, r24
WDTCSR = (1<<WDE) | (1<<WDP2) | (1<<WDP0);
    4aa8:	8d e0       	ldi	r24, 0x0D	; 13
    4aaa:	80 83       	st	Z, r24
nrk_int_enable();
    4aac:	0c 94 b3 0f 	jmp	0x1f66	; 0x1f66 <nrk_int_enable>

00004ab0 <nrk_watchdog_check>:
}

int8_t nrk_watchdog_check()
{

if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4ab0:	04 b6       	in	r0, 0x34	; 52
    4ab2:	03 fc       	sbrc	r0, 3
    4ab4:	02 c0       	rjmp	.+4      	; 0x4aba <nrk_watchdog_check+0xa>
    4ab6:	81 e0       	ldi	r24, 0x01	; 1
    4ab8:	08 95       	ret
return NRK_ERROR;
    4aba:	8f ef       	ldi	r24, 0xFF	; 255
}
    4abc:	08 95       	ret

00004abe <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
wdt_reset();
    4abe:	a8 95       	wdr
    4ac0:	08 95       	ret

00004ac2 <nrk_battery_save>:
*********************************************************************************************************
*/


void nrk_battery_save()
{
    4ac2:	08 95       	ret

00004ac4 <nrk_sleep>:

void nrk_sleep()
{
    //PRR0 = 0xff;
    //PRR1 = 0xff;
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4ac4:	83 b7       	in	r24, 0x33	; 51
    4ac6:	81 7f       	andi	r24, 0xF1	; 241
    4ac8:	86 60       	ori	r24, 0x06	; 6
    4aca:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    4acc:	83 b7       	in	r24, 0x33	; 51
    4ace:	81 60       	ori	r24, 0x01	; 1
    4ad0:	83 bf       	out	0x33, r24	; 51
    4ad2:	88 95       	sleep
    4ad4:	83 b7       	in	r24, 0x33	; 51
    4ad6:	8e 7f       	andi	r24, 0xFE	; 254
    4ad8:	83 bf       	out	0x33, r24	; 51
    4ada:	08 95       	ret

00004adc <nrk_idle>:
}

void nrk_idle()
{

    set_sleep_mode( SLEEP_MODE_IDLE);
    4adc:	83 b7       	in	r24, 0x33	; 51
    4ade:	81 7f       	andi	r24, 0xF1	; 241
    4ae0:	83 bf       	out	0x33, r24	; 51
    sleep_mode ();
    4ae2:	83 b7       	in	r24, 0x33	; 51
    4ae4:	81 60       	ori	r24, 0x01	; 1
    4ae6:	83 bf       	out	0x33, r24	; 51
    4ae8:	88 95       	sleep
    4aea:	83 b7       	in	r24, 0x33	; 51
    4aec:	8e 7f       	andi	r24, 0xFE	; 254
    4aee:	83 bf       	out	0x33, r24	; 51
    4af0:	08 95       	ret

00004af2 <nrk_task_set_entry_function>:

}

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
task->task=func;
    4af2:	fc 01       	movw	r30, r24
    4af4:	76 83       	std	Z+6, r23	; 0x06
    4af6:	65 83       	std	Z+5, r22	; 0x05
    4af8:	08 95       	ret

00004afa <nrk_task_set_stk>:
}

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    4afa:	ef 92       	push	r14
    4afc:	ff 92       	push	r15
    4afe:	0f 93       	push	r16
    4b00:	1f 93       	push	r17
    4b02:	cf 93       	push	r28
    4b04:	df 93       	push	r29
    4b06:	ec 01       	movw	r28, r24
    4b08:	8b 01       	movw	r16, r22
    4b0a:	7a 01       	movw	r14, r20

if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    4b0c:	40 32       	cpi	r20, 0x20	; 32
    4b0e:	51 05       	cpc	r21, r1
    4b10:	18 f4       	brcc	.+6      	; 0x4b18 <nrk_task_set_stk+0x1e>
    4b12:	81 e1       	ldi	r24, 0x11	; 17
    4b14:	0e 94 27 12 	call	0x244e	; 0x244e <nrk_error_add>
task->Ptos = (void *) &stk_base[stk_size-1];
    4b18:	a7 01       	movw	r20, r14
    4b1a:	41 50       	subi	r20, 0x01	; 1
    4b1c:	51 09       	sbc	r21, r1
    4b1e:	40 0f       	add	r20, r16
    4b20:	51 1f       	adc	r21, r17
    4b22:	5a 83       	std	Y+2, r21	; 0x02
    4b24:	49 83       	std	Y+1, r20	; 0x01
task->Pbos = (void *) &stk_base[0];
    4b26:	1c 83       	std	Y+4, r17	; 0x04
    4b28:	0b 83       	std	Y+3, r16	; 0x03

}
    4b2a:	df 91       	pop	r29
    4b2c:	cf 91       	pop	r28
    4b2e:	1f 91       	pop	r17
    4b30:	0f 91       	pop	r16
    4b32:	ff 90       	pop	r15
    4b34:	ef 90       	pop	r14
    4b36:	08 95       	ret

00004b38 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */ 
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow    
    4b38:	25 e5       	ldi	r18, 0x55	; 85
    4b3a:	fa 01       	movw	r30, r20
    4b3c:	20 83       	st	Z, r18
    *(--stk) = 0x4344;   // C D    	
    *(--stk) = 0x4142;   // A B
*/
    --stk;
    stkc = (unsigned char*)stk;	
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4b3e:	fb 01       	movw	r30, r22
    4b40:	32 97       	sbiw	r30, 0x02	; 2
    4b42:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4b44:	fb 01       	movw	r30, r22
    4b46:	31 97       	sbiw	r30, 0x01	; 1
    4b48:	80 83       	st	Z, r24
	
    *(--stk) = 0;
    4b4a:	fb 01       	movw	r30, r22
    4b4c:	34 97       	sbiw	r30, 0x04	; 4
    4b4e:	11 82       	std	Z+1, r1	; 0x01
    4b50:	10 82       	st	Z, r1
    *(--stk) = 0;       
    4b52:	fb 01       	movw	r30, r22
    4b54:	36 97       	sbiw	r30, 0x06	; 6
    4b56:	11 82       	std	Z+1, r1	; 0x01
    4b58:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    4b5a:	fb 01       	movw	r30, r22
    4b5c:	38 97       	sbiw	r30, 0x08	; 8
    4b5e:	11 82       	std	Z+1, r1	; 0x01
    4b60:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    4b62:	fb 01       	movw	r30, r22
    4b64:	3a 97       	sbiw	r30, 0x0a	; 10
    4b66:	11 82       	std	Z+1, r1	; 0x01
    4b68:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    4b6a:	fb 01       	movw	r30, r22
    4b6c:	3c 97       	sbiw	r30, 0x0c	; 12
    4b6e:	11 82       	std	Z+1, r1	; 0x01
    4b70:	10 82       	st	Z, r1
    *(--stk) = 0;                         
    4b72:	fb 01       	movw	r30, r22
    4b74:	3e 97       	sbiw	r30, 0x0e	; 14
    4b76:	11 82       	std	Z+1, r1	; 0x01
    4b78:	10 82       	st	Z, r1
    *(--stk) = 0;                        
    4b7a:	fb 01       	movw	r30, r22
    4b7c:	70 97       	sbiw	r30, 0x10	; 16
    4b7e:	11 82       	std	Z+1, r1	; 0x01
    4b80:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4b82:	fb 01       	movw	r30, r22
    4b84:	72 97       	sbiw	r30, 0x12	; 18
    4b86:	11 82       	std	Z+1, r1	; 0x01
    4b88:	10 82       	st	Z, r1

    *(--stk) = 0; 
    4b8a:	fb 01       	movw	r30, r22
    4b8c:	74 97       	sbiw	r30, 0x14	; 20
    4b8e:	11 82       	std	Z+1, r1	; 0x01
    4b90:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4b92:	fb 01       	movw	r30, r22
    4b94:	76 97       	sbiw	r30, 0x16	; 22
    4b96:	11 82       	std	Z+1, r1	; 0x01
    4b98:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4b9a:	fb 01       	movw	r30, r22
    4b9c:	78 97       	sbiw	r30, 0x18	; 24
    4b9e:	11 82       	std	Z+1, r1	; 0x01
    4ba0:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4ba2:	fb 01       	movw	r30, r22
    4ba4:	7a 97       	sbiw	r30, 0x1a	; 26
    4ba6:	11 82       	std	Z+1, r1	; 0x01
    4ba8:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4baa:	fb 01       	movw	r30, r22
    4bac:	7c 97       	sbiw	r30, 0x1c	; 28
    4bae:	11 82       	std	Z+1, r1	; 0x01
    4bb0:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4bb2:	fb 01       	movw	r30, r22
    4bb4:	7e 97       	sbiw	r30, 0x1e	; 30
    4bb6:	11 82       	std	Z+1, r1	; 0x01
    4bb8:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4bba:	fb 01       	movw	r30, r22
    4bbc:	b0 97       	sbiw	r30, 0x20	; 32
    4bbe:	11 82       	std	Z+1, r1	; 0x01
    4bc0:	10 82       	st	Z, r1
    *(--stk) = 0; 
    4bc2:	fb 01       	movw	r30, r22
    4bc4:	b2 97       	sbiw	r30, 0x22	; 34
    4bc6:	11 82       	std	Z+1, r1	; 0x01
    4bc8:	10 82       	st	Z, r1
    *(--stk) = 0;
    4bca:	cb 01       	movw	r24, r22
    4bcc:	84 97       	sbiw	r24, 0x24	; 36
    4bce:	fc 01       	movw	r30, r24
    4bd0:	11 82       	std	Z+1, r1	; 0x01
    4bd2:	10 82       	st	Z, r1


    return ((void *)stk);
}
    4bd4:	08 95       	ret

00004bd6 <nrk_stack_pointer_init>:
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
        nrk_kernel_stk[0]=STK_CANARY_VAL;
        nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    #else
        stkc = (unsigned char *)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
        *stkc = STK_CANARY_VAL;
    4bd6:	85 e5       	ldi	r24, 0x55	; 85
    4bd8:	80 93 3a 41 	sts	0x413A, r24
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
        nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    4bdc:	ee ef       	ldi	r30, 0xFE	; 254
    4bde:	f1 e4       	ldi	r31, 0x41	; 65
    4be0:	f0 93 cc 0b 	sts	0x0BCC, r31
    4be4:	e0 93 cb 0b 	sts	0x0BCB, r30
    #endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4be8:	84 e7       	ldi	r24, 0x74	; 116
    4bea:	91 e1       	ldi	r25, 0x11	; 17
    4bec:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4bee:	80 93 ff 41 	sts	0x41FF, r24
    4bf2:	08 95       	ret

00004bf4 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
        stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
        stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
#endif
        *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    4bf4:	84 e7       	ldi	r24, 0x74	; 116
    4bf6:	91 e1       	ldi	r25, 0x11	; 17
    4bf8:	90 93 fe 41 	sts	0x41FE, r25
        *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    4bfc:	80 93 ff 41 	sts	0x41FF, r24
    4c00:	08 95       	ret

00004c02 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

  _nrk_setup_timer();
    4c02:	0e 94 1c 22 	call	0x4438	; 0x4438 <_nrk_setup_timer>
  nrk_int_enable();  
    4c06:	0c 94 b3 0f 	jmp	0x1f66	; 0x1f66 <nrk_int_enable>

00004c0a <nrk_start_high_ready_task>:
    4c0a:	a0 91 6f 0f 	lds	r26, 0x0F6F
    4c0e:	b0 91 70 0f 	lds	r27, 0x0F70
    4c12:	cd 91       	ld	r28, X+
    4c14:	cd bf       	out	0x3d, r28	; 61
    4c16:	dd 91       	ld	r29, X+
    4c18:	de bf       	out	0x3e, r29	; 62
    4c1a:	ff 91       	pop	r31
    4c1c:	ef 91       	pop	r30
    4c1e:	df 91       	pop	r29
    4c20:	cf 91       	pop	r28
    4c22:	bf 91       	pop	r27
    4c24:	af 91       	pop	r26
    4c26:	9f 91       	pop	r25
    4c28:	8f 91       	pop	r24
    4c2a:	7f 91       	pop	r23
    4c2c:	6f 91       	pop	r22
    4c2e:	5f 91       	pop	r21
    4c30:	4f 91       	pop	r20
    4c32:	3f 91       	pop	r19
    4c34:	2f 91       	pop	r18
    4c36:	1f 91       	pop	r17
    4c38:	0f 91       	pop	r16
    4c3a:	ff 90       	pop	r15
    4c3c:	ef 90       	pop	r14
    4c3e:	df 90       	pop	r13
    4c40:	cf 90       	pop	r12
    4c42:	bf 90       	pop	r11
    4c44:	af 90       	pop	r10
    4c46:	9f 90       	pop	r9
    4c48:	8f 90       	pop	r8
    4c4a:	7f 90       	pop	r7
    4c4c:	6f 90       	pop	r6
    4c4e:	5f 90       	pop	r5
    4c50:	4f 90       	pop	r4
    4c52:	3f 90       	pop	r3
    4c54:	2f 90       	pop	r2
    4c56:	1f 90       	pop	r1
    4c58:	0f 90       	pop	r0
    4c5a:	0f be       	out	0x3f, r0	; 63
    4c5c:	0f 90       	pop	r0
    4c5e:	18 95       	reti

00004c60 <main>:
    4c60:	0e 94 ae 0b 	call	0x175c	; 0x175c <nrk_setup_ports>
    4c64:	80 e1       	ldi	r24, 0x10	; 16
    4c66:	90 e0       	ldi	r25, 0x00	; 0
    4c68:	0e 94 d6 0e 	call	0x1dac	; 0x1dac <nrk_setup_uart>
    4c6c:	8f ee       	ldi	r24, 0xEF	; 239
    4c6e:	92 e0       	ldi	r25, 0x02	; 2
    4c70:	0e 94 47 29 	call	0x528e	; 0x528e <puts>
    4c74:	0e 94 b8 0f 	call	0x1f70	; 0x1f70 <nrk_init>
    4c78:	20 e0       	ldi	r18, 0x00	; 0
    4c7a:	30 e0       	ldi	r19, 0x00	; 0
    4c7c:	a9 01       	movw	r20, r18
    4c7e:	60 e0       	ldi	r22, 0x00	; 0
    4c80:	70 e0       	ldi	r23, 0x00	; 0
    4c82:	cb 01       	movw	r24, r22
    4c84:	0e 94 cd 1b 	call	0x379a	; 0x379a <nrk_time_set>
    4c88:	0e 94 79 03 	call	0x6f2	; 0x6f2 <nrk_create_taskset>
    4c8c:	0e 94 66 10 	call	0x20cc	; 0x20cc <nrk_start>
    4c90:	80 e0       	ldi	r24, 0x00	; 0
    4c92:	90 e0       	ldi	r25, 0x00	; 0
    4c94:	08 95       	ret

00004c96 <vfprintf>:
    4c96:	6f 92       	push	r6
    4c98:	7f 92       	push	r7
    4c9a:	9f 92       	push	r9
    4c9c:	af 92       	push	r10
    4c9e:	bf 92       	push	r11
    4ca0:	cf 92       	push	r12
    4ca2:	df 92       	push	r13
    4ca4:	ef 92       	push	r14
    4ca6:	ff 92       	push	r15
    4ca8:	0f 93       	push	r16
    4caa:	1f 93       	push	r17
    4cac:	cf 93       	push	r28
    4cae:	df 93       	push	r29
    4cb0:	cd b7       	in	r28, 0x3d	; 61
    4cb2:	de b7       	in	r29, 0x3e	; 62
    4cb4:	2c 97       	sbiw	r28, 0x0c	; 12
    4cb6:	0f b6       	in	r0, 0x3f	; 63
    4cb8:	f8 94       	cli
    4cba:	de bf       	out	0x3e, r29	; 62
    4cbc:	0f be       	out	0x3f, r0	; 63
    4cbe:	cd bf       	out	0x3d, r28	; 61
    4cc0:	8c 01       	movw	r16, r24
    4cc2:	7b 01       	movw	r14, r22
    4cc4:	3a 01       	movw	r6, r20
    4cc6:	fc 01       	movw	r30, r24
    4cc8:	17 82       	std	Z+7, r1	; 0x07
    4cca:	16 82       	std	Z+6, r1	; 0x06
    4ccc:	83 81       	ldd	r24, Z+3	; 0x03
    4cce:	81 ff       	sbrs	r24, 1
    4cd0:	19 c1       	rjmp	.+562    	; 0x4f04 <vfprintf+0x26e>
    4cd2:	ce 01       	movw	r24, r28
    4cd4:	01 96       	adiw	r24, 0x01	; 1
    4cd6:	5c 01       	movw	r10, r24
    4cd8:	f8 01       	movw	r30, r16
    4cda:	d3 80       	ldd	r13, Z+3	; 0x03
    4cdc:	f7 01       	movw	r30, r14
    4cde:	d3 fc       	sbrc	r13, 3
    4ce0:	25 91       	lpm	r18, Z+
    4ce2:	d3 fe       	sbrs	r13, 3
    4ce4:	21 91       	ld	r18, Z+
    4ce6:	7f 01       	movw	r14, r30
    4ce8:	22 23       	and	r18, r18
    4cea:	09 f4       	brne	.+2      	; 0x4cee <vfprintf+0x58>
    4cec:	07 c1       	rjmp	.+526    	; 0x4efc <vfprintf+0x266>
    4cee:	25 32       	cpi	r18, 0x25	; 37
    4cf0:	49 f4       	brne	.+18     	; 0x4d04 <vfprintf+0x6e>
    4cf2:	d3 fc       	sbrc	r13, 3
    4cf4:	25 91       	lpm	r18, Z+
    4cf6:	d3 fe       	sbrs	r13, 3
    4cf8:	21 91       	ld	r18, Z+
    4cfa:	7f 01       	movw	r14, r30
    4cfc:	25 32       	cpi	r18, 0x25	; 37
    4cfe:	11 f0       	breq	.+4      	; 0x4d04 <vfprintf+0x6e>
    4d00:	91 2c       	mov	r9, r1
    4d02:	1b c0       	rjmp	.+54     	; 0x4d3a <vfprintf+0xa4>
    4d04:	b8 01       	movw	r22, r16
    4d06:	82 2f       	mov	r24, r18
    4d08:	90 e0       	ldi	r25, 0x00	; 0
    4d0a:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
    4d0e:	63 01       	movw	r12, r6
    4d10:	36 01       	movw	r6, r12
    4d12:	e2 cf       	rjmp	.-60     	; 0x4cd8 <vfprintf+0x42>
    4d14:	22 23       	and	r18, r18
    4d16:	09 f4       	brne	.+2      	; 0x4d1a <vfprintf+0x84>
    4d18:	f1 c0       	rjmp	.+482    	; 0x4efc <vfprintf+0x266>
    4d1a:	62 2f       	mov	r22, r18
    4d1c:	70 e0       	ldi	r23, 0x00	; 0
    4d1e:	87 e1       	ldi	r24, 0x17	; 23
    4d20:	94 e0       	ldi	r25, 0x04	; 4
    4d22:	2c 87       	std	Y+12, r18	; 0x0c
    4d24:	0e 94 52 28 	call	0x50a4	; 0x50a4 <strchr_P>
    4d28:	2c 85       	ldd	r18, Y+12	; 0x0c
    4d2a:	89 2b       	or	r24, r25
    4d2c:	49 f0       	breq	.+18     	; 0x4d40 <vfprintf+0xaa>
    4d2e:	f7 01       	movw	r30, r14
    4d30:	d3 fc       	sbrc	r13, 3
    4d32:	25 91       	lpm	r18, Z+
    4d34:	d3 fe       	sbrs	r13, 3
    4d36:	21 91       	ld	r18, Z+
    4d38:	7f 01       	movw	r14, r30
    4d3a:	97 fe       	sbrs	r9, 7
    4d3c:	eb cf       	rjmp	.-42     	; 0x4d14 <vfprintf+0x7e>
    4d3e:	0c c0       	rjmp	.+24     	; 0x4d58 <vfprintf+0xc2>
    4d40:	23 32       	cpi	r18, 0x23	; 35
    4d42:	21 f4       	brne	.+8      	; 0x4d4c <vfprintf+0xb6>
    4d44:	f9 2d       	mov	r31, r9
    4d46:	f0 61       	ori	r31, 0x10	; 16
    4d48:	9f 2e       	mov	r9, r31
    4d4a:	f1 cf       	rjmp	.-30     	; 0x4d2e <vfprintf+0x98>
    4d4c:	2c 36       	cpi	r18, 0x6C	; 108
    4d4e:	39 f4       	brne	.+14     	; 0x4d5e <vfprintf+0xc8>
    4d50:	29 2d       	mov	r18, r9
    4d52:	20 68       	ori	r18, 0x80	; 128
    4d54:	92 2e       	mov	r9, r18
    4d56:	eb cf       	rjmp	.-42     	; 0x4d2e <vfprintf+0x98>
    4d58:	22 23       	and	r18, r18
    4d5a:	09 f4       	brne	.+2      	; 0x4d5e <vfprintf+0xc8>
    4d5c:	cf c0       	rjmp	.+414    	; 0x4efc <vfprintf+0x266>
    4d5e:	62 2f       	mov	r22, r18
    4d60:	70 e0       	ldi	r23, 0x00	; 0
    4d62:	80 e1       	ldi	r24, 0x10	; 16
    4d64:	94 e0       	ldi	r25, 0x04	; 4
    4d66:	2c 87       	std	Y+12, r18	; 0x0c
    4d68:	0e 94 52 28 	call	0x50a4	; 0x50a4 <strchr_P>
    4d6c:	2c 85       	ldd	r18, Y+12	; 0x0c
    4d6e:	89 2b       	or	r24, r25
    4d70:	41 f0       	breq	.+16     	; 0x4d82 <vfprintf+0xec>
    4d72:	63 01       	movw	r12, r6
    4d74:	f4 e0       	ldi	r31, 0x04	; 4
    4d76:	cf 0e       	add	r12, r31
    4d78:	d1 1c       	adc	r13, r1
    4d7a:	b8 01       	movw	r22, r16
    4d7c:	8f e3       	ldi	r24, 0x3F	; 63
    4d7e:	90 e0       	ldi	r25, 0x00	; 0
    4d80:	12 c0       	rjmp	.+36     	; 0x4da6 <vfprintf+0x110>
    4d82:	23 36       	cpi	r18, 0x63	; 99
    4d84:	41 f0       	breq	.+16     	; 0x4d96 <vfprintf+0x100>
    4d86:	23 37       	cpi	r18, 0x73	; 115
    4d88:	89 f0       	breq	.+34     	; 0x4dac <vfprintf+0x116>
    4d8a:	23 35       	cpi	r18, 0x53	; 83
    4d8c:	21 f5       	brne	.+72     	; 0x4dd6 <vfprintf+0x140>
    4d8e:	f9 2d       	mov	r31, r9
    4d90:	f1 60       	ori	r31, 0x01	; 1
    4d92:	9f 2e       	mov	r9, r31
    4d94:	0b c0       	rjmp	.+22     	; 0x4dac <vfprintf+0x116>
    4d96:	63 01       	movw	r12, r6
    4d98:	22 e0       	ldi	r18, 0x02	; 2
    4d9a:	c2 0e       	add	r12, r18
    4d9c:	d1 1c       	adc	r13, r1
    4d9e:	b8 01       	movw	r22, r16
    4da0:	f3 01       	movw	r30, r6
    4da2:	80 81       	ld	r24, Z
    4da4:	91 81       	ldd	r25, Z+1	; 0x01
    4da6:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
    4daa:	b2 cf       	rjmp	.-156    	; 0x4d10 <vfprintf+0x7a>
    4dac:	63 01       	movw	r12, r6
    4dae:	22 e0       	ldi	r18, 0x02	; 2
    4db0:	c2 0e       	add	r12, r18
    4db2:	d1 1c       	adc	r13, r1
    4db4:	f3 01       	movw	r30, r6
    4db6:	60 80       	ld	r6, Z
    4db8:	71 80       	ldd	r7, Z+1	; 0x01
    4dba:	f3 01       	movw	r30, r6
    4dbc:	90 fc       	sbrc	r9, 0
    4dbe:	85 91       	lpm	r24, Z+
    4dc0:	90 fe       	sbrs	r9, 0
    4dc2:	81 91       	ld	r24, Z+
    4dc4:	3f 01       	movw	r6, r30
    4dc6:	88 23       	and	r24, r24
    4dc8:	09 f4       	brne	.+2      	; 0x4dcc <vfprintf+0x136>
    4dca:	a2 cf       	rjmp	.-188    	; 0x4d10 <vfprintf+0x7a>
    4dcc:	b8 01       	movw	r22, r16
    4dce:	90 e0       	ldi	r25, 0x00	; 0
    4dd0:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
    4dd4:	f2 cf       	rjmp	.-28     	; 0x4dba <vfprintf+0x124>
    4dd6:	24 36       	cpi	r18, 0x64	; 100
    4dd8:	11 f0       	breq	.+4      	; 0x4dde <vfprintf+0x148>
    4dda:	29 36       	cpi	r18, 0x69	; 105
    4ddc:	39 f5       	brne	.+78     	; 0x4e2c <vfprintf+0x196>
    4dde:	63 01       	movw	r12, r6
    4de0:	97 fe       	sbrs	r9, 7
    4de2:	09 c0       	rjmp	.+18     	; 0x4df6 <vfprintf+0x160>
    4de4:	f4 e0       	ldi	r31, 0x04	; 4
    4de6:	cf 0e       	add	r12, r31
    4de8:	d1 1c       	adc	r13, r1
    4dea:	f3 01       	movw	r30, r6
    4dec:	60 81       	ld	r22, Z
    4dee:	71 81       	ldd	r23, Z+1	; 0x01
    4df0:	82 81       	ldd	r24, Z+2	; 0x02
    4df2:	93 81       	ldd	r25, Z+3	; 0x03
    4df4:	0a c0       	rjmp	.+20     	; 0x4e0a <vfprintf+0x174>
    4df6:	f2 e0       	ldi	r31, 0x02	; 2
    4df8:	cf 0e       	add	r12, r31
    4dfa:	d1 1c       	adc	r13, r1
    4dfc:	f3 01       	movw	r30, r6
    4dfe:	60 81       	ld	r22, Z
    4e00:	71 81       	ldd	r23, Z+1	; 0x01
    4e02:	88 27       	eor	r24, r24
    4e04:	77 fd       	sbrc	r23, 7
    4e06:	80 95       	com	r24
    4e08:	98 2f       	mov	r25, r24
    4e0a:	f9 2d       	mov	r31, r9
    4e0c:	ff 7e       	andi	r31, 0xEF	; 239
    4e0e:	9f 2e       	mov	r9, r31
    4e10:	97 ff       	sbrs	r25, 7
    4e12:	09 c0       	rjmp	.+18     	; 0x4e26 <vfprintf+0x190>
    4e14:	90 95       	com	r25
    4e16:	80 95       	com	r24
    4e18:	70 95       	com	r23
    4e1a:	61 95       	neg	r22
    4e1c:	7f 4f       	sbci	r23, 0xFF	; 255
    4e1e:	8f 4f       	sbci	r24, 0xFF	; 255
    4e20:	9f 4f       	sbci	r25, 0xFF	; 255
    4e22:	f0 64       	ori	r31, 0x40	; 64
    4e24:	9f 2e       	mov	r9, r31
    4e26:	2a e0       	ldi	r18, 0x0A	; 10
    4e28:	30 e0       	ldi	r19, 0x00	; 0
    4e2a:	38 c0       	rjmp	.+112    	; 0x4e9c <vfprintf+0x206>
    4e2c:	20 37       	cpi	r18, 0x70	; 112
    4e2e:	a1 f0       	breq	.+40     	; 0x4e58 <vfprintf+0x1c2>
    4e30:	40 f4       	brcc	.+16     	; 0x4e42 <vfprintf+0x1ac>
    4e32:	28 35       	cpi	r18, 0x58	; 88
    4e34:	d1 f0       	breq	.+52     	; 0x4e6a <vfprintf+0x1d4>
    4e36:	2f 36       	cpi	r18, 0x6F	; 111
    4e38:	09 f0       	breq	.+2      	; 0x4e3c <vfprintf+0x1a6>
    4e3a:	60 c0       	rjmp	.+192    	; 0x4efc <vfprintf+0x266>
    4e3c:	28 e0       	ldi	r18, 0x08	; 8
    4e3e:	30 e0       	ldi	r19, 0x00	; 0
    4e40:	19 c0       	rjmp	.+50     	; 0x4e74 <vfprintf+0x1de>
    4e42:	25 37       	cpi	r18, 0x75	; 117
    4e44:	19 f0       	breq	.+6      	; 0x4e4c <vfprintf+0x1b6>
    4e46:	28 37       	cpi	r18, 0x78	; 120
    4e48:	51 f0       	breq	.+20     	; 0x4e5e <vfprintf+0x1c8>
    4e4a:	58 c0       	rjmp	.+176    	; 0x4efc <vfprintf+0x266>
    4e4c:	29 2d       	mov	r18, r9
    4e4e:	2f 7e       	andi	r18, 0xEF	; 239
    4e50:	92 2e       	mov	r9, r18
    4e52:	2a e0       	ldi	r18, 0x0A	; 10
    4e54:	30 e0       	ldi	r19, 0x00	; 0
    4e56:	0e c0       	rjmp	.+28     	; 0x4e74 <vfprintf+0x1de>
    4e58:	89 2d       	mov	r24, r9
    4e5a:	80 61       	ori	r24, 0x10	; 16
    4e5c:	98 2e       	mov	r9, r24
    4e5e:	99 2d       	mov	r25, r9
    4e60:	94 62       	ori	r25, 0x24	; 36
    4e62:	99 2e       	mov	r9, r25
    4e64:	20 e1       	ldi	r18, 0x10	; 16
    4e66:	30 e0       	ldi	r19, 0x00	; 0
    4e68:	05 c0       	rjmp	.+10     	; 0x4e74 <vfprintf+0x1de>
    4e6a:	e9 2d       	mov	r30, r9
    4e6c:	e4 60       	ori	r30, 0x04	; 4
    4e6e:	9e 2e       	mov	r9, r30
    4e70:	20 e1       	ldi	r18, 0x10	; 16
    4e72:	32 e0       	ldi	r19, 0x02	; 2
    4e74:	63 01       	movw	r12, r6
    4e76:	97 fe       	sbrs	r9, 7
    4e78:	09 c0       	rjmp	.+18     	; 0x4e8c <vfprintf+0x1f6>
    4e7a:	f4 e0       	ldi	r31, 0x04	; 4
    4e7c:	cf 0e       	add	r12, r31
    4e7e:	d1 1c       	adc	r13, r1
    4e80:	f3 01       	movw	r30, r6
    4e82:	60 81       	ld	r22, Z
    4e84:	71 81       	ldd	r23, Z+1	; 0x01
    4e86:	82 81       	ldd	r24, Z+2	; 0x02
    4e88:	93 81       	ldd	r25, Z+3	; 0x03
    4e8a:	08 c0       	rjmp	.+16     	; 0x4e9c <vfprintf+0x206>
    4e8c:	f2 e0       	ldi	r31, 0x02	; 2
    4e8e:	cf 0e       	add	r12, r31
    4e90:	d1 1c       	adc	r13, r1
    4e92:	f3 01       	movw	r30, r6
    4e94:	60 81       	ld	r22, Z
    4e96:	71 81       	ldd	r23, Z+1	; 0x01
    4e98:	80 e0       	ldi	r24, 0x00	; 0
    4e9a:	90 e0       	ldi	r25, 0x00	; 0
    4e9c:	a5 01       	movw	r20, r10
    4e9e:	0e 94 a3 29 	call	0x5346	; 0x5346 <__ultoa_invert>
    4ea2:	78 2e       	mov	r7, r24
    4ea4:	7a 18       	sub	r7, r10
    4ea6:	96 fe       	sbrs	r9, 6
    4ea8:	05 c0       	rjmp	.+10     	; 0x4eb4 <vfprintf+0x21e>
    4eaa:	b8 01       	movw	r22, r16
    4eac:	8d e2       	ldi	r24, 0x2D	; 45
    4eae:	90 e0       	ldi	r25, 0x00	; 0
    4eb0:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
    4eb4:	94 fe       	sbrs	r9, 4
    4eb6:	16 c0       	rjmp	.+44     	; 0x4ee4 <vfprintf+0x24e>
    4eb8:	fe 01       	movw	r30, r28
    4eba:	e7 0d       	add	r30, r7
    4ebc:	f1 1d       	adc	r31, r1
    4ebe:	80 81       	ld	r24, Z
    4ec0:	80 33       	cpi	r24, 0x30	; 48
    4ec2:	81 f0       	breq	.+32     	; 0x4ee4 <vfprintf+0x24e>
    4ec4:	b8 01       	movw	r22, r16
    4ec6:	80 e3       	ldi	r24, 0x30	; 48
    4ec8:	90 e0       	ldi	r25, 0x00	; 0
    4eca:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
    4ece:	92 fe       	sbrs	r9, 2
    4ed0:	09 c0       	rjmp	.+18     	; 0x4ee4 <vfprintf+0x24e>
    4ed2:	29 2d       	mov	r18, r9
    4ed4:	20 72       	andi	r18, 0x20	; 32
    4ed6:	82 2f       	mov	r24, r18
    4ed8:	90 e0       	ldi	r25, 0x00	; 0
    4eda:	b8 01       	movw	r22, r16
    4edc:	88 5a       	subi	r24, 0xA8	; 168
    4ede:	9f 4f       	sbci	r25, 0xFF	; 255
    4ee0:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
    4ee4:	7a 94       	dec	r7
    4ee6:	f5 01       	movw	r30, r10
    4ee8:	e7 0d       	add	r30, r7
    4eea:	f1 1d       	adc	r31, r1
    4eec:	80 81       	ld	r24, Z
    4eee:	b8 01       	movw	r22, r16
    4ef0:	90 e0       	ldi	r25, 0x00	; 0
    4ef2:	0e 94 fd 28 	call	0x51fa	; 0x51fa <fputc>
    4ef6:	71 10       	cpse	r7, r1
    4ef8:	f5 cf       	rjmp	.-22     	; 0x4ee4 <vfprintf+0x24e>
    4efa:	0a cf       	rjmp	.-492    	; 0x4d10 <vfprintf+0x7a>
    4efc:	f8 01       	movw	r30, r16
    4efe:	86 81       	ldd	r24, Z+6	; 0x06
    4f00:	97 81       	ldd	r25, Z+7	; 0x07
    4f02:	02 c0       	rjmp	.+4      	; 0x4f08 <vfprintf+0x272>
    4f04:	8f ef       	ldi	r24, 0xFF	; 255
    4f06:	9f ef       	ldi	r25, 0xFF	; 255
    4f08:	2c 96       	adiw	r28, 0x0c	; 12
    4f0a:	0f b6       	in	r0, 0x3f	; 63
    4f0c:	f8 94       	cli
    4f0e:	de bf       	out	0x3e, r29	; 62
    4f10:	0f be       	out	0x3f, r0	; 63
    4f12:	cd bf       	out	0x3d, r28	; 61
    4f14:	df 91       	pop	r29
    4f16:	cf 91       	pop	r28
    4f18:	1f 91       	pop	r17
    4f1a:	0f 91       	pop	r16
    4f1c:	ff 90       	pop	r15
    4f1e:	ef 90       	pop	r14
    4f20:	df 90       	pop	r13
    4f22:	cf 90       	pop	r12
    4f24:	bf 90       	pop	r11
    4f26:	af 90       	pop	r10
    4f28:	9f 90       	pop	r9
    4f2a:	7f 90       	pop	r7
    4f2c:	6f 90       	pop	r6
    4f2e:	08 95       	ret

00004f30 <__muluhisi3>:
    4f30:	0e 94 43 28 	call	0x5086	; 0x5086 <__umulhisi3>
    4f34:	a5 9f       	mul	r26, r21
    4f36:	90 0d       	add	r25, r0
    4f38:	b4 9f       	mul	r27, r20
    4f3a:	90 0d       	add	r25, r0
    4f3c:	a4 9f       	mul	r26, r20
    4f3e:	80 0d       	add	r24, r0
    4f40:	91 1d       	adc	r25, r1
    4f42:	11 24       	eor	r1, r1
    4f44:	08 95       	ret

00004f46 <__mulsi3>:
    4f46:	db 01       	movw	r26, r22
    4f48:	8f 93       	push	r24
    4f4a:	9f 93       	push	r25
    4f4c:	0e 94 98 27 	call	0x4f30	; 0x4f30 <__muluhisi3>
    4f50:	bf 91       	pop	r27
    4f52:	af 91       	pop	r26
    4f54:	a2 9f       	mul	r26, r18
    4f56:	80 0d       	add	r24, r0
    4f58:	91 1d       	adc	r25, r1
    4f5a:	a3 9f       	mul	r26, r19
    4f5c:	90 0d       	add	r25, r0
    4f5e:	b2 9f       	mul	r27, r18
    4f60:	90 0d       	add	r25, r0
    4f62:	11 24       	eor	r1, r1
    4f64:	08 95       	ret

00004f66 <__udivmodsi4>:
    4f66:	a1 e2       	ldi	r26, 0x21	; 33
    4f68:	1a 2e       	mov	r1, r26
    4f6a:	aa 1b       	sub	r26, r26
    4f6c:	bb 1b       	sub	r27, r27
    4f6e:	fd 01       	movw	r30, r26
    4f70:	0d c0       	rjmp	.+26     	; 0x4f8c <__udivmodsi4_ep>

00004f72 <__udivmodsi4_loop>:
    4f72:	aa 1f       	adc	r26, r26
    4f74:	bb 1f       	adc	r27, r27
    4f76:	ee 1f       	adc	r30, r30
    4f78:	ff 1f       	adc	r31, r31
    4f7a:	a2 17       	cp	r26, r18
    4f7c:	b3 07       	cpc	r27, r19
    4f7e:	e4 07       	cpc	r30, r20
    4f80:	f5 07       	cpc	r31, r21
    4f82:	20 f0       	brcs	.+8      	; 0x4f8c <__udivmodsi4_ep>
    4f84:	a2 1b       	sub	r26, r18
    4f86:	b3 0b       	sbc	r27, r19
    4f88:	e4 0b       	sbc	r30, r20
    4f8a:	f5 0b       	sbc	r31, r21

00004f8c <__udivmodsi4_ep>:
    4f8c:	66 1f       	adc	r22, r22
    4f8e:	77 1f       	adc	r23, r23
    4f90:	88 1f       	adc	r24, r24
    4f92:	99 1f       	adc	r25, r25
    4f94:	1a 94       	dec	r1
    4f96:	69 f7       	brne	.-38     	; 0x4f72 <__udivmodsi4_loop>
    4f98:	60 95       	com	r22
    4f9a:	70 95       	com	r23
    4f9c:	80 95       	com	r24
    4f9e:	90 95       	com	r25
    4fa0:	9b 01       	movw	r18, r22
    4fa2:	ac 01       	movw	r20, r24
    4fa4:	bd 01       	movw	r22, r26
    4fa6:	cf 01       	movw	r24, r30
    4fa8:	08 95       	ret

00004faa <__umoddi3>:
    4faa:	68 94       	set
    4fac:	01 c0       	rjmp	.+2      	; 0x4fb0 <__udivdi3_umoddi3>

00004fae <__udivdi3>:
    4fae:	e8 94       	clt

00004fb0 <__udivdi3_umoddi3>:
    4fb0:	8f 92       	push	r8
    4fb2:	9f 92       	push	r9
    4fb4:	cf 93       	push	r28
    4fb6:	df 93       	push	r29
    4fb8:	0e 94 e3 27 	call	0x4fc6	; 0x4fc6 <__udivmod64>
    4fbc:	df 91       	pop	r29
    4fbe:	cf 91       	pop	r28
    4fc0:	9f 90       	pop	r9
    4fc2:	8f 90       	pop	r8
    4fc4:	08 95       	ret

00004fc6 <__udivmod64>:
    4fc6:	88 24       	eor	r8, r8
    4fc8:	99 24       	eor	r9, r9
    4fca:	f4 01       	movw	r30, r8
    4fcc:	e4 01       	movw	r28, r8
    4fce:	b0 e4       	ldi	r27, 0x40	; 64
    4fd0:	9f 93       	push	r25
    4fd2:	aa 27       	eor	r26, r26
    4fd4:	9a 15       	cp	r25, r10
    4fd6:	8b 04       	cpc	r8, r11
    4fd8:	9c 04       	cpc	r9, r12
    4fda:	ed 05       	cpc	r30, r13
    4fdc:	fe 05       	cpc	r31, r14
    4fde:	cf 05       	cpc	r28, r15
    4fe0:	d0 07       	cpc	r29, r16
    4fe2:	a1 07       	cpc	r26, r17
    4fe4:	98 f4       	brcc	.+38     	; 0x500c <__udivmod64+0x46>
    4fe6:	ad 2f       	mov	r26, r29
    4fe8:	dc 2f       	mov	r29, r28
    4fea:	cf 2f       	mov	r28, r31
    4fec:	fe 2f       	mov	r31, r30
    4fee:	e9 2d       	mov	r30, r9
    4ff0:	98 2c       	mov	r9, r8
    4ff2:	89 2e       	mov	r8, r25
    4ff4:	98 2f       	mov	r25, r24
    4ff6:	87 2f       	mov	r24, r23
    4ff8:	76 2f       	mov	r23, r22
    4ffa:	65 2f       	mov	r22, r21
    4ffc:	54 2f       	mov	r21, r20
    4ffe:	43 2f       	mov	r20, r19
    5000:	32 2f       	mov	r19, r18
    5002:	22 27       	eor	r18, r18
    5004:	b8 50       	subi	r27, 0x08	; 8
    5006:	31 f7       	brne	.-52     	; 0x4fd4 <__udivmod64+0xe>
    5008:	bf 91       	pop	r27
    500a:	27 c0       	rjmp	.+78     	; 0x505a <__udivmod64+0x94>
    500c:	1b 2e       	mov	r1, r27
    500e:	bf 91       	pop	r27
    5010:	bb 27       	eor	r27, r27
    5012:	22 0f       	add	r18, r18
    5014:	33 1f       	adc	r19, r19
    5016:	44 1f       	adc	r20, r20
    5018:	55 1f       	adc	r21, r21
    501a:	66 1f       	adc	r22, r22
    501c:	77 1f       	adc	r23, r23
    501e:	88 1f       	adc	r24, r24
    5020:	99 1f       	adc	r25, r25
    5022:	88 1c       	adc	r8, r8
    5024:	99 1c       	adc	r9, r9
    5026:	ee 1f       	adc	r30, r30
    5028:	ff 1f       	adc	r31, r31
    502a:	cc 1f       	adc	r28, r28
    502c:	dd 1f       	adc	r29, r29
    502e:	aa 1f       	adc	r26, r26
    5030:	bb 1f       	adc	r27, r27
    5032:	8a 14       	cp	r8, r10
    5034:	9b 04       	cpc	r9, r11
    5036:	ec 05       	cpc	r30, r12
    5038:	fd 05       	cpc	r31, r13
    503a:	ce 05       	cpc	r28, r14
    503c:	df 05       	cpc	r29, r15
    503e:	a0 07       	cpc	r26, r16
    5040:	b1 07       	cpc	r27, r17
    5042:	48 f0       	brcs	.+18     	; 0x5056 <__udivmod64+0x90>
    5044:	8a 18       	sub	r8, r10
    5046:	9b 08       	sbc	r9, r11
    5048:	ec 09       	sbc	r30, r12
    504a:	fd 09       	sbc	r31, r13
    504c:	ce 09       	sbc	r28, r14
    504e:	df 09       	sbc	r29, r15
    5050:	a0 0b       	sbc	r26, r16
    5052:	b1 0b       	sbc	r27, r17
    5054:	21 60       	ori	r18, 0x01	; 1
    5056:	1a 94       	dec	r1
    5058:	e1 f6       	brne	.-72     	; 0x5012 <__udivmod64+0x4c>
    505a:	2e f4       	brtc	.+10     	; 0x5066 <__udivmod64+0xa0>
    505c:	94 01       	movw	r18, r8
    505e:	af 01       	movw	r20, r30
    5060:	be 01       	movw	r22, r28
    5062:	cd 01       	movw	r24, r26
    5064:	00 0c       	add	r0, r0
    5066:	08 95       	ret

00005068 <__tablejump2__>:
    5068:	ee 0f       	add	r30, r30
    506a:	ff 1f       	adc	r31, r31

0000506c <__tablejump__>:
    506c:	05 90       	lpm	r0, Z+
    506e:	f4 91       	lpm	r31, Z
    5070:	e0 2d       	mov	r30, r0
    5072:	09 94       	ijmp

00005074 <__adddi3>:
    5074:	2a 0d       	add	r18, r10
    5076:	3b 1d       	adc	r19, r11
    5078:	4c 1d       	adc	r20, r12
    507a:	5d 1d       	adc	r21, r13
    507c:	6e 1d       	adc	r22, r14
    507e:	7f 1d       	adc	r23, r15
    5080:	80 1f       	adc	r24, r16
    5082:	91 1f       	adc	r25, r17
    5084:	08 95       	ret

00005086 <__umulhisi3>:
    5086:	a2 9f       	mul	r26, r18
    5088:	b0 01       	movw	r22, r0
    508a:	b3 9f       	mul	r27, r19
    508c:	c0 01       	movw	r24, r0
    508e:	a3 9f       	mul	r26, r19
    5090:	70 0d       	add	r23, r0
    5092:	81 1d       	adc	r24, r1
    5094:	11 24       	eor	r1, r1
    5096:	91 1d       	adc	r25, r1
    5098:	b2 9f       	mul	r27, r18
    509a:	70 0d       	add	r23, r0
    509c:	81 1d       	adc	r24, r1
    509e:	11 24       	eor	r1, r1
    50a0:	91 1d       	adc	r25, r1
    50a2:	08 95       	ret

000050a4 <strchr_P>:
    50a4:	fc 01       	movw	r30, r24
    50a6:	05 90       	lpm	r0, Z+
    50a8:	06 16       	cp	r0, r22
    50aa:	21 f0       	breq	.+8      	; 0x50b4 <strchr_P+0x10>
    50ac:	00 20       	and	r0, r0
    50ae:	d9 f7       	brne	.-10     	; 0x50a6 <strchr_P+0x2>
    50b0:	c0 01       	movw	r24, r0
    50b2:	08 95       	ret
    50b4:	31 97       	sbiw	r30, 0x01	; 1
    50b6:	cf 01       	movw	r24, r30
    50b8:	08 95       	ret

000050ba <memcpy>:
    50ba:	fb 01       	movw	r30, r22
    50bc:	dc 01       	movw	r26, r24
    50be:	02 c0       	rjmp	.+4      	; 0x50c4 <memcpy+0xa>
    50c0:	01 90       	ld	r0, Z+
    50c2:	0d 92       	st	X+, r0
    50c4:	41 50       	subi	r20, 0x01	; 1
    50c6:	50 40       	sbci	r21, 0x00	; 0
    50c8:	d8 f7       	brcc	.-10     	; 0x50c0 <memcpy+0x6>
    50ca:	08 95       	ret

000050cc <strncmp>:
    50cc:	fb 01       	movw	r30, r22
    50ce:	dc 01       	movw	r26, r24
    50d0:	41 50       	subi	r20, 0x01	; 1
    50d2:	50 40       	sbci	r21, 0x00	; 0
    50d4:	30 f0       	brcs	.+12     	; 0x50e2 <strncmp+0x16>
    50d6:	8d 91       	ld	r24, X+
    50d8:	01 90       	ld	r0, Z+
    50da:	80 19       	sub	r24, r0
    50dc:	19 f4       	brne	.+6      	; 0x50e4 <strncmp+0x18>
    50de:	00 20       	and	r0, r0
    50e0:	b9 f7       	brne	.-18     	; 0x50d0 <strncmp+0x4>
    50e2:	88 1b       	sub	r24, r24
    50e4:	99 0b       	sbc	r25, r25
    50e6:	08 95       	ret

000050e8 <fdevopen>:
    50e8:	0f 93       	push	r16
    50ea:	1f 93       	push	r17
    50ec:	cf 93       	push	r28
    50ee:	df 93       	push	r29
    50f0:	ec 01       	movw	r28, r24
    50f2:	8b 01       	movw	r16, r22
    50f4:	00 97       	sbiw	r24, 0x00	; 0
    50f6:	31 f4       	brne	.+12     	; 0x5104 <fdevopen+0x1c>
    50f8:	61 15       	cp	r22, r1
    50fa:	71 05       	cpc	r23, r1
    50fc:	19 f4       	brne	.+6      	; 0x5104 <fdevopen+0x1c>
    50fe:	80 e0       	ldi	r24, 0x00	; 0
    5100:	90 e0       	ldi	r25, 0x00	; 0
    5102:	38 c0       	rjmp	.+112    	; 0x5174 <fdevopen+0x8c>
    5104:	6e e0       	ldi	r22, 0x0E	; 14
    5106:	70 e0       	ldi	r23, 0x00	; 0
    5108:	81 e0       	ldi	r24, 0x01	; 1
    510a:	90 e0       	ldi	r25, 0x00	; 0
    510c:	0e 94 17 2a 	call	0x542e	; 0x542e <calloc>
    5110:	fc 01       	movw	r30, r24
    5112:	00 97       	sbiw	r24, 0x00	; 0
    5114:	a1 f3       	breq	.-24     	; 0x50fe <fdevopen+0x16>
    5116:	80 e8       	ldi	r24, 0x80	; 128
    5118:	83 83       	std	Z+3, r24	; 0x03
    511a:	01 15       	cp	r16, r1
    511c:	11 05       	cpc	r17, r1
    511e:	71 f0       	breq	.+28     	; 0x513c <fdevopen+0x54>
    5120:	13 87       	std	Z+11, r17	; 0x0b
    5122:	02 87       	std	Z+10, r16	; 0x0a
    5124:	81 e8       	ldi	r24, 0x81	; 129
    5126:	83 83       	std	Z+3, r24	; 0x03
    5128:	80 91 b8 0f 	lds	r24, 0x0FB8
    512c:	90 91 b9 0f 	lds	r25, 0x0FB9
    5130:	89 2b       	or	r24, r25
    5132:	21 f4       	brne	.+8      	; 0x513c <fdevopen+0x54>
    5134:	f0 93 b9 0f 	sts	0x0FB9, r31
    5138:	e0 93 b8 0f 	sts	0x0FB8, r30
    513c:	20 97       	sbiw	r28, 0x00	; 0
    513e:	c9 f0       	breq	.+50     	; 0x5172 <fdevopen+0x8a>
    5140:	d1 87       	std	Z+9, r29	; 0x09
    5142:	c0 87       	std	Z+8, r28	; 0x08
    5144:	83 81       	ldd	r24, Z+3	; 0x03
    5146:	82 60       	ori	r24, 0x02	; 2
    5148:	83 83       	std	Z+3, r24	; 0x03
    514a:	80 91 ba 0f 	lds	r24, 0x0FBA
    514e:	90 91 bb 0f 	lds	r25, 0x0FBB
    5152:	89 2b       	or	r24, r25
    5154:	71 f4       	brne	.+28     	; 0x5172 <fdevopen+0x8a>
    5156:	f0 93 bb 0f 	sts	0x0FBB, r31
    515a:	e0 93 ba 0f 	sts	0x0FBA, r30
    515e:	80 91 bc 0f 	lds	r24, 0x0FBC
    5162:	90 91 bd 0f 	lds	r25, 0x0FBD
    5166:	89 2b       	or	r24, r25
    5168:	21 f4       	brne	.+8      	; 0x5172 <fdevopen+0x8a>
    516a:	f0 93 bd 0f 	sts	0x0FBD, r31
    516e:	e0 93 bc 0f 	sts	0x0FBC, r30
    5172:	cf 01       	movw	r24, r30
    5174:	df 91       	pop	r29
    5176:	cf 91       	pop	r28
    5178:	1f 91       	pop	r17
    517a:	0f 91       	pop	r16
    517c:	08 95       	ret

0000517e <fgetc>:
    517e:	cf 93       	push	r28
    5180:	df 93       	push	r29
    5182:	ec 01       	movw	r28, r24
    5184:	2b 81       	ldd	r18, Y+3	; 0x03
    5186:	20 ff       	sbrs	r18, 0
    5188:	33 c0       	rjmp	.+102    	; 0x51f0 <fgetc+0x72>
    518a:	26 ff       	sbrs	r18, 6
    518c:	0a c0       	rjmp	.+20     	; 0x51a2 <fgetc+0x24>
    518e:	2f 7b       	andi	r18, 0xBF	; 191
    5190:	2b 83       	std	Y+3, r18	; 0x03
    5192:	8e 81       	ldd	r24, Y+6	; 0x06
    5194:	9f 81       	ldd	r25, Y+7	; 0x07
    5196:	01 96       	adiw	r24, 0x01	; 1
    5198:	9f 83       	std	Y+7, r25	; 0x07
    519a:	8e 83       	std	Y+6, r24	; 0x06
    519c:	8a 81       	ldd	r24, Y+2	; 0x02
    519e:	90 e0       	ldi	r25, 0x00	; 0
    51a0:	29 c0       	rjmp	.+82     	; 0x51f4 <fgetc+0x76>
    51a2:	22 ff       	sbrs	r18, 2
    51a4:	0f c0       	rjmp	.+30     	; 0x51c4 <fgetc+0x46>
    51a6:	e8 81       	ld	r30, Y
    51a8:	f9 81       	ldd	r31, Y+1	; 0x01
    51aa:	80 81       	ld	r24, Z
    51ac:	99 27       	eor	r25, r25
    51ae:	87 fd       	sbrc	r24, 7
    51b0:	90 95       	com	r25
    51b2:	00 97       	sbiw	r24, 0x00	; 0
    51b4:	19 f4       	brne	.+6      	; 0x51bc <fgetc+0x3e>
    51b6:	20 62       	ori	r18, 0x20	; 32
    51b8:	2b 83       	std	Y+3, r18	; 0x03
    51ba:	1a c0       	rjmp	.+52     	; 0x51f0 <fgetc+0x72>
    51bc:	31 96       	adiw	r30, 0x01	; 1
    51be:	f9 83       	std	Y+1, r31	; 0x01
    51c0:	e8 83       	st	Y, r30
    51c2:	0e c0       	rjmp	.+28     	; 0x51e0 <fgetc+0x62>
    51c4:	ea 85       	ldd	r30, Y+10	; 0x0a
    51c6:	fb 85       	ldd	r31, Y+11	; 0x0b
    51c8:	09 95       	icall
    51ca:	97 ff       	sbrs	r25, 7
    51cc:	09 c0       	rjmp	.+18     	; 0x51e0 <fgetc+0x62>
    51ce:	2b 81       	ldd	r18, Y+3	; 0x03
    51d0:	01 96       	adiw	r24, 0x01	; 1
    51d2:	11 f4       	brne	.+4      	; 0x51d8 <fgetc+0x5a>
    51d4:	80 e1       	ldi	r24, 0x10	; 16
    51d6:	01 c0       	rjmp	.+2      	; 0x51da <fgetc+0x5c>
    51d8:	80 e2       	ldi	r24, 0x20	; 32
    51da:	82 2b       	or	r24, r18
    51dc:	8b 83       	std	Y+3, r24	; 0x03
    51de:	08 c0       	rjmp	.+16     	; 0x51f0 <fgetc+0x72>
    51e0:	2e 81       	ldd	r18, Y+6	; 0x06
    51e2:	3f 81       	ldd	r19, Y+7	; 0x07
    51e4:	2f 5f       	subi	r18, 0xFF	; 255
    51e6:	3f 4f       	sbci	r19, 0xFF	; 255
    51e8:	3f 83       	std	Y+7, r19	; 0x07
    51ea:	2e 83       	std	Y+6, r18	; 0x06
    51ec:	99 27       	eor	r25, r25
    51ee:	02 c0       	rjmp	.+4      	; 0x51f4 <fgetc+0x76>
    51f0:	8f ef       	ldi	r24, 0xFF	; 255
    51f2:	9f ef       	ldi	r25, 0xFF	; 255
    51f4:	df 91       	pop	r29
    51f6:	cf 91       	pop	r28
    51f8:	08 95       	ret

000051fa <fputc>:
    51fa:	0f 93       	push	r16
    51fc:	1f 93       	push	r17
    51fe:	cf 93       	push	r28
    5200:	df 93       	push	r29
    5202:	18 2f       	mov	r17, r24
    5204:	09 2f       	mov	r16, r25
    5206:	eb 01       	movw	r28, r22
    5208:	8b 81       	ldd	r24, Y+3	; 0x03
    520a:	81 fd       	sbrc	r24, 1
    520c:	03 c0       	rjmp	.+6      	; 0x5214 <fputc+0x1a>
    520e:	8f ef       	ldi	r24, 0xFF	; 255
    5210:	9f ef       	ldi	r25, 0xFF	; 255
    5212:	20 c0       	rjmp	.+64     	; 0x5254 <fputc+0x5a>
    5214:	82 ff       	sbrs	r24, 2
    5216:	10 c0       	rjmp	.+32     	; 0x5238 <fputc+0x3e>
    5218:	4e 81       	ldd	r20, Y+6	; 0x06
    521a:	5f 81       	ldd	r21, Y+7	; 0x07
    521c:	2c 81       	ldd	r18, Y+4	; 0x04
    521e:	3d 81       	ldd	r19, Y+5	; 0x05
    5220:	42 17       	cp	r20, r18
    5222:	53 07       	cpc	r21, r19
    5224:	7c f4       	brge	.+30     	; 0x5244 <fputc+0x4a>
    5226:	e8 81       	ld	r30, Y
    5228:	f9 81       	ldd	r31, Y+1	; 0x01
    522a:	9f 01       	movw	r18, r30
    522c:	2f 5f       	subi	r18, 0xFF	; 255
    522e:	3f 4f       	sbci	r19, 0xFF	; 255
    5230:	39 83       	std	Y+1, r19	; 0x01
    5232:	28 83       	st	Y, r18
    5234:	10 83       	st	Z, r17
    5236:	06 c0       	rjmp	.+12     	; 0x5244 <fputc+0x4a>
    5238:	e8 85       	ldd	r30, Y+8	; 0x08
    523a:	f9 85       	ldd	r31, Y+9	; 0x09
    523c:	81 2f       	mov	r24, r17
    523e:	09 95       	icall
    5240:	89 2b       	or	r24, r25
    5242:	29 f7       	brne	.-54     	; 0x520e <fputc+0x14>
    5244:	2e 81       	ldd	r18, Y+6	; 0x06
    5246:	3f 81       	ldd	r19, Y+7	; 0x07
    5248:	2f 5f       	subi	r18, 0xFF	; 255
    524a:	3f 4f       	sbci	r19, 0xFF	; 255
    524c:	3f 83       	std	Y+7, r19	; 0x07
    524e:	2e 83       	std	Y+6, r18	; 0x06
    5250:	81 2f       	mov	r24, r17
    5252:	90 2f       	mov	r25, r16
    5254:	df 91       	pop	r29
    5256:	cf 91       	pop	r28
    5258:	1f 91       	pop	r17
    525a:	0f 91       	pop	r16
    525c:	08 95       	ret

0000525e <printf>:
    525e:	cf 93       	push	r28
    5260:	df 93       	push	r29
    5262:	cd b7       	in	r28, 0x3d	; 61
    5264:	de b7       	in	r29, 0x3e	; 62
    5266:	fe 01       	movw	r30, r28
    5268:	35 96       	adiw	r30, 0x05	; 5
    526a:	61 91       	ld	r22, Z+
    526c:	71 91       	ld	r23, Z+
    526e:	af 01       	movw	r20, r30
    5270:	80 91 ba 0f 	lds	r24, 0x0FBA
    5274:	90 91 bb 0f 	lds	r25, 0x0FBB
    5278:	0e 94 4b 26 	call	0x4c96	; 0x4c96 <vfprintf>
    527c:	df 91       	pop	r29
    527e:	cf 91       	pop	r28
    5280:	08 95       	ret

00005282 <putchar>:
    5282:	60 91 ba 0f 	lds	r22, 0x0FBA
    5286:	70 91 bb 0f 	lds	r23, 0x0FBB
    528a:	0c 94 fd 28 	jmp	0x51fa	; 0x51fa <fputc>

0000528e <puts>:
    528e:	0f 93       	push	r16
    5290:	1f 93       	push	r17
    5292:	cf 93       	push	r28
    5294:	df 93       	push	r29
    5296:	e0 91 ba 0f 	lds	r30, 0x0FBA
    529a:	f0 91 bb 0f 	lds	r31, 0x0FBB
    529e:	23 81       	ldd	r18, Z+3	; 0x03
    52a0:	21 ff       	sbrs	r18, 1
    52a2:	1b c0       	rjmp	.+54     	; 0x52da <puts+0x4c>
    52a4:	ec 01       	movw	r28, r24
    52a6:	00 e0       	ldi	r16, 0x00	; 0
    52a8:	10 e0       	ldi	r17, 0x00	; 0
    52aa:	89 91       	ld	r24, Y+
    52ac:	60 91 ba 0f 	lds	r22, 0x0FBA
    52b0:	70 91 bb 0f 	lds	r23, 0x0FBB
    52b4:	db 01       	movw	r26, r22
    52b6:	18 96       	adiw	r26, 0x08	; 8
    52b8:	ed 91       	ld	r30, X+
    52ba:	fc 91       	ld	r31, X
    52bc:	19 97       	sbiw	r26, 0x09	; 9
    52be:	88 23       	and	r24, r24
    52c0:	31 f0       	breq	.+12     	; 0x52ce <puts+0x40>
    52c2:	09 95       	icall
    52c4:	89 2b       	or	r24, r25
    52c6:	89 f3       	breq	.-30     	; 0x52aa <puts+0x1c>
    52c8:	0f ef       	ldi	r16, 0xFF	; 255
    52ca:	1f ef       	ldi	r17, 0xFF	; 255
    52cc:	ee cf       	rjmp	.-36     	; 0x52aa <puts+0x1c>
    52ce:	8a e0       	ldi	r24, 0x0A	; 10
    52d0:	09 95       	icall
    52d2:	89 2b       	or	r24, r25
    52d4:	11 f4       	brne	.+4      	; 0x52da <puts+0x4c>
    52d6:	c8 01       	movw	r24, r16
    52d8:	02 c0       	rjmp	.+4      	; 0x52de <puts+0x50>
    52da:	8f ef       	ldi	r24, 0xFF	; 255
    52dc:	9f ef       	ldi	r25, 0xFF	; 255
    52de:	df 91       	pop	r29
    52e0:	cf 91       	pop	r28
    52e2:	1f 91       	pop	r17
    52e4:	0f 91       	pop	r16
    52e6:	08 95       	ret

000052e8 <sprintf>:
    52e8:	0f 93       	push	r16
    52ea:	1f 93       	push	r17
    52ec:	cf 93       	push	r28
    52ee:	df 93       	push	r29
    52f0:	cd b7       	in	r28, 0x3d	; 61
    52f2:	de b7       	in	r29, 0x3e	; 62
    52f4:	2e 97       	sbiw	r28, 0x0e	; 14
    52f6:	0f b6       	in	r0, 0x3f	; 63
    52f8:	f8 94       	cli
    52fa:	de bf       	out	0x3e, r29	; 62
    52fc:	0f be       	out	0x3f, r0	; 63
    52fe:	cd bf       	out	0x3d, r28	; 61
    5300:	0d 89       	ldd	r16, Y+21	; 0x15
    5302:	1e 89       	ldd	r17, Y+22	; 0x16
    5304:	86 e0       	ldi	r24, 0x06	; 6
    5306:	8c 83       	std	Y+4, r24	; 0x04
    5308:	1a 83       	std	Y+2, r17	; 0x02
    530a:	09 83       	std	Y+1, r16	; 0x01
    530c:	8f ef       	ldi	r24, 0xFF	; 255
    530e:	9f e7       	ldi	r25, 0x7F	; 127
    5310:	9e 83       	std	Y+6, r25	; 0x06
    5312:	8d 83       	std	Y+5, r24	; 0x05
    5314:	ae 01       	movw	r20, r28
    5316:	47 5e       	subi	r20, 0xE7	; 231
    5318:	5f 4f       	sbci	r21, 0xFF	; 255
    531a:	6f 89       	ldd	r22, Y+23	; 0x17
    531c:	78 8d       	ldd	r23, Y+24	; 0x18
    531e:	ce 01       	movw	r24, r28
    5320:	01 96       	adiw	r24, 0x01	; 1
    5322:	0e 94 4b 26 	call	0x4c96	; 0x4c96 <vfprintf>
    5326:	ef 81       	ldd	r30, Y+7	; 0x07
    5328:	f8 85       	ldd	r31, Y+8	; 0x08
    532a:	e0 0f       	add	r30, r16
    532c:	f1 1f       	adc	r31, r17
    532e:	10 82       	st	Z, r1
    5330:	2e 96       	adiw	r28, 0x0e	; 14
    5332:	0f b6       	in	r0, 0x3f	; 63
    5334:	f8 94       	cli
    5336:	de bf       	out	0x3e, r29	; 62
    5338:	0f be       	out	0x3f, r0	; 63
    533a:	cd bf       	out	0x3d, r28	; 61
    533c:	df 91       	pop	r29
    533e:	cf 91       	pop	r28
    5340:	1f 91       	pop	r17
    5342:	0f 91       	pop	r16
    5344:	08 95       	ret

00005346 <__ultoa_invert>:
    5346:	fa 01       	movw	r30, r20
    5348:	aa 27       	eor	r26, r26
    534a:	28 30       	cpi	r18, 0x08	; 8
    534c:	51 f1       	breq	.+84     	; 0x53a2 <__ultoa_invert+0x5c>
    534e:	20 31       	cpi	r18, 0x10	; 16
    5350:	81 f1       	breq	.+96     	; 0x53b2 <__ultoa_invert+0x6c>
    5352:	e8 94       	clt
    5354:	6f 93       	push	r22
    5356:	6e 7f       	andi	r22, 0xFE	; 254
    5358:	6e 5f       	subi	r22, 0xFE	; 254
    535a:	7f 4f       	sbci	r23, 0xFF	; 255
    535c:	8f 4f       	sbci	r24, 0xFF	; 255
    535e:	9f 4f       	sbci	r25, 0xFF	; 255
    5360:	af 4f       	sbci	r26, 0xFF	; 255
    5362:	b1 e0       	ldi	r27, 0x01	; 1
    5364:	3e d0       	rcall	.+124    	; 0x53e2 <__ultoa_invert+0x9c>
    5366:	b4 e0       	ldi	r27, 0x04	; 4
    5368:	3c d0       	rcall	.+120    	; 0x53e2 <__ultoa_invert+0x9c>
    536a:	67 0f       	add	r22, r23
    536c:	78 1f       	adc	r23, r24
    536e:	89 1f       	adc	r24, r25
    5370:	9a 1f       	adc	r25, r26
    5372:	a1 1d       	adc	r26, r1
    5374:	68 0f       	add	r22, r24
    5376:	79 1f       	adc	r23, r25
    5378:	8a 1f       	adc	r24, r26
    537a:	91 1d       	adc	r25, r1
    537c:	a1 1d       	adc	r26, r1
    537e:	6a 0f       	add	r22, r26
    5380:	71 1d       	adc	r23, r1
    5382:	81 1d       	adc	r24, r1
    5384:	91 1d       	adc	r25, r1
    5386:	a1 1d       	adc	r26, r1
    5388:	20 d0       	rcall	.+64     	; 0x53ca <__ultoa_invert+0x84>
    538a:	09 f4       	brne	.+2      	; 0x538e <__ultoa_invert+0x48>
    538c:	68 94       	set
    538e:	3f 91       	pop	r19
    5390:	2a e0       	ldi	r18, 0x0A	; 10
    5392:	26 9f       	mul	r18, r22
    5394:	11 24       	eor	r1, r1
    5396:	30 19       	sub	r19, r0
    5398:	30 5d       	subi	r19, 0xD0	; 208
    539a:	31 93       	st	Z+, r19
    539c:	de f6       	brtc	.-74     	; 0x5354 <__ultoa_invert+0xe>
    539e:	cf 01       	movw	r24, r30
    53a0:	08 95       	ret
    53a2:	46 2f       	mov	r20, r22
    53a4:	47 70       	andi	r20, 0x07	; 7
    53a6:	40 5d       	subi	r20, 0xD0	; 208
    53a8:	41 93       	st	Z+, r20
    53aa:	b3 e0       	ldi	r27, 0x03	; 3
    53ac:	0f d0       	rcall	.+30     	; 0x53cc <__ultoa_invert+0x86>
    53ae:	c9 f7       	brne	.-14     	; 0x53a2 <__ultoa_invert+0x5c>
    53b0:	f6 cf       	rjmp	.-20     	; 0x539e <__ultoa_invert+0x58>
    53b2:	46 2f       	mov	r20, r22
    53b4:	4f 70       	andi	r20, 0x0F	; 15
    53b6:	40 5d       	subi	r20, 0xD0	; 208
    53b8:	4a 33       	cpi	r20, 0x3A	; 58
    53ba:	18 f0       	brcs	.+6      	; 0x53c2 <__ultoa_invert+0x7c>
    53bc:	49 5d       	subi	r20, 0xD9	; 217
    53be:	31 fd       	sbrc	r19, 1
    53c0:	40 52       	subi	r20, 0x20	; 32
    53c2:	41 93       	st	Z+, r20
    53c4:	02 d0       	rcall	.+4      	; 0x53ca <__ultoa_invert+0x84>
    53c6:	a9 f7       	brne	.-22     	; 0x53b2 <__ultoa_invert+0x6c>
    53c8:	ea cf       	rjmp	.-44     	; 0x539e <__ultoa_invert+0x58>
    53ca:	b4 e0       	ldi	r27, 0x04	; 4
    53cc:	a6 95       	lsr	r26
    53ce:	97 95       	ror	r25
    53d0:	87 95       	ror	r24
    53d2:	77 95       	ror	r23
    53d4:	67 95       	ror	r22
    53d6:	ba 95       	dec	r27
    53d8:	c9 f7       	brne	.-14     	; 0x53cc <__ultoa_invert+0x86>
    53da:	00 97       	sbiw	r24, 0x00	; 0
    53dc:	61 05       	cpc	r22, r1
    53de:	71 05       	cpc	r23, r1
    53e0:	08 95       	ret
    53e2:	9b 01       	movw	r18, r22
    53e4:	ac 01       	movw	r20, r24
    53e6:	0a 2e       	mov	r0, r26
    53e8:	06 94       	lsr	r0
    53ea:	57 95       	ror	r21
    53ec:	47 95       	ror	r20
    53ee:	37 95       	ror	r19
    53f0:	27 95       	ror	r18
    53f2:	ba 95       	dec	r27
    53f4:	c9 f7       	brne	.-14     	; 0x53e8 <__ultoa_invert+0xa2>
    53f6:	62 0f       	add	r22, r18
    53f8:	73 1f       	adc	r23, r19
    53fa:	84 1f       	adc	r24, r20
    53fc:	95 1f       	adc	r25, r21
    53fe:	a0 1d       	adc	r26, r0
    5400:	08 95       	ret

00005402 <__eerd_byte_m128rfa1>:
    5402:	f9 99       	sbic	0x1f, 1	; 31
    5404:	fe cf       	rjmp	.-4      	; 0x5402 <__eerd_byte_m128rfa1>
    5406:	92 bd       	out	0x22, r25	; 34
    5408:	81 bd       	out	0x21, r24	; 33
    540a:	f8 9a       	sbi	0x1f, 0	; 31
    540c:	99 27       	eor	r25, r25
    540e:	80 b5       	in	r24, 0x20	; 32
    5410:	08 95       	ret

00005412 <__eewr_byte_m128rfa1>:
    5412:	26 2f       	mov	r18, r22

00005414 <__eewr_r18_m128rfa1>:
    5414:	f9 99       	sbic	0x1f, 1	; 31
    5416:	fe cf       	rjmp	.-4      	; 0x5414 <__eewr_r18_m128rfa1>
    5418:	1f ba       	out	0x1f, r1	; 31
    541a:	92 bd       	out	0x22, r25	; 34
    541c:	81 bd       	out	0x21, r24	; 33
    541e:	20 bd       	out	0x20, r18	; 32
    5420:	0f b6       	in	r0, 0x3f	; 63
    5422:	f8 94       	cli
    5424:	fa 9a       	sbi	0x1f, 2	; 31
    5426:	f9 9a       	sbi	0x1f, 1	; 31
    5428:	0f be       	out	0x3f, r0	; 63
    542a:	01 96       	adiw	r24, 0x01	; 1
    542c:	08 95       	ret

0000542e <calloc>:
    542e:	0f 93       	push	r16
    5430:	1f 93       	push	r17
    5432:	cf 93       	push	r28
    5434:	df 93       	push	r29
    5436:	86 9f       	mul	r24, r22
    5438:	80 01       	movw	r16, r0
    543a:	87 9f       	mul	r24, r23
    543c:	10 0d       	add	r17, r0
    543e:	96 9f       	mul	r25, r22
    5440:	10 0d       	add	r17, r0
    5442:	11 24       	eor	r1, r1
    5444:	c8 01       	movw	r24, r16
    5446:	0e 94 33 2a 	call	0x5466	; 0x5466 <malloc>
    544a:	ec 01       	movw	r28, r24
    544c:	00 97       	sbiw	r24, 0x00	; 0
    544e:	29 f0       	breq	.+10     	; 0x545a <calloc+0x2c>
    5450:	a8 01       	movw	r20, r16
    5452:	60 e0       	ldi	r22, 0x00	; 0
    5454:	70 e0       	ldi	r23, 0x00	; 0
    5456:	0e 94 5a 2b 	call	0x56b4	; 0x56b4 <memset>
    545a:	ce 01       	movw	r24, r28
    545c:	df 91       	pop	r29
    545e:	cf 91       	pop	r28
    5460:	1f 91       	pop	r17
    5462:	0f 91       	pop	r16
    5464:	08 95       	ret

00005466 <malloc>:
    5466:	cf 93       	push	r28
    5468:	df 93       	push	r29
    546a:	82 30       	cpi	r24, 0x02	; 2
    546c:	91 05       	cpc	r25, r1
    546e:	10 f4       	brcc	.+4      	; 0x5474 <malloc+0xe>
    5470:	82 e0       	ldi	r24, 0x02	; 2
    5472:	90 e0       	ldi	r25, 0x00	; 0
    5474:	e0 91 c0 0f 	lds	r30, 0x0FC0
    5478:	f0 91 c1 0f 	lds	r31, 0x0FC1
    547c:	20 e0       	ldi	r18, 0x00	; 0
    547e:	30 e0       	ldi	r19, 0x00	; 0
    5480:	a0 e0       	ldi	r26, 0x00	; 0
    5482:	b0 e0       	ldi	r27, 0x00	; 0
    5484:	30 97       	sbiw	r30, 0x00	; 0
    5486:	39 f1       	breq	.+78     	; 0x54d6 <malloc+0x70>
    5488:	40 81       	ld	r20, Z
    548a:	51 81       	ldd	r21, Z+1	; 0x01
    548c:	48 17       	cp	r20, r24
    548e:	59 07       	cpc	r21, r25
    5490:	b8 f0       	brcs	.+46     	; 0x54c0 <malloc+0x5a>
    5492:	48 17       	cp	r20, r24
    5494:	59 07       	cpc	r21, r25
    5496:	71 f4       	brne	.+28     	; 0x54b4 <malloc+0x4e>
    5498:	82 81       	ldd	r24, Z+2	; 0x02
    549a:	93 81       	ldd	r25, Z+3	; 0x03
    549c:	10 97       	sbiw	r26, 0x00	; 0
    549e:	29 f0       	breq	.+10     	; 0x54aa <malloc+0x44>
    54a0:	13 96       	adiw	r26, 0x03	; 3
    54a2:	9c 93       	st	X, r25
    54a4:	8e 93       	st	-X, r24
    54a6:	12 97       	sbiw	r26, 0x02	; 2
    54a8:	2c c0       	rjmp	.+88     	; 0x5502 <malloc+0x9c>
    54aa:	90 93 c1 0f 	sts	0x0FC1, r25
    54ae:	80 93 c0 0f 	sts	0x0FC0, r24
    54b2:	27 c0       	rjmp	.+78     	; 0x5502 <malloc+0x9c>
    54b4:	21 15       	cp	r18, r1
    54b6:	31 05       	cpc	r19, r1
    54b8:	31 f0       	breq	.+12     	; 0x54c6 <malloc+0x60>
    54ba:	42 17       	cp	r20, r18
    54bc:	53 07       	cpc	r21, r19
    54be:	18 f0       	brcs	.+6      	; 0x54c6 <malloc+0x60>
    54c0:	a9 01       	movw	r20, r18
    54c2:	db 01       	movw	r26, r22
    54c4:	01 c0       	rjmp	.+2      	; 0x54c8 <malloc+0x62>
    54c6:	ef 01       	movw	r28, r30
    54c8:	9a 01       	movw	r18, r20
    54ca:	bd 01       	movw	r22, r26
    54cc:	df 01       	movw	r26, r30
    54ce:	02 80       	ldd	r0, Z+2	; 0x02
    54d0:	f3 81       	ldd	r31, Z+3	; 0x03
    54d2:	e0 2d       	mov	r30, r0
    54d4:	d7 cf       	rjmp	.-82     	; 0x5484 <malloc+0x1e>
    54d6:	21 15       	cp	r18, r1
    54d8:	31 05       	cpc	r19, r1
    54da:	f9 f0       	breq	.+62     	; 0x551a <malloc+0xb4>
    54dc:	28 1b       	sub	r18, r24
    54de:	39 0b       	sbc	r19, r25
    54e0:	24 30       	cpi	r18, 0x04	; 4
    54e2:	31 05       	cpc	r19, r1
    54e4:	80 f4       	brcc	.+32     	; 0x5506 <malloc+0xa0>
    54e6:	8a 81       	ldd	r24, Y+2	; 0x02
    54e8:	9b 81       	ldd	r25, Y+3	; 0x03
    54ea:	61 15       	cp	r22, r1
    54ec:	71 05       	cpc	r23, r1
    54ee:	21 f0       	breq	.+8      	; 0x54f8 <malloc+0x92>
    54f0:	fb 01       	movw	r30, r22
    54f2:	93 83       	std	Z+3, r25	; 0x03
    54f4:	82 83       	std	Z+2, r24	; 0x02
    54f6:	04 c0       	rjmp	.+8      	; 0x5500 <malloc+0x9a>
    54f8:	90 93 c1 0f 	sts	0x0FC1, r25
    54fc:	80 93 c0 0f 	sts	0x0FC0, r24
    5500:	fe 01       	movw	r30, r28
    5502:	32 96       	adiw	r30, 0x02	; 2
    5504:	44 c0       	rjmp	.+136    	; 0x558e <malloc+0x128>
    5506:	fe 01       	movw	r30, r28
    5508:	e2 0f       	add	r30, r18
    550a:	f3 1f       	adc	r31, r19
    550c:	81 93       	st	Z+, r24
    550e:	91 93       	st	Z+, r25
    5510:	22 50       	subi	r18, 0x02	; 2
    5512:	31 09       	sbc	r19, r1
    5514:	39 83       	std	Y+1, r19	; 0x01
    5516:	28 83       	st	Y, r18
    5518:	3a c0       	rjmp	.+116    	; 0x558e <malloc+0x128>
    551a:	20 91 be 0f 	lds	r18, 0x0FBE
    551e:	30 91 bf 0f 	lds	r19, 0x0FBF
    5522:	23 2b       	or	r18, r19
    5524:	41 f4       	brne	.+16     	; 0x5536 <malloc+0xd0>
    5526:	20 91 03 02 	lds	r18, 0x0203
    552a:	30 91 04 02 	lds	r19, 0x0204
    552e:	30 93 bf 0f 	sts	0x0FBF, r19
    5532:	20 93 be 0f 	sts	0x0FBE, r18
    5536:	20 91 01 02 	lds	r18, 0x0201
    553a:	30 91 02 02 	lds	r19, 0x0202
    553e:	21 15       	cp	r18, r1
    5540:	31 05       	cpc	r19, r1
    5542:	41 f4       	brne	.+16     	; 0x5554 <malloc+0xee>
    5544:	2d b7       	in	r18, 0x3d	; 61
    5546:	3e b7       	in	r19, 0x3e	; 62
    5548:	40 91 05 02 	lds	r20, 0x0205
    554c:	50 91 06 02 	lds	r21, 0x0206
    5550:	24 1b       	sub	r18, r20
    5552:	35 0b       	sbc	r19, r21
    5554:	e0 91 be 0f 	lds	r30, 0x0FBE
    5558:	f0 91 bf 0f 	lds	r31, 0x0FBF
    555c:	e2 17       	cp	r30, r18
    555e:	f3 07       	cpc	r31, r19
    5560:	a0 f4       	brcc	.+40     	; 0x558a <malloc+0x124>
    5562:	2e 1b       	sub	r18, r30
    5564:	3f 0b       	sbc	r19, r31
    5566:	28 17       	cp	r18, r24
    5568:	39 07       	cpc	r19, r25
    556a:	78 f0       	brcs	.+30     	; 0x558a <malloc+0x124>
    556c:	ac 01       	movw	r20, r24
    556e:	4e 5f       	subi	r20, 0xFE	; 254
    5570:	5f 4f       	sbci	r21, 0xFF	; 255
    5572:	24 17       	cp	r18, r20
    5574:	35 07       	cpc	r19, r21
    5576:	48 f0       	brcs	.+18     	; 0x558a <malloc+0x124>
    5578:	4e 0f       	add	r20, r30
    557a:	5f 1f       	adc	r21, r31
    557c:	50 93 bf 0f 	sts	0x0FBF, r21
    5580:	40 93 be 0f 	sts	0x0FBE, r20
    5584:	81 93       	st	Z+, r24
    5586:	91 93       	st	Z+, r25
    5588:	02 c0       	rjmp	.+4      	; 0x558e <malloc+0x128>
    558a:	e0 e0       	ldi	r30, 0x00	; 0
    558c:	f0 e0       	ldi	r31, 0x00	; 0
    558e:	cf 01       	movw	r24, r30
    5590:	df 91       	pop	r29
    5592:	cf 91       	pop	r28
    5594:	08 95       	ret

00005596 <free>:
    5596:	cf 93       	push	r28
    5598:	df 93       	push	r29
    559a:	00 97       	sbiw	r24, 0x00	; 0
    559c:	09 f4       	brne	.+2      	; 0x55a0 <free+0xa>
    559e:	87 c0       	rjmp	.+270    	; 0x56ae <free+0x118>
    55a0:	fc 01       	movw	r30, r24
    55a2:	32 97       	sbiw	r30, 0x02	; 2
    55a4:	13 82       	std	Z+3, r1	; 0x03
    55a6:	12 82       	std	Z+2, r1	; 0x02
    55a8:	c0 91 c0 0f 	lds	r28, 0x0FC0
    55ac:	d0 91 c1 0f 	lds	r29, 0x0FC1
    55b0:	20 97       	sbiw	r28, 0x00	; 0
    55b2:	81 f4       	brne	.+32     	; 0x55d4 <free+0x3e>
    55b4:	20 81       	ld	r18, Z
    55b6:	31 81       	ldd	r19, Z+1	; 0x01
    55b8:	28 0f       	add	r18, r24
    55ba:	39 1f       	adc	r19, r25
    55bc:	80 91 be 0f 	lds	r24, 0x0FBE
    55c0:	90 91 bf 0f 	lds	r25, 0x0FBF
    55c4:	82 17       	cp	r24, r18
    55c6:	93 07       	cpc	r25, r19
    55c8:	79 f5       	brne	.+94     	; 0x5628 <free+0x92>
    55ca:	f0 93 bf 0f 	sts	0x0FBF, r31
    55ce:	e0 93 be 0f 	sts	0x0FBE, r30
    55d2:	6d c0       	rjmp	.+218    	; 0x56ae <free+0x118>
    55d4:	de 01       	movw	r26, r28
    55d6:	20 e0       	ldi	r18, 0x00	; 0
    55d8:	30 e0       	ldi	r19, 0x00	; 0
    55da:	ae 17       	cp	r26, r30
    55dc:	bf 07       	cpc	r27, r31
    55de:	50 f4       	brcc	.+20     	; 0x55f4 <free+0x5e>
    55e0:	12 96       	adiw	r26, 0x02	; 2
    55e2:	4d 91       	ld	r20, X+
    55e4:	5c 91       	ld	r21, X
    55e6:	13 97       	sbiw	r26, 0x03	; 3
    55e8:	9d 01       	movw	r18, r26
    55ea:	41 15       	cp	r20, r1
    55ec:	51 05       	cpc	r21, r1
    55ee:	09 f1       	breq	.+66     	; 0x5632 <free+0x9c>
    55f0:	da 01       	movw	r26, r20
    55f2:	f3 cf       	rjmp	.-26     	; 0x55da <free+0x44>
    55f4:	b3 83       	std	Z+3, r27	; 0x03
    55f6:	a2 83       	std	Z+2, r26	; 0x02
    55f8:	40 81       	ld	r20, Z
    55fa:	51 81       	ldd	r21, Z+1	; 0x01
    55fc:	84 0f       	add	r24, r20
    55fe:	95 1f       	adc	r25, r21
    5600:	8a 17       	cp	r24, r26
    5602:	9b 07       	cpc	r25, r27
    5604:	71 f4       	brne	.+28     	; 0x5622 <free+0x8c>
    5606:	8d 91       	ld	r24, X+
    5608:	9c 91       	ld	r25, X
    560a:	11 97       	sbiw	r26, 0x01	; 1
    560c:	84 0f       	add	r24, r20
    560e:	95 1f       	adc	r25, r21
    5610:	02 96       	adiw	r24, 0x02	; 2
    5612:	91 83       	std	Z+1, r25	; 0x01
    5614:	80 83       	st	Z, r24
    5616:	12 96       	adiw	r26, 0x02	; 2
    5618:	8d 91       	ld	r24, X+
    561a:	9c 91       	ld	r25, X
    561c:	13 97       	sbiw	r26, 0x03	; 3
    561e:	93 83       	std	Z+3, r25	; 0x03
    5620:	82 83       	std	Z+2, r24	; 0x02
    5622:	21 15       	cp	r18, r1
    5624:	31 05       	cpc	r19, r1
    5626:	29 f4       	brne	.+10     	; 0x5632 <free+0x9c>
    5628:	f0 93 c1 0f 	sts	0x0FC1, r31
    562c:	e0 93 c0 0f 	sts	0x0FC0, r30
    5630:	3e c0       	rjmp	.+124    	; 0x56ae <free+0x118>
    5632:	d9 01       	movw	r26, r18
    5634:	13 96       	adiw	r26, 0x03	; 3
    5636:	fc 93       	st	X, r31
    5638:	ee 93       	st	-X, r30
    563a:	12 97       	sbiw	r26, 0x02	; 2
    563c:	4d 91       	ld	r20, X+
    563e:	5d 91       	ld	r21, X+
    5640:	a4 0f       	add	r26, r20
    5642:	b5 1f       	adc	r27, r21
    5644:	ea 17       	cp	r30, r26
    5646:	fb 07       	cpc	r31, r27
    5648:	79 f4       	brne	.+30     	; 0x5668 <free+0xd2>
    564a:	80 81       	ld	r24, Z
    564c:	91 81       	ldd	r25, Z+1	; 0x01
    564e:	84 0f       	add	r24, r20
    5650:	95 1f       	adc	r25, r21
    5652:	02 96       	adiw	r24, 0x02	; 2
    5654:	d9 01       	movw	r26, r18
    5656:	11 96       	adiw	r26, 0x01	; 1
    5658:	9c 93       	st	X, r25
    565a:	8e 93       	st	-X, r24
    565c:	82 81       	ldd	r24, Z+2	; 0x02
    565e:	93 81       	ldd	r25, Z+3	; 0x03
    5660:	13 96       	adiw	r26, 0x03	; 3
    5662:	9c 93       	st	X, r25
    5664:	8e 93       	st	-X, r24
    5666:	12 97       	sbiw	r26, 0x02	; 2
    5668:	e0 e0       	ldi	r30, 0x00	; 0
    566a:	f0 e0       	ldi	r31, 0x00	; 0
    566c:	8a 81       	ldd	r24, Y+2	; 0x02
    566e:	9b 81       	ldd	r25, Y+3	; 0x03
    5670:	00 97       	sbiw	r24, 0x00	; 0
    5672:	19 f0       	breq	.+6      	; 0x567a <free+0xe4>
    5674:	fe 01       	movw	r30, r28
    5676:	ec 01       	movw	r28, r24
    5678:	f9 cf       	rjmp	.-14     	; 0x566c <free+0xd6>
    567a:	ce 01       	movw	r24, r28
    567c:	02 96       	adiw	r24, 0x02	; 2
    567e:	28 81       	ld	r18, Y
    5680:	39 81       	ldd	r19, Y+1	; 0x01
    5682:	82 0f       	add	r24, r18
    5684:	93 1f       	adc	r25, r19
    5686:	20 91 be 0f 	lds	r18, 0x0FBE
    568a:	30 91 bf 0f 	lds	r19, 0x0FBF
    568e:	28 17       	cp	r18, r24
    5690:	39 07       	cpc	r19, r25
    5692:	69 f4       	brne	.+26     	; 0x56ae <free+0x118>
    5694:	30 97       	sbiw	r30, 0x00	; 0
    5696:	29 f4       	brne	.+10     	; 0x56a2 <free+0x10c>
    5698:	10 92 c1 0f 	sts	0x0FC1, r1
    569c:	10 92 c0 0f 	sts	0x0FC0, r1
    56a0:	02 c0       	rjmp	.+4      	; 0x56a6 <free+0x110>
    56a2:	13 82       	std	Z+3, r1	; 0x03
    56a4:	12 82       	std	Z+2, r1	; 0x02
    56a6:	d0 93 bf 0f 	sts	0x0FBF, r29
    56aa:	c0 93 be 0f 	sts	0x0FBE, r28
    56ae:	df 91       	pop	r29
    56b0:	cf 91       	pop	r28
    56b2:	08 95       	ret

000056b4 <memset>:
    56b4:	dc 01       	movw	r26, r24
    56b6:	01 c0       	rjmp	.+2      	; 0x56ba <memset+0x6>
    56b8:	6d 93       	st	X+, r22
    56ba:	41 50       	subi	r20, 0x01	; 1
    56bc:	50 40       	sbci	r21, 0x00	; 0
    56be:	e0 f7       	brcc	.-8      	; 0x56b8 <memset+0x4>
    56c0:	08 95       	ret

000056c2 <_exit>:
    56c2:	f8 94       	cli

000056c4 <__stop_program>:
    56c4:	ff cf       	rjmp	.-2      	; 0x56c4 <__stop_program>
