<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: src/hal/x4m0x_s70/libraries/libchip/include/same70/instance/instance_sdramc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_4ce6a7f885e2866a554ba9e7335035f1.xhtml">hal</a></li><li class="navelem"><a class="el" href="dir_9dc4d255e566c48428ae1788dff8c9e9.xhtml">x4m0x_s70</a></li><li class="navelem"><a class="el" href="dir_75c70effab526b28e035b6c6a3220eb7.xhtml">libraries</a></li><li class="navelem"><a class="el" href="dir_a75a6fe80fd9120ba7dd67a0b33a7bc9.xhtml">libchip</a></li><li class="navelem"><a class="el" href="dir_66d505d01f5149f3674faaa78d4997d4.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_7b7565db77d65bc83fa3e860a0e5625c.xhtml">same70</a></li><li class="navelem"><a class="el" href="dir_9c4d88647ea30a902854cd0f3947a11e.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_sdramc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="same70_2instance_2instance__sdramc_8h__dep__incl.svg" width="643" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="same70_2instance_2instance__sdramc_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab176e74d000617991fad11d69bacaf72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#ab176e74d000617991fad11d69bacaf72">REG_SDRAMC_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084000U)</td></tr>
<tr class="memdesc:ab176e74d000617991fad11d69bacaf72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Mode Register  <a href="#ab176e74d000617991fad11d69bacaf72">More...</a><br /></td></tr>
<tr class="separator:ab176e74d000617991fad11d69bacaf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9e8937f60f862fa45a918c6e92c993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#aef9e8937f60f862fa45a918c6e92c993">REG_SDRAMC_TR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084004U)</td></tr>
<tr class="memdesc:aef9e8937f60f862fa45a918c6e92c993"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Refresh Timer Register  <a href="#aef9e8937f60f862fa45a918c6e92c993">More...</a><br /></td></tr>
<tr class="separator:aef9e8937f60f862fa45a918c6e92c993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11943f4424b858e525cdcc61a3697f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#a11943f4424b858e525cdcc61a3697f4e">REG_SDRAMC_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084008U)</td></tr>
<tr class="memdesc:a11943f4424b858e525cdcc61a3697f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Configuration Register  <a href="#a11943f4424b858e525cdcc61a3697f4e">More...</a><br /></td></tr>
<tr class="separator:a11943f4424b858e525cdcc61a3697f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d31832b8bd9862c33624ab13709959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#a46d31832b8bd9862c33624ab13709959">REG_SDRAMC_LPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084010U)</td></tr>
<tr class="memdesc:a46d31832b8bd9862c33624ab13709959"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Low Power Register  <a href="#a46d31832b8bd9862c33624ab13709959">More...</a><br /></td></tr>
<tr class="separator:a46d31832b8bd9862c33624ab13709959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0d14dc01e422671b8f523c55b85c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#a1b0d14dc01e422671b8f523c55b85c6d">REG_SDRAMC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40084014U)</td></tr>
<tr class="memdesc:a1b0d14dc01e422671b8f523c55b85c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Enable Register  <a href="#a1b0d14dc01e422671b8f523c55b85c6d">More...</a><br /></td></tr>
<tr class="separator:a1b0d14dc01e422671b8f523c55b85c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ee49038c3bf50652276b8b002fbd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#aa2ee49038c3bf50652276b8b002fbd6a">REG_SDRAMC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40084018U)</td></tr>
<tr class="memdesc:aa2ee49038c3bf50652276b8b002fbd6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Disable Register  <a href="#aa2ee49038c3bf50652276b8b002fbd6a">More...</a><br /></td></tr>
<tr class="separator:aa2ee49038c3bf50652276b8b002fbd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca424b724f1eb357f8142fdb6d34441b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#aca424b724f1eb357f8142fdb6d34441b">REG_SDRAMC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4008401CU)</td></tr>
<tr class="memdesc:aca424b724f1eb357f8142fdb6d34441b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Mask Register  <a href="#aca424b724f1eb357f8142fdb6d34441b">More...</a><br /></td></tr>
<tr class="separator:aca424b724f1eb357f8142fdb6d34441b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4508d87c85a208ae13d0e6a81622d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#a9e4508d87c85a208ae13d0e6a81622d0">REG_SDRAMC_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40084020U)</td></tr>
<tr class="memdesc:a9e4508d87c85a208ae13d0e6a81622d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Status Register  <a href="#a9e4508d87c85a208ae13d0e6a81622d0">More...</a><br /></td></tr>
<tr class="separator:a9e4508d87c85a208ae13d0e6a81622d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597786f7f2f8eb00798c2441526abd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#a597786f7f2f8eb00798c2441526abd35">REG_SDRAMC_MDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084024U)</td></tr>
<tr class="memdesc:a597786f7f2f8eb00798c2441526abd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Memory Device Register  <a href="#a597786f7f2f8eb00798c2441526abd35">More...</a><br /></td></tr>
<tr class="separator:a597786f7f2f8eb00798c2441526abd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a607a92cc7b8283cce6b5d2888c1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#a68a607a92cc7b8283cce6b5d2888c1b2">REG_SDRAMC_CFR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084028U)</td></tr>
<tr class="memdesc:a68a607a92cc7b8283cce6b5d2888c1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Configuration Register 1  <a href="#a68a607a92cc7b8283cce6b5d2888c1b2">More...</a><br /></td></tr>
<tr class="separator:a68a607a92cc7b8283cce6b5d2888c1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#a8c43c677b5b966f3be1bf7a4ec360d97">REG_SDRAMC_OCMS</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4008402CU)</td></tr>
<tr class="memdesc:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC OCMS Register  <a href="#a8c43c677b5b966f3be1bf7a4ec360d97">More...</a><br /></td></tr>
<tr class="separator:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f29d7c81754cc703c57fcb6c515778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#ad3f29d7c81754cc703c57fcb6c515778">REG_SDRAMC_OCMS_KEY1</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40084030U)</td></tr>
<tr class="memdesc:ad3f29d7c81754cc703c57fcb6c515778"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC OCMS KEY1 Register  <a href="#ad3f29d7c81754cc703c57fcb6c515778">More...</a><br /></td></tr>
<tr class="separator:ad3f29d7c81754cc703c57fcb6c515778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9846774133240f0aab10e132c4c4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="same70_2instance_2instance__sdramc_8h.xhtml#a8c9846774133240f0aab10e132c4c4c6">REG_SDRAMC_OCMS_KEY2</a>&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40084034U)</td></tr>
<tr class="memdesc:a8c9846774133240f0aab10e132c4c4c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC OCMS KEY2 Register  <a href="#a8c9846774133240f0aab10e132c4c4c6">More...</a><br /></td></tr>
<tr class="separator:a8c9846774133240f0aab10e132c4c4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a68a607a92cc7b8283cce6b5d2888c1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a607a92cc7b8283cce6b5d2888c1b2">&sect;&nbsp;</a></span>REG_SDRAMC_CFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_CFR1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Configuration Register 1 </p>

</div>
</div>
<a id="a11943f4424b858e525cdcc61a3697f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11943f4424b858e525cdcc61a3697f4e">&sect;&nbsp;</a></span>REG_SDRAMC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_CR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Configuration Register </p>

</div>
</div>
<a id="aa2ee49038c3bf50652276b8b002fbd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ee49038c3bf50652276b8b002fbd6a">&sect;&nbsp;</a></span>REG_SDRAMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40084018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Disable Register </p>

</div>
</div>
<a id="a1b0d14dc01e422671b8f523c55b85c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0d14dc01e422671b8f523c55b85c6d">&sect;&nbsp;</a></span>REG_SDRAMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IER&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40084014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Enable Register </p>

</div>
</div>
<a id="aca424b724f1eb357f8142fdb6d34441b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca424b724f1eb357f8142fdb6d34441b">&sect;&nbsp;</a></span>REG_SDRAMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IMR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4008401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Mask Register </p>

</div>
</div>
<a id="a9e4508d87c85a208ae13d0e6a81622d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4508d87c85a208ae13d0e6a81622d0">&sect;&nbsp;</a></span>REG_SDRAMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_ISR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40084020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Status Register </p>

</div>
</div>
<a id="a46d31832b8bd9862c33624ab13709959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d31832b8bd9862c33624ab13709959">&sect;&nbsp;</a></span>REG_SDRAMC_LPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_LPR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Low Power Register </p>

</div>
</div>
<a id="a597786f7f2f8eb00798c2441526abd35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597786f7f2f8eb00798c2441526abd35">&sect;&nbsp;</a></span>REG_SDRAMC_MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_MDR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Memory Device Register </p>

</div>
</div>
<a id="ab176e74d000617991fad11d69bacaf72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab176e74d000617991fad11d69bacaf72">&sect;&nbsp;</a></span>REG_SDRAMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_MR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Mode Register </p>

</div>
</div>
<a id="a8c43c677b5b966f3be1bf7a4ec360d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c43c677b5b966f3be1bf7a4ec360d97">&sect;&nbsp;</a></span>REG_SDRAMC_OCMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_OCMS&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4008402CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC OCMS Register </p>

</div>
</div>
<a id="ad3f29d7c81754cc703c57fcb6c515778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f29d7c81754cc703c57fcb6c515778">&sect;&nbsp;</a></span>REG_SDRAMC_OCMS_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_OCMS_KEY1&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40084030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC OCMS KEY1 Register </p>

</div>
</div>
<a id="a8c9846774133240f0aab10e132c4c4c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9846774133240f0aab10e132c4c4c6">&sect;&nbsp;</a></span>REG_SDRAMC_OCMS_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_OCMS_KEY2&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40084034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC OCMS KEY2 Register </p>

</div>
</div>
<a id="aef9e8937f60f862fa45a918c6e92c993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9e8937f60f862fa45a918c6e92c993">&sect;&nbsp;</a></span>REG_SDRAMC_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_TR&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40084004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Refresh Timer Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
