# ADDER-DESIGN-AND-VERIFICATION
This is a complete hardware verification project using the Universal Verification Methodology (UVM) to verify a simple 8-bit adder circuit. The project demonstrates professional verification practices used in semiconductor and chip design industries.
