--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf
ad9238_vga_test.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: video_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: adc_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: adc_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: adc_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" 
TS_sys_clk_pin *         1.3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3089 paths analyzed, 973 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.546ns.
--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_7 (SLICE_X14Y26.B2), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.227ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.681 - 0.711)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y18.DOBDO0   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X17Y34.D3      net (fanout=1)        1.018   wav_display_m0/q<0>
    SLICE_X17Y34.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X14Y26.B2      net (fanout=6)        1.501   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (2.708ns logic, 2.519ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.126ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.681 - 0.711)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y18.DOBDO2   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X17Y34.D4      net (fanout=1)        0.917   wav_display_m0/q<2>
    SLICE_X17Y34.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X14Y26.B2      net (fanout=6)        1.501   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.126ns (2.708ns logic, 2.418ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_0 (FF)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.802ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.681 - 0.717)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_0 to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   wav_display_m0/timing_gen_xy_m0/y_cnt<3>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_0
    SLICE_X17Y34.D2      net (fanout=4)        1.168   wav_display_m0/timing_gen_xy_m0/y_cnt<0>
    SLICE_X17Y34.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X14Y26.B2      net (fanout=6)        1.501   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.133ns logic, 2.669ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_4 (SLICE_X14Y26.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.216ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.681 - 0.711)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y18.DOBDO0   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X17Y34.D3      net (fanout=1)        1.018   wav_display_m0/q<0>
    SLICE_X17Y34.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X14Y26.A1      net (fanout=6)        1.490   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT191
                                                       wav_display_m0/v_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (2.708ns logic, 2.508ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.681 - 0.711)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y18.DOBDO2   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X17Y34.D4      net (fanout=1)        0.917   wav_display_m0/q<2>
    SLICE_X17Y34.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X14Y26.A1      net (fanout=6)        1.490   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT191
                                                       wav_display_m0/v_data_4
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (2.708ns logic, 2.407ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_0 (FF)
  Destination:          wav_display_m0/v_data_4 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.791ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.681 - 0.717)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_0 to wav_display_m0/v_data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.AQ      Tcko                  0.525   wav_display_m0/timing_gen_xy_m0/y_cnt<3>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_0
    SLICE_X17Y34.D2      net (fanout=4)        1.168   wav_display_m0/timing_gen_xy_m0/y_cnt<0>
    SLICE_X17Y34.D       Tilo                  0.259   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o122
    SLICE_X14Y26.A1      net (fanout=6)        1.490   wav_display_m0/GND_11_o_GND_11_o_equal_16_o121
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT191
                                                       wav_display_m0/v_data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (1.133ns logic, 2.658ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/v_data_7 (SLICE_X14Y26.B4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.681 - 0.711)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB8_X1Y18.DOBDO1   Trcko_DOB             2.100   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    SLICE_X13Y35.A4      net (fanout=2)        1.237   wav_display_m0/q<1>
    SLICE_X13Y35.AMUX    Tilo                  0.337   N10
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2
    SLICE_X14Y26.B4      net (fanout=4)        1.070   N14
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (2.786ns logic, 2.307ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/region_active (FF)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (0.681 - 0.741)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/region_active to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y36.BQ      Tcko                  0.430   wav_display_m0/region_active
                                                       wav_display_m0/region_active
    SLICE_X13Y35.A1      net (fanout=2)        1.028   wav_display_m0/region_active
    SLICE_X13Y35.AMUX    Tilo                  0.337   N10
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2
    SLICE_X14Y26.B4      net (fanout=4)        1.070   N14
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (1.116ns logic, 2.098ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wav_display_m0/timing_gen_xy_m0/y_cnt_1 (FF)
  Destination:          wav_display_m0/v_data_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.019ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.681 - 0.717)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wav_display_m0/timing_gen_xy_m0/y_cnt_1 to wav_display_m0/v_data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y34.BQ      Tcko                  0.525   wav_display_m0/timing_gen_xy_m0/y_cnt<3>
                                                       wav_display_m0/timing_gen_xy_m0/y_cnt_1
    SLICE_X13Y35.A5      net (fanout=5)        0.738   wav_display_m0/timing_gen_xy_m0/y_cnt<1>
    SLICE_X13Y35.AMUX    Tilo                  0.337   N10
                                                       wav_display_m0/GND_11_o_GND_11_o_equal_16_o125_SW2
    SLICE_X14Y26.B4      net (fanout=4)        1.070   N14
    SLICE_X14Y26.CLK     Tas                   0.349   wav_display_m0/v_data<15>
                                                       wav_display_m0/Mmux_pos_data[23]_pos_data[23]_mux_17_OUT221
                                                       wav_display_m0/v_data_7
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (1.211ns logic, 1.808ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_5 (SLICE_X8Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               grid_display_m0/v_data_7 (FF)
  Destination:          wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.098 - 0.093)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: grid_display_m0/v_data_7 to wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.198   grid_display_m0/v_data<14>
                                                       grid_display_m0/v_data_7
    SLICE_X8Y26.AX       net (fanout=1)        0.229   grid_display_m0/v_data<7>
    SLICE_X8Y26.CLK      Tdh         (-Th)     0.070   wav_display_m0/timing_gen_xy_m0/i_data_d1<3>
                                                       wav_display_m0/timing_gen_xy_m0/Mshreg_i_data_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.128ns logic, 0.229ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y18.ADDRBRDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m0/rdaddress_6 (FF)
  Destination:          wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m0/rdaddress_6 to wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X18Y39.CQ          Tcko                  0.200   wav_display_m0/rdaddress<7>
                                                           wav_display_m0/rdaddress_6
    RAMB8_X1Y18.ADDRBRDADDR9 net (fanout=2)        0.229   wav_display_m0/rdaddress<6>
    RAMB8_X1Y18.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.363ns (0.134ns logic, 0.229ns route)
                                                           (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y14.ADDRBRDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               wav_display_m1/rdaddress_3 (FF)
  Destination:          wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.075 - 0.072)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: wav_display_m1/rdaddress_3 to wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X18Y29.DQ          Tcko                  0.200   wav_display_m1/rdaddress<3>
                                                           wav_display_m1/rdaddress_3
    RAMB8_X1Y14.ADDRBRDADDR6 net (fanout=2)        0.229   wav_display_m1/rdaddress<3>
    RAMB8_X1Y14.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.363ns (0.134ns logic, 0.229ns route)
                                                           (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        1.3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y14.CLKBRDCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y18.CLKBRDCLK
  Clock network: video_clk
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_pll_m0_clkfx = PERIOD TIMEGRP "adc_pll_m0_clkfx" 
TS_sys_clk_pin * 1.3         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1588 paths analyzed, 314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.398ns.
--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/state_FSM_FFd1 (SLICE_X11Y42.D4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_1 (FF)
  Destination:          ad9238_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.100ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.709 - 0.718)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_1 to ad9238_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_1
    SLICE_X17Y31.B3      net (fanout=3)        0.645   ad9238_sample_m1/sample_cnt<1>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X11Y42.D4      net (fanout=6)        1.788   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X11Y42.CLK     Tas                   0.373   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd1-In5
                                                       ad9238_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.416ns logic, 2.684ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_3 (FF)
  Destination:          ad9238_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      4.017ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.709 - 0.718)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_3 to ad9238_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.DQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_3
    SLICE_X17Y31.B2      net (fanout=3)        0.562   ad9238_sample_m1/sample_cnt<3>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X11Y42.D4      net (fanout=6)        1.788   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X11Y42.CLK     Tas                   0.373   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd1-In5
                                                       ad9238_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.017ns (1.416ns logic, 2.601ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_4 (FF)
  Destination:          ad9238_sample_m1/state_FSM_FFd1 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.621 - 0.625)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_4 to ad9238_sample_m1/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<7>
                                                       ad9238_sample_m1/sample_cnt_4
    SLICE_X17Y31.B5      net (fanout=3)        0.476   ad9238_sample_m1/sample_cnt<4>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X11Y42.D4      net (fanout=6)        1.788   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X11Y42.CLK     Tas                   0.373   ad9238_sample_m1/state_FSM_FFd1
                                                       ad9238_sample_m1/state_FSM_FFd1-In5
                                                       ad9238_sample_m1/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (1.416ns logic, 2.515ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/sample_cnt_9 (SLICE_X16Y33.CIN), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_1 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_9 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.847ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_1 to ad9238_sample_m1/sample_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_1
    SLICE_X17Y31.B3      net (fanout=3)        0.645   ad9238_sample_m1/sample_cnt<1>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X16Y31.A5      net (fanout=6)        0.900   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X16Y31.COUT    Topcya                0.474   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/Mcount_sample_cnt_lut<0>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.COUT    Tbyp                  0.093   ad9238_sample_m1/sample_cnt<7>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<7>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   ad9238_sample_m1/Mcount_sample_cnt_cy<7>
    SLICE_X16Y33.CLK     Tcinck                0.303   ad9238_sample_m1/sample_cnt<9>
                                                       ad9238_sample_m1/Mcount_sample_cnt_xor<9>
                                                       ad9238_sample_m1/sample_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.847ns (1.913ns logic, 1.934ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_3 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_9 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.764ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_3 to ad9238_sample_m1/sample_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.DQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_3
    SLICE_X17Y31.B2      net (fanout=3)        0.562   ad9238_sample_m1/sample_cnt<3>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X16Y31.A5      net (fanout=6)        0.900   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X16Y31.COUT    Topcya                0.474   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/Mcount_sample_cnt_lut<0>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.COUT    Tbyp                  0.093   ad9238_sample_m1/sample_cnt<7>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<7>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   ad9238_sample_m1/Mcount_sample_cnt_cy<7>
    SLICE_X16Y33.CLK     Tcinck                0.303   ad9238_sample_m1/sample_cnt<9>
                                                       ad9238_sample_m1/Mcount_sample_cnt_xor<9>
                                                       ad9238_sample_m1/sample_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.764ns (1.913ns logic, 1.851ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_1 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_9 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.747ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_1 to ad9238_sample_m1/sample_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_1
    SLICE_X17Y31.B3      net (fanout=3)        0.645   ad9238_sample_m1/sample_cnt<1>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X16Y31.D4      net (fanout=6)        0.962   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X16Y31.COUT    Topcyd                0.312   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/Mcount_sample_cnt_lut<3>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.COUT    Tbyp                  0.093   ad9238_sample_m1/sample_cnt<7>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<7>
    SLICE_X16Y33.CIN     net (fanout=1)        0.003   ad9238_sample_m1/Mcount_sample_cnt_cy<7>
    SLICE_X16Y33.CLK     Tcinck                0.303   ad9238_sample_m1/sample_cnt<9>
                                                       ad9238_sample_m1/Mcount_sample_cnt_xor<9>
                                                       ad9238_sample_m1/sample_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (1.751ns logic, 1.996ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/sample_cnt_7 (SLICE_X16Y32.CIN), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_1 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_1 to ad9238_sample_m1/sample_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_1
    SLICE_X17Y31.B3      net (fanout=3)        0.645   ad9238_sample_m1/sample_cnt<1>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X16Y31.A5      net (fanout=6)        0.900   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X16Y31.COUT    Topcya                0.474   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/Mcount_sample_cnt_lut<0>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CLK     Tcinck                0.313   ad9238_sample_m1/sample_cnt<7>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<7>
                                                       ad9238_sample_m1/sample_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.761ns (1.830ns logic, 1.931ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_3 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.678ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_3 to ad9238_sample_m1/sample_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.DQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_3
    SLICE_X17Y31.B2      net (fanout=3)        0.562   ad9238_sample_m1/sample_cnt<3>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X16Y31.A5      net (fanout=6)        0.900   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X16Y31.COUT    Topcya                0.474   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/Mcount_sample_cnt_lut<0>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CLK     Tcinck                0.313   ad9238_sample_m1/sample_cnt<7>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<7>
                                                       ad9238_sample_m1/sample_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (1.830ns logic, 1.848ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ad9238_sample_m1/sample_cnt_1 (FF)
  Destination:          ad9238_sample_m1/sample_cnt_7 (FF)
  Requirement:          15.384ns
  Data Path Delay:      3.661ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 15.384ns
  Clock Uncertainty:    0.289ns

  Clock Uncertainty:          0.289ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.507ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ad9238_sample_m1/sample_cnt_1 to ad9238_sample_m1/sample_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y31.BQ      Tcko                  0.525   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/sample_cnt_1
    SLICE_X17Y31.B3      net (fanout=3)        0.645   ad9238_sample_m1/sample_cnt<1>
    SLICE_X17Y31.B       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>_SW0
    SLICE_X17Y31.A5      net (fanout=7)        0.251   N2
    SLICE_X17Y31.A       Tilo                  0.259   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o<10>
    SLICE_X16Y31.D4      net (fanout=6)        0.962   ad9238_sample_m1/sample_cnt[10]_GND_10_o_equal_12_o
    SLICE_X16Y31.COUT    Topcyd                0.312   ad9238_sample_m1/sample_cnt<3>
                                                       ad9238_sample_m1/Mcount_sample_cnt_lut<3>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CIN     net (fanout=1)        0.135   ad9238_sample_m1/Mcount_sample_cnt_cy<3>
    SLICE_X16Y32.CLK     Tcinck                0.313   ad9238_sample_m1/sample_cnt<7>
                                                       ad9238_sample_m1/Mcount_sample_cnt_cy<7>
                                                       ad9238_sample_m1/sample_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      3.661ns (1.668ns logic, 1.993ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_pll_m0_clkfx = PERIOD TIMEGRP "adc_pll_m0_clkfx" TS_sys_clk_pin * 1.3
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAMB8_X1Y14.WEAWEL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9238_sample_m1/adc_buf_wr (FF)
  Destination:          wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9238_sample_m1/adc_buf_wr to wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.CQ      Tcko                  0.198   ad9238_sample_m1/adc_buf_wr
                                                       ad9238_sample_m1/adc_buf_wr
    RAMB8_X1Y14.WEAWEL0  net (fanout=2)        0.166   ad9238_sample_m1/adc_buf_wr
    RAMB8_X1Y14.CLKAWRCLKTrckc_WEA   (-Th)     0.053   wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.145ns logic, 0.166ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/adc_data_offset_6 (SLICE_X10Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9238_sample_m1/adc_data_reve_6 (FF)
  Destination:          ad9238_sample_m1/adc_data_offset_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9238_sample_m1/adc_data_reve_6 to ad9238_sample_m1/adc_data_offset_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y53.CQ      Tcko                  0.200   ad9238_sample_m1/adc_data_reve<7>
                                                       ad9238_sample_m1/adc_data_reve_6
    SLICE_X10Y53.C5      net (fanout=1)        0.061   ad9238_sample_m1/adc_data_reve<6>
    SLICE_X10Y53.CLK     Tah         (-Th)    -0.121   ad9238_sample_m1/adc_data_reve<7>
                                                       ad9238_sample_m1/adc_data_reve<6>_rt
                                                       ad9238_sample_m1/adc_data_offset_6
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point ad9238_sample_m1/adc_data_offset_10 (SLICE_X10Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad9238_sample_m1/adc_data_reve_10 (FF)
  Destination:          ad9238_sample_m1/adc_data_offset_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ad9238_clk_ch1_OBUF rising at 0.000ns
  Destination Clock:    ad9238_clk_ch1_OBUF rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ad9238_sample_m1/adc_data_reve_10 to ad9238_sample_m1/adc_data_offset_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y54.CQ      Tcko                  0.200   ad9238_sample_m1/adc_data_reve<11>
                                                       ad9238_sample_m1/adc_data_reve_10
    SLICE_X10Y54.C5      net (fanout=1)        0.061   ad9238_sample_m1/adc_data_reve<10>
    SLICE_X10Y54.CLK     Tah         (-Th)    -0.121   ad9238_sample_m1/adc_data_reve<11>
                                                       ad9238_sample_m1/adc_data_reve<10>_rt
                                                       ad9238_sample_m1/adc_data_offset_10
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_pll_m0_clkfx = PERIOD TIMEGRP "adc_pll_m0_clkfx" TS_sys_clk_pin * 1.3
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: wav_display_m1/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y14.CLKAWRCLK
  Clock network: ad9238_clk_ch1_OBUF
--------------------------------------------------------------------------------
Slack: 11.814ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: wav_display_m0/buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y18.CLKAWRCLK
  Clock network: ad9238_clk_ch1_OBUF
--------------------------------------------------------------------------------
Slack: 12.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: adc_pll_m0/clkout1_buf/I0
  Logical resource: adc_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: adc_pll_m0/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      7.210ns|            0|            0|            0|         4677|
| TS_video_pll_m0_clkfx         |     15.385ns|      5.546ns|          N/A|            0|            0|         3089|            0|
| TS_adc_pll_m0_clkfx           |     15.385ns|      4.398ns|          N/A|            0|            0|         1588|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.546|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4677 paths, 0 nets, and 1243 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 17 13:55:25 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 218 MB



