
BGT-Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ef0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001200  08009080  08009080  0000a080  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a280  0800a280  0000c1e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a280  0800a280  0000b280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a288  0800a288  0000c1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a288  0800a288  0000b288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a28c  0800a28c  0000b28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800a290  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012dc  200001e0  0800a470  0000c1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014bc  0800a470  0000c4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019dc2  00000000  00000000  0000c210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031e3  00000000  00000000  00025fd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001230  00000000  00000000  000291b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000db1  00000000  00000000  0002a3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002265a  00000000  00000000  0002b199  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000163d8  00000000  00000000  0004d7f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d033b  00000000  00000000  00063bcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  00133f06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cb8  00000000  00000000  00133fc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  00139c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00001eeb  00000000  00000000  00139cd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000048  00000000  00000000  0013bbbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009068 	.word	0x08009068

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08009068 	.word	0x08009068

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <bgt60ltr11_spi_read>:
 *
 * Page 19 of BGT60LTR11AIP User guide
 * https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f
 *
 */
uint8_t bgt60ltr11_spi_read(uint8_t reg_addr, uint16_t *data) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af02      	add	r7, sp, #8
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	71fb      	strb	r3, [r7, #7]
    uint8_t tx_data[3];
    uint8_t rx_data[3] = {0, 0, 0};
 8000ea4:	4a20      	ldr	r2, [pc, #128]	@ (8000f28 <bgt60ltr11_spi_read+0x90>)
 8000ea6:	f107 0308 	add.w	r3, r7, #8
 8000eaa:	6812      	ldr	r2, [r2, #0]
 8000eac:	4611      	mov	r1, r2
 8000eae:	8019      	strh	r1, [r3, #0]
 8000eb0:	3302      	adds	r3, #2
 8000eb2:	0c12      	lsrs	r2, r2, #16
 8000eb4:	701a      	strb	r2, [r3, #0]

    /* We send the register address from where we want to read
     * and then we read 2 bytes with dummy data
     */
    tx_data[0] = (uint8_t)((reg_addr << 1) & 0xFE); //  shifts the 7-bit address to make room for the RW bit. Address (7 bits) + RW bit (0)
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	f023 0301 	bic.w	r3, r3, #1
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	733b      	strb	r3, [r7, #12]
    tx_data[1] = 0; 								// Dummy byte (ignored by radar)
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	737b      	strb	r3, [r7, #13]
    tx_data[2] = 0; 								// Dummy byte (ignored by radar)
 8000ec8:	2300      	movs	r3, #0
 8000eca:	73bb      	strb	r3, [r7, #14]

    // CS low to start SPI transfer occurs here
    HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2110      	movs	r1, #16
 8000ed0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ed4:	f001 fc94 	bl	8002800 <HAL_GPIO_WritePin>
    if(HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, sizeof(tx_data), 100) != HAL_OK) {
 8000ed8:	f107 0208 	add.w	r2, r7, #8
 8000edc:	f107 010c 	add.w	r1, r7, #12
 8000ee0:	2364      	movs	r3, #100	@ 0x64
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	4811      	ldr	r0, [pc, #68]	@ (8000f2c <bgt60ltr11_spi_read+0x94>)
 8000ee8:	f003 f859 	bl	8003f9e <HAL_SPI_TransmitReceive>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d007      	beq.n	8000f02 <bgt60ltr11_spi_read+0x6a>
        HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	2110      	movs	r1, #16
 8000ef6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000efa:	f001 fc81 	bl	8002800 <HAL_GPIO_WritePin>
        return HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e00e      	b.n	8000f20 <bgt60ltr11_spi_read+0x88>
    }
    // CS high to end
    HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000f02:	2201      	movs	r2, #1
 8000f04:	2110      	movs	r1, #16
 8000f06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f0a:	f001 fc79 	bl	8002800 <HAL_GPIO_WritePin>

    // After transmission, the 16-bit register value is reconstructed from the received bytes:
    *data = ((uint16_t)(rx_data[1] << 8) | (uint16_t)(rx_data[2]));
 8000f0e:	7a7b      	ldrb	r3, [r7, #9]
 8000f10:	021b      	lsls	r3, r3, #8
 8000f12:	b29b      	uxth	r3, r3
 8000f14:	7aba      	ldrb	r2, [r7, #10]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	801a      	strh	r2, [r3, #0]
    return HAL_OK;
 8000f1e:	2300      	movs	r3, #0
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3710      	adds	r7, #16
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	08009080 	.word	0x08009080
 8000f2c:	200001fc 	.word	0x200001fc

08000f30 <bgt60ltr11_spi_write>:
 *
 * Page 19 of BGT60LTR11AIP User guide
 * https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f
 *
 */
uint8_t bgt60ltr11_spi_write(uint8_t reg_addr, uint16_t data){
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	4603      	mov	r3, r0
 8000f38:	460a      	mov	r2, r1
 8000f3a:	71fb      	strb	r3, [r7, #7]
 8000f3c:	4613      	mov	r3, r2
 8000f3e:	80bb      	strh	r3, [r7, #4]
	uint8_t tx_data[3];
	uint16_t wrdata = data;
 8000f40:	88bb      	ldrh	r3, [r7, #4]
 8000f42:	81fb      	strh	r3, [r7, #14]

	tx_data[0] = (uint8_t)((reg_addr << 1) | 0x01); // Shifts the 7-bit address to make room for the RW bit. Address (7 bits) + RW bit (1)
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	b25b      	sxtb	r3, r3
 8000f4a:	f043 0301 	orr.w	r3, r3, #1
 8000f4e:	b25b      	sxtb	r3, r3
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	723b      	strb	r3, [r7, #8]
	tx_data[1] = (uint8_t)((wrdata >> 8) & 0xFF);   // Upper 8 bits of data (MSB first)
 8000f54:	89fb      	ldrh	r3, [r7, #14]
 8000f56:	0a1b      	lsrs	r3, r3, #8
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	727b      	strb	r3, [r7, #9]
	tx_data[2] = (uint8_t)(wrdata & 0xFF);			// Lower 8 bits of data
 8000f5e:	89fb      	ldrh	r3, [r7, #14]
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	72bb      	strb	r3, [r7, #10]

    // CS low to start SPI transfer occurs here
	HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	2110      	movs	r1, #16
 8000f68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6c:	f001 fc48 	bl	8002800 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, tx_data, sizeof(tx_data)/sizeof(uint8_t), 100) != HAL_OK) {
 8000f70:	f107 0108 	add.w	r1, r7, #8
 8000f74:	2364      	movs	r3, #100	@ 0x64
 8000f76:	2203      	movs	r2, #3
 8000f78:	480c      	ldr	r0, [pc, #48]	@ (8000fac <bgt60ltr11_spi_write+0x7c>)
 8000f7a:	f002 fe9a 	bl	8003cb2 <HAL_SPI_Transmit>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d007      	beq.n	8000f94 <bgt60ltr11_spi_write+0x64>
		HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000f84:	2201      	movs	r2, #1
 8000f86:	2110      	movs	r1, #16
 8000f88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f8c:	f001 fc38 	bl	8002800 <HAL_GPIO_WritePin>
		return HAL_ERROR;
 8000f90:	2301      	movs	r3, #1
 8000f92:	e006      	b.n	8000fa2 <bgt60ltr11_spi_write+0x72>
	}
	// CS high to end
	HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000f94:	2201      	movs	r2, #1
 8000f96:	2110      	movs	r1, #16
 8000f98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f9c:	f001 fc30 	bl	8002800 <HAL_GPIO_WritePin>
	return HAL_OK;
 8000fa0:	2300      	movs	r3, #0
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3710      	adds	r7, #16
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	200001fc 	.word	0x200001fc

08000fb0 <bgt60ltr11_HW_reset>:

uint8_t bgt60ltr11_HW_reset(void){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2110      	movs	r1, #16
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbc:	f001 fc20 	bl	8002800 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000fc0:	200a      	movs	r0, #10
 8000fc2:	f001 f965 	bl	8002290 <HAL_Delay>
	HAL_GPIO_WritePin(BGT60_CS_PORT, BGT60_CS_PIN, GPIO_PIN_SET);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	2110      	movs	r1, #16
 8000fca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fce:	f001 fc17 	bl	8002800 <HAL_GPIO_WritePin>
	return HAL_OK;
 8000fd2:	2300      	movs	r3, #0
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	bd80      	pop	{r7, pc}

08000fd8 <bgt60ltr11_soft_reset>:
 *  Resampling can be triggered by setting the reset pin or activating the soft reset by writing the soft_reset
 *  bit (Reg15[15]).
 *  There are 56 Registers according to register overview on page 21
 *  Page 6 https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f
 */
uint8_t bgt60ltr11_soft_reset(uint8_t wait){
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	bgt60ltr11_spi_write(0x0F, (1 << 15));
 8000fe2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fe6:	200f      	movs	r0, #15
 8000fe8:	f7ff ffa2 	bl	8000f30 <bgt60ltr11_spi_write>
	uint16_t reg56 = 0;
 8000fec:	2300      	movs	r3, #0
 8000fee:	81fb      	strh	r3, [r7, #14]
	uint16_t reg0 = 0;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	81bb      	strh	r3, [r7, #12]

	if (wait){
 8000ff4:	79fb      	ldrb	r3, [r7, #7]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d027      	beq.n	800104a <bgt60ltr11_soft_reset+0x72>
		// wait till init_done in REG56 is set
		for (volatile uint16_t i = 0; i < 2048; i++){
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	817b      	strh	r3, [r7, #10]
 8000ffe:	e01d      	b.n	800103c <bgt60ltr11_soft_reset+0x64>
			bgt60ltr11_spi_read(0x38, &reg56);
 8001000:	f107 030e 	add.w	r3, r7, #14
 8001004:	4619      	mov	r1, r3
 8001006:	2038      	movs	r0, #56	@ 0x38
 8001008:	f7ff ff46 	bl	8000e98 <bgt60ltr11_spi_read>
			bgt60ltr11_spi_read(0x00, &reg0);
 800100c:	f107 030c 	add.w	r3, r7, #12
 8001010:	4619      	mov	r1, r3
 8001012:	2000      	movs	r0, #0
 8001014:	f7ff ff40 	bl	8000e98 <bgt60ltr11_spi_read>
			// check if REG0 has default values and REG56 bit init_done is set
			if (reg0 == 0 && reg56 & (1 << 13)){
 8001018:	89bb      	ldrh	r3, [r7, #12]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d106      	bne.n	800102c <bgt60ltr11_soft_reset+0x54>
 800101e:	89fb      	ldrh	r3, [r7, #14]
 8001020:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <bgt60ltr11_soft_reset+0x54>
				return HAL_OK;
 8001028:	2300      	movs	r3, #0
 800102a:	e00f      	b.n	800104c <bgt60ltr11_soft_reset+0x74>
			}
			HAL_Delay(1);
 800102c:	2001      	movs	r0, #1
 800102e:	f001 f92f 	bl	8002290 <HAL_Delay>
		for (volatile uint16_t i = 0; i < 2048; i++){
 8001032:	897b      	ldrh	r3, [r7, #10]
 8001034:	b29b      	uxth	r3, r3
 8001036:	3301      	adds	r3, #1
 8001038:	b29b      	uxth	r3, r3
 800103a:	817b      	strh	r3, [r7, #10]
 800103c:	897b      	ldrh	r3, [r7, #10]
 800103e:	b29b      	uxth	r3, r3
 8001040:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001044:	d3dc      	bcc.n	8001000 <bgt60ltr11_soft_reset+0x28>
		}
		return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e000      	b.n	800104c <bgt60ltr11_soft_reset+0x74>
	}
	return HAL_OK;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	3710      	adds	r7, #16
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}

08001054 <bgt60ltr11_get_RAW_data>:
}

/*
 * Read ADC channel data directly into the provided pointers
 */
uint8_t bgt60ltr11_get_RAW_data(uint16_t *ifi, uint16_t *ifq){
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
	if (bgt60ltr11_spi_read(0x28, ifi) != HAL_OK) return HAL_ERROR;
 800105e:	6879      	ldr	r1, [r7, #4]
 8001060:	2028      	movs	r0, #40	@ 0x28
 8001062:	f7ff ff19 	bl	8000e98 <bgt60ltr11_spi_read>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <bgt60ltr11_get_RAW_data+0x1c>
 800106c:	2301      	movs	r3, #1
 800106e:	e009      	b.n	8001084 <bgt60ltr11_get_RAW_data+0x30>
	if (bgt60ltr11_spi_read(0x29, ifq) != HAL_OK) return HAL_ERROR;
 8001070:	6839      	ldr	r1, [r7, #0]
 8001072:	2029      	movs	r0, #41	@ 0x29
 8001074:	f7ff ff10 	bl	8000e98 <bgt60ltr11_spi_read>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <bgt60ltr11_get_RAW_data+0x2e>
 800107e:	2301      	movs	r3, #1
 8001080:	e000      	b.n	8001084 <bgt60ltr11_get_RAW_data+0x30>
	return HAL_OK;
 8001082:	2300      	movs	r3, #0
}
 8001084:	4618      	mov	r0, r3
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}

0800108c <bgt60ltr11_pulsed_mode_init>:

uint8_t bgt60ltr11_pulsed_mode_init(void) {
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
	// Perform soft reset
	if (bgt60ltr11_soft_reset(0) != HAL_OK) return HAL_ERROR;
 8001090:	2000      	movs	r0, #0
 8001092:	f7ff ffa1 	bl	8000fd8 <bgt60ltr11_soft_reset>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <bgt60ltr11_pulsed_mode_init+0x14>
 800109c:	2301      	movs	r3, #1
 800109e:	e0e1      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 80010a0:	2001      	movs	r0, #1
 80010a2:	f001 f8f5 	bl	8002290 <HAL_Delay>

	// Write to each register and check the result

	if (bgt60ltr11_spi_write(0x00, 0x0000) != HAL_OK) return HAL_ERROR;
 80010a6:	2100      	movs	r1, #0
 80010a8:	2000      	movs	r0, #0
 80010aa:	f7ff ff41 	bl	8000f30 <bgt60ltr11_spi_write>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <bgt60ltr11_pulsed_mode_init+0x2c>
 80010b4:	2301      	movs	r3, #1
 80010b6:	e0d5      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 80010b8:	2001      	movs	r0, #1
 80010ba:	f001 f8e9 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x01, 0x0000) != HAL_OK) return HAL_ERROR;
 80010be:	2100      	movs	r1, #0
 80010c0:	2001      	movs	r0, #1
 80010c2:	f7ff ff35 	bl	8000f30 <bgt60ltr11_spi_write>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <bgt60ltr11_pulsed_mode_init+0x44>
 80010cc:	2301      	movs	r3, #1
 80010ce:	e0c9      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	    HAL_Delay(1);
 80010d0:	2001      	movs	r0, #1
 80010d2:	f001 f8dd 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x02, 0x2A00) != HAL_OK) return HAL_ERROR;
 80010d6:	f44f 5128 	mov.w	r1, #10752	@ 0x2a00
 80010da:	2002      	movs	r0, #2
 80010dc:	f7ff ff28 	bl	8000f30 <bgt60ltr11_spi_write>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <bgt60ltr11_pulsed_mode_init+0x5e>
 80010e6:	2301      	movs	r3, #1
 80010e8:	e0bc      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 80010ea:	2001      	movs	r0, #1
 80010ec:	f001 f8d0 	bl	8002290 <HAL_Delay>

	// TODO need to check the value for the REG3

	if (bgt60ltr11_spi_write(0x04, 0x0F3A) != HAL_OK) return HAL_ERROR;
 80010f0:	f640 713a 	movw	r1, #3898	@ 0xf3a
 80010f4:	2004      	movs	r0, #4
 80010f6:	f7ff ff1b 	bl	8000f30 <bgt60ltr11_spi_write>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <bgt60ltr11_pulsed_mode_init+0x78>
 8001100:	2301      	movs	r3, #1
 8001102:	e0af      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 8001104:	2001      	movs	r0, #1
 8001106:	f001 f8c3 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x05, 0x0FB0) != HAL_OK) return HAL_ERROR;
 800110a:	f44f 617b 	mov.w	r1, #4016	@ 0xfb0
 800110e:	2005      	movs	r0, #5
 8001110:	f7ff ff0e 	bl	8000f30 <bgt60ltr11_spi_write>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <bgt60ltr11_pulsed_mode_init+0x92>
 800111a:	2301      	movs	r3, #1
 800111c:	e0a2      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 800111e:	2001      	movs	r0, #1
 8001120:	f001 f8b6 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x06, 0x6800) != HAL_OK) return HAL_ERROR;
 8001124:	f44f 41d0 	mov.w	r1, #26624	@ 0x6800
 8001128:	2006      	movs	r0, #6
 800112a:	f7ff ff01 	bl	8000f30 <bgt60ltr11_spi_write>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <bgt60ltr11_pulsed_mode_init+0xac>
 8001134:	2301      	movs	r3, #1
 8001136:	e095      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 8001138:	2001      	movs	r0, #1
 800113a:	f001 f8a9 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x07, 0x0557) != HAL_OK) return HAL_ERROR;
 800113e:	f240 5157 	movw	r1, #1367	@ 0x557
 8001142:	2007      	movs	r0, #7
 8001144:	f7ff fef4 	bl	8000f30 <bgt60ltr11_spi_write>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <bgt60ltr11_pulsed_mode_init+0xc6>
 800114e:	2301      	movs	r3, #1
 8001150:	e088      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 8001152:	2001      	movs	r0, #1
 8001154:	f001 f89c 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x08, 0x000E) != HAL_OK) return HAL_ERROR;
 8001158:	210e      	movs	r1, #14
 800115a:	2008      	movs	r0, #8
 800115c:	f7ff fee8 	bl	8000f30 <bgt60ltr11_spi_write>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <bgt60ltr11_pulsed_mode_init+0xde>
 8001166:	2301      	movs	r3, #1
 8001168:	e07c      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 800116a:	2001      	movs	r0, #1
 800116c:	f001 f890 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x09, 0x00E8) != HAL_OK) return HAL_ERROR;
 8001170:	21e8      	movs	r1, #232	@ 0xe8
 8001172:	2009      	movs	r0, #9
 8001174:	f7ff fedc 	bl	8000f30 <bgt60ltr11_spi_write>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <bgt60ltr11_pulsed_mode_init+0xf6>
 800117e:	2301      	movs	r3, #1
 8001180:	e070      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 8001182:	2001      	movs	r0, #1
 8001184:	f001 f884 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0A, 0x004F) != HAL_OK) return HAL_ERROR;
 8001188:	214f      	movs	r1, #79	@ 0x4f
 800118a:	200a      	movs	r0, #10
 800118c:	f7ff fed0 	bl	8000f30 <bgt60ltr11_spi_write>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <bgt60ltr11_pulsed_mode_init+0x10e>
 8001196:	2301      	movs	r3, #1
 8001198:	e064      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 800119a:	2001      	movs	r0, #1
 800119c:	f001 f878 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0C, 0x0000) != HAL_OK) return HAL_ERROR;
 80011a0:	2100      	movs	r1, #0
 80011a2:	200c      	movs	r0, #12
 80011a4:	f7ff fec4 	bl	8000f30 <bgt60ltr11_spi_write>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <bgt60ltr11_pulsed_mode_init+0x126>
 80011ae:	2301      	movs	r3, #1
 80011b0:	e058      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 80011b2:	2001      	movs	r0, #1
 80011b4:	f001 f86c 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0D, 0x0000) != HAL_OK) return HAL_ERROR;
 80011b8:	2100      	movs	r1, #0
 80011ba:	200d      	movs	r0, #13
 80011bc:	f7ff feb8 	bl	8000f30 <bgt60ltr11_spi_write>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <bgt60ltr11_pulsed_mode_init+0x13e>
 80011c6:	2301      	movs	r3, #1
 80011c8:	e04c      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 80011ca:	2001      	movs	r0, #1
 80011cc:	f001 f860 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0E, 0x0000) != HAL_OK) return HAL_ERROR;
 80011d0:	2100      	movs	r1, #0
 80011d2:	200e      	movs	r0, #14
 80011d4:	f7ff feac 	bl	8000f30 <bgt60ltr11_spi_write>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <bgt60ltr11_pulsed_mode_init+0x156>
 80011de:	2301      	movs	r3, #1
 80011e0:	e040      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 80011e2:	2001      	movs	r0, #1
 80011e4:	f001 f854 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x0F, 0x0000) != HAL_OK) return HAL_ERROR;
 80011e8:	2100      	movs	r1, #0
 80011ea:	200f      	movs	r0, #15
 80011ec:	f7ff fea0 	bl	8000f30 <bgt60ltr11_spi_write>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <bgt60ltr11_pulsed_mode_init+0x16e>
 80011f6:	2301      	movs	r3, #1
 80011f8:	e034      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 80011fa:	2001      	movs	r0, #1
 80011fc:	f001 f848 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x22, 0x0000) != HAL_OK) return HAL_ERROR;
 8001200:	2100      	movs	r1, #0
 8001202:	2022      	movs	r0, #34	@ 0x22
 8001204:	f7ff fe94 	bl	8000f30 <bgt60ltr11_spi_write>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <bgt60ltr11_pulsed_mode_init+0x186>
 800120e:	2301      	movs	r3, #1
 8001210:	e028      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 8001212:	2001      	movs	r0, #1
 8001214:	f001 f83c 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x23, 0x0000) != HAL_OK) return HAL_ERROR;
 8001218:	2100      	movs	r1, #0
 800121a:	2023      	movs	r0, #35	@ 0x23
 800121c:	f7ff fe88 	bl	8000f30 <bgt60ltr11_spi_write>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <bgt60ltr11_pulsed_mode_init+0x19e>
 8001226:	2301      	movs	r3, #1
 8001228:	e01c      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	    HAL_Delay(1);
 800122a:	2001      	movs	r0, #1
 800122c:	f001 f830 	bl	8002290 <HAL_Delay>

	if (bgt60ltr11_spi_write(0x24, 0x0000) != HAL_OK) return HAL_ERROR;
 8001230:	2100      	movs	r1, #0
 8001232:	2024      	movs	r0, #36	@ 0x24
 8001234:	f7ff fe7c 	bl	8000f30 <bgt60ltr11_spi_write>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <bgt60ltr11_pulsed_mode_init+0x1b6>
 800123e:	2301      	movs	r3, #1
 8001240:	e010      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 8001242:	2001      	movs	r0, #1
 8001244:	f001 f824 	bl	8002290 <HAL_Delay>
	/*
	// ADC clock EN, bandgap EN, ADC EN
	if (bgt60ltr11_spi_write(0x22, 0x0007) != HAL_OK) return HAL_ERROR;
	HAL_Delay(1);
	*/
	if (bgt60ltr11_spi_write(0x0F, 0x4000) != HAL_OK) return HAL_ERROR;
 8001248:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800124c:	200f      	movs	r0, #15
 800124e:	f7ff fe6f 	bl	8000f30 <bgt60ltr11_spi_write>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <bgt60ltr11_pulsed_mode_init+0x1d0>
 8001258:	2301      	movs	r3, #1
 800125a:	e003      	b.n	8001264 <bgt60ltr11_pulsed_mode_init+0x1d8>
	HAL_Delay(1);
 800125c:	2001      	movs	r0, #1
 800125e:	f001 f817 	bl	8002290 <HAL_Delay>

	return HAL_OK;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	bd80      	pop	{r7, pc}

08001268 <mean_removal_float>:
 *
 * @param [in,out]	data	complex input/output data (float)
 * @param [in]		len		number of complex numbers
 */
static void mean_removal_float(float32_t *data, uint32_t len)
{
 8001268:	b480      	push	{r7}
 800126a:	b089      	sub	sp, #36	@ 0x24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
	float32_t sum_real = 0.0f, sum_imag = 0.0f;
 8001272:	f04f 0300 	mov.w	r3, #0
 8001276:	61fb      	str	r3, [r7, #28]
 8001278:	f04f 0300 	mov.w	r3, #0
 800127c:	61bb      	str	r3, [r7, #24]

    // Compute the sum of real and imaginary components
    for (uint32_t i = 0; i < len; i++)
 800127e:	2300      	movs	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
 8001282:	e01b      	b.n	80012bc <mean_removal_float+0x54>
    {
        sum_real += data[2 * i + 0];
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	00db      	lsls	r3, r3, #3
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	4413      	add	r3, r2
 800128c:	edd3 7a00 	vldr	s15, [r3]
 8001290:	ed97 7a07 	vldr	s14, [r7, #28]
 8001294:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001298:	edc7 7a07 	vstr	s15, [r7, #28]
        sum_imag += data[2 * i + 1];
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	3304      	adds	r3, #4
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	4413      	add	r3, r2
 80012a6:	edd3 7a00 	vldr	s15, [r3]
 80012aa:	ed97 7a06 	vldr	s14, [r7, #24]
 80012ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b2:	edc7 7a06 	vstr	s15, [r7, #24]
    for (uint32_t i = 0; i < len; i++)
 80012b6:	697b      	ldr	r3, [r7, #20]
 80012b8:	3301      	adds	r3, #1
 80012ba:	617b      	str	r3, [r7, #20]
 80012bc:	697a      	ldr	r2, [r7, #20]
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d3df      	bcc.n	8001284 <mean_removal_float+0x1c>
    }

    // Compute the mean values
    const float32_t mean_real = sum_real / (float32_t)len;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	ee07 3a90 	vmov	s15, r3
 80012ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012ce:	edd7 6a07 	vldr	s13, [r7, #28]
 80012d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012d6:	edc7 7a03 	vstr	s15, [r7, #12]
    const float32_t mean_imag = sum_imag / (float32_t)len;
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	ee07 3a90 	vmov	s15, r3
 80012e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012e4:	edd7 6a06 	vldr	s13, [r7, #24]
 80012e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012ec:	edc7 7a02 	vstr	s15, [r7, #8]

    // Subtract the mean from each data point
    for (uint32_t i = 0; i < len; i++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	613b      	str	r3, [r7, #16]
 80012f4:	e024      	b.n	8001340 <mean_removal_float+0xd8>
    {
        data[2 * i + 0] -= mean_real;
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	687a      	ldr	r2, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	ed93 7a00 	vldr	s14, [r3]
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	687a      	ldr	r2, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	edd7 7a03 	vldr	s15, [r7, #12]
 800130e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001312:	edc3 7a00 	vstr	s15, [r3]
        data[2 * i + 1] -= mean_imag;
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	3304      	adds	r3, #4
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	4413      	add	r3, r2
 8001320:	ed93 7a00 	vldr	s14, [r3]
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	00db      	lsls	r3, r3, #3
 8001328:	3304      	adds	r3, #4
 800132a:	687a      	ldr	r2, [r7, #4]
 800132c:	4413      	add	r3, r2
 800132e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001332:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001336:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < len; i++)
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	3301      	adds	r3, #1
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	429a      	cmp	r2, r3
 8001346:	d3d6      	bcc.n	80012f6 <mean_removal_float+0x8e>
    }
}
 8001348:	bf00      	nop
 800134a:	bf00      	nop
 800134c:	3724      	adds	r7, #36	@ 0x24
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
	...

08001358 <hanning256_float>:
 *   	data = {real0, imag0, real1, imag1, ..., real127, imag127}
 *
 * @param [in,out]	complex input/output data
 */
static void hanning256_float(float32_t* data)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
	    0.918495, 0.925109, 0.931464, 0.937558, 0.943387, 0.948946, 0.954233, 0.959243,
	    0.963976, 0.968426, 0.972592, 0.976471, 0.980061, 0.983359, 0.986364, 0.989074,
	    0.991487, 0.993601, 0.995416, 0.996930, 0.998142, 0.999052, 0.999659, 0.999962,
	};

	for (uint32_t i = 0; i < 128; i++)
 8001360:	2300      	movs	r3, #0
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	e054      	b.n	8001410 <hanning256_float+0xb8>
	{
		const float32_t weight = weights[i];
 8001366:	4a2f      	ldr	r2, [pc, #188]	@ (8001424 <hanning256_float+0xcc>)
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	60bb      	str	r3, [r7, #8]

		data[2 * i + 0] = weight * data[2 * i + 0];
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	00db      	lsls	r3, r3, #3
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	ed93 7a00 	vldr	s14, [r3]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	00db      	lsls	r3, r3, #3
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	4413      	add	r3, r2
 8001386:	edd7 7a02 	vldr	s15, [r7, #8]
 800138a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800138e:	edc3 7a00 	vstr	s15, [r3]
		data[2 * i + 1] = weight * data[2 * i + 1];
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	00db      	lsls	r3, r3, #3
 8001396:	3304      	adds	r3, #4
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	ed93 7a00 	vldr	s14, [r3]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	3304      	adds	r3, #4
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80013ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013b2:	edc3 7a00 	vstr	s15, [r3]

		data[2 * (255 - i) + 0] = weight * data[2 * (255 - i) + 0];
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80013bc:	00db      	lsls	r3, r3, #3
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	ed93 7a00 	vldr	s14, [r3]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80013cc:	00db      	lsls	r3, r3, #3
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	4413      	add	r3, r2
 80013d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80013d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013da:	edc3 7a00 	vstr	s15, [r3]
		data[2 * (255 - i) + 1] = weight * data[2 * (255 - i) + 1];
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	3304      	adds	r3, #4
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	4413      	add	r3, r2
 80013ec:	ed93 7a00 	vldr	s14, [r3]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	3304      	adds	r3, #4
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	4413      	add	r3, r2
 80013fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001402:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001406:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < 128; i++)
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	3301      	adds	r3, #1
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	2b7f      	cmp	r3, #127	@ 0x7f
 8001414:	d9a7      	bls.n	8001366 <hanning256_float+0xe>
	}
}
 8001416:	bf00      	nop
 8001418:	bf00      	nop
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	08009148 	.word	0x08009148

08001428 <fft256_float>:
 *   	data = {real0, imag0, real1, imag1, ..., real127, imag127}
 *
 * @param [in,out]	data	input/output float32_t data
 */
static inline void fft256_float(float32_t* data)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
	arm_cfft_f32(&arm_cfft_sR_f32_len256, data, 0, 1);
 8001430:	2301      	movs	r3, #1
 8001432:	2200      	movs	r2, #0
 8001434:	6879      	ldr	r1, [r7, #4]
 8001436:	4803      	ldr	r0, [pc, #12]	@ (8001444 <fft256_float+0x1c>)
 8001438:	f004 fdac 	bl	8005f94 <arm_cfft_f32>
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	08009390 	.word	0x08009390

08001448 <hypot_f32>:
 * @param [in]   a    length a
 * @param [in]   b    length b
 * @retval       hypotenuse    sqrt(a*a + b*b)
 */
static float32_t hypot_f32(float32_t a, float32_t b)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b084      	sub	sp, #16
 800144c:	af00      	add	r7, sp, #0
 800144e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001452:	edc7 0a00 	vstr	s1, [r7]
    float32_t a2 = a * a;
 8001456:	edd7 7a01 	vldr	s15, [r7, #4]
 800145a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800145e:	edc7 7a03 	vstr	s15, [r7, #12]
    float32_t b2 = b * b;
 8001462:	edd7 7a00 	vldr	s15, [r7]
 8001466:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800146a:	edc7 7a02 	vstr	s15, [r7, #8]
    return sqrtf(a2 + b2);
 800146e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001472:	edd7 7a02 	vldr	s15, [r7, #8]
 8001476:	ee77 7a27 	vadd.f32	s15, s14, s15
 800147a:	eeb0 0a67 	vmov.f32	s0, s15
 800147e:	f007 fdd1 	bl	8009024 <sqrtf>
 8001482:	eef0 7a40 	vmov.f32	s15, s0
}
 8001486:	eeb0 0a67 	vmov.f32	s0, s15
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <fft256_spectrum>:




void fft256_spectrum(float32_t* data)
{
 8001490:	b590      	push	{r4, r7, lr}
 8001492:	b087      	sub	sp, #28
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	/* remove the mean from the input data */
	mean_removal_float(data, FFT_BUFFER_SIZE);
 8001498:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f7ff fee3 	bl	8001268 <mean_removal_float>

	/* apply window function */
	hanning256_float(data);
 80014a2:	6878      	ldr	r0, [r7, #4]
 80014a4:	f7ff ff58 	bl	8001358 <hanning256_float>

	/* compute FFT */
	fft256_float(data);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f7ff ffbd 	bl	8001428 <fft256_float>

	/* compute spectrum */
	for(uint32_t i = 0; i < 256; i++)
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
 80014b2:	e01d      	b.n	80014f0 <fft256_spectrum+0x60>
	{
		const float32_t real = data[2*i+0], imag = data[2*i+1];
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	4413      	add	r3, r2
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	613b      	str	r3, [r7, #16]
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	3304      	adds	r3, #4
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	4413      	add	r3, r2
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	60fb      	str	r3, [r7, #12]
		data[i] = hypot_f32(real, imag);
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	18d4      	adds	r4, r2, r3
 80014d6:	edd7 0a03 	vldr	s1, [r7, #12]
 80014da:	ed97 0a04 	vldr	s0, [r7, #16]
 80014de:	f7ff ffb3 	bl	8001448 <hypot_f32>
 80014e2:	eef0 7a40 	vmov.f32	s15, s0
 80014e6:	edc4 7a00 	vstr	s15, [r4]
	for(uint32_t i = 0; i < 256; i++)
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	3301      	adds	r3, #1
 80014ee:	617b      	str	r3, [r7, #20]
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	2bff      	cmp	r3, #255	@ 0xff
 80014f4:	d9de      	bls.n	80014b4 <fft256_spectrum+0x24>
	}


}
 80014f6:	bf00      	nop
 80014f8:	bf00      	nop
 80014fa:	371c      	adds	r7, #28
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd90      	pop	{r4, r7, pc}

08001500 <find_peak_frequency>:
    }
}


void find_peak_frequency(const float32_t *spectrum, uint32_t fft_size, float32_t sampling_rate, float32_t *peak_freq, float32_t *peak_value, float32_t *target_velocity)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08c      	sub	sp, #48	@ 0x30
 8001504:	af00      	add	r7, sp, #0
 8001506:	6178      	str	r0, [r7, #20]
 8001508:	6139      	str	r1, [r7, #16]
 800150a:	ed87 0a03 	vstr	s0, [r7, #12]
 800150e:	60ba      	str	r2, [r7, #8]
 8001510:	607b      	str	r3, [r7, #4]
    float32_t max_value = 0.0f;
 8001512:	f04f 0300 	mov.w	r3, #0
 8001516:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t peak_index = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool first = true;
 800151c:	2301      	movs	r3, #1
 800151e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure fft_size is valid
	if (fft_size == 0 || spectrum == NULL || peak_freq == NULL || peak_value == NULL || target_velocity == NULL) {
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d00b      	beq.n	8001540 <find_peak_frequency+0x40>
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d008      	beq.n	8001540 <find_peak_frequency+0x40>
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d005      	beq.n	8001540 <find_peak_frequency+0x40>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d002      	beq.n	8001540 <find_peak_frequency+0x40>
 800153a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800153c:	2b00      	cmp	r3, #0
 800153e:	d103      	bne.n	8001548 <find_peak_frequency+0x48>
		printf("GOT BAD DATA!!!\r\n");
 8001540:	4845      	ldr	r0, [pc, #276]	@ (8001658 <find_peak_frequency+0x158>)
 8001542:	f005 fe01 	bl	8007148 <puts>
		return; // Invalid input, handle error appropriately in production
 8001546:	e084      	b.n	8001652 <find_peak_frequency+0x152>
	}

    for (uint32_t i = 0; i < fft_size; i++) {
 8001548:	2300      	movs	r3, #0
 800154a:	623b      	str	r3, [r7, #32]
 800154c:	e01e      	b.n	800158c <find_peak_frequency+0x8c>
        if (spectrum[i] > max_value || first) {
 800154e:	6a3b      	ldr	r3, [r7, #32]
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	4413      	add	r3, r2
 8001556:	edd3 7a00 	vldr	s15, [r3]
 800155a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800155e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001566:	d403      	bmi.n	8001570 <find_peak_frequency+0x70>
 8001568:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800156c:	2b00      	cmp	r3, #0
 800156e:	d00a      	beq.n	8001586 <find_peak_frequency+0x86>
            max_value = spectrum[i];
 8001570:	6a3b      	ldr	r3, [r7, #32]
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	697a      	ldr	r2, [r7, #20]
 8001576:	4413      	add	r3, r2
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            peak_index = i;
 800157c:	6a3b      	ldr	r3, [r7, #32]
 800157e:	62bb      	str	r3, [r7, #40]	@ 0x28
            first = false;
 8001580:	2300      	movs	r3, #0
 8001582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint32_t i = 0; i < fft_size; i++) {
 8001586:	6a3b      	ldr	r3, [r7, #32]
 8001588:	3301      	adds	r3, #1
 800158a:	623b      	str	r3, [r7, #32]
 800158c:	6a3a      	ldr	r2, [r7, #32]
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	429a      	cmp	r2, r3
 8001592:	d3dc      	bcc.n	800154e <find_peak_frequency+0x4e>
        }
    }

    *peak_value = max_value;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001598:	601a      	str	r2, [r3, #0]
    *peak_freq = (sampling_rate * peak_index) / fft_size;
 800159a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800159c:	ee07 3a90 	vmov	s15, r3
 80015a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015a8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80015ac:	693b      	ldr	r3, [r7, #16]
 80015ae:	ee07 3a90 	vmov	s15, r3
 80015b2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	edc3 7a00 	vstr	s15, [r3]
    //*target_velocity = (*peak_freq) *  3.6f *LAMBDA / 2.0f;

    // Handle velocity direction
	float32_t nyquist_freq = sampling_rate / 2.0f; // Nyquist frequency
 80015c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80015c4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80015c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015cc:	edc7 7a07 	vstr	s15, [r7, #28]
	if (*peak_freq <= nyquist_freq) {
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	ed97 7a07 	vldr	s14, [r7, #28]
 80015da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e2:	db16      	blt.n	8001612 <find_peak_frequency+0x112>
		// Approaching: positive velocity
		*target_velocity = (*peak_freq) * 3.6f * LAMBDA / 2.0f; // Convert to km/h if needed
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	edd3 7a00 	vldr	s15, [r3]
 80015ea:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800165c <find_peak_frequency+0x15c>
 80015ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015f2:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001660 <find_peak_frequency+0x160>
 80015f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015fa:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001664 <find_peak_frequency+0x164>
 80015fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001602:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001606:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800160a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800160c:	edc3 7a00 	vstr	s15, [r3]
 8001610:	e01f      	b.n	8001652 <find_peak_frequency+0x152>
	} else {
		// Departing: negative velocity
		float32_t adjusted_freq = sampling_rate - *peak_freq; // Fold frequency into [0, fs/2]
 8001612:	68bb      	ldr	r3, [r7, #8]
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	ed97 7a03 	vldr	s14, [r7, #12]
 800161c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001620:	edc7 7a06 	vstr	s15, [r7, #24]
		*target_velocity = -adjusted_freq * 3.6f * LAMBDA / 2.0f; // Negative sign for departing
 8001624:	edd7 7a06 	vldr	s15, [r7, #24]
 8001628:	eef1 7a67 	vneg.f32	s15, s15
 800162c:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800165c <find_peak_frequency+0x15c>
 8001630:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001634:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001660 <find_peak_frequency+0x160>
 8001638:	ee67 7a87 	vmul.f32	s15, s15, s14
 800163c:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001664 <find_peak_frequency+0x164>
 8001640:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001644:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001648:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800164c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800164e:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8001652:	3730      	adds	r7, #48	@ 0x30
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	08009084 	.word	0x08009084
 800165c:	40666666 	.word	0x40666666
 8001660:	4d8f0d18 	.word	0x4d8f0d18
 8001664:	4fb68a0b 	.word	0x4fb68a0b

08001668 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001670:	1d39      	adds	r1, r7, #4
 8001672:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001676:	2201      	movs	r2, #1
 8001678:	4803      	ldr	r0, [pc, #12]	@ (8001688 <__io_putchar+0x20>)
 800167a:	f003 fc93 	bl	8004fa4 <HAL_UART_Transmit>
  return ch;
 800167e:	687b      	ldr	r3, [r7, #4]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	200002ac 	.word	0x200002ac

0800168c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800168c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001690:	b088      	sub	sp, #32
 8001692:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001694:	f000 fd87 	bl	80021a6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001698:	f000 f8c2 	bl	8001820 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800169c:	f000 f9ce 	bl	8001a3c <MX_GPIO_Init>
  MX_SPI1_Init();
 80016a0:	f000 f910 	bl	80018c4 <MX_SPI1_Init>
  MX_TIM2_Init();
 80016a4:	f000 f94c 	bl	8001940 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80016a8:	f000 f998 	bl	80019dc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80016ac:	2201      	movs	r2, #1
 80016ae:	2110      	movs	r1, #16
 80016b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016b4:	f001 f8a4 	bl	8002800 <HAL_GPIO_WritePin>
  bgt60ltr11_HW_reset();
 80016b8:	f7ff fc7a 	bl	8000fb0 <bgt60ltr11_HW_reset>
  HAL_Delay(100);  // Wait for radar to stabilize
 80016bc:	2064      	movs	r0, #100	@ 0x64
 80016be:	f000 fde7 	bl	8002290 <HAL_Delay>
  if (bgt60ltr11_pulsed_mode_init() != HAL_OK) {
 80016c2:	f7ff fce3 	bl	800108c <bgt60ltr11_pulsed_mode_init>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <main+0x44>
	  // Failed to initialize - LED should blink in error handler
	  Error_Handler();
 80016cc:	f000 fb28 	bl	8001d20 <Error_Handler>
  }
  HAL_Delay(1000);
 80016d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016d4:	f000 fddc 	bl	8002290 <HAL_Delay>
  // Test SPI communication
//  if (bgt60ltr11_test() != HAL_OK) {
//	  // SPI test failed
//	  Error_Handler();
//  }
  HAL_TIM_Base_Start_IT(&htim2);
 80016d8:	4842      	ldr	r0, [pc, #264]	@ (80017e4 <main+0x158>)
 80016da:	f003 f83b 	bl	8004754 <HAL_TIM_Base_Start_IT>
  // radar successfully initialized
  radar_initialized = 1;
 80016de:	4b42      	ldr	r3, [pc, #264]	@ (80017e8 <main+0x15c>)
 80016e0:	2201      	movs	r2, #1
 80016e2:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < VELOCITY_BUFFER_SIZE; i++) {
 80016e4:	2300      	movs	r3, #0
 80016e6:	71fb      	strb	r3, [r7, #7]
 80016e8:	e009      	b.n	80016fe <main+0x72>
      velocity_buffer[i] = 0.0f;
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	4a3f      	ldr	r2, [pc, #252]	@ (80017ec <main+0x160>)
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	4413      	add	r3, r2
 80016f2:	f04f 0200 	mov.w	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
  for (uint8_t i = 0; i < VELOCITY_BUFFER_SIZE; i++) {
 80016f8:	79fb      	ldrb	r3, [r7, #7]
 80016fa:	3301      	adds	r3, #1
 80016fc:	71fb      	strb	r3, [r7, #7]
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	2b04      	cmp	r3, #4
 8001702:	d9f2      	bls.n	80016ea <main+0x5e>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // HI JASON!!!!!!
  while (1)
  {
	  printf("-\r\n");
 8001704:	483a      	ldr	r0, [pc, #232]	@ (80017f0 <main+0x164>)
 8001706:	f005 fd1f 	bl	8007148 <puts>
	  if (HAL_GPIO_ReadPin(TD_GPIO_Port, TD_Pin) == GPIO_PIN_RESET) {
 800170a:	2180      	movs	r1, #128	@ 0x80
 800170c:	4839      	ldr	r0, [pc, #228]	@ (80017f4 <main+0x168>)
 800170e:	f001 f85f 	bl	80027d0 <HAL_GPIO_ReadPin>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d10d      	bne.n	8001734 <main+0xa8>
		  // TD = 0
		  if (HAL_GPIO_ReadPin(PD_GPIO_Port, PD_Pin) == GPIO_PIN_SET) {
 8001718:	2101      	movs	r1, #1
 800171a:	4836      	ldr	r0, [pc, #216]	@ (80017f4 <main+0x168>)
 800171c:	f001 f858 	bl	80027d0 <HAL_GPIO_ReadPin>
 8001720:	4603      	mov	r3, r0
 8001722:	2b01      	cmp	r3, #1
 8001724:	d103      	bne.n	800172e <main+0xa2>
			  // PD = 1
			  printf("APPROACHING!!!!!\r\n");
 8001726:	4834      	ldr	r0, [pc, #208]	@ (80017f8 <main+0x16c>)
 8001728:	f005 fd0e 	bl	8007148 <puts>
 800172c:	e002      	b.n	8001734 <main+0xa8>
		  } else {
			  // PD = 0
			  printf("DEPARTING!!!!!\r\n");
 800172e:	4833      	ldr	r0, [pc, #204]	@ (80017fc <main+0x170>)
 8001730:	f005 fd0a 	bl	8007148 <puts>
		  }
	  }
	  //printf("radar_init=%u, data_ready=%u\r\n", radar_initialized, data_ready_f);

	  if (radar_initialized && data_ready_f){
 8001734:	4b2c      	ldr	r3, [pc, #176]	@ (80017e8 <main+0x15c>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d04e      	beq.n	80017da <main+0x14e>
 800173c:	4b30      	ldr	r3, [pc, #192]	@ (8001800 <main+0x174>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d04a      	beq.n	80017da <main+0x14e>
		  // printf("IFI: %u, IFQ: %u\r\n", IFI, IFQ);
	      fft256_spectrum(processing_buffer);
 8001744:	4b2f      	ldr	r3, [pc, #188]	@ (8001804 <main+0x178>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff fea1 	bl	8001490 <fft256_spectrum>
	      find_peak_frequency(processing_buffer, FFT_BUFFER_SIZE, 1000, &peak_index, &max_value, &target_velocity);
 800174e:	4b2d      	ldr	r3, [pc, #180]	@ (8001804 <main+0x178>)
 8001750:	6818      	ldr	r0, [r3, #0]
 8001752:	4b2d      	ldr	r3, [pc, #180]	@ (8001808 <main+0x17c>)
 8001754:	9300      	str	r3, [sp, #0]
 8001756:	4b2d      	ldr	r3, [pc, #180]	@ (800180c <main+0x180>)
 8001758:	4a2d      	ldr	r2, [pc, #180]	@ (8001810 <main+0x184>)
 800175a:	ed9f 0a2e 	vldr	s0, [pc, #184]	@ 8001814 <main+0x188>
 800175e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001762:	f7ff fecd 	bl	8001500 <find_peak_frequency>

	      // Calculate the rolling average of the velocity
	      velocity_average = calculate_rolling_average_with_filtering(target_velocity);
 8001766:	4b28      	ldr	r3, [pc, #160]	@ (8001808 <main+0x17c>)
 8001768:	edd3 7a00 	vldr	s15, [r3]
 800176c:	eeb0 0a67 	vmov.f32	s0, s15
 8001770:	f000 fa3e 	bl	8001bf0 <calculate_rolling_average_with_filtering>
 8001774:	eef0 7a40 	vmov.f32	s15, s0
 8001778:	4b27      	ldr	r3, [pc, #156]	@ (8001818 <main+0x18c>)
 800177a:	edc3 7a00 	vstr	s15, [r3]

	      data_ready_f = 0;
 800177e:	4b20      	ldr	r3, [pc, #128]	@ (8001800 <main+0x174>)
 8001780:	2200      	movs	r2, #0
 8001782:	701a      	strb	r2, [r3, #0]

	      // Print both raw and averaged velocity for comparison
	      printf("peak_index: %.5f, max_value: %.5f, raw_velocity: %.5f, avg_velocity: %.5f\r\n",
 8001784:	4b22      	ldr	r3, [pc, #136]	@ (8001810 <main+0x184>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fedd 	bl	8000548 <__aeabi_f2d>
 800178e:	4682      	mov	sl, r0
 8001790:	468b      	mov	fp, r1
 8001792:	4b1e      	ldr	r3, [pc, #120]	@ (800180c <main+0x180>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe fed6 	bl	8000548 <__aeabi_f2d>
 800179c:	4604      	mov	r4, r0
 800179e:	460d      	mov	r5, r1
 80017a0:	4b19      	ldr	r3, [pc, #100]	@ (8001808 <main+0x17c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fecf 	bl	8000548 <__aeabi_f2d>
 80017aa:	4680      	mov	r8, r0
 80017ac:	4689      	mov	r9, r1
 80017ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001818 <main+0x18c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7fe fec8 	bl	8000548 <__aeabi_f2d>
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80017c0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017c4:	e9cd 4500 	strd	r4, r5, [sp]
 80017c8:	4652      	mov	r2, sl
 80017ca:	465b      	mov	r3, fp
 80017cc:	4813      	ldr	r0, [pc, #76]	@ (800181c <main+0x190>)
 80017ce:	f005 fc53 	bl	8007078 <iprintf>
	             peak_index, max_value, target_velocity, velocity_average);

	      // Toggle LED to indicate successful reading
	      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80017d2:	2108      	movs	r1, #8
 80017d4:	4807      	ldr	r0, [pc, #28]	@ (80017f4 <main+0x168>)
 80017d6:	f001 f82b 	bl	8002830 <HAL_GPIO_TogglePin>
	  }

	  HAL_Delay(100); // small delay between readings
 80017da:	2064      	movs	r0, #100	@ 0x64
 80017dc:	f000 fd58 	bl	8002290 <HAL_Delay>
	  printf("-\r\n");
 80017e0:	e790      	b.n	8001704 <main+0x78>
 80017e2:	bf00      	nop
 80017e4:	20000260 	.word	0x20000260
 80017e8:	20001348 	.word	0x20001348
 80017ec:	2000134c 	.word	0x2000134c
 80017f0:	08009098 	.word	0x08009098
 80017f4:	48000400 	.word	0x48000400
 80017f8:	0800909c 	.word	0x0800909c
 80017fc:	080090b0 	.word	0x080090b0
 8001800:	20000008 	.word	0x20000008
 8001804:	20000004 	.word	0x20000004
 8001808:	2000133c 	.word	0x2000133c
 800180c:	20001334 	.word	0x20001334
 8001810:	20001338 	.word	0x20001338
 8001814:	447a0000 	.word	0x447a0000
 8001818:	20001364 	.word	0x20001364
 800181c:	080090c0 	.word	0x080090c0

08001820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b096      	sub	sp, #88	@ 0x58
 8001824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	2244      	movs	r2, #68	@ 0x44
 800182c:	2100      	movs	r1, #0
 800182e:	4618      	mov	r0, r3
 8001830:	f005 fc92 	bl	8007158 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001834:	463b      	mov	r3, r7
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]
 800183a:	605a      	str	r2, [r3, #4]
 800183c:	609a      	str	r2, [r3, #8]
 800183e:	60da      	str	r2, [r3, #12]
 8001840:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001842:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001846:	f001 f81b 	bl	8002880 <HAL_PWREx_ControlVoltageScaling>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001850:	f000 fa66 	bl	8001d20 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001854:	2302      	movs	r3, #2
 8001856:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001858:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800185c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800185e:	2310      	movs	r3, #16
 8001860:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001862:	2302      	movs	r3, #2
 8001864:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001866:	2302      	movs	r3, #2
 8001868:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800186a:	2301      	movs	r3, #1
 800186c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800186e:	230a      	movs	r3, #10
 8001870:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001872:	2307      	movs	r3, #7
 8001874:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001876:	2302      	movs	r3, #2
 8001878:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800187a:	2302      	movs	r3, #2
 800187c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800187e:	f107 0314 	add.w	r3, r7, #20
 8001882:	4618      	mov	r0, r3
 8001884:	f001 f852 	bl	800292c <HAL_RCC_OscConfig>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800188e:	f000 fa47 	bl	8001d20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001892:	230f      	movs	r3, #15
 8001894:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001896:	2303      	movs	r3, #3
 8001898:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800189a:	2300      	movs	r3, #0
 800189c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800189e:	2300      	movs	r3, #0
 80018a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80018a6:	463b      	mov	r3, r7
 80018a8:	2104      	movs	r1, #4
 80018aa:	4618      	mov	r0, r3
 80018ac:	f001 fc52 	bl	8003154 <HAL_RCC_ClockConfig>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80018b6:	f000 fa33 	bl	8001d20 <Error_Handler>
  }
}
 80018ba:	bf00      	nop
 80018bc:	3758      	adds	r7, #88	@ 0x58
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80018c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001938 <MX_SPI1_Init+0x74>)
 80018ca:	4a1c      	ldr	r2, [pc, #112]	@ (800193c <MX_SPI1_Init+0x78>)
 80018cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <MX_SPI1_Init+0x74>)
 80018d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80018d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018d6:	4b18      	ldr	r3, [pc, #96]	@ (8001938 <MX_SPI1_Init+0x74>)
 80018d8:	2200      	movs	r2, #0
 80018da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018dc:	4b16      	ldr	r3, [pc, #88]	@ (8001938 <MX_SPI1_Init+0x74>)
 80018de:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80018e2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018e4:	4b14      	ldr	r3, [pc, #80]	@ (8001938 <MX_SPI1_Init+0x74>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018ea:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <MX_SPI1_Init+0x74>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018f0:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <MX_SPI1_Init+0x74>)
 80018f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018f6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <MX_SPI1_Init+0x74>)
 80018fa:	2228      	movs	r2, #40	@ 0x28
 80018fc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <MX_SPI1_Init+0x74>)
 8001900:	2200      	movs	r2, #0
 8001902:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001904:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <MX_SPI1_Init+0x74>)
 8001906:	2200      	movs	r2, #0
 8001908:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800190a:	4b0b      	ldr	r3, [pc, #44]	@ (8001938 <MX_SPI1_Init+0x74>)
 800190c:	2200      	movs	r2, #0
 800190e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001910:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <MX_SPI1_Init+0x74>)
 8001912:	2207      	movs	r2, #7
 8001914:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001916:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <MX_SPI1_Init+0x74>)
 8001918:	2200      	movs	r2, #0
 800191a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800191c:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <MX_SPI1_Init+0x74>)
 800191e:	2208      	movs	r2, #8
 8001920:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001922:	4805      	ldr	r0, [pc, #20]	@ (8001938 <MX_SPI1_Init+0x74>)
 8001924:	f002 f922 	bl	8003b6c <HAL_SPI_Init>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d001      	beq.n	8001932 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800192e:	f000 f9f7 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	200001fc 	.word	0x200001fc
 800193c:	40013000 	.word	0x40013000

08001940 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b088      	sub	sp, #32
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001946:	f107 0310 	add.w	r3, r7, #16
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
 800195a:	605a      	str	r2, [r3, #4]
 800195c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800195e:	4b1e      	ldr	r3, [pc, #120]	@ (80019d8 <MX_TIM2_Init+0x98>)
 8001960:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001964:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001966:	4b1c      	ldr	r3, [pc, #112]	@ (80019d8 <MX_TIM2_Init+0x98>)
 8001968:	224f      	movs	r2, #79	@ 0x4f
 800196a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800196c:	4b1a      	ldr	r3, [pc, #104]	@ (80019d8 <MX_TIM2_Init+0x98>)
 800196e:	2200      	movs	r2, #0
 8001970:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001972:	4b19      	ldr	r3, [pc, #100]	@ (80019d8 <MX_TIM2_Init+0x98>)
 8001974:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001978:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800197a:	4b17      	ldr	r3, [pc, #92]	@ (80019d8 <MX_TIM2_Init+0x98>)
 800197c:	2200      	movs	r2, #0
 800197e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001980:	4b15      	ldr	r3, [pc, #84]	@ (80019d8 <MX_TIM2_Init+0x98>)
 8001982:	2200      	movs	r2, #0
 8001984:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001986:	4814      	ldr	r0, [pc, #80]	@ (80019d8 <MX_TIM2_Init+0x98>)
 8001988:	f002 fe8c 	bl	80046a4 <HAL_TIM_Base_Init>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001992:	f000 f9c5 	bl	8001d20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001996:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800199a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800199c:	f107 0310 	add.w	r3, r7, #16
 80019a0:	4619      	mov	r1, r3
 80019a2:	480d      	ldr	r0, [pc, #52]	@ (80019d8 <MX_TIM2_Init+0x98>)
 80019a4:	f003 f831 	bl	8004a0a <HAL_TIM_ConfigClockSource>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80019ae:	f000 f9b7 	bl	8001d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019ba:	1d3b      	adds	r3, r7, #4
 80019bc:	4619      	mov	r1, r3
 80019be:	4806      	ldr	r0, [pc, #24]	@ (80019d8 <MX_TIM2_Init+0x98>)
 80019c0:	f003 fa1e 	bl	8004e00 <HAL_TIMEx_MasterConfigSynchronization>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80019ca:	f000 f9a9 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019ce:	bf00      	nop
 80019d0:	3720      	adds	r7, #32
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000260 	.word	0x20000260

080019dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80019e0:	4b14      	ldr	r3, [pc, #80]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 80019e2:	4a15      	ldr	r2, [pc, #84]	@ (8001a38 <MX_USART2_UART_Init+0x5c>)
 80019e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80019e6:	4b13      	ldr	r3, [pc, #76]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 80019e8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019ee:	4b11      	ldr	r3, [pc, #68]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a00:	4b0c      	ldr	r3, [pc, #48]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 8001a02:	220c      	movs	r2, #12
 8001a04:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a06:	4b0b      	ldr	r3, [pc, #44]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a0c:	4b09      	ldr	r3, [pc, #36]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a12:	4b08      	ldr	r3, [pc, #32]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a18:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a1e:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <MX_USART2_UART_Init+0x58>)
 8001a20:	f003 fa72 	bl	8004f08 <HAL_UART_Init>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001a2a:	f000 f979 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200002ac 	.word	0x200002ac
 8001a38:	40004400 	.word	0x40004400

08001a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a42:	f107 030c 	add.w	r3, r7, #12
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]
 8001a50:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a52:	4b28      	ldr	r3, [pc, #160]	@ (8001af4 <MX_GPIO_Init+0xb8>)
 8001a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a56:	4a27      	ldr	r2, [pc, #156]	@ (8001af4 <MX_GPIO_Init+0xb8>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a5e:	4b25      	ldr	r3, [pc, #148]	@ (8001af4 <MX_GPIO_Init+0xb8>)
 8001a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a62:	f003 0301 	and.w	r3, r3, #1
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6a:	4b22      	ldr	r3, [pc, #136]	@ (8001af4 <MX_GPIO_Init+0xb8>)
 8001a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6e:	4a21      	ldr	r2, [pc, #132]	@ (8001af4 <MX_GPIO_Init+0xb8>)
 8001a70:	f043 0302 	orr.w	r3, r3, #2
 8001a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a76:	4b1f      	ldr	r3, [pc, #124]	@ (8001af4 <MX_GPIO_Init+0xb8>)
 8001a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	607b      	str	r3, [r7, #4]
 8001a80:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001a82:	2200      	movs	r2, #0
 8001a84:	2110      	movs	r1, #16
 8001a86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a8a:	f000 feb9 	bl	8002800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001a8e:	2200      	movs	r2, #0
 8001a90:	2108      	movs	r1, #8
 8001a92:	4819      	ldr	r0, [pc, #100]	@ (8001af8 <MX_GPIO_Init+0xbc>)
 8001a94:	f000 feb4 	bl	8002800 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a98:	2310      	movs	r3, #16
 8001a9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa8:	f107 030c 	add.w	r3, r7, #12
 8001aac:	4619      	mov	r1, r3
 8001aae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ab2:	f000 fd23 	bl	80024fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD_Pin TD_Pin */
  GPIO_InitStruct.Pin = PD_Pin|TD_Pin;
 8001ab6:	2381      	movs	r3, #129	@ 0x81
 8001ab8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac2:	f107 030c 	add.w	r3, r7, #12
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	480b      	ldr	r0, [pc, #44]	@ (8001af8 <MX_GPIO_Init+0xbc>)
 8001aca:	f000 fd17 	bl	80024fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8001ace:	2308      	movs	r3, #8
 8001ad0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8001ade:	f107 030c 	add.w	r3, r7, #12
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4804      	ldr	r0, [pc, #16]	@ (8001af8 <MX_GPIO_Init+0xbc>)
 8001ae6:	f000 fd09 	bl	80024fc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001aea:	bf00      	nop
 8001aec:	3720      	adds	r7, #32
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40021000 	.word	0x40021000
 8001af8:	48000400 	.word	0x48000400

08001afc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a31      	ldr	r2, [pc, #196]	@ (8001bcc <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d15a      	bne.n	8001bc2 <HAL_TIM_PeriodElapsedCallback+0xc6>
	    {
	        // Ensure we don't overflow the active buffer
	        if (acquired_sample_count < FFT_BUFFER_SIZE)
 8001b0c:	4b30      	ldr	r3, [pc, #192]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b0e:	881b      	ldrh	r3, [r3, #0]
 8001b10:	2bff      	cmp	r3, #255	@ 0xff
 8001b12:	d846      	bhi.n	8001ba2 <HAL_TIM_PeriodElapsedCallback+0xa6>
	        {
	            if (bgt60ltr11_get_RAW_data(&IFI, &IFQ) == HAL_OK)
 8001b14:	492f      	ldr	r1, [pc, #188]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b16:	4830      	ldr	r0, [pc, #192]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b18:	f7ff fa9c 	bl	8001054 <bgt60ltr11_get_RAW_data>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d139      	bne.n	8001b96 <HAL_TIM_PeriodElapsedCallback+0x9a>
	            {
	            	//printf("IFI: %u, IFQ: %u\r\n", IFI, IFQ);
	                // Only store values if they are below the threshold 0x3FC
	                if (IFI <= 0x3FC && IFQ <= 0x3FC)
 8001b22:	4b2d      	ldr	r3, [pc, #180]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8001b2a:	d84a      	bhi.n	8001bc2 <HAL_TIM_PeriodElapsedCallback+0xc6>
 8001b2c:	4b29      	ldr	r3, [pc, #164]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b2e:	881b      	ldrh	r3, [r3, #0]
 8001b30:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8001b34:	d845      	bhi.n	8001bc2 <HAL_TIM_PeriodElapsedCallback+0xc6>
	                {
	                    // Store radar data into the active buffer
	                    active_buffer[2 * acquired_sample_count + 0] = (float32_t)(IFI >> 2) / 255.0f; // Scale to [0, 1]
 8001b36:	4b28      	ldr	r3, [pc, #160]	@ (8001bd8 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	089b      	lsrs	r3, r3, #2
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	ee07 3a90 	vmov	s15, r3
 8001b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b46:	4b25      	ldr	r3, [pc, #148]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	4b21      	ldr	r3, [pc, #132]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b4c:	881b      	ldrh	r3, [r3, #0]
 8001b4e:	00db      	lsls	r3, r3, #3
 8001b50:	4413      	add	r3, r2
 8001b52:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8001be0 <HAL_TIM_PeriodElapsedCallback+0xe4>
 8001b56:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b5a:	edc3 7a00 	vstr	s15, [r3]
	                    active_buffer[2 * acquired_sample_count + 1] = (float32_t)(IFQ >> 2) / 255.0f; // Scale to [0, 1]
 8001b5e:	4b1d      	ldr	r3, [pc, #116]	@ (8001bd4 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001b60:	881b      	ldrh	r3, [r3, #0]
 8001b62:	089b      	lsrs	r3, r3, #2
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	ee07 3a90 	vmov	s15, r3
 8001b6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	4b17      	ldr	r3, [pc, #92]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b74:	881b      	ldrh	r3, [r3, #0]
 8001b76:	00db      	lsls	r3, r3, #3
 8001b78:	3304      	adds	r3, #4
 8001b7a:	4413      	add	r3, r2
 8001b7c:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8001be0 <HAL_TIM_PeriodElapsedCallback+0xe4>
 8001b80:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b84:	edc3 7a00 	vstr	s15, [r3]

	                    acquired_sample_count++; // Increment sample count
 8001b88:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	4b0f      	ldr	r3, [pc, #60]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001b92:	801a      	strh	r2, [r3, #0]
	            data_ready_f = 1;
	            // printf("set data ready to true!!\n");
	            acquired_sample_count = 0; // Reset sample count for the new active buffer
	        }
	    }
}
 8001b94:	e015      	b.n	8001bc2 <HAL_TIM_PeriodElapsedCallback+0xc6>
	                error_cnt++;
 8001b96:	4b13      	ldr	r3, [pc, #76]	@ (8001be4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	4a11      	ldr	r2, [pc, #68]	@ (8001be4 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001b9e:	6013      	str	r3, [r2, #0]
}
 8001ba0:	e00f      	b.n	8001bc2 <HAL_TIM_PeriodElapsedCallback+0xc6>
	            float32_t *temp = active_buffer;
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	60fb      	str	r3, [r7, #12]
	            active_buffer = processing_buffer;
 8001ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a0b      	ldr	r2, [pc, #44]	@ (8001bdc <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001bae:	6013      	str	r3, [r2, #0]
	            processing_buffer = temp;
 8001bb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001be8 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6013      	str	r3, [r2, #0]
	            data_ready_f = 1;
 8001bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8001bec <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001bb8:	2201      	movs	r2, #1
 8001bba:	701a      	strb	r2, [r3, #0]
	            acquired_sample_count = 0; // Reset sample count for the new active buffer
 8001bbc:	4b04      	ldr	r3, [pc, #16]	@ (8001bd0 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	801a      	strh	r2, [r3, #0]
}
 8001bc2:	bf00      	nop
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	20000260 	.word	0x20000260
 8001bd0:	2000134a 	.word	0x2000134a
 8001bd4:	20001342 	.word	0x20001342
 8001bd8:	20001340 	.word	0x20001340
 8001bdc:	20000000 	.word	0x20000000
 8001be0:	437f0000 	.word	0x437f0000
 8001be4:	20001344 	.word	0x20001344
 8001be8:	20000004 	.word	0x20000004
 8001bec:	20000008 	.word	0x20000008

08001bf0 <calculate_rolling_average_with_filtering>:

void sendDataToMonitor(float32_t vel) {
	printf("DATA,%.5f\n", vel);
}

float32_t calculate_rolling_average_with_filtering(float32_t new_value) {
 8001bf0:	b5b0      	push	{r4, r5, r7, lr}
 8001bf2:	b088      	sub	sp, #32
 8001bf4:	af02      	add	r7, sp, #8
 8001bf6:	ed87 0a01 	vstr	s0, [r7, #4]
    // Set threshold for outlier detection (adjust based on your expected velocity range)
    float32_t max_deviation = 20.0f; // Maximum allowed deviation from current average
 8001bfa:	4b42      	ldr	r3, [pc, #264]	@ (8001d04 <calculate_rolling_average_with_filtering+0x114>)
 8001bfc:	60fb      	str	r3, [r7, #12]

    // If we have a previous average and the new value deviates too much, reject it
    if (velocity_buffer_filled && fabsf(new_value - velocity_average) > max_deviation) {
 8001bfe:	4b42      	ldr	r3, [pc, #264]	@ (8001d08 <calculate_rolling_average_with_filtering+0x118>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d026      	beq.n	8001c54 <calculate_rolling_average_with_filtering+0x64>
 8001c06:	4b41      	ldr	r3, [pc, #260]	@ (8001d0c <calculate_rolling_average_with_filtering+0x11c>)
 8001c08:	edd3 7a00 	vldr	s15, [r3]
 8001c0c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c14:	eef0 7ae7 	vabs.f32	s15, s15
 8001c18:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c24:	d516      	bpl.n	8001c54 <calculate_rolling_average_with_filtering+0x64>
        // Outlier detected, don't add to buffer
        printf("Outlier rejected: %.5f (current avg: %.5f)\r\n", new_value, velocity_average);
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	f7fe fc8e 	bl	8000548 <__aeabi_f2d>
 8001c2c:	4604      	mov	r4, r0
 8001c2e:	460d      	mov	r5, r1
 8001c30:	4b36      	ldr	r3, [pc, #216]	@ (8001d0c <calculate_rolling_average_with_filtering+0x11c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7fe fc87 	bl	8000548 <__aeabi_f2d>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	e9cd 2300 	strd	r2, r3, [sp]
 8001c42:	4622      	mov	r2, r4
 8001c44:	462b      	mov	r3, r5
 8001c46:	4832      	ldr	r0, [pc, #200]	@ (8001d10 <calculate_rolling_average_with_filtering+0x120>)
 8001c48:	f005 fa16 	bl	8007078 <iprintf>
        return velocity_average; // Return previous average
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	@ (8001d0c <calculate_rolling_average_with_filtering+0x11c>)
 8001c4e:	edd3 7a00 	vldr	s15, [r3]
 8001c52:	e052      	b.n	8001cfa <calculate_rolling_average_with_filtering+0x10a>
    }

    // Regular rolling average calculation
    velocity_buffer[velocity_buffer_index] = new_value;
 8001c54:	4b2f      	ldr	r3, [pc, #188]	@ (8001d14 <calculate_rolling_average_with_filtering+0x124>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	4a2f      	ldr	r2, [pc, #188]	@ (8001d18 <calculate_rolling_average_with_filtering+0x128>)
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	601a      	str	r2, [r3, #0]
    velocity_buffer_index = (velocity_buffer_index + 1) % VELOCITY_BUFFER_SIZE;
 8001c62:	4b2c      	ldr	r3, [pc, #176]	@ (8001d14 <calculate_rolling_average_with_filtering+0x124>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	4b2c      	ldr	r3, [pc, #176]	@ (8001d1c <calculate_rolling_average_with_filtering+0x12c>)
 8001c6a:	fb83 1302 	smull	r1, r3, r3, r2
 8001c6e:	1059      	asrs	r1, r3, #1
 8001c70:	17d3      	asrs	r3, r2, #31
 8001c72:	1ac9      	subs	r1, r1, r3
 8001c74:	460b      	mov	r3, r1
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	440b      	add	r3, r1
 8001c7a:	1ad1      	subs	r1, r2, r3
 8001c7c:	b2ca      	uxtb	r2, r1
 8001c7e:	4b25      	ldr	r3, [pc, #148]	@ (8001d14 <calculate_rolling_average_with_filtering+0x124>)
 8001c80:	701a      	strb	r2, [r3, #0]

    if (velocity_buffer_index == 0 && velocity_buffer_filled == 0) {
 8001c82:	4b24      	ldr	r3, [pc, #144]	@ (8001d14 <calculate_rolling_average_with_filtering+0x124>)
 8001c84:	781b      	ldrb	r3, [r3, #0]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d106      	bne.n	8001c98 <calculate_rolling_average_with_filtering+0xa8>
 8001c8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001d08 <calculate_rolling_average_with_filtering+0x118>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d102      	bne.n	8001c98 <calculate_rolling_average_with_filtering+0xa8>
        velocity_buffer_filled = 1;
 8001c92:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <calculate_rolling_average_with_filtering+0x118>)
 8001c94:	2201      	movs	r2, #1
 8001c96:	701a      	strb	r2, [r3, #0]
    }

    float32_t sum = 0.0f;
 8001c98:	f04f 0300 	mov.w	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
    uint8_t count = velocity_buffer_filled ? VELOCITY_BUFFER_SIZE : velocity_buffer_index;
 8001c9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <calculate_rolling_average_with_filtering+0x118>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d102      	bne.n	8001cac <calculate_rolling_average_with_filtering+0xbc>
 8001ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8001d14 <calculate_rolling_average_with_filtering+0x124>)
 8001ca8:	781b      	ldrb	r3, [r3, #0]
 8001caa:	e000      	b.n	8001cae <calculate_rolling_average_with_filtering+0xbe>
 8001cac:	2305      	movs	r3, #5
 8001cae:	72fb      	strb	r3, [r7, #11]

    if (count == 0) {
 8001cb0:	7afb      	ldrb	r3, [r7, #11]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d102      	bne.n	8001cbc <calculate_rolling_average_with_filtering+0xcc>
        return new_value;
 8001cb6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001cba:	e01e      	b.n	8001cfa <calculate_rolling_average_with_filtering+0x10a>
    }

    for (uint8_t i = 0; i < count; i++) {
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	74fb      	strb	r3, [r7, #19]
 8001cc0:	e00e      	b.n	8001ce0 <calculate_rolling_average_with_filtering+0xf0>
        sum += velocity_buffer[i];
 8001cc2:	7cfb      	ldrb	r3, [r7, #19]
 8001cc4:	4a14      	ldr	r2, [pc, #80]	@ (8001d18 <calculate_rolling_average_with_filtering+0x128>)
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	4413      	add	r3, r2
 8001cca:	edd3 7a00 	vldr	s15, [r3]
 8001cce:	ed97 7a05 	vldr	s14, [r7, #20]
 8001cd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cd6:	edc7 7a05 	vstr	s15, [r7, #20]
    for (uint8_t i = 0; i < count; i++) {
 8001cda:	7cfb      	ldrb	r3, [r7, #19]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	74fb      	strb	r3, [r7, #19]
 8001ce0:	7cfa      	ldrb	r2, [r7, #19]
 8001ce2:	7afb      	ldrb	r3, [r7, #11]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d3ec      	bcc.n	8001cc2 <calculate_rolling_average_with_filtering+0xd2>
    }

    return sum / count;
 8001ce8:	7afb      	ldrb	r3, [r7, #11]
 8001cea:	ee07 3a90 	vmov	s15, r3
 8001cee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cf2:	edd7 6a05 	vldr	s13, [r7, #20]
 8001cf6:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8001cfa:	eeb0 0a67 	vmov.f32	s0, s15
 8001cfe:	3718      	adds	r7, #24
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bdb0      	pop	{r4, r5, r7, pc}
 8001d04:	41a00000 	.word	0x41a00000
 8001d08:	20001361 	.word	0x20001361
 8001d0c:	20001364 	.word	0x20001364
 8001d10:	08009118 	.word	0x08009118
 8001d14:	20001360 	.word	0x20001360
 8001d18:	2000134c 	.word	0x2000134c
 8001d1c:	66666667 	.word	0x66666667

08001d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d24:	b672      	cpsid	i
}
 8001d26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001d28:	2108      	movs	r1, #8
 8001d2a:	480f      	ldr	r0, [pc, #60]	@ (8001d68 <Error_Handler+0x48>)
 8001d2c:	f000 fd80 	bl	8002830 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 8001d30:	2032      	movs	r0, #50	@ 0x32
 8001d32:	f000 faad 	bl	8002290 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001d36:	2108      	movs	r1, #8
 8001d38:	480b      	ldr	r0, [pc, #44]	@ (8001d68 <Error_Handler+0x48>)
 8001d3a:	f000 fd79 	bl	8002830 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 8001d3e:	2032      	movs	r0, #50	@ 0x32
 8001d40:	f000 faa6 	bl	8002290 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001d44:	2108      	movs	r1, #8
 8001d46:	4808      	ldr	r0, [pc, #32]	@ (8001d68 <Error_Handler+0x48>)
 8001d48:	f000 fd72 	bl	8002830 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 8001d4c:	2032      	movs	r0, #50	@ 0x32
 8001d4e:	f000 fa9f 	bl	8002290 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001d52:	2108      	movs	r1, #8
 8001d54:	4804      	ldr	r0, [pc, #16]	@ (8001d68 <Error_Handler+0x48>)
 8001d56:	f000 fd6b 	bl	8002830 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);  // Longer pause between double-blinks
 8001d5a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001d5e:	f000 fa97 	bl	8002290 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001d62:	bf00      	nop
 8001d64:	e7e0      	b.n	8001d28 <Error_Handler+0x8>
 8001d66:	bf00      	nop
 8001d68:	48000400 	.word	0x48000400

08001d6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b083      	sub	sp, #12
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d72:	4b0f      	ldr	r3, [pc, #60]	@ (8001db0 <HAL_MspInit+0x44>)
 8001d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d76:	4a0e      	ldr	r2, [pc, #56]	@ (8001db0 <HAL_MspInit+0x44>)
 8001d78:	f043 0301 	orr.w	r3, r3, #1
 8001d7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001db0 <HAL_MspInit+0x44>)
 8001d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	607b      	str	r3, [r7, #4]
 8001d88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d8a:	4b09      	ldr	r3, [pc, #36]	@ (8001db0 <HAL_MspInit+0x44>)
 8001d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d8e:	4a08      	ldr	r2, [pc, #32]	@ (8001db0 <HAL_MspInit+0x44>)
 8001d90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d94:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d96:	4b06      	ldr	r3, [pc, #24]	@ (8001db0 <HAL_MspInit+0x44>)
 8001d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d9e:	603b      	str	r3, [r7, #0]
 8001da0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	40021000 	.word	0x40021000

08001db4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08a      	sub	sp, #40	@ 0x28
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbc:	f107 0314 	add.w	r3, r7, #20
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
 8001dca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a17      	ldr	r2, [pc, #92]	@ (8001e30 <HAL_SPI_MspInit+0x7c>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d128      	bne.n	8001e28 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001dd6:	4b17      	ldr	r3, [pc, #92]	@ (8001e34 <HAL_SPI_MspInit+0x80>)
 8001dd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dda:	4a16      	ldr	r2, [pc, #88]	@ (8001e34 <HAL_SPI_MspInit+0x80>)
 8001ddc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001de0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001de2:	4b14      	ldr	r3, [pc, #80]	@ (8001e34 <HAL_SPI_MspInit+0x80>)
 8001de4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001de6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dea:	613b      	str	r3, [r7, #16]
 8001dec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dee:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <HAL_SPI_MspInit+0x80>)
 8001df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001df2:	4a10      	ldr	r2, [pc, #64]	@ (8001e34 <HAL_SPI_MspInit+0x80>)
 8001df4:	f043 0301 	orr.w	r3, r3, #1
 8001df8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <HAL_SPI_MspInit+0x80>)
 8001dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001e06:	23c2      	movs	r3, #194	@ 0xc2
 8001e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e12:	2303      	movs	r3, #3
 8001e14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e16:	2305      	movs	r3, #5
 8001e18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1a:	f107 0314 	add.w	r3, r7, #20
 8001e1e:	4619      	mov	r1, r3
 8001e20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e24:	f000 fb6a 	bl	80024fc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e28:	bf00      	nop
 8001e2a:	3728      	adds	r7, #40	@ 0x28
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40013000 	.word	0x40013000
 8001e34:	40021000 	.word	0x40021000

08001e38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e48:	d113      	bne.n	8001e72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <HAL_TIM_Base_MspInit+0x44>)
 8001e4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e7c <HAL_TIM_Base_MspInit+0x44>)
 8001e50:	f043 0301 	orr.w	r3, r3, #1
 8001e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e56:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <HAL_TIM_Base_MspInit+0x44>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	60fb      	str	r3, [r7, #12]
 8001e60:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e62:	2200      	movs	r2, #0
 8001e64:	2100      	movs	r1, #0
 8001e66:	201c      	movs	r0, #28
 8001e68:	f000 fb11 	bl	800248e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e6c:	201c      	movs	r0, #28
 8001e6e:	f000 fb2a 	bl	80024c6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001e72:	bf00      	nop
 8001e74:	3710      	adds	r7, #16
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	40021000 	.word	0x40021000

08001e80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b09e      	sub	sp, #120	@ 0x78
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
 8001e96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e98:	f107 0310 	add.w	r3, r7, #16
 8001e9c:	2254      	movs	r2, #84	@ 0x54
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f005 f959 	bl	8007158 <memset>
  if(huart->Instance==USART2)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a1f      	ldr	r2, [pc, #124]	@ (8001f28 <HAL_UART_MspInit+0xa8>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d136      	bne.n	8001f1e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001eb8:	f107 0310 	add.w	r3, r7, #16
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f001 fb6d 	bl	800359c <HAL_RCCEx_PeriphCLKConfig>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ec8:	f7ff ff2a 	bl	8001d20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ecc:	4b17      	ldr	r3, [pc, #92]	@ (8001f2c <HAL_UART_MspInit+0xac>)
 8001ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed0:	4a16      	ldr	r2, [pc, #88]	@ (8001f2c <HAL_UART_MspInit+0xac>)
 8001ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ed8:	4b14      	ldr	r3, [pc, #80]	@ (8001f2c <HAL_UART_MspInit+0xac>)
 8001eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001edc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee0:	60fb      	str	r3, [r7, #12]
 8001ee2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ee4:	4b11      	ldr	r3, [pc, #68]	@ (8001f2c <HAL_UART_MspInit+0xac>)
 8001ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee8:	4a10      	ldr	r2, [pc, #64]	@ (8001f2c <HAL_UART_MspInit+0xac>)
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8001f2c <HAL_UART_MspInit+0xac>)
 8001ef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef4:	f003 0301 	and.w	r3, r3, #1
 8001ef8:	60bb      	str	r3, [r7, #8]
 8001efa:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001efc:	230c      	movs	r3, #12
 8001efe:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f00:	2302      	movs	r3, #2
 8001f02:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f0c:	2307      	movs	r3, #7
 8001f0e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f10:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f14:	4619      	mov	r1, r3
 8001f16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f1a:	f000 faef 	bl	80024fc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f1e:	bf00      	nop
 8001f20:	3778      	adds	r7, #120	@ 0x78
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40004400 	.word	0x40004400
 8001f2c:	40021000 	.word	0x40021000

08001f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f34:	bf00      	nop
 8001f36:	e7fd      	b.n	8001f34 <NMI_Handler+0x4>

08001f38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f3c:	bf00      	nop
 8001f3e:	e7fd      	b.n	8001f3c <HardFault_Handler+0x4>

08001f40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f44:	bf00      	nop
 8001f46:	e7fd      	b.n	8001f44 <MemManage_Handler+0x4>

08001f48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f4c:	bf00      	nop
 8001f4e:	e7fd      	b.n	8001f4c <BusFault_Handler+0x4>

08001f50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f54:	bf00      	nop
 8001f56:	e7fd      	b.n	8001f54 <UsageFault_Handler+0x4>

08001f58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f5c:	bf00      	nop
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr

08001f66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f66:	b480      	push	{r7}
 8001f68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr

08001f82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f86:	f000 f963 	bl	8002250 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
	...

08001f90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f94:	4802      	ldr	r0, [pc, #8]	@ (8001fa0 <TIM2_IRQHandler+0x10>)
 8001f96:	f002 fc31 	bl	80047fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20000260 	.word	0x20000260

08001fa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return 1;
 8001fa8:	2301      	movs	r3, #1
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <_kill>:

int _kill(int pid, int sig)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fbe:	f005 f8d7 	bl	8007170 <__errno>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2216      	movs	r2, #22
 8001fc6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <_exit>:

void _exit (int status)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ffe7 	bl	8001fb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fe6:	bf00      	nop
 8001fe8:	e7fd      	b.n	8001fe6 <_exit+0x12>

08001fea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	e00a      	b.n	8002012 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ffc:	f3af 8000 	nop.w
 8002000:	4601      	mov	r1, r0
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1c5a      	adds	r2, r3, #1
 8002006:	60ba      	str	r2, [r7, #8]
 8002008:	b2ca      	uxtb	r2, r1
 800200a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	3301      	adds	r3, #1
 8002010:	617b      	str	r3, [r7, #20]
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	429a      	cmp	r2, r3
 8002018:	dbf0      	blt.n	8001ffc <_read+0x12>
  }

  return len;
 800201a:	687b      	ldr	r3, [r7, #4]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	e009      	b.n	800204a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	1c5a      	adds	r2, r3, #1
 800203a:	60ba      	str	r2, [r7, #8]
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7ff fb12 	bl	8001668 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	3301      	adds	r3, #1
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	429a      	cmp	r2, r3
 8002050:	dbf1      	blt.n	8002036 <_write+0x12>
  }
  return len;
 8002052:	687b      	ldr	r3, [r7, #4]
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <_close>:

int _close(int file)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002064:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002084:	605a      	str	r2, [r3, #4]
  return 0;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <_isatty>:

int _isatty(int file)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800209c:	2301      	movs	r3, #1
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b085      	sub	sp, #20
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	60f8      	str	r0, [r7, #12]
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020cc:	4a14      	ldr	r2, [pc, #80]	@ (8002120 <_sbrk+0x5c>)
 80020ce:	4b15      	ldr	r3, [pc, #84]	@ (8002124 <_sbrk+0x60>)
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <_sbrk+0x64>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d102      	bne.n	80020e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e0:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <_sbrk+0x64>)
 80020e2:	4a12      	ldr	r2, [pc, #72]	@ (800212c <_sbrk+0x68>)
 80020e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <_sbrk+0x64>)
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4413      	add	r3, r2
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d207      	bcs.n	8002104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f4:	f005 f83c 	bl	8007170 <__errno>
 80020f8:	4603      	mov	r3, r0
 80020fa:	220c      	movs	r2, #12
 80020fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002102:	e009      	b.n	8002118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002104:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <_sbrk+0x64>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800210a:	4b07      	ldr	r3, [pc, #28]	@ (8002128 <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	4a05      	ldr	r2, [pc, #20]	@ (8002128 <_sbrk+0x64>)
 8002114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002116:	68fb      	ldr	r3, [r7, #12]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	2000c000 	.word	0x2000c000
 8002124:	00000400 	.word	0x00000400
 8002128:	20001368 	.word	0x20001368
 800212c:	200014c0 	.word	0x200014c0

08002130 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002134:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <SystemInit+0x20>)
 8002136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800213a:	4a05      	ldr	r2, [pc, #20]	@ (8002150 <SystemInit+0x20>)
 800213c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002140:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002154:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800218c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002158:	f7ff ffea 	bl	8002130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800215c:	480c      	ldr	r0, [pc, #48]	@ (8002190 <LoopForever+0x6>)
  ldr r1, =_edata
 800215e:	490d      	ldr	r1, [pc, #52]	@ (8002194 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002160:	4a0d      	ldr	r2, [pc, #52]	@ (8002198 <LoopForever+0xe>)
  movs r3, #0
 8002162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002164:	e002      	b.n	800216c <LoopCopyDataInit>

08002166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800216a:	3304      	adds	r3, #4

0800216c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800216c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002170:	d3f9      	bcc.n	8002166 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002172:	4a0a      	ldr	r2, [pc, #40]	@ (800219c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002174:	4c0a      	ldr	r4, [pc, #40]	@ (80021a0 <LoopForever+0x16>)
  movs r3, #0
 8002176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002178:	e001      	b.n	800217e <LoopFillZerobss>

0800217a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800217a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800217c:	3204      	adds	r2, #4

0800217e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002180:	d3fb      	bcc.n	800217a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002182:	f004 fffb 	bl	800717c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002186:	f7ff fa81 	bl	800168c <main>

0800218a <LoopForever>:

LoopForever:
    b LoopForever
 800218a:	e7fe      	b.n	800218a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800218c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002190:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002194:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002198:	0800a290 	.word	0x0800a290
  ldr r2, =_sbss
 800219c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80021a0:	200014bc 	.word	0x200014bc

080021a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021a4:	e7fe      	b.n	80021a4 <ADC1_IRQHandler>

080021a6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b082      	sub	sp, #8
 80021aa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021ac:	2300      	movs	r3, #0
 80021ae:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021b0:	2003      	movs	r0, #3
 80021b2:	f000 f961 	bl	8002478 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021b6:	200f      	movs	r0, #15
 80021b8:	f000 f80e 	bl	80021d8 <HAL_InitTick>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d002      	beq.n	80021c8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	71fb      	strb	r3, [r7, #7]
 80021c6:	e001      	b.n	80021cc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021c8:	f7ff fdd0 	bl	8001d6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021cc:	79fb      	ldrb	r3, [r7, #7]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
	...

080021d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021e0:	2300      	movs	r3, #0
 80021e2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021e4:	4b17      	ldr	r3, [pc, #92]	@ (8002244 <HAL_InitTick+0x6c>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d023      	beq.n	8002234 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021ec:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <HAL_InitTick+0x70>)
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	4b14      	ldr	r3, [pc, #80]	@ (8002244 <HAL_InitTick+0x6c>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	4619      	mov	r1, r3
 80021f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80021fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002202:	4618      	mov	r0, r3
 8002204:	f000 f96d 	bl	80024e2 <HAL_SYSTICK_Config>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d10f      	bne.n	800222e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2b0f      	cmp	r3, #15
 8002212:	d809      	bhi.n	8002228 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002214:	2200      	movs	r2, #0
 8002216:	6879      	ldr	r1, [r7, #4]
 8002218:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800221c:	f000 f937 	bl	800248e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002220:	4a0a      	ldr	r2, [pc, #40]	@ (800224c <HAL_InitTick+0x74>)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6013      	str	r3, [r2, #0]
 8002226:	e007      	b.n	8002238 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	73fb      	strb	r3, [r7, #15]
 800222c:	e004      	b.n	8002238 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	73fb      	strb	r3, [r7, #15]
 8002232:	e001      	b.n	8002238 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002238:	7bfb      	ldrb	r3, [r7, #15]
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	20000014 	.word	0x20000014
 8002248:	2000000c 	.word	0x2000000c
 800224c:	20000010 	.word	0x20000010

08002250 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002254:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <HAL_IncTick+0x20>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	461a      	mov	r2, r3
 800225a:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <HAL_IncTick+0x24>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4413      	add	r3, r2
 8002260:	4a04      	ldr	r2, [pc, #16]	@ (8002274 <HAL_IncTick+0x24>)
 8002262:	6013      	str	r3, [r2, #0]
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	20000014 	.word	0x20000014
 8002274:	2000136c 	.word	0x2000136c

08002278 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  return uwTick;
 800227c:	4b03      	ldr	r3, [pc, #12]	@ (800228c <HAL_GetTick+0x14>)
 800227e:	681b      	ldr	r3, [r3, #0]
}
 8002280:	4618      	mov	r0, r3
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	2000136c 	.word	0x2000136c

08002290 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002298:	f7ff ffee 	bl	8002278 <HAL_GetTick>
 800229c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022a8:	d005      	beq.n	80022b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80022aa:	4b0a      	ldr	r3, [pc, #40]	@ (80022d4 <HAL_Delay+0x44>)
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	461a      	mov	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	4413      	add	r3, r2
 80022b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022b6:	bf00      	nop
 80022b8:	f7ff ffde 	bl	8002278 <HAL_GetTick>
 80022bc:	4602      	mov	r2, r0
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	68fa      	ldr	r2, [r7, #12]
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d8f7      	bhi.n	80022b8 <HAL_Delay+0x28>
  {
  }
}
 80022c8:	bf00      	nop
 80022ca:	bf00      	nop
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000014 	.word	0x20000014

080022d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f003 0307 	and.w	r3, r3, #7
 80022e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e8:	4b0c      	ldr	r3, [pc, #48]	@ (800231c <__NVIC_SetPriorityGrouping+0x44>)
 80022ea:	68db      	ldr	r3, [r3, #12]
 80022ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022ee:	68ba      	ldr	r2, [r7, #8]
 80022f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022f4:	4013      	ands	r3, r2
 80022f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002300:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002304:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002308:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800230a:	4a04      	ldr	r2, [pc, #16]	@ (800231c <__NVIC_SetPriorityGrouping+0x44>)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	60d3      	str	r3, [r2, #12]
}
 8002310:	bf00      	nop
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	e000ed00 	.word	0xe000ed00

08002320 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002324:	4b04      	ldr	r3, [pc, #16]	@ (8002338 <__NVIC_GetPriorityGrouping+0x18>)
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	0a1b      	lsrs	r3, r3, #8
 800232a:	f003 0307 	and.w	r3, r3, #7
}
 800232e:	4618      	mov	r0, r3
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000ed00 	.word	0xe000ed00

0800233c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234a:	2b00      	cmp	r3, #0
 800234c:	db0b      	blt.n	8002366 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	f003 021f 	and.w	r2, r3, #31
 8002354:	4907      	ldr	r1, [pc, #28]	@ (8002374 <__NVIC_EnableIRQ+0x38>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	095b      	lsrs	r3, r3, #5
 800235c:	2001      	movs	r0, #1
 800235e:	fa00 f202 	lsl.w	r2, r0, r2
 8002362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	e000e100 	.word	0xe000e100

08002378 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	4603      	mov	r3, r0
 8002380:	6039      	str	r1, [r7, #0]
 8002382:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002384:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002388:	2b00      	cmp	r3, #0
 800238a:	db0a      	blt.n	80023a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	b2da      	uxtb	r2, r3
 8002390:	490c      	ldr	r1, [pc, #48]	@ (80023c4 <__NVIC_SetPriority+0x4c>)
 8002392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002396:	0112      	lsls	r2, r2, #4
 8002398:	b2d2      	uxtb	r2, r2
 800239a:	440b      	add	r3, r1
 800239c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023a0:	e00a      	b.n	80023b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	4908      	ldr	r1, [pc, #32]	@ (80023c8 <__NVIC_SetPriority+0x50>)
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	f003 030f 	and.w	r3, r3, #15
 80023ae:	3b04      	subs	r3, #4
 80023b0:	0112      	lsls	r2, r2, #4
 80023b2:	b2d2      	uxtb	r2, r2
 80023b4:	440b      	add	r3, r1
 80023b6:	761a      	strb	r2, [r3, #24]
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	e000e100 	.word	0xe000e100
 80023c8:	e000ed00 	.word	0xe000ed00

080023cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b089      	sub	sp, #36	@ 0x24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f003 0307 	and.w	r3, r3, #7
 80023de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f1c3 0307 	rsb	r3, r3, #7
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	bf28      	it	cs
 80023ea:	2304      	movcs	r3, #4
 80023ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	3304      	adds	r3, #4
 80023f2:	2b06      	cmp	r3, #6
 80023f4:	d902      	bls.n	80023fc <NVIC_EncodePriority+0x30>
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	3b03      	subs	r3, #3
 80023fa:	e000      	b.n	80023fe <NVIC_EncodePriority+0x32>
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002400:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002404:	69bb      	ldr	r3, [r7, #24]
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43da      	mvns	r2, r3
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	401a      	ands	r2, r3
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002414:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	fa01 f303 	lsl.w	r3, r1, r3
 800241e:	43d9      	mvns	r1, r3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002424:	4313      	orrs	r3, r2
         );
}
 8002426:	4618      	mov	r0, r3
 8002428:	3724      	adds	r7, #36	@ 0x24
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
	...

08002434 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3b01      	subs	r3, #1
 8002440:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002444:	d301      	bcc.n	800244a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002446:	2301      	movs	r3, #1
 8002448:	e00f      	b.n	800246a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800244a:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <SysTick_Config+0x40>)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	3b01      	subs	r3, #1
 8002450:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002452:	210f      	movs	r1, #15
 8002454:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002458:	f7ff ff8e 	bl	8002378 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800245c:	4b05      	ldr	r3, [pc, #20]	@ (8002474 <SysTick_Config+0x40>)
 800245e:	2200      	movs	r2, #0
 8002460:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002462:	4b04      	ldr	r3, [pc, #16]	@ (8002474 <SysTick_Config+0x40>)
 8002464:	2207      	movs	r2, #7
 8002466:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002468:	2300      	movs	r3, #0
}
 800246a:	4618      	mov	r0, r3
 800246c:	3708      	adds	r7, #8
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	e000e010 	.word	0xe000e010

08002478 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7ff ff29 	bl	80022d8 <__NVIC_SetPriorityGrouping>
}
 8002486:	bf00      	nop
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b086      	sub	sp, #24
 8002492:	af00      	add	r7, sp, #0
 8002494:	4603      	mov	r3, r0
 8002496:	60b9      	str	r1, [r7, #8]
 8002498:	607a      	str	r2, [r7, #4]
 800249a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800249c:	2300      	movs	r3, #0
 800249e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024a0:	f7ff ff3e 	bl	8002320 <__NVIC_GetPriorityGrouping>
 80024a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	68b9      	ldr	r1, [r7, #8]
 80024aa:	6978      	ldr	r0, [r7, #20]
 80024ac:	f7ff ff8e 	bl	80023cc <NVIC_EncodePriority>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024b6:	4611      	mov	r1, r2
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff ff5d 	bl	8002378 <__NVIC_SetPriority>
}
 80024be:	bf00      	nop
 80024c0:	3718      	adds	r7, #24
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	4603      	mov	r3, r0
 80024ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff ff31 	bl	800233c <__NVIC_EnableIRQ>
}
 80024da:	bf00      	nop
 80024dc:	3708      	adds	r7, #8
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b082      	sub	sp, #8
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7ff ffa2 	bl	8002434 <SysTick_Config>
 80024f0:	4603      	mov	r3, r0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b087      	sub	sp, #28
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002506:	2300      	movs	r3, #0
 8002508:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800250a:	e148      	b.n	800279e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	2101      	movs	r1, #1
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	fa01 f303 	lsl.w	r3, r1, r3
 8002518:	4013      	ands	r3, r2
 800251a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	2b00      	cmp	r3, #0
 8002520:	f000 813a 	beq.w	8002798 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f003 0303 	and.w	r3, r3, #3
 800252c:	2b01      	cmp	r3, #1
 800252e:	d005      	beq.n	800253c <HAL_GPIO_Init+0x40>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f003 0303 	and.w	r3, r3, #3
 8002538:	2b02      	cmp	r3, #2
 800253a:	d130      	bne.n	800259e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	2203      	movs	r2, #3
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	4013      	ands	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	68da      	ldr	r2, [r3, #12]
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	fa02 f303 	lsl.w	r3, r2, r3
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	4313      	orrs	r3, r2
 8002564:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002572:	2201      	movs	r2, #1
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43db      	mvns	r3, r3
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	4013      	ands	r3, r2
 8002580:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	091b      	lsrs	r3, r3, #4
 8002588:	f003 0201 	and.w	r2, r3, #1
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	fa02 f303 	lsl.w	r3, r2, r3
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	4313      	orrs	r3, r2
 8002596:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	f003 0303 	and.w	r3, r3, #3
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	d017      	beq.n	80025da <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	2203      	movs	r2, #3
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43db      	mvns	r3, r3
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4013      	ands	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	693a      	ldr	r2, [r7, #16]
 80025d0:	4313      	orrs	r3, r2
 80025d2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f003 0303 	and.w	r3, r3, #3
 80025e2:	2b02      	cmp	r3, #2
 80025e4:	d123      	bne.n	800262e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	08da      	lsrs	r2, r3, #3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	3208      	adds	r2, #8
 80025ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f003 0307 	and.w	r3, r3, #7
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	220f      	movs	r2, #15
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	43db      	mvns	r3, r3
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	4013      	ands	r3, r2
 8002608:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	691a      	ldr	r2, [r3, #16]
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	08da      	lsrs	r2, r3, #3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	3208      	adds	r2, #8
 8002628:	6939      	ldr	r1, [r7, #16]
 800262a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	005b      	lsls	r3, r3, #1
 8002638:	2203      	movs	r2, #3
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43db      	mvns	r3, r3
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	4013      	ands	r3, r2
 8002644:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f003 0203 	and.w	r2, r3, #3
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	4313      	orrs	r3, r2
 800265a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800266a:	2b00      	cmp	r3, #0
 800266c:	f000 8094 	beq.w	8002798 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002670:	4b52      	ldr	r3, [pc, #328]	@ (80027bc <HAL_GPIO_Init+0x2c0>)
 8002672:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002674:	4a51      	ldr	r2, [pc, #324]	@ (80027bc <HAL_GPIO_Init+0x2c0>)
 8002676:	f043 0301 	orr.w	r3, r3, #1
 800267a:	6613      	str	r3, [r2, #96]	@ 0x60
 800267c:	4b4f      	ldr	r3, [pc, #316]	@ (80027bc <HAL_GPIO_Init+0x2c0>)
 800267e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	60bb      	str	r3, [r7, #8]
 8002686:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002688:	4a4d      	ldr	r2, [pc, #308]	@ (80027c0 <HAL_GPIO_Init+0x2c4>)
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	089b      	lsrs	r3, r3, #2
 800268e:	3302      	adds	r3, #2
 8002690:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002694:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002696:	697b      	ldr	r3, [r7, #20]
 8002698:	f003 0303 	and.w	r3, r3, #3
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	220f      	movs	r2, #15
 80026a0:	fa02 f303 	lsl.w	r3, r2, r3
 80026a4:	43db      	mvns	r3, r3
 80026a6:	693a      	ldr	r2, [r7, #16]
 80026a8:	4013      	ands	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80026b2:	d00d      	beq.n	80026d0 <HAL_GPIO_Init+0x1d4>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a43      	ldr	r2, [pc, #268]	@ (80027c4 <HAL_GPIO_Init+0x2c8>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d007      	beq.n	80026cc <HAL_GPIO_Init+0x1d0>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4a42      	ldr	r2, [pc, #264]	@ (80027c8 <HAL_GPIO_Init+0x2cc>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d101      	bne.n	80026c8 <HAL_GPIO_Init+0x1cc>
 80026c4:	2302      	movs	r3, #2
 80026c6:	e004      	b.n	80026d2 <HAL_GPIO_Init+0x1d6>
 80026c8:	2307      	movs	r3, #7
 80026ca:	e002      	b.n	80026d2 <HAL_GPIO_Init+0x1d6>
 80026cc:	2301      	movs	r3, #1
 80026ce:	e000      	b.n	80026d2 <HAL_GPIO_Init+0x1d6>
 80026d0:	2300      	movs	r3, #0
 80026d2:	697a      	ldr	r2, [r7, #20]
 80026d4:	f002 0203 	and.w	r2, r2, #3
 80026d8:	0092      	lsls	r2, r2, #2
 80026da:	4093      	lsls	r3, r2
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	4313      	orrs	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026e2:	4937      	ldr	r1, [pc, #220]	@ (80027c0 <HAL_GPIO_Init+0x2c4>)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	089b      	lsrs	r3, r3, #2
 80026e8:	3302      	adds	r3, #2
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026f0:	4b36      	ldr	r3, [pc, #216]	@ (80027cc <HAL_GPIO_Init+0x2d0>)
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	43db      	mvns	r3, r3
 80026fa:	693a      	ldr	r2, [r7, #16]
 80026fc:	4013      	ands	r3, r2
 80026fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d003      	beq.n	8002714 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	4313      	orrs	r3, r2
 8002712:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002714:	4a2d      	ldr	r2, [pc, #180]	@ (80027cc <HAL_GPIO_Init+0x2d0>)
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800271a:	4b2c      	ldr	r3, [pc, #176]	@ (80027cc <HAL_GPIO_Init+0x2d0>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	43db      	mvns	r3, r3
 8002724:	693a      	ldr	r2, [r7, #16]
 8002726:	4013      	ands	r3, r2
 8002728:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002732:	2b00      	cmp	r3, #0
 8002734:	d003      	beq.n	800273e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	4313      	orrs	r3, r2
 800273c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800273e:	4a23      	ldr	r2, [pc, #140]	@ (80027cc <HAL_GPIO_Init+0x2d0>)
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002744:	4b21      	ldr	r3, [pc, #132]	@ (80027cc <HAL_GPIO_Init+0x2d0>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	43db      	mvns	r3, r3
 800274e:	693a      	ldr	r2, [r7, #16]
 8002750:	4013      	ands	r3, r2
 8002752:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d003      	beq.n	8002768 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002760:	693a      	ldr	r2, [r7, #16]
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	4313      	orrs	r3, r2
 8002766:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002768:	4a18      	ldr	r2, [pc, #96]	@ (80027cc <HAL_GPIO_Init+0x2d0>)
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800276e:	4b17      	ldr	r3, [pc, #92]	@ (80027cc <HAL_GPIO_Init+0x2d0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	43db      	mvns	r3, r3
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	4013      	ands	r3, r2
 800277c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4313      	orrs	r3, r2
 8002790:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002792:	4a0e      	ldr	r2, [pc, #56]	@ (80027cc <HAL_GPIO_Init+0x2d0>)
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	3301      	adds	r3, #1
 800279c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	fa22 f303 	lsr.w	r3, r2, r3
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	f47f aeaf 	bne.w	800250c <HAL_GPIO_Init+0x10>
  }
}
 80027ae:	bf00      	nop
 80027b0:	bf00      	nop
 80027b2:	371c      	adds	r7, #28
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	40021000 	.word	0x40021000
 80027c0:	40010000 	.word	0x40010000
 80027c4:	48000400 	.word	0x48000400
 80027c8:	48000800 	.word	0x48000800
 80027cc:	40010400 	.word	0x40010400

080027d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	460b      	mov	r3, r1
 80027da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	691a      	ldr	r2, [r3, #16]
 80027e0:	887b      	ldrh	r3, [r7, #2]
 80027e2:	4013      	ands	r3, r2
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d002      	beq.n	80027ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80027e8:	2301      	movs	r3, #1
 80027ea:	73fb      	strb	r3, [r7, #15]
 80027ec:	e001      	b.n	80027f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80027ee:	2300      	movs	r3, #0
 80027f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80027f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3714      	adds	r7, #20
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002800:	b480      	push	{r7}
 8002802:	b083      	sub	sp, #12
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
 8002808:	460b      	mov	r3, r1
 800280a:	807b      	strh	r3, [r7, #2]
 800280c:	4613      	mov	r3, r2
 800280e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002810:	787b      	ldrb	r3, [r7, #1]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002816:	887a      	ldrh	r2, [r7, #2]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800281c:	e002      	b.n	8002824 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800281e:	887a      	ldrh	r2, [r7, #2]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	460b      	mov	r3, r1
 800283a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	695b      	ldr	r3, [r3, #20]
 8002840:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002842:	887a      	ldrh	r2, [r7, #2]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4013      	ands	r3, r2
 8002848:	041a      	lsls	r2, r3, #16
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	43d9      	mvns	r1, r3
 800284e:	887b      	ldrh	r3, [r7, #2]
 8002850:	400b      	ands	r3, r1
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	619a      	str	r2, [r3, #24]
}
 8002858:	bf00      	nop
 800285a:	3714      	adds	r7, #20
 800285c:	46bd      	mov	sp, r7
 800285e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002862:	4770      	bx	lr

08002864 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002868:	4b04      	ldr	r3, [pc, #16]	@ (800287c <HAL_PWREx_GetVoltageRange+0x18>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002870:	4618      	mov	r0, r3
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	40007000 	.word	0x40007000

08002880 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800288e:	d130      	bne.n	80028f2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002890:	4b23      	ldr	r3, [pc, #140]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800289c:	d038      	beq.n	8002910 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800289e:	4b20      	ldr	r3, [pc, #128]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028a6:	4a1e      	ldr	r2, [pc, #120]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028ac:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002924 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2232      	movs	r2, #50	@ 0x32
 80028b4:	fb02 f303 	mul.w	r3, r2, r3
 80028b8:	4a1b      	ldr	r2, [pc, #108]	@ (8002928 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	0c9b      	lsrs	r3, r3, #18
 80028c0:	3301      	adds	r3, #1
 80028c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028c4:	e002      	b.n	80028cc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028cc:	4b14      	ldr	r3, [pc, #80]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028d8:	d102      	bne.n	80028e0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1f2      	bne.n	80028c6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028e2:	695b      	ldr	r3, [r3, #20]
 80028e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028ec:	d110      	bne.n	8002910 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e00f      	b.n	8002912 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80028f2:	4b0b      	ldr	r3, [pc, #44]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028fe:	d007      	beq.n	8002910 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002900:	4b07      	ldr	r3, [pc, #28]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002908:	4a05      	ldr	r2, [pc, #20]	@ (8002920 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800290a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800290e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40007000 	.word	0x40007000
 8002924:	2000000c 	.word	0x2000000c
 8002928:	431bde83 	.word	0x431bde83

0800292c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b088      	sub	sp, #32
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d102      	bne.n	8002940 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	f000 bc02 	b.w	8003144 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002940:	4b96      	ldr	r3, [pc, #600]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 030c 	and.w	r3, r3, #12
 8002948:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800294a:	4b94      	ldr	r3, [pc, #592]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0310 	and.w	r3, r3, #16
 800295c:	2b00      	cmp	r3, #0
 800295e:	f000 80e4 	beq.w	8002b2a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d007      	beq.n	8002978 <HAL_RCC_OscConfig+0x4c>
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	2b0c      	cmp	r3, #12
 800296c:	f040 808b 	bne.w	8002a86 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	2b01      	cmp	r3, #1
 8002974:	f040 8087 	bne.w	8002a86 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002978:	4b88      	ldr	r3, [pc, #544]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d005      	beq.n	8002990 <HAL_RCC_OscConfig+0x64>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d101      	bne.n	8002990 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e3d9      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1a      	ldr	r2, [r3, #32]
 8002994:	4b81      	ldr	r3, [pc, #516]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f003 0308 	and.w	r3, r3, #8
 800299c:	2b00      	cmp	r3, #0
 800299e:	d004      	beq.n	80029aa <HAL_RCC_OscConfig+0x7e>
 80029a0:	4b7e      	ldr	r3, [pc, #504]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029a8:	e005      	b.n	80029b6 <HAL_RCC_OscConfig+0x8a>
 80029aa:	4b7c      	ldr	r3, [pc, #496]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 80029ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029b0:	091b      	lsrs	r3, r3, #4
 80029b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d223      	bcs.n	8002a02 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a1b      	ldr	r3, [r3, #32]
 80029be:	4618      	mov	r0, r3
 80029c0:	f000 fd8c 	bl	80034dc <RCC_SetFlashLatencyFromMSIRange>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e3ba      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029ce:	4b73      	ldr	r3, [pc, #460]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a72      	ldr	r2, [pc, #456]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 80029d4:	f043 0308 	orr.w	r3, r3, #8
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	4b70      	ldr	r3, [pc, #448]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	496d      	ldr	r1, [pc, #436]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029ec:	4b6b      	ldr	r3, [pc, #428]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	69db      	ldr	r3, [r3, #28]
 80029f8:	021b      	lsls	r3, r3, #8
 80029fa:	4968      	ldr	r1, [pc, #416]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	604b      	str	r3, [r1, #4]
 8002a00:	e025      	b.n	8002a4e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a02:	4b66      	ldr	r3, [pc, #408]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a65      	ldr	r2, [pc, #404]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a08:	f043 0308 	orr.w	r3, r3, #8
 8002a0c:	6013      	str	r3, [r2, #0]
 8002a0e:	4b63      	ldr	r3, [pc, #396]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6a1b      	ldr	r3, [r3, #32]
 8002a1a:	4960      	ldr	r1, [pc, #384]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a20:	4b5e      	ldr	r3, [pc, #376]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	69db      	ldr	r3, [r3, #28]
 8002a2c:	021b      	lsls	r3, r3, #8
 8002a2e:	495b      	ldr	r1, [pc, #364]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002a34:	69bb      	ldr	r3, [r7, #24]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d109      	bne.n	8002a4e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6a1b      	ldr	r3, [r3, #32]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 fd4c 	bl	80034dc <RCC_SetFlashLatencyFromMSIRange>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e37a      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a4e:	f000 fc81 	bl	8003354 <HAL_RCC_GetSysClockFreq>
 8002a52:	4602      	mov	r2, r0
 8002a54:	4b51      	ldr	r3, [pc, #324]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	091b      	lsrs	r3, r3, #4
 8002a5a:	f003 030f 	and.w	r3, r3, #15
 8002a5e:	4950      	ldr	r1, [pc, #320]	@ (8002ba0 <HAL_RCC_OscConfig+0x274>)
 8002a60:	5ccb      	ldrb	r3, [r1, r3]
 8002a62:	f003 031f 	and.w	r3, r3, #31
 8002a66:	fa22 f303 	lsr.w	r3, r2, r3
 8002a6a:	4a4e      	ldr	r2, [pc, #312]	@ (8002ba4 <HAL_RCC_OscConfig+0x278>)
 8002a6c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a6e:	4b4e      	ldr	r3, [pc, #312]	@ (8002ba8 <HAL_RCC_OscConfig+0x27c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4618      	mov	r0, r3
 8002a74:	f7ff fbb0 	bl	80021d8 <HAL_InitTick>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002a7c:	7bfb      	ldrb	r3, [r7, #15]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d052      	beq.n	8002b28 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	e35e      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d032      	beq.n	8002af4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a8e:	4b43      	ldr	r3, [pc, #268]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a42      	ldr	r2, [pc, #264]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a9a:	f7ff fbed 	bl	8002278 <HAL_GetTick>
 8002a9e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aa2:	f7ff fbe9 	bl	8002278 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e347      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ab4:	4b39      	ldr	r3, [pc, #228]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0302 	and.w	r3, r3, #2
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d0f0      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ac0:	4b36      	ldr	r3, [pc, #216]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a35      	ldr	r2, [pc, #212]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002ac6:	f043 0308 	orr.w	r3, r3, #8
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	4b33      	ldr	r3, [pc, #204]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	4930      	ldr	r1, [pc, #192]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ade:	4b2f      	ldr	r3, [pc, #188]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69db      	ldr	r3, [r3, #28]
 8002aea:	021b      	lsls	r3, r3, #8
 8002aec:	492b      	ldr	r1, [pc, #172]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	604b      	str	r3, [r1, #4]
 8002af2:	e01a      	b.n	8002b2a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002af4:	4b29      	ldr	r3, [pc, #164]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a28      	ldr	r2, [pc, #160]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002afa:	f023 0301 	bic.w	r3, r3, #1
 8002afe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b00:	f7ff fbba 	bl	8002278 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b08:	f7ff fbb6 	bl	8002278 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e314      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b1a:	4b20      	ldr	r3, [pc, #128]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1f0      	bne.n	8002b08 <HAL_RCC_OscConfig+0x1dc>
 8002b26:	e000      	b.n	8002b2a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0301 	and.w	r3, r3, #1
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d073      	beq.n	8002c1e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d005      	beq.n	8002b48 <HAL_RCC_OscConfig+0x21c>
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	2b0c      	cmp	r3, #12
 8002b40:	d10e      	bne.n	8002b60 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	2b03      	cmp	r3, #3
 8002b46:	d10b      	bne.n	8002b60 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b48:	4b14      	ldr	r3, [pc, #80]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d063      	beq.n	8002c1c <HAL_RCC_OscConfig+0x2f0>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d15f      	bne.n	8002c1c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e2f1      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b68:	d106      	bne.n	8002b78 <HAL_RCC_OscConfig+0x24c>
 8002b6a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a0b      	ldr	r2, [pc, #44]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	e025      	b.n	8002bc4 <HAL_RCC_OscConfig+0x298>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b80:	d114      	bne.n	8002bac <HAL_RCC_OscConfig+0x280>
 8002b82:	4b06      	ldr	r3, [pc, #24]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a05      	ldr	r2, [pc, #20]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b8c:	6013      	str	r3, [r2, #0]
 8002b8e:	4b03      	ldr	r3, [pc, #12]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4a02      	ldr	r2, [pc, #8]	@ (8002b9c <HAL_RCC_OscConfig+0x270>)
 8002b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b98:	6013      	str	r3, [r2, #0]
 8002b9a:	e013      	b.n	8002bc4 <HAL_RCC_OscConfig+0x298>
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	08009348 	.word	0x08009348
 8002ba4:	2000000c 	.word	0x2000000c
 8002ba8:	20000010 	.word	0x20000010
 8002bac:	4ba0      	ldr	r3, [pc, #640]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a9f      	ldr	r2, [pc, #636]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002bb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	4b9d      	ldr	r3, [pc, #628]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a9c      	ldr	r2, [pc, #624]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002bbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d013      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bcc:	f7ff fb54 	bl	8002278 <HAL_GetTick>
 8002bd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002bd2:	e008      	b.n	8002be6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd4:	f7ff fb50 	bl	8002278 <HAL_GetTick>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	1ad3      	subs	r3, r2, r3
 8002bde:	2b64      	cmp	r3, #100	@ 0x64
 8002be0:	d901      	bls.n	8002be6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e2ae      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002be6:	4b92      	ldr	r3, [pc, #584]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0f0      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x2a8>
 8002bf2:	e014      	b.n	8002c1e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf4:	f7ff fb40 	bl	8002278 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bfc:	f7ff fb3c 	bl	8002278 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b64      	cmp	r3, #100	@ 0x64
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e29a      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c0e:	4b88      	ldr	r3, [pc, #544]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0x2d0>
 8002c1a:	e000      	b.n	8002c1e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d060      	beq.n	8002cec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d005      	beq.n	8002c3c <HAL_RCC_OscConfig+0x310>
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	2b0c      	cmp	r3, #12
 8002c34:	d119      	bne.n	8002c6a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d116      	bne.n	8002c6a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c3c:	4b7c      	ldr	r3, [pc, #496]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d005      	beq.n	8002c54 <HAL_RCC_OscConfig+0x328>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e277      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c54:	4b76      	ldr	r3, [pc, #472]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	061b      	lsls	r3, r3, #24
 8002c62:	4973      	ldr	r1, [pc, #460]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c68:	e040      	b.n	8002cec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d023      	beq.n	8002cba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c72:	4b6f      	ldr	r3, [pc, #444]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4a6e      	ldr	r2, [pc, #440]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c7e:	f7ff fafb 	bl	8002278 <HAL_GetTick>
 8002c82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c84:	e008      	b.n	8002c98 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c86:	f7ff faf7 	bl	8002278 <HAL_GetTick>
 8002c8a:	4602      	mov	r2, r0
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	1ad3      	subs	r3, r2, r3
 8002c90:	2b02      	cmp	r3, #2
 8002c92:	d901      	bls.n	8002c98 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e255      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c98:	4b65      	ldr	r3, [pc, #404]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d0f0      	beq.n	8002c86 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ca4:	4b62      	ldr	r3, [pc, #392]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	691b      	ldr	r3, [r3, #16]
 8002cb0:	061b      	lsls	r3, r3, #24
 8002cb2:	495f      	ldr	r1, [pc, #380]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	604b      	str	r3, [r1, #4]
 8002cb8:	e018      	b.n	8002cec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cba:	4b5d      	ldr	r3, [pc, #372]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a5c      	ldr	r2, [pc, #368]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002cc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cc6:	f7ff fad7 	bl	8002278 <HAL_GetTick>
 8002cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ccc:	e008      	b.n	8002ce0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cce:	f7ff fad3 	bl	8002278 <HAL_GetTick>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	693b      	ldr	r3, [r7, #16]
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	2b02      	cmp	r3, #2
 8002cda:	d901      	bls.n	8002ce0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002cdc:	2303      	movs	r3, #3
 8002cde:	e231      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ce0:	4b53      	ldr	r3, [pc, #332]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1f0      	bne.n	8002cce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0308 	and.w	r3, r3, #8
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d03c      	beq.n	8002d72 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	695b      	ldr	r3, [r3, #20]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d01c      	beq.n	8002d3a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d00:	4b4b      	ldr	r3, [pc, #300]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d06:	4a4a      	ldr	r2, [pc, #296]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d08:	f043 0301 	orr.w	r3, r3, #1
 8002d0c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d10:	f7ff fab2 	bl	8002278 <HAL_GetTick>
 8002d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d16:	e008      	b.n	8002d2a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d18:	f7ff faae 	bl	8002278 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e20c      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d2a:	4b41      	ldr	r3, [pc, #260]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d0ef      	beq.n	8002d18 <HAL_RCC_OscConfig+0x3ec>
 8002d38:	e01b      	b.n	8002d72 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d3a:	4b3d      	ldr	r3, [pc, #244]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d40:	4a3b      	ldr	r2, [pc, #236]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d42:	f023 0301 	bic.w	r3, r3, #1
 8002d46:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4a:	f7ff fa95 	bl	8002278 <HAL_GetTick>
 8002d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d50:	e008      	b.n	8002d64 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d52:	f7ff fa91 	bl	8002278 <HAL_GetTick>
 8002d56:	4602      	mov	r2, r0
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	2b02      	cmp	r3, #2
 8002d5e:	d901      	bls.n	8002d64 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002d60:	2303      	movs	r3, #3
 8002d62:	e1ef      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d64:	4b32      	ldr	r3, [pc, #200]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d6a:	f003 0302 	and.w	r3, r3, #2
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1ef      	bne.n	8002d52 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 80a6 	beq.w	8002ecc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d80:	2300      	movs	r3, #0
 8002d82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002d84:	4b2a      	ldr	r3, [pc, #168]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d10d      	bne.n	8002dac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d90:	4b27      	ldr	r3, [pc, #156]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d94:	4a26      	ldr	r2, [pc, #152]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d9a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d9c:	4b24      	ldr	r3, [pc, #144]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da4:	60bb      	str	r3, [r7, #8]
 8002da6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002da8:	2301      	movs	r3, #1
 8002daa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dac:	4b21      	ldr	r3, [pc, #132]	@ (8002e34 <HAL_RCC_OscConfig+0x508>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d118      	bne.n	8002dea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002db8:	4b1e      	ldr	r3, [pc, #120]	@ (8002e34 <HAL_RCC_OscConfig+0x508>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a1d      	ldr	r2, [pc, #116]	@ (8002e34 <HAL_RCC_OscConfig+0x508>)
 8002dbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dc4:	f7ff fa58 	bl	8002278 <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dcc:	f7ff fa54 	bl	8002278 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e1b2      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dde:	4b15      	ldr	r3, [pc, #84]	@ (8002e34 <HAL_RCC_OscConfig+0x508>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d0f0      	beq.n	8002dcc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d108      	bne.n	8002e04 <HAL_RCC_OscConfig+0x4d8>
 8002df2:	4b0f      	ldr	r3, [pc, #60]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002df8:	4a0d      	ldr	r2, [pc, #52]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e02:	e029      	b.n	8002e58 <HAL_RCC_OscConfig+0x52c>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2b05      	cmp	r3, #5
 8002e0a:	d115      	bne.n	8002e38 <HAL_RCC_OscConfig+0x50c>
 8002e0c:	4b08      	ldr	r3, [pc, #32]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e12:	4a07      	ldr	r2, [pc, #28]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002e14:	f043 0304 	orr.w	r3, r3, #4
 8002e18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e1c:	4b04      	ldr	r3, [pc, #16]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e22:	4a03      	ldr	r2, [pc, #12]	@ (8002e30 <HAL_RCC_OscConfig+0x504>)
 8002e24:	f043 0301 	orr.w	r3, r3, #1
 8002e28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e2c:	e014      	b.n	8002e58 <HAL_RCC_OscConfig+0x52c>
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000
 8002e34:	40007000 	.word	0x40007000
 8002e38:	4b9a      	ldr	r3, [pc, #616]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3e:	4a99      	ldr	r2, [pc, #612]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002e40:	f023 0301 	bic.w	r3, r3, #1
 8002e44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e48:	4b96      	ldr	r3, [pc, #600]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e4e:	4a95      	ldr	r2, [pc, #596]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002e50:	f023 0304 	bic.w	r3, r3, #4
 8002e54:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d016      	beq.n	8002e8e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e60:	f7ff fa0a 	bl	8002278 <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e66:	e00a      	b.n	8002e7e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e68:	f7ff fa06 	bl	8002278 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e162      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e7e:	4b89      	ldr	r3, [pc, #548]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002e80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0ed      	beq.n	8002e68 <HAL_RCC_OscConfig+0x53c>
 8002e8c:	e015      	b.n	8002eba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e8e:	f7ff f9f3 	bl	8002278 <HAL_GetTick>
 8002e92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e94:	e00a      	b.n	8002eac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e96:	f7ff f9ef 	bl	8002278 <HAL_GetTick>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d901      	bls.n	8002eac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	e14b      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002eac:	4b7d      	ldr	r3, [pc, #500]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d1ed      	bne.n	8002e96 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002eba:	7ffb      	ldrb	r3, [r7, #31]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d105      	bne.n	8002ecc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ec0:	4b78      	ldr	r3, [pc, #480]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec4:	4a77      	ldr	r2, [pc, #476]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002ec6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0320 	and.w	r3, r3, #32
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d03c      	beq.n	8002f52 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d01c      	beq.n	8002f1a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ee0:	4b70      	ldr	r3, [pc, #448]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002ee2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ee6:	4a6f      	ldr	r2, [pc, #444]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef0:	f7ff f9c2 	bl	8002278 <HAL_GetTick>
 8002ef4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ef8:	f7ff f9be 	bl	8002278 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e11c      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f0a:	4b66      	ldr	r3, [pc, #408]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002f0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0ef      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x5cc>
 8002f18:	e01b      	b.n	8002f52 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f1a:	4b62      	ldr	r3, [pc, #392]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002f1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f20:	4a60      	ldr	r2, [pc, #384]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002f22:	f023 0301 	bic.w	r3, r3, #1
 8002f26:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f2a:	f7ff f9a5 	bl	8002278 <HAL_GetTick>
 8002f2e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f30:	e008      	b.n	8002f44 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f32:	f7ff f9a1 	bl	8002278 <HAL_GetTick>
 8002f36:	4602      	mov	r2, r0
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d901      	bls.n	8002f44 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e0ff      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f44:	4b57      	ldr	r3, [pc, #348]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002f46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f4a:	f003 0302 	and.w	r3, r3, #2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1ef      	bne.n	8002f32 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	f000 80f3 	beq.w	8003142 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	f040 80c9 	bne.w	80030f8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f66:	4b4f      	ldr	r3, [pc, #316]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	f003 0203 	and.w	r2, r3, #3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d12c      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f84:	3b01      	subs	r3, #1
 8002f86:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d123      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f96:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d11b      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d113      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fb6:	085b      	lsrs	r3, r3, #1
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002fbc:	429a      	cmp	r2, r3
 8002fbe:	d109      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	085b      	lsrs	r3, r3, #1
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d06b      	beq.n	80030ac <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	2b0c      	cmp	r3, #12
 8002fd8:	d062      	beq.n	80030a0 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002fda:	4b32      	ldr	r3, [pc, #200]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d001      	beq.n	8002fea <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e0ac      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002fea:	4b2e      	ldr	r3, [pc, #184]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a2d      	ldr	r2, [pc, #180]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8002ff0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ff4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ff6:	f7ff f93f 	bl	8002278 <HAL_GetTick>
 8002ffa:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ffc:	e008      	b.n	8003010 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ffe:	f7ff f93b 	bl	8002278 <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	2b02      	cmp	r3, #2
 800300a:	d901      	bls.n	8003010 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e099      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003010:	4b24      	ldr	r3, [pc, #144]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1f0      	bne.n	8002ffe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800301c:	4b21      	ldr	r3, [pc, #132]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 800301e:	68da      	ldr	r2, [r3, #12]
 8003020:	4b21      	ldr	r3, [pc, #132]	@ (80030a8 <HAL_RCC_OscConfig+0x77c>)
 8003022:	4013      	ands	r3, r2
 8003024:	687a      	ldr	r2, [r7, #4]
 8003026:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800302c:	3a01      	subs	r2, #1
 800302e:	0112      	lsls	r2, r2, #4
 8003030:	4311      	orrs	r1, r2
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003036:	0212      	lsls	r2, r2, #8
 8003038:	4311      	orrs	r1, r2
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800303e:	0852      	lsrs	r2, r2, #1
 8003040:	3a01      	subs	r2, #1
 8003042:	0552      	lsls	r2, r2, #21
 8003044:	4311      	orrs	r1, r2
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800304a:	0852      	lsrs	r2, r2, #1
 800304c:	3a01      	subs	r2, #1
 800304e:	0652      	lsls	r2, r2, #25
 8003050:	4311      	orrs	r1, r2
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003056:	06d2      	lsls	r2, r2, #27
 8003058:	430a      	orrs	r2, r1
 800305a:	4912      	ldr	r1, [pc, #72]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 800305c:	4313      	orrs	r3, r2
 800305e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003060:	4b10      	ldr	r3, [pc, #64]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a0f      	ldr	r2, [pc, #60]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8003066:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800306a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800306c:	4b0d      	ldr	r3, [pc, #52]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	4a0c      	ldr	r2, [pc, #48]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8003072:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003076:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003078:	f7ff f8fe 	bl	8002278 <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003080:	f7ff f8fa 	bl	8002278 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e058      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003092:	4b04      	ldr	r3, [pc, #16]	@ (80030a4 <HAL_RCC_OscConfig+0x778>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0f0      	beq.n	8003080 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800309e:	e050      	b.n	8003142 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e04f      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
 80030a4:	40021000 	.word	0x40021000
 80030a8:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ac:	4b27      	ldr	r3, [pc, #156]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d144      	bne.n	8003142 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80030b8:	4b24      	ldr	r3, [pc, #144]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a23      	ldr	r2, [pc, #140]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 80030be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030c2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030c4:	4b21      	ldr	r3, [pc, #132]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	4a20      	ldr	r2, [pc, #128]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 80030ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80030ce:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030d0:	f7ff f8d2 	bl	8002278 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d8:	f7ff f8ce 	bl	8002278 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e02c      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ea:	4b18      	ldr	r3, [pc, #96]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0f0      	beq.n	80030d8 <HAL_RCC_OscConfig+0x7ac>
 80030f6:	e024      	b.n	8003142 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	2b0c      	cmp	r3, #12
 80030fc:	d01f      	beq.n	800313e <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030fe:	4b13      	ldr	r3, [pc, #76]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a12      	ldr	r2, [pc, #72]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 8003104:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003108:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310a:	f7ff f8b5 	bl	8002278 <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003112:	f7ff f8b1 	bl	8002278 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e00f      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003124:	4b09      	ldr	r3, [pc, #36]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1f0      	bne.n	8003112 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003130:	4b06      	ldr	r3, [pc, #24]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 8003132:	68da      	ldr	r2, [r3, #12]
 8003134:	4905      	ldr	r1, [pc, #20]	@ (800314c <HAL_RCC_OscConfig+0x820>)
 8003136:	4b06      	ldr	r3, [pc, #24]	@ (8003150 <HAL_RCC_OscConfig+0x824>)
 8003138:	4013      	ands	r3, r2
 800313a:	60cb      	str	r3, [r1, #12]
 800313c:	e001      	b.n	8003142 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e000      	b.n	8003144 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3720      	adds	r7, #32
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	40021000 	.word	0x40021000
 8003150:	feeefffc 	.word	0xfeeefffc

08003154 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b084      	sub	sp, #16
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e0e7      	b.n	8003338 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003168:	4b75      	ldr	r3, [pc, #468]	@ (8003340 <HAL_RCC_ClockConfig+0x1ec>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 0307 	and.w	r3, r3, #7
 8003170:	683a      	ldr	r2, [r7, #0]
 8003172:	429a      	cmp	r2, r3
 8003174:	d910      	bls.n	8003198 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003176:	4b72      	ldr	r3, [pc, #456]	@ (8003340 <HAL_RCC_ClockConfig+0x1ec>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f023 0207 	bic.w	r2, r3, #7
 800317e:	4970      	ldr	r1, [pc, #448]	@ (8003340 <HAL_RCC_ClockConfig+0x1ec>)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	4313      	orrs	r3, r2
 8003184:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003186:	4b6e      	ldr	r3, [pc, #440]	@ (8003340 <HAL_RCC_ClockConfig+0x1ec>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0307 	and.w	r3, r3, #7
 800318e:	683a      	ldr	r2, [r7, #0]
 8003190:	429a      	cmp	r2, r3
 8003192:	d001      	beq.n	8003198 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e0cf      	b.n	8003338 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0302 	and.w	r3, r3, #2
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d010      	beq.n	80031c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	689a      	ldr	r2, [r3, #8]
 80031a8:	4b66      	ldr	r3, [pc, #408]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031b0:	429a      	cmp	r2, r3
 80031b2:	d908      	bls.n	80031c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b4:	4b63      	ldr	r3, [pc, #396]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	4960      	ldr	r1, [pc, #384]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d04c      	beq.n	800326c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b03      	cmp	r3, #3
 80031d8:	d107      	bne.n	80031ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031da:	4b5a      	ldr	r3, [pc, #360]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d121      	bne.n	800322a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e0a6      	b.n	8003338 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d107      	bne.n	8003202 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031f2:	4b54      	ldr	r3, [pc, #336]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d115      	bne.n	800322a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e09a      	b.n	8003338 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d107      	bne.n	800321a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800320a:	4b4e      	ldr	r3, [pc, #312]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d109      	bne.n	800322a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e08e      	b.n	8003338 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800321a:	4b4a      	ldr	r3, [pc, #296]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e086      	b.n	8003338 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800322a:	4b46      	ldr	r3, [pc, #280]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f023 0203 	bic.w	r2, r3, #3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	4943      	ldr	r1, [pc, #268]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 8003238:	4313      	orrs	r3, r2
 800323a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800323c:	f7ff f81c 	bl	8002278 <HAL_GetTick>
 8003240:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003242:	e00a      	b.n	800325a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003244:	f7ff f818 	bl	8002278 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003252:	4293      	cmp	r3, r2
 8003254:	d901      	bls.n	800325a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003256:	2303      	movs	r3, #3
 8003258:	e06e      	b.n	8003338 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800325a:	4b3a      	ldr	r3, [pc, #232]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	f003 020c 	and.w	r2, r3, #12
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	429a      	cmp	r2, r3
 800326a:	d1eb      	bne.n	8003244 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b00      	cmp	r3, #0
 8003276:	d010      	beq.n	800329a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	689a      	ldr	r2, [r3, #8]
 800327c:	4b31      	ldr	r3, [pc, #196]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003284:	429a      	cmp	r2, r3
 8003286:	d208      	bcs.n	800329a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003288:	4b2e      	ldr	r3, [pc, #184]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	492b      	ldr	r1, [pc, #172]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 8003296:	4313      	orrs	r3, r2
 8003298:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800329a:	4b29      	ldr	r3, [pc, #164]	@ (8003340 <HAL_RCC_ClockConfig+0x1ec>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0307 	and.w	r3, r3, #7
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d210      	bcs.n	80032ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a8:	4b25      	ldr	r3, [pc, #148]	@ (8003340 <HAL_RCC_ClockConfig+0x1ec>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f023 0207 	bic.w	r2, r3, #7
 80032b0:	4923      	ldr	r1, [pc, #140]	@ (8003340 <HAL_RCC_ClockConfig+0x1ec>)
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b8:	4b21      	ldr	r3, [pc, #132]	@ (8003340 <HAL_RCC_ClockConfig+0x1ec>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	683a      	ldr	r2, [r7, #0]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d001      	beq.n	80032ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e036      	b.n	8003338 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0304 	and.w	r3, r3, #4
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d008      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032d6:	4b1b      	ldr	r3, [pc, #108]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	4918      	ldr	r1, [pc, #96]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0308 	and.w	r3, r3, #8
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d009      	beq.n	8003308 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032f4:	4b13      	ldr	r3, [pc, #76]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	691b      	ldr	r3, [r3, #16]
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	4910      	ldr	r1, [pc, #64]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 8003304:	4313      	orrs	r3, r2
 8003306:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003308:	f000 f824 	bl	8003354 <HAL_RCC_GetSysClockFreq>
 800330c:	4602      	mov	r2, r0
 800330e:	4b0d      	ldr	r3, [pc, #52]	@ (8003344 <HAL_RCC_ClockConfig+0x1f0>)
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	091b      	lsrs	r3, r3, #4
 8003314:	f003 030f 	and.w	r3, r3, #15
 8003318:	490b      	ldr	r1, [pc, #44]	@ (8003348 <HAL_RCC_ClockConfig+0x1f4>)
 800331a:	5ccb      	ldrb	r3, [r1, r3]
 800331c:	f003 031f 	and.w	r3, r3, #31
 8003320:	fa22 f303 	lsr.w	r3, r2, r3
 8003324:	4a09      	ldr	r2, [pc, #36]	@ (800334c <HAL_RCC_ClockConfig+0x1f8>)
 8003326:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003328:	4b09      	ldr	r3, [pc, #36]	@ (8003350 <HAL_RCC_ClockConfig+0x1fc>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4618      	mov	r0, r3
 800332e:	f7fe ff53 	bl	80021d8 <HAL_InitTick>
 8003332:	4603      	mov	r3, r0
 8003334:	72fb      	strb	r3, [r7, #11]

  return status;
 8003336:	7afb      	ldrb	r3, [r7, #11]
}
 8003338:	4618      	mov	r0, r3
 800333a:	3710      	adds	r7, #16
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}
 8003340:	40022000 	.word	0x40022000
 8003344:	40021000 	.word	0x40021000
 8003348:	08009348 	.word	0x08009348
 800334c:	2000000c 	.word	0x2000000c
 8003350:	20000010 	.word	0x20000010

08003354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003354:	b480      	push	{r7}
 8003356:	b089      	sub	sp, #36	@ 0x24
 8003358:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	61fb      	str	r3, [r7, #28]
 800335e:	2300      	movs	r3, #0
 8003360:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003362:	4b3e      	ldr	r3, [pc, #248]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 030c 	and.w	r3, r3, #12
 800336a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800336c:	4b3b      	ldr	r3, [pc, #236]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	f003 0303 	and.w	r3, r3, #3
 8003374:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d005      	beq.n	8003388 <HAL_RCC_GetSysClockFreq+0x34>
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	2b0c      	cmp	r3, #12
 8003380:	d121      	bne.n	80033c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d11e      	bne.n	80033c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003388:	4b34      	ldr	r3, [pc, #208]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0308 	and.w	r3, r3, #8
 8003390:	2b00      	cmp	r3, #0
 8003392:	d107      	bne.n	80033a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003394:	4b31      	ldr	r3, [pc, #196]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 8003396:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800339a:	0a1b      	lsrs	r3, r3, #8
 800339c:	f003 030f 	and.w	r3, r3, #15
 80033a0:	61fb      	str	r3, [r7, #28]
 80033a2:	e005      	b.n	80033b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80033a4:	4b2d      	ldr	r3, [pc, #180]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	091b      	lsrs	r3, r3, #4
 80033aa:	f003 030f 	and.w	r3, r3, #15
 80033ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80033b0:	4a2b      	ldr	r2, [pc, #172]	@ (8003460 <HAL_RCC_GetSysClockFreq+0x10c>)
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033ba:	693b      	ldr	r3, [r7, #16]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d10d      	bne.n	80033dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80033c4:	e00a      	b.n	80033dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d102      	bne.n	80033d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033cc:	4b25      	ldr	r3, [pc, #148]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x110>)
 80033ce:	61bb      	str	r3, [r7, #24]
 80033d0:	e004      	b.n	80033dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	2b08      	cmp	r3, #8
 80033d6:	d101      	bne.n	80033dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033d8:	4b23      	ldr	r3, [pc, #140]	@ (8003468 <HAL_RCC_GetSysClockFreq+0x114>)
 80033da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	2b0c      	cmp	r3, #12
 80033e0:	d134      	bne.n	800344c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033e2:	4b1e      	ldr	r3, [pc, #120]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	f003 0303 	and.w	r3, r3, #3
 80033ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d003      	beq.n	80033fa <HAL_RCC_GetSysClockFreq+0xa6>
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d003      	beq.n	8003400 <HAL_RCC_GetSysClockFreq+0xac>
 80033f8:	e005      	b.n	8003406 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033fa:	4b1a      	ldr	r3, [pc, #104]	@ (8003464 <HAL_RCC_GetSysClockFreq+0x110>)
 80033fc:	617b      	str	r3, [r7, #20]
      break;
 80033fe:	e005      	b.n	800340c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003400:	4b19      	ldr	r3, [pc, #100]	@ (8003468 <HAL_RCC_GetSysClockFreq+0x114>)
 8003402:	617b      	str	r3, [r7, #20]
      break;
 8003404:	e002      	b.n	800340c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003406:	69fb      	ldr	r3, [r7, #28]
 8003408:	617b      	str	r3, [r7, #20]
      break;
 800340a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800340c:	4b13      	ldr	r3, [pc, #76]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	091b      	lsrs	r3, r3, #4
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	3301      	adds	r3, #1
 8003418:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800341a:	4b10      	ldr	r3, [pc, #64]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	0a1b      	lsrs	r3, r3, #8
 8003420:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003424:	697a      	ldr	r2, [r7, #20]
 8003426:	fb03 f202 	mul.w	r2, r3, r2
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003430:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003432:	4b0a      	ldr	r3, [pc, #40]	@ (800345c <HAL_RCC_GetSysClockFreq+0x108>)
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	0e5b      	lsrs	r3, r3, #25
 8003438:	f003 0303 	and.w	r3, r3, #3
 800343c:	3301      	adds	r3, #1
 800343e:	005b      	lsls	r3, r3, #1
 8003440:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	fbb2 f3f3 	udiv	r3, r2, r3
 800344a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800344c:	69bb      	ldr	r3, [r7, #24]
}
 800344e:	4618      	mov	r0, r3
 8003450:	3724      	adds	r7, #36	@ 0x24
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	40021000 	.word	0x40021000
 8003460:	08009360 	.word	0x08009360
 8003464:	00f42400 	.word	0x00f42400
 8003468:	007a1200 	.word	0x007a1200

0800346c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003470:	4b03      	ldr	r3, [pc, #12]	@ (8003480 <HAL_RCC_GetHCLKFreq+0x14>)
 8003472:	681b      	ldr	r3, [r3, #0]
}
 8003474:	4618      	mov	r0, r3
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	2000000c 	.word	0x2000000c

08003484 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003488:	f7ff fff0 	bl	800346c <HAL_RCC_GetHCLKFreq>
 800348c:	4602      	mov	r2, r0
 800348e:	4b06      	ldr	r3, [pc, #24]	@ (80034a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	0a1b      	lsrs	r3, r3, #8
 8003494:	f003 0307 	and.w	r3, r3, #7
 8003498:	4904      	ldr	r1, [pc, #16]	@ (80034ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800349a:	5ccb      	ldrb	r3, [r1, r3]
 800349c:	f003 031f 	and.w	r3, r3, #31
 80034a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	40021000 	.word	0x40021000
 80034ac:	08009358 	.word	0x08009358

080034b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80034b4:	f7ff ffda 	bl	800346c <HAL_RCC_GetHCLKFreq>
 80034b8:	4602      	mov	r2, r0
 80034ba:	4b06      	ldr	r3, [pc, #24]	@ (80034d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	0adb      	lsrs	r3, r3, #11
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	4904      	ldr	r1, [pc, #16]	@ (80034d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80034c6:	5ccb      	ldrb	r3, [r1, r3]
 80034c8:	f003 031f 	and.w	r3, r3, #31
 80034cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40021000 	.word	0x40021000
 80034d8:	08009358 	.word	0x08009358

080034dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80034e4:	2300      	movs	r3, #0
 80034e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80034e8:	4b2a      	ldr	r3, [pc, #168]	@ (8003594 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d003      	beq.n	80034fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80034f4:	f7ff f9b6 	bl	8002864 <HAL_PWREx_GetVoltageRange>
 80034f8:	6178      	str	r0, [r7, #20]
 80034fa:	e014      	b.n	8003526 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80034fc:	4b25      	ldr	r3, [pc, #148]	@ (8003594 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003500:	4a24      	ldr	r2, [pc, #144]	@ (8003594 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003502:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003506:	6593      	str	r3, [r2, #88]	@ 0x58
 8003508:	4b22      	ldr	r3, [pc, #136]	@ (8003594 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800350a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003510:	60fb      	str	r3, [r7, #12]
 8003512:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003514:	f7ff f9a6 	bl	8002864 <HAL_PWREx_GetVoltageRange>
 8003518:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800351a:	4b1e      	ldr	r3, [pc, #120]	@ (8003594 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800351c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351e:	4a1d      	ldr	r2, [pc, #116]	@ (8003594 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003520:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003524:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800352c:	d10b      	bne.n	8003546 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2b80      	cmp	r3, #128	@ 0x80
 8003532:	d919      	bls.n	8003568 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2ba0      	cmp	r3, #160	@ 0xa0
 8003538:	d902      	bls.n	8003540 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800353a:	2302      	movs	r3, #2
 800353c:	613b      	str	r3, [r7, #16]
 800353e:	e013      	b.n	8003568 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003540:	2301      	movs	r3, #1
 8003542:	613b      	str	r3, [r7, #16]
 8003544:	e010      	b.n	8003568 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2b80      	cmp	r3, #128	@ 0x80
 800354a:	d902      	bls.n	8003552 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800354c:	2303      	movs	r3, #3
 800354e:	613b      	str	r3, [r7, #16]
 8003550:	e00a      	b.n	8003568 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2b80      	cmp	r3, #128	@ 0x80
 8003556:	d102      	bne.n	800355e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003558:	2302      	movs	r3, #2
 800355a:	613b      	str	r3, [r7, #16]
 800355c:	e004      	b.n	8003568 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2b70      	cmp	r3, #112	@ 0x70
 8003562:	d101      	bne.n	8003568 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003564:	2301      	movs	r3, #1
 8003566:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003568:	4b0b      	ldr	r3, [pc, #44]	@ (8003598 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f023 0207 	bic.w	r2, r3, #7
 8003570:	4909      	ldr	r1, [pc, #36]	@ (8003598 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	4313      	orrs	r3, r2
 8003576:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003578:	4b07      	ldr	r3, [pc, #28]	@ (8003598 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	693a      	ldr	r2, [r7, #16]
 8003582:	429a      	cmp	r2, r3
 8003584:	d001      	beq.n	800358a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e000      	b.n	800358c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3718      	adds	r7, #24
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	40021000 	.word	0x40021000
 8003598:	40022000 	.word	0x40022000

0800359c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80035a4:	2300      	movs	r3, #0
 80035a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035a8:	2300      	movs	r3, #0
 80035aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d031      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80035c0:	d01a      	beq.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80035c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80035c6:	d814      	bhi.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d009      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80035cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80035d0:	d10f      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80035d2:	4b5d      	ldr	r3, [pc, #372]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035d4:	68db      	ldr	r3, [r3, #12]
 80035d6:	4a5c      	ldr	r2, [pc, #368]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035dc:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035de:	e00c      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	3304      	adds	r3, #4
 80035e4:	2100      	movs	r1, #0
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 f9ce 	bl	8003988 <RCCEx_PLLSAI1_Config>
 80035ec:	4603      	mov	r3, r0
 80035ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80035f0:	e003      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	74fb      	strb	r3, [r7, #19]
      break;
 80035f6:	e000      	b.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80035f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035fa:	7cfb      	ldrb	r3, [r7, #19]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d10b      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003600:	4b51      	ldr	r3, [pc, #324]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003606:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800360e:	494e      	ldr	r1, [pc, #312]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003610:	4313      	orrs	r3, r2
 8003612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003616:	e001      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003618:	7cfb      	ldrb	r3, [r7, #19]
 800361a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003624:	2b00      	cmp	r3, #0
 8003626:	f000 809e 	beq.w	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800362a:	2300      	movs	r3, #0
 800362c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800362e:	4b46      	ldr	r3, [pc, #280]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800363e:	2300      	movs	r3, #0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00d      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003644:	4b40      	ldr	r3, [pc, #256]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003648:	4a3f      	ldr	r2, [pc, #252]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800364a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800364e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003650:	4b3d      	ldr	r3, [pc, #244]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003658:	60bb      	str	r3, [r7, #8]
 800365a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800365c:	2301      	movs	r3, #1
 800365e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003660:	4b3a      	ldr	r3, [pc, #232]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a39      	ldr	r2, [pc, #228]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003666:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800366a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800366c:	f7fe fe04 	bl	8002278 <HAL_GetTick>
 8003670:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003672:	e009      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003674:	f7fe fe00 	bl	8002278 <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	2b02      	cmp	r3, #2
 8003680:	d902      	bls.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003682:	2303      	movs	r3, #3
 8003684:	74fb      	strb	r3, [r7, #19]
        break;
 8003686:	e005      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003688:	4b30      	ldr	r3, [pc, #192]	@ (800374c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003690:	2b00      	cmp	r3, #0
 8003692:	d0ef      	beq.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003694:	7cfb      	ldrb	r3, [r7, #19]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d15a      	bne.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800369a:	4b2b      	ldr	r3, [pc, #172]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800369c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036a4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d01e      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d019      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036b6:	4b24      	ldr	r3, [pc, #144]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036c0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036c2:	4b21      	ldr	r3, [pc, #132]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036d2:	4b1d      	ldr	r3, [pc, #116]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036d8:	4a1b      	ldr	r2, [pc, #108]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036e2:	4a19      	ldr	r2, [pc, #100]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d016      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f4:	f7fe fdc0 	bl	8002278 <HAL_GetTick>
 80036f8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036fa:	e00b      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fc:	f7fe fdbc 	bl	8002278 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800370a:	4293      	cmp	r3, r2
 800370c:	d902      	bls.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	74fb      	strb	r3, [r7, #19]
            break;
 8003712:	e006      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003714:	4b0c      	ldr	r3, [pc, #48]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d0ec      	beq.n	80036fc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003722:	7cfb      	ldrb	r3, [r7, #19]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10b      	bne.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003728:	4b07      	ldr	r3, [pc, #28]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800372a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003736:	4904      	ldr	r1, [pc, #16]	@ (8003748 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800373e:	e009      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003740:	7cfb      	ldrb	r3, [r7, #19]
 8003742:	74bb      	strb	r3, [r7, #18]
 8003744:	e006      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003746:	bf00      	nop
 8003748:	40021000 	.word	0x40021000
 800374c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003750:	7cfb      	ldrb	r3, [r7, #19]
 8003752:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003754:	7c7b      	ldrb	r3, [r7, #17]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d105      	bne.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800375a:	4b8a      	ldr	r3, [pc, #552]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800375c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375e:	4a89      	ldr	r2, [pc, #548]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003760:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003764:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d00a      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003772:	4b84      	ldr	r3, [pc, #528]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003778:	f023 0203 	bic.w	r2, r3, #3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a1b      	ldr	r3, [r3, #32]
 8003780:	4980      	ldr	r1, [pc, #512]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b00      	cmp	r3, #0
 8003792:	d00a      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003794:	4b7b      	ldr	r3, [pc, #492]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800379a:	f023 020c 	bic.w	r2, r3, #12
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a2:	4978      	ldr	r1, [pc, #480]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00a      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037b6:	4b73      	ldr	r3, [pc, #460]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037bc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c4:	496f      	ldr	r1, [pc, #444]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037d8:	4b6a      	ldr	r3, [pc, #424]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037de:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037e6:	4967      	ldr	r1, [pc, #412]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037fa:	4b62      	ldr	r3, [pc, #392]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80037fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003800:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003808:	495e      	ldr	r1, [pc, #376]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800381c:	4b59      	ldr	r3, [pc, #356]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800381e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003822:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382a:	4956      	ldr	r1, [pc, #344]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800383e:	4b51      	ldr	r3, [pc, #324]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003844:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384c:	494d      	ldr	r1, [pc, #308]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800384e:	4313      	orrs	r3, r2
 8003850:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d028      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003860:	4b48      	ldr	r3, [pc, #288]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003866:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386e:	4945      	ldr	r1, [pc, #276]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800387e:	d106      	bne.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003880:	4b40      	ldr	r3, [pc, #256]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	4a3f      	ldr	r2, [pc, #252]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003886:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800388a:	60d3      	str	r3, [r2, #12]
 800388c:	e011      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003892:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003896:	d10c      	bne.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3304      	adds	r3, #4
 800389c:	2101      	movs	r1, #1
 800389e:	4618      	mov	r0, r3
 80038a0:	f000 f872 	bl	8003988 <RCCEx_PLLSAI1_Config>
 80038a4:	4603      	mov	r3, r0
 80038a6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80038a8:	7cfb      	ldrb	r3, [r7, #19]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d001      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80038ae:	7cfb      	ldrb	r3, [r7, #19]
 80038b0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d028      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80038be:	4b31      	ldr	r3, [pc, #196]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038cc:	492d      	ldr	r1, [pc, #180]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038dc:	d106      	bne.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038de:	4b29      	ldr	r3, [pc, #164]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	4a28      	ldr	r2, [pc, #160]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80038e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038e8:	60d3      	str	r3, [r2, #12]
 80038ea:	e011      	b.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038f4:	d10c      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	3304      	adds	r3, #4
 80038fa:	2101      	movs	r1, #1
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 f843 	bl	8003988 <RCCEx_PLLSAI1_Config>
 8003902:	4603      	mov	r3, r0
 8003904:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003906:	7cfb      	ldrb	r3, [r7, #19]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d001      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800390c:	7cfb      	ldrb	r3, [r7, #19]
 800390e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d01c      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800391c:	4b19      	ldr	r3, [pc, #100]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800391e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003922:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392a:	4916      	ldr	r1, [pc, #88]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800392c:	4313      	orrs	r3, r2
 800392e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003936:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800393a:	d10c      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	3304      	adds	r3, #4
 8003940:	2102      	movs	r1, #2
 8003942:	4618      	mov	r0, r3
 8003944:	f000 f820 	bl	8003988 <RCCEx_PLLSAI1_Config>
 8003948:	4603      	mov	r3, r0
 800394a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800394c:	7cfb      	ldrb	r3, [r7, #19]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003952:	7cfb      	ldrb	r3, [r7, #19]
 8003954:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00a      	beq.n	8003978 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003962:	4b08      	ldr	r3, [pc, #32]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003964:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003968:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003970:	4904      	ldr	r1, [pc, #16]	@ (8003984 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003972:	4313      	orrs	r3, r2
 8003974:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003978:	7cbb      	ldrb	r3, [r7, #18]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3718      	adds	r7, #24
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	40021000 	.word	0x40021000

08003988 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003992:	2300      	movs	r3, #0
 8003994:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003996:	4b74      	ldr	r3, [pc, #464]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d018      	beq.n	80039d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80039a2:	4b71      	ldr	r3, [pc, #452]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	f003 0203 	and.w	r2, r3, #3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d10d      	bne.n	80039ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
       ||
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d009      	beq.n	80039ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80039ba:	4b6b      	ldr	r3, [pc, #428]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	091b      	lsrs	r3, r3, #4
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	1c5a      	adds	r2, r3, #1
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
       ||
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d047      	beq.n	8003a5e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	73fb      	strb	r3, [r7, #15]
 80039d2:	e044      	b.n	8003a5e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b03      	cmp	r3, #3
 80039da:	d018      	beq.n	8003a0e <RCCEx_PLLSAI1_Config+0x86>
 80039dc:	2b03      	cmp	r3, #3
 80039de:	d825      	bhi.n	8003a2c <RCCEx_PLLSAI1_Config+0xa4>
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d002      	beq.n	80039ea <RCCEx_PLLSAI1_Config+0x62>
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d009      	beq.n	80039fc <RCCEx_PLLSAI1_Config+0x74>
 80039e8:	e020      	b.n	8003a2c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039ea:	4b5f      	ldr	r3, [pc, #380]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0302 	and.w	r3, r3, #2
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d11d      	bne.n	8003a32 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039fa:	e01a      	b.n	8003a32 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039fc:	4b5a      	ldr	r3, [pc, #360]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d116      	bne.n	8003a36 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a0c:	e013      	b.n	8003a36 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a0e:	4b56      	ldr	r3, [pc, #344]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10f      	bne.n	8003a3a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a1a:	4b53      	ldr	r3, [pc, #332]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d109      	bne.n	8003a3a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a2a:	e006      	b.n	8003a3a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	73fb      	strb	r3, [r7, #15]
      break;
 8003a30:	e004      	b.n	8003a3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a32:	bf00      	nop
 8003a34:	e002      	b.n	8003a3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a36:	bf00      	nop
 8003a38:	e000      	b.n	8003a3c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003a3a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a3c:	7bfb      	ldrb	r3, [r7, #15]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10d      	bne.n	8003a5e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a42:	4b49      	ldr	r3, [pc, #292]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a44:	68db      	ldr	r3, [r3, #12]
 8003a46:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6819      	ldr	r1, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	430b      	orrs	r3, r1
 8003a58:	4943      	ldr	r1, [pc, #268]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d17c      	bne.n	8003b5e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003a64:	4b40      	ldr	r3, [pc, #256]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a3f      	ldr	r2, [pc, #252]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a6a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003a6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a70:	f7fe fc02 	bl	8002278 <HAL_GetTick>
 8003a74:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a76:	e009      	b.n	8003a8c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003a78:	f7fe fbfe 	bl	8002278 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d902      	bls.n	8003a8c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	73fb      	strb	r3, [r7, #15]
        break;
 8003a8a:	e005      	b.n	8003a98 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003a8c:	4b36      	ldr	r3, [pc, #216]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1ef      	bne.n	8003a78 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a98:	7bfb      	ldrb	r3, [r7, #15]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d15f      	bne.n	8003b5e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d110      	bne.n	8003ac6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003aa4:	4b30      	ldr	r3, [pc, #192]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003aa6:	691b      	ldr	r3, [r3, #16]
 8003aa8:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003aac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	6892      	ldr	r2, [r2, #8]
 8003ab4:	0211      	lsls	r1, r2, #8
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	68d2      	ldr	r2, [r2, #12]
 8003aba:	06d2      	lsls	r2, r2, #27
 8003abc:	430a      	orrs	r2, r1
 8003abe:	492a      	ldr	r1, [pc, #168]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	610b      	str	r3, [r1, #16]
 8003ac4:	e027      	b.n	8003b16 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d112      	bne.n	8003af2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003acc:	4b26      	ldr	r3, [pc, #152]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ace:	691b      	ldr	r3, [r3, #16]
 8003ad0:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003ad4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ad8:	687a      	ldr	r2, [r7, #4]
 8003ada:	6892      	ldr	r2, [r2, #8]
 8003adc:	0211      	lsls	r1, r2, #8
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6912      	ldr	r2, [r2, #16]
 8003ae2:	0852      	lsrs	r2, r2, #1
 8003ae4:	3a01      	subs	r2, #1
 8003ae6:	0552      	lsls	r2, r2, #21
 8003ae8:	430a      	orrs	r2, r1
 8003aea:	491f      	ldr	r1, [pc, #124]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	610b      	str	r3, [r1, #16]
 8003af0:	e011      	b.n	8003b16 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003af2:	4b1d      	ldr	r3, [pc, #116]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003afa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	6892      	ldr	r2, [r2, #8]
 8003b02:	0211      	lsls	r1, r2, #8
 8003b04:	687a      	ldr	r2, [r7, #4]
 8003b06:	6952      	ldr	r2, [r2, #20]
 8003b08:	0852      	lsrs	r2, r2, #1
 8003b0a:	3a01      	subs	r2, #1
 8003b0c:	0652      	lsls	r2, r2, #25
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	4915      	ldr	r1, [pc, #84]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b12:	4313      	orrs	r3, r2
 8003b14:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003b16:	4b14      	ldr	r3, [pc, #80]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a13      	ldr	r2, [pc, #76]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b1c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003b20:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b22:	f7fe fba9 	bl	8002278 <HAL_GetTick>
 8003b26:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b28:	e009      	b.n	8003b3e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b2a:	f7fe fba5 	bl	8002278 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	68bb      	ldr	r3, [r7, #8]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d902      	bls.n	8003b3e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	73fb      	strb	r3, [r7, #15]
          break;
 8003b3c:	e005      	b.n	8003b4a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d0ef      	beq.n	8003b2a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003b4a:	7bfb      	ldrb	r3, [r7, #15]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d106      	bne.n	8003b5e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003b50:	4b05      	ldr	r3, [pc, #20]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b52:	691a      	ldr	r2, [r3, #16]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	4903      	ldr	r1, [pc, #12]	@ (8003b68 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}
 8003b68:	40021000 	.word	0x40021000

08003b6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d101      	bne.n	8003b7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e095      	b.n	8003caa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d108      	bne.n	8003b98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b8e:	d009      	beq.n	8003ba4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	61da      	str	r2, [r3, #28]
 8003b96:	e005      	b.n	8003ba4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d106      	bne.n	8003bc4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f7fe f8f8 	bl	8001db4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bda:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003be4:	d902      	bls.n	8003bec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003be6:	2300      	movs	r3, #0
 8003be8:	60fb      	str	r3, [r7, #12]
 8003bea:	e002      	b.n	8003bf2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003bec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003bf0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003bfa:	d007      	beq.n	8003c0c <HAL_SPI_Init+0xa0>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c04:	d002      	beq.n	8003c0c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c1c:	431a      	orrs	r2, r3
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	691b      	ldr	r3, [r3, #16]
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	431a      	orrs	r2, r3
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	431a      	orrs	r2, r3
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	699b      	ldr	r3, [r3, #24]
 8003c36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c3a:	431a      	orrs	r2, r3
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c44:	431a      	orrs	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c4e:	ea42 0103 	orr.w	r1, r2, r3
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c56:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	430a      	orrs	r2, r1
 8003c60:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	0c1b      	lsrs	r3, r3, #16
 8003c68:	f003 0204 	and.w	r2, r3, #4
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c70:	f003 0310 	and.w	r3, r3, #16
 8003c74:	431a      	orrs	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c7a:	f003 0308 	and.w	r3, r3, #8
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	68db      	ldr	r3, [r3, #12]
 8003c84:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003c88:	ea42 0103 	orr.w	r1, r2, r3
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	430a      	orrs	r2, r1
 8003c98:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b088      	sub	sp, #32
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	60f8      	str	r0, [r7, #12]
 8003cba:	60b9      	str	r1, [r7, #8]
 8003cbc:	603b      	str	r3, [r7, #0]
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cc2:	f7fe fad9 	bl	8002278 <HAL_GetTick>
 8003cc6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003cc8:	88fb      	ldrh	r3, [r7, #6]
 8003cca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d001      	beq.n	8003cdc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003cd8:	2302      	movs	r3, #2
 8003cda:	e15c      	b.n	8003f96 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d002      	beq.n	8003ce8 <HAL_SPI_Transmit+0x36>
 8003ce2:	88fb      	ldrh	r3, [r7, #6]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d101      	bne.n	8003cec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e154      	b.n	8003f96 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d101      	bne.n	8003cfa <HAL_SPI_Transmit+0x48>
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	e14d      	b.n	8003f96 <HAL_SPI_Transmit+0x2e4>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2203      	movs	r2, #3
 8003d06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	68ba      	ldr	r2, [r7, #8]
 8003d14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	88fa      	ldrh	r2, [r7, #6]
 8003d1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	88fa      	ldrh	r2, [r7, #6]
 8003d20:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2200      	movs	r2, #0
 8003d42:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d4c:	d10f      	bne.n	8003d6e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d5c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d6c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d78:	2b40      	cmp	r3, #64	@ 0x40
 8003d7a:	d007      	beq.n	8003d8c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d8a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	68db      	ldr	r3, [r3, #12]
 8003d90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003d94:	d952      	bls.n	8003e3c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <HAL_SPI_Transmit+0xf2>
 8003d9e:	8b7b      	ldrh	r3, [r7, #26]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d145      	bne.n	8003e30 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da8:	881a      	ldrh	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003db4:	1c9a      	adds	r2, r3, #2
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	3b01      	subs	r3, #1
 8003dc2:	b29a      	uxth	r2, r3
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003dc8:	e032      	b.n	8003e30 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d112      	bne.n	8003dfe <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ddc:	881a      	ldrh	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de8:	1c9a      	adds	r2, r3, #2
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003dfc:	e018      	b.n	8003e30 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003dfe:	f7fe fa3b 	bl	8002278 <HAL_GetTick>
 8003e02:	4602      	mov	r2, r0
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	1ad3      	subs	r3, r2, r3
 8003e08:	683a      	ldr	r2, [r7, #0]
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d803      	bhi.n	8003e16 <HAL_SPI_Transmit+0x164>
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e14:	d102      	bne.n	8003e1c <HAL_SPI_Transmit+0x16a>
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d109      	bne.n	8003e30 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e0b2      	b.n	8003f96 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e34:	b29b      	uxth	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1c7      	bne.n	8003dca <HAL_SPI_Transmit+0x118>
 8003e3a:	e083      	b.n	8003f44 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d002      	beq.n	8003e4a <HAL_SPI_Transmit+0x198>
 8003e44:	8b7b      	ldrh	r3, [r7, #26]
 8003e46:	2b01      	cmp	r3, #1
 8003e48:	d177      	bne.n	8003f3a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d912      	bls.n	8003e7a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e58:	881a      	ldrh	r2, [r3, #0]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e64:	1c9a      	adds	r2, r3, #2
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e6e:	b29b      	uxth	r3, r3
 8003e70:	3b02      	subs	r3, #2
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e78:	e05f      	b.n	8003f3a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	330c      	adds	r3, #12
 8003e84:	7812      	ldrb	r2, [r2, #0]
 8003e86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e8c:	1c5a      	adds	r2, r3, #1
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003ea0:	e04b      	b.n	8003f3a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d12b      	bne.n	8003f08 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d912      	bls.n	8003ee0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ebe:	881a      	ldrh	r2, [r3, #0]
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eca:	1c9a      	adds	r2, r3, #2
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	3b02      	subs	r3, #2
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ede:	e02c      	b.n	8003f3a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	330c      	adds	r3, #12
 8003eea:	7812      	ldrb	r2, [r2, #0]
 8003eec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef2:	1c5a      	adds	r2, r3, #1
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f06:	e018      	b.n	8003f3a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f08:	f7fe f9b6 	bl	8002278 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	69fb      	ldr	r3, [r7, #28]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d803      	bhi.n	8003f20 <HAL_SPI_Transmit+0x26e>
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f1e:	d102      	bne.n	8003f26 <HAL_SPI_Transmit+0x274>
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d109      	bne.n	8003f3a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e02d      	b.n	8003f96 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d1ae      	bne.n	8003ea2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f44:	69fa      	ldr	r2, [r7, #28]
 8003f46:	6839      	ldr	r1, [r7, #0]
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 fb65 	bl	8004618 <SPI_EndRxTxTransaction>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d002      	beq.n	8003f5a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2220      	movs	r2, #32
 8003f58:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10a      	bne.n	8003f78 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	617b      	str	r3, [r7, #20]
 8003f76:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e000      	b.n	8003f96 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003f94:	2300      	movs	r3, #0
  }
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3720      	adds	r7, #32
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b08a      	sub	sp, #40	@ 0x28
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	60f8      	str	r0, [r7, #12]
 8003fa6:	60b9      	str	r1, [r7, #8]
 8003fa8:	607a      	str	r2, [r7, #4]
 8003faa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003fac:	2301      	movs	r3, #1
 8003fae:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003fb0:	f7fe f962 	bl	8002278 <HAL_GetTick>
 8003fb4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003fbc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003fc4:	887b      	ldrh	r3, [r7, #2]
 8003fc6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003fc8:	887b      	ldrh	r3, [r7, #2]
 8003fca:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003fcc:	7ffb      	ldrb	r3, [r7, #31]
 8003fce:	2b01      	cmp	r3, #1
 8003fd0:	d00c      	beq.n	8003fec <HAL_SPI_TransmitReceive+0x4e>
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fd8:	d106      	bne.n	8003fe8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d102      	bne.n	8003fe8 <HAL_SPI_TransmitReceive+0x4a>
 8003fe2:	7ffb      	ldrb	r3, [r7, #31]
 8003fe4:	2b04      	cmp	r3, #4
 8003fe6:	d001      	beq.n	8003fec <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003fe8:	2302      	movs	r3, #2
 8003fea:	e1f3      	b.n	80043d4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d005      	beq.n	8003ffe <HAL_SPI_TransmitReceive+0x60>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d002      	beq.n	8003ffe <HAL_SPI_TransmitReceive+0x60>
 8003ff8:	887b      	ldrh	r3, [r7, #2]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d101      	bne.n	8004002 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003ffe:	2301      	movs	r3, #1
 8004000:	e1e8      	b.n	80043d4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004008:	2b01      	cmp	r3, #1
 800400a:	d101      	bne.n	8004010 <HAL_SPI_TransmitReceive+0x72>
 800400c:	2302      	movs	r3, #2
 800400e:	e1e1      	b.n	80043d4 <HAL_SPI_TransmitReceive+0x436>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b04      	cmp	r3, #4
 8004022:	d003      	beq.n	800402c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2205      	movs	r2, #5
 8004028:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	687a      	ldr	r2, [r7, #4]
 8004036:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	887a      	ldrh	r2, [r7, #2]
 800403c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	887a      	ldrh	r2, [r7, #2]
 8004044:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	887a      	ldrh	r2, [r7, #2]
 8004052:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	887a      	ldrh	r2, [r7, #2]
 8004058:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2200      	movs	r2, #0
 8004064:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	68db      	ldr	r3, [r3, #12]
 800406a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800406e:	d802      	bhi.n	8004076 <HAL_SPI_TransmitReceive+0xd8>
 8004070:	8abb      	ldrh	r3, [r7, #20]
 8004072:	2b01      	cmp	r3, #1
 8004074:	d908      	bls.n	8004088 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	685a      	ldr	r2, [r3, #4]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004084:	605a      	str	r2, [r3, #4]
 8004086:	e007      	b.n	8004098 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	685a      	ldr	r2, [r3, #4]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004096:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040a2:	2b40      	cmp	r3, #64	@ 0x40
 80040a4:	d007      	beq.n	80040b6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	68db      	ldr	r3, [r3, #12]
 80040ba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040be:	f240 8083 	bls.w	80041c8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d002      	beq.n	80040d0 <HAL_SPI_TransmitReceive+0x132>
 80040ca:	8afb      	ldrh	r3, [r7, #22]
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d16f      	bne.n	80041b0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d4:	881a      	ldrh	r2, [r3, #0]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e0:	1c9a      	adds	r2, r3, #2
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	3b01      	subs	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040f4:	e05c      	b.n	80041b0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	689b      	ldr	r3, [r3, #8]
 80040fc:	f003 0302 	and.w	r3, r3, #2
 8004100:	2b02      	cmp	r3, #2
 8004102:	d11b      	bne.n	800413c <HAL_SPI_TransmitReceive+0x19e>
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004108:	b29b      	uxth	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d016      	beq.n	800413c <HAL_SPI_TransmitReceive+0x19e>
 800410e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004110:	2b01      	cmp	r3, #1
 8004112:	d113      	bne.n	800413c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004118:	881a      	ldrh	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004124:	1c9a      	adds	r2, r3, #2
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800412e:	b29b      	uxth	r3, r3
 8004130:	3b01      	subs	r3, #1
 8004132:	b29a      	uxth	r2, r3
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004138:	2300      	movs	r3, #0
 800413a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b01      	cmp	r3, #1
 8004148:	d11c      	bne.n	8004184 <HAL_SPI_TransmitReceive+0x1e6>
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004150:	b29b      	uxth	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d016      	beq.n	8004184 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68da      	ldr	r2, [r3, #12]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004160:	b292      	uxth	r2, r2
 8004162:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004168:	1c9a      	adds	r2, r3, #2
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004174:	b29b      	uxth	r3, r3
 8004176:	3b01      	subs	r3, #1
 8004178:	b29a      	uxth	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004180:	2301      	movs	r3, #1
 8004182:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004184:	f7fe f878 	bl	8002278 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004190:	429a      	cmp	r2, r3
 8004192:	d80d      	bhi.n	80041b0 <HAL_SPI_TransmitReceive+0x212>
 8004194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004196:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800419a:	d009      	beq.n	80041b0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e111      	b.n	80043d4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d19d      	bne.n	80040f6 <HAL_SPI_TransmitReceive+0x158>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d197      	bne.n	80040f6 <HAL_SPI_TransmitReceive+0x158>
 80041c6:	e0e5      	b.n	8004394 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d003      	beq.n	80041d8 <HAL_SPI_TransmitReceive+0x23a>
 80041d0:	8afb      	ldrh	r3, [r7, #22]
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	f040 80d1 	bne.w	800437a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041dc:	b29b      	uxth	r3, r3
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d912      	bls.n	8004208 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e6:	881a      	ldrh	r2, [r3, #0]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f2:	1c9a      	adds	r2, r3, #2
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041fc:	b29b      	uxth	r3, r3
 80041fe:	3b02      	subs	r3, #2
 8004200:	b29a      	uxth	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004206:	e0b8      	b.n	800437a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	330c      	adds	r3, #12
 8004212:	7812      	ldrb	r2, [r2, #0]
 8004214:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421a:	1c5a      	adds	r2, r3, #1
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004224:	b29b      	uxth	r3, r3
 8004226:	3b01      	subs	r3, #1
 8004228:	b29a      	uxth	r2, r3
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800422e:	e0a4      	b.n	800437a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b02      	cmp	r3, #2
 800423c:	d134      	bne.n	80042a8 <HAL_SPI_TransmitReceive+0x30a>
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004242:	b29b      	uxth	r3, r3
 8004244:	2b00      	cmp	r3, #0
 8004246:	d02f      	beq.n	80042a8 <HAL_SPI_TransmitReceive+0x30a>
 8004248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424a:	2b01      	cmp	r3, #1
 800424c:	d12c      	bne.n	80042a8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004252:	b29b      	uxth	r3, r3
 8004254:	2b01      	cmp	r3, #1
 8004256:	d912      	bls.n	800427e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425c:	881a      	ldrh	r2, [r3, #0]
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004268:	1c9a      	adds	r2, r3, #2
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004272:	b29b      	uxth	r3, r3
 8004274:	3b02      	subs	r3, #2
 8004276:	b29a      	uxth	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800427c:	e012      	b.n	80042a4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	330c      	adds	r3, #12
 8004288:	7812      	ldrb	r2, [r2, #0]
 800428a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 0301 	and.w	r3, r3, #1
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d148      	bne.n	8004348 <HAL_SPI_TransmitReceive+0x3aa>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d042      	beq.n	8004348 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042c8:	b29b      	uxth	r3, r3
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d923      	bls.n	8004316 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68da      	ldr	r2, [r3, #12]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d8:	b292      	uxth	r2, r2
 80042da:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e0:	1c9a      	adds	r2, r3, #2
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	3b02      	subs	r3, #2
 80042f0:	b29a      	uxth	r2, r3
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042fe:	b29b      	uxth	r3, r3
 8004300:	2b01      	cmp	r3, #1
 8004302:	d81f      	bhi.n	8004344 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004312:	605a      	str	r2, [r3, #4]
 8004314:	e016      	b.n	8004344 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f103 020c 	add.w	r2, r3, #12
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004322:	7812      	ldrb	r2, [r2, #0]
 8004324:	b2d2      	uxtb	r2, r2
 8004326:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432c:	1c5a      	adds	r2, r3, #1
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004338:	b29b      	uxth	r3, r3
 800433a:	3b01      	subs	r3, #1
 800433c:	b29a      	uxth	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004344:	2301      	movs	r3, #1
 8004346:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004348:	f7fd ff96 	bl	8002278 <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	6a3b      	ldr	r3, [r7, #32]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004354:	429a      	cmp	r2, r3
 8004356:	d803      	bhi.n	8004360 <HAL_SPI_TransmitReceive+0x3c2>
 8004358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800435a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800435e:	d102      	bne.n	8004366 <HAL_SPI_TransmitReceive+0x3c8>
 8004360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004362:	2b00      	cmp	r3, #0
 8004364:	d109      	bne.n	800437a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e02c      	b.n	80043d4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800437e:	b29b      	uxth	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	f47f af55 	bne.w	8004230 <HAL_SPI_TransmitReceive+0x292>
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800438c:	b29b      	uxth	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	f47f af4e 	bne.w	8004230 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004394:	6a3a      	ldr	r2, [r7, #32]
 8004396:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 f93d 	bl	8004618 <SPI_EndRxTxTransaction>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d008      	beq.n	80043b6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2220      	movs	r2, #32
 80043a8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e00e      	b.n	80043d4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2200      	movs	r2, #0
 80043c2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e000      	b.n	80043d4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80043d2:	2300      	movs	r3, #0
  }
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3728      	adds	r7, #40	@ 0x28
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b088      	sub	sp, #32
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	603b      	str	r3, [r7, #0]
 80043e8:	4613      	mov	r3, r2
 80043ea:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043ec:	f7fd ff44 	bl	8002278 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f4:	1a9b      	subs	r3, r3, r2
 80043f6:	683a      	ldr	r2, [r7, #0]
 80043f8:	4413      	add	r3, r2
 80043fa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043fc:	f7fd ff3c 	bl	8002278 <HAL_GetTick>
 8004400:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004402:	4b39      	ldr	r3, [pc, #228]	@ (80044e8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	015b      	lsls	r3, r3, #5
 8004408:	0d1b      	lsrs	r3, r3, #20
 800440a:	69fa      	ldr	r2, [r7, #28]
 800440c:	fb02 f303 	mul.w	r3, r2, r3
 8004410:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004412:	e054      	b.n	80044be <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800441a:	d050      	beq.n	80044be <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800441c:	f7fd ff2c 	bl	8002278 <HAL_GetTick>
 8004420:	4602      	mov	r2, r0
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	69fa      	ldr	r2, [r7, #28]
 8004428:	429a      	cmp	r2, r3
 800442a:	d902      	bls.n	8004432 <SPI_WaitFlagStateUntilTimeout+0x56>
 800442c:	69fb      	ldr	r3, [r7, #28]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d13d      	bne.n	80044ae <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004440:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800444a:	d111      	bne.n	8004470 <SPI_WaitFlagStateUntilTimeout+0x94>
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004454:	d004      	beq.n	8004460 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	689b      	ldr	r3, [r3, #8]
 800445a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800445e:	d107      	bne.n	8004470 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681a      	ldr	r2, [r3, #0]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800446e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004474:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004478:	d10f      	bne.n	800449a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004488:	601a      	str	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004498:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e017      	b.n	80044de <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d101      	bne.n	80044b8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80044b4:	2300      	movs	r3, #0
 80044b6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	3b01      	subs	r3, #1
 80044bc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	689a      	ldr	r2, [r3, #8]
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	4013      	ands	r3, r2
 80044c8:	68ba      	ldr	r2, [r7, #8]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	bf0c      	ite	eq
 80044ce:	2301      	moveq	r3, #1
 80044d0:	2300      	movne	r3, #0
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	461a      	mov	r2, r3
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d19b      	bne.n	8004414 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3720      	adds	r7, #32
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	2000000c 	.word	0x2000000c

080044ec <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b08a      	sub	sp, #40	@ 0x28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
 80044f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80044fa:	2300      	movs	r3, #0
 80044fc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80044fe:	f7fd febb 	bl	8002278 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004506:	1a9b      	subs	r3, r3, r2
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	4413      	add	r3, r2
 800450c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800450e:	f7fd feb3 	bl	8002278 <HAL_GetTick>
 8004512:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	330c      	adds	r3, #12
 800451a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800451c:	4b3d      	ldr	r3, [pc, #244]	@ (8004614 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	4613      	mov	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	00da      	lsls	r2, r3, #3
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	0d1b      	lsrs	r3, r3, #20
 800452c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800452e:	fb02 f303 	mul.w	r3, r2, r3
 8004532:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004534:	e060      	b.n	80045f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004536:	68bb      	ldr	r3, [r7, #8]
 8004538:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800453c:	d107      	bne.n	800454e <SPI_WaitFifoStateUntilTimeout+0x62>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d104      	bne.n	800454e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	b2db      	uxtb	r3, r3
 800454a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800454c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004554:	d050      	beq.n	80045f8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004556:	f7fd fe8f 	bl	8002278 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	6a3b      	ldr	r3, [r7, #32]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004562:	429a      	cmp	r2, r3
 8004564:	d902      	bls.n	800456c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	2b00      	cmp	r3, #0
 800456a:	d13d      	bne.n	80045e8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	685a      	ldr	r2, [r3, #4]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800457a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004584:	d111      	bne.n	80045aa <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800458e:	d004      	beq.n	800459a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004598:	d107      	bne.n	80045aa <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045a8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80045b2:	d10f      	bne.n	80045d4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045c2:	601a      	str	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80045d2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e010      	b.n	800460a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d101      	bne.n	80045f2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80045ee:	2300      	movs	r3, #0
 80045f0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	3b01      	subs	r3, #1
 80045f6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689a      	ldr	r2, [r3, #8]
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	4013      	ands	r3, r2
 8004602:	687a      	ldr	r2, [r7, #4]
 8004604:	429a      	cmp	r2, r3
 8004606:	d196      	bne.n	8004536 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3728      	adds	r7, #40	@ 0x28
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	2000000c 	.word	0x2000000c

08004618 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af02      	add	r7, sp, #8
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	9300      	str	r3, [sp, #0]
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	2200      	movs	r2, #0
 800462c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004630:	68f8      	ldr	r0, [r7, #12]
 8004632:	f7ff ff5b 	bl	80044ec <SPI_WaitFifoStateUntilTimeout>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d007      	beq.n	800464c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004640:	f043 0220 	orr.w	r2, r3, #32
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e027      	b.n	800469c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	2200      	movs	r2, #0
 8004654:	2180      	movs	r1, #128	@ 0x80
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f7ff fec0 	bl	80043dc <SPI_WaitFlagStateUntilTimeout>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d007      	beq.n	8004672 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004666:	f043 0220 	orr.w	r2, r3, #32
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e014      	b.n	800469c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	9300      	str	r3, [sp, #0]
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2200      	movs	r2, #0
 800467a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f7ff ff34 	bl	80044ec <SPI_WaitFifoStateUntilTimeout>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d007      	beq.n	800469a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800468e:	f043 0220 	orr.w	r2, r3, #32
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e000      	b.n	800469c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800469a:	2300      	movs	r3, #0
}
 800469c:	4618      	mov	r0, r3
 800469e:	3710      	adds	r7, #16
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d101      	bne.n	80046b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e049      	b.n	800474a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d106      	bne.n	80046d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f7fd fbb4 	bl	8001e38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2202      	movs	r2, #2
 80046d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3304      	adds	r3, #4
 80046e0:	4619      	mov	r1, r3
 80046e2:	4610      	mov	r0, r2
 80046e4:	f000 fa82 	bl	8004bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2201      	movs	r2, #1
 8004724:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2201      	movs	r2, #1
 800472c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3708      	adds	r7, #8
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
	...

08004754 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004754:	b480      	push	{r7}
 8004756:	b085      	sub	sp, #20
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b01      	cmp	r3, #1
 8004766:	d001      	beq.n	800476c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e03b      	b.n	80047e4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2202      	movs	r2, #2
 8004770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68da      	ldr	r2, [r3, #12]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f042 0201 	orr.w	r2, r2, #1
 8004782:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a19      	ldr	r2, [pc, #100]	@ (80047f0 <HAL_TIM_Base_Start_IT+0x9c>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d009      	beq.n	80047a2 <HAL_TIM_Base_Start_IT+0x4e>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004796:	d004      	beq.n	80047a2 <HAL_TIM_Base_Start_IT+0x4e>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a15      	ldr	r2, [pc, #84]	@ (80047f4 <HAL_TIM_Base_Start_IT+0xa0>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d115      	bne.n	80047ce <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	689a      	ldr	r2, [r3, #8]
 80047a8:	4b13      	ldr	r3, [pc, #76]	@ (80047f8 <HAL_TIM_Base_Start_IT+0xa4>)
 80047aa:	4013      	ands	r3, r2
 80047ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2b06      	cmp	r3, #6
 80047b2:	d015      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x8c>
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047ba:	d011      	beq.n	80047e0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f042 0201 	orr.w	r2, r2, #1
 80047ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047cc:	e008      	b.n	80047e0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	681a      	ldr	r2, [r3, #0]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f042 0201 	orr.w	r2, r2, #1
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	e000      	b.n	80047e2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3714      	adds	r7, #20
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr
 80047f0:	40012c00 	.word	0x40012c00
 80047f4:	40014000 	.word	0x40014000
 80047f8:	00010007 	.word	0x00010007

080047fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	f003 0302 	and.w	r3, r3, #2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d020      	beq.n	8004860 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d01b      	beq.n	8004860 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f06f 0202 	mvn.w	r2, #2
 8004830:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2201      	movs	r2, #1
 8004836:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	f003 0303 	and.w	r3, r3, #3
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f9b2 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 800484c:	e005      	b.n	800485a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 f9a4 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f000 f9b5 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2200      	movs	r2, #0
 800485e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	f003 0304 	and.w	r3, r3, #4
 8004866:	2b00      	cmp	r3, #0
 8004868:	d020      	beq.n	80048ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f003 0304 	and.w	r3, r3, #4
 8004870:	2b00      	cmp	r3, #0
 8004872:	d01b      	beq.n	80048ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f06f 0204 	mvn.w	r2, #4
 800487c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2202      	movs	r2, #2
 8004882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 f98c 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 8004898:	e005      	b.n	80048a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 f97e 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 f98f 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f003 0308 	and.w	r3, r3, #8
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d020      	beq.n	80048f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f003 0308 	and.w	r3, r3, #8
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d01b      	beq.n	80048f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f06f 0208 	mvn.w	r2, #8
 80048c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2204      	movs	r2, #4
 80048ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	f003 0303 	and.w	r3, r3, #3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 f966 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 80048e4:	e005      	b.n	80048f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f958 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 f969 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	f003 0310 	and.w	r3, r3, #16
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d020      	beq.n	8004944 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f003 0310 	and.w	r3, r3, #16
 8004908:	2b00      	cmp	r3, #0
 800490a:	d01b      	beq.n	8004944 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f06f 0210 	mvn.w	r2, #16
 8004914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2208      	movs	r2, #8
 800491a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	69db      	ldr	r3, [r3, #28]
 8004922:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f000 f940 	bl	8004bb0 <HAL_TIM_IC_CaptureCallback>
 8004930:	e005      	b.n	800493e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 f932 	bl	8004b9c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f943 	bl	8004bc4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b00      	cmp	r3, #0
 800494c:	d00c      	beq.n	8004968 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	f003 0301 	and.w	r3, r3, #1
 8004954:	2b00      	cmp	r3, #0
 8004956:	d007      	beq.n	8004968 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f06f 0201 	mvn.w	r2, #1
 8004960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004962:	6878      	ldr	r0, [r7, #4]
 8004964:	f7fd f8ca 	bl	8001afc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800496e:	2b00      	cmp	r3, #0
 8004970:	d104      	bne.n	800497c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00c      	beq.n	8004996 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004982:	2b00      	cmp	r3, #0
 8004984:	d007      	beq.n	8004996 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800498e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f000 faa5 	bl	8004ee0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00c      	beq.n	80049ba <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d007      	beq.n	80049ba <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80049b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f000 fa9d 	bl	8004ef4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d00c      	beq.n	80049de <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d007      	beq.n	80049de <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80049d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f8fd 	bl	8004bd8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	f003 0320 	and.w	r3, r3, #32
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d00c      	beq.n	8004a02 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d007      	beq.n	8004a02 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f06f 0220 	mvn.w	r2, #32
 80049fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f000 fa65 	bl	8004ecc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a02:	bf00      	nop
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b084      	sub	sp, #16
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
 8004a12:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a14:	2300      	movs	r3, #0
 8004a16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_TIM_ConfigClockSource+0x1c>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e0b6      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x18a>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2202      	movs	r2, #2
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a44:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a48:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a50:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a62:	d03e      	beq.n	8004ae2 <HAL_TIM_ConfigClockSource+0xd8>
 8004a64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a68:	f200 8087 	bhi.w	8004b7a <HAL_TIM_ConfigClockSource+0x170>
 8004a6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a70:	f000 8086 	beq.w	8004b80 <HAL_TIM_ConfigClockSource+0x176>
 8004a74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a78:	d87f      	bhi.n	8004b7a <HAL_TIM_ConfigClockSource+0x170>
 8004a7a:	2b70      	cmp	r3, #112	@ 0x70
 8004a7c:	d01a      	beq.n	8004ab4 <HAL_TIM_ConfigClockSource+0xaa>
 8004a7e:	2b70      	cmp	r3, #112	@ 0x70
 8004a80:	d87b      	bhi.n	8004b7a <HAL_TIM_ConfigClockSource+0x170>
 8004a82:	2b60      	cmp	r3, #96	@ 0x60
 8004a84:	d050      	beq.n	8004b28 <HAL_TIM_ConfigClockSource+0x11e>
 8004a86:	2b60      	cmp	r3, #96	@ 0x60
 8004a88:	d877      	bhi.n	8004b7a <HAL_TIM_ConfigClockSource+0x170>
 8004a8a:	2b50      	cmp	r3, #80	@ 0x50
 8004a8c:	d03c      	beq.n	8004b08 <HAL_TIM_ConfigClockSource+0xfe>
 8004a8e:	2b50      	cmp	r3, #80	@ 0x50
 8004a90:	d873      	bhi.n	8004b7a <HAL_TIM_ConfigClockSource+0x170>
 8004a92:	2b40      	cmp	r3, #64	@ 0x40
 8004a94:	d058      	beq.n	8004b48 <HAL_TIM_ConfigClockSource+0x13e>
 8004a96:	2b40      	cmp	r3, #64	@ 0x40
 8004a98:	d86f      	bhi.n	8004b7a <HAL_TIM_ConfigClockSource+0x170>
 8004a9a:	2b30      	cmp	r3, #48	@ 0x30
 8004a9c:	d064      	beq.n	8004b68 <HAL_TIM_ConfigClockSource+0x15e>
 8004a9e:	2b30      	cmp	r3, #48	@ 0x30
 8004aa0:	d86b      	bhi.n	8004b7a <HAL_TIM_ConfigClockSource+0x170>
 8004aa2:	2b20      	cmp	r3, #32
 8004aa4:	d060      	beq.n	8004b68 <HAL_TIM_ConfigClockSource+0x15e>
 8004aa6:	2b20      	cmp	r3, #32
 8004aa8:	d867      	bhi.n	8004b7a <HAL_TIM_ConfigClockSource+0x170>
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d05c      	beq.n	8004b68 <HAL_TIM_ConfigClockSource+0x15e>
 8004aae:	2b10      	cmp	r3, #16
 8004ab0:	d05a      	beq.n	8004b68 <HAL_TIM_ConfigClockSource+0x15e>
 8004ab2:	e062      	b.n	8004b7a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ac4:	f000 f97c 	bl	8004dc0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ad6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	609a      	str	r2, [r3, #8]
      break;
 8004ae0:	e04f      	b.n	8004b82 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004af2:	f000 f965 	bl	8004dc0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	689a      	ldr	r2, [r3, #8]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b04:	609a      	str	r2, [r3, #8]
      break;
 8004b06:	e03c      	b.n	8004b82 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b14:	461a      	mov	r2, r3
 8004b16:	f000 f8d9 	bl	8004ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2150      	movs	r1, #80	@ 0x50
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 f932 	bl	8004d8a <TIM_ITRx_SetConfig>
      break;
 8004b26:	e02c      	b.n	8004b82 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b34:	461a      	mov	r2, r3
 8004b36:	f000 f8f8 	bl	8004d2a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2160      	movs	r1, #96	@ 0x60
 8004b40:	4618      	mov	r0, r3
 8004b42:	f000 f922 	bl	8004d8a <TIM_ITRx_SetConfig>
      break;
 8004b46:	e01c      	b.n	8004b82 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b54:	461a      	mov	r2, r3
 8004b56:	f000 f8b9 	bl	8004ccc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	2140      	movs	r1, #64	@ 0x40
 8004b60:	4618      	mov	r0, r3
 8004b62:	f000 f912 	bl	8004d8a <TIM_ITRx_SetConfig>
      break;
 8004b66:	e00c      	b.n	8004b82 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4619      	mov	r1, r3
 8004b72:	4610      	mov	r0, r2
 8004b74:	f000 f909 	bl	8004d8a <TIM_ITRx_SetConfig>
      break;
 8004b78:	e003      	b.n	8004b82 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	73fb      	strb	r3, [r7, #15]
      break;
 8004b7e:	e000      	b.n	8004b82 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004b80:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2201      	movs	r2, #1
 8004b86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bcc:	bf00      	nop
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a30      	ldr	r2, [pc, #192]	@ (8004cc0 <TIM_Base_SetConfig+0xd4>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d003      	beq.n	8004c0c <TIM_Base_SetConfig+0x20>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c0a:	d108      	bne.n	8004c1e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a27      	ldr	r2, [pc, #156]	@ (8004cc0 <TIM_Base_SetConfig+0xd4>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d00b      	beq.n	8004c3e <TIM_Base_SetConfig+0x52>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c2c:	d007      	beq.n	8004c3e <TIM_Base_SetConfig+0x52>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a24      	ldr	r2, [pc, #144]	@ (8004cc4 <TIM_Base_SetConfig+0xd8>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d003      	beq.n	8004c3e <TIM_Base_SetConfig+0x52>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a23      	ldr	r2, [pc, #140]	@ (8004cc8 <TIM_Base_SetConfig+0xdc>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d108      	bne.n	8004c50 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a12      	ldr	r2, [pc, #72]	@ (8004cc0 <TIM_Base_SetConfig+0xd4>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d007      	beq.n	8004c8c <TIM_Base_SetConfig+0xa0>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a11      	ldr	r2, [pc, #68]	@ (8004cc4 <TIM_Base_SetConfig+0xd8>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d003      	beq.n	8004c8c <TIM_Base_SetConfig+0xa0>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a10      	ldr	r2, [pc, #64]	@ (8004cc8 <TIM_Base_SetConfig+0xdc>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d103      	bne.n	8004c94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	691a      	ldr	r2, [r3, #16]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	691b      	ldr	r3, [r3, #16]
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b01      	cmp	r3, #1
 8004ca4:	d105      	bne.n	8004cb2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	f023 0201 	bic.w	r2, r3, #1
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	611a      	str	r2, [r3, #16]
  }
}
 8004cb2:	bf00      	nop
 8004cb4:	3714      	adds	r7, #20
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	40012c00 	.word	0x40012c00
 8004cc4:	40014000 	.word	0x40014000
 8004cc8:	40014400 	.word	0x40014400

08004ccc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b087      	sub	sp, #28
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	f023 0201 	bic.w	r2, r3, #1
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	011b      	lsls	r3, r3, #4
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	f023 030a 	bic.w	r3, r3, #10
 8004d08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d0a:	697a      	ldr	r2, [r7, #20]
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	693a      	ldr	r2, [r7, #16]
 8004d16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	697a      	ldr	r2, [r7, #20]
 8004d1c:	621a      	str	r2, [r3, #32]
}
 8004d1e:	bf00      	nop
 8004d20:	371c      	adds	r7, #28
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b087      	sub	sp, #28
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	60f8      	str	r0, [r7, #12]
 8004d32:	60b9      	str	r1, [r7, #8]
 8004d34:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	f023 0210 	bic.w	r2, r3, #16
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	031b      	lsls	r3, r3, #12
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	621a      	str	r2, [r3, #32]
}
 8004d7e:	bf00      	nop
 8004d80:	371c      	adds	r7, #28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b085      	sub	sp, #20
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004da0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004da2:	683a      	ldr	r2, [r7, #0]
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	f043 0307 	orr.w	r3, r3, #7
 8004dac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68fa      	ldr	r2, [r7, #12]
 8004db2:	609a      	str	r2, [r3, #8]
}
 8004db4:	bf00      	nop
 8004db6:	3714      	adds	r7, #20
 8004db8:	46bd      	mov	sp, r7
 8004dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbe:	4770      	bx	lr

08004dc0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b087      	sub	sp, #28
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	60f8      	str	r0, [r7, #12]
 8004dc8:	60b9      	str	r1, [r7, #8]
 8004dca:	607a      	str	r2, [r7, #4]
 8004dcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dda:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	021a      	lsls	r2, r3, #8
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	431a      	orrs	r2, r3
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	4313      	orrs	r3, r2
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	609a      	str	r2, [r3, #8]
}
 8004df4:	bf00      	nop
 8004df6:	371c      	adds	r7, #28
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b085      	sub	sp, #20
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e10:	2b01      	cmp	r3, #1
 8004e12:	d101      	bne.n	8004e18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e14:	2302      	movs	r3, #2
 8004e16:	e04f      	b.n	8004eb8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2202      	movs	r2, #2
 8004e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a21      	ldr	r2, [pc, #132]	@ (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d108      	bne.n	8004e54 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004e48:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	4313      	orrs	r3, r2
 8004e52:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68fa      	ldr	r2, [r7, #12]
 8004e6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a14      	ldr	r2, [pc, #80]	@ (8004ec4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d009      	beq.n	8004e8c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e80:	d004      	beq.n	8004e8c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a10      	ldr	r2, [pc, #64]	@ (8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d10c      	bne.n	8004ea6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e92:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	68ba      	ldr	r2, [r7, #8]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	68ba      	ldr	r2, [r7, #8]
 8004ea4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3714      	adds	r7, #20
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr
 8004ec4:	40012c00 	.word	0x40012c00
 8004ec8:	40014000 	.word	0x40014000

08004ecc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr

08004ee0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004ee8:	bf00      	nop
 8004eea:	370c      	adds	r7, #12
 8004eec:	46bd      	mov	sp, r7
 8004eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef2:	4770      	bx	lr

08004ef4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b083      	sub	sp, #12
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004efc:	bf00      	nop
 8004efe:	370c      	adds	r7, #12
 8004f00:	46bd      	mov	sp, r7
 8004f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f06:	4770      	bx	lr

08004f08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d101      	bne.n	8004f1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e040      	b.n	8004f9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d106      	bne.n	8004f30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fc ffa8 	bl	8001e80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2224      	movs	r2, #36	@ 0x24
 8004f34:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0201 	bic.w	r2, r2, #1
 8004f44:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d002      	beq.n	8004f54 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fade 	bl	8005510 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 f8af 	bl	80050b8 <UART_SetConfig>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d101      	bne.n	8004f64 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e01b      	b.n	8004f9c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689a      	ldr	r2, [r3, #8]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f042 0201 	orr.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fb5d 	bl	8005654 <UART_CheckIdleState>
 8004f9a:	4603      	mov	r3, r0
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3708      	adds	r7, #8
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}

08004fa4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b08a      	sub	sp, #40	@ 0x28
 8004fa8:	af02      	add	r7, sp, #8
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	603b      	str	r3, [r7, #0]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004fb8:	2b20      	cmp	r3, #32
 8004fba:	d177      	bne.n	80050ac <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <HAL_UART_Transmit+0x24>
 8004fc2:	88fb      	ldrh	r3, [r7, #6]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d101      	bne.n	8004fcc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e070      	b.n	80050ae <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2221      	movs	r2, #33	@ 0x21
 8004fd8:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fda:	f7fd f94d 	bl	8002278 <HAL_GetTick>
 8004fde:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	88fa      	ldrh	r2, [r7, #6]
 8004fe4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	88fa      	ldrh	r2, [r7, #6]
 8004fec:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ff8:	d108      	bne.n	800500c <HAL_UART_Transmit+0x68>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	691b      	ldr	r3, [r3, #16]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d104      	bne.n	800500c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005002:	2300      	movs	r3, #0
 8005004:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	61bb      	str	r3, [r7, #24]
 800500a:	e003      	b.n	8005014 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005010:	2300      	movs	r3, #0
 8005012:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005014:	e02f      	b.n	8005076 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	9300      	str	r3, [sp, #0]
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	2200      	movs	r2, #0
 800501e:	2180      	movs	r1, #128	@ 0x80
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f000 fbbf 	bl	80057a4 <UART_WaitOnFlagUntilTimeout>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d004      	beq.n	8005036 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2220      	movs	r2, #32
 8005030:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e03b      	b.n	80050ae <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10b      	bne.n	8005054 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	881a      	ldrh	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005048:	b292      	uxth	r2, r2
 800504a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	3302      	adds	r3, #2
 8005050:	61bb      	str	r3, [r7, #24]
 8005052:	e007      	b.n	8005064 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	781a      	ldrb	r2, [r3, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	3301      	adds	r3, #1
 8005062:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800506a:	b29b      	uxth	r3, r3
 800506c:	3b01      	subs	r3, #1
 800506e:	b29a      	uxth	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800507c:	b29b      	uxth	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1c9      	bne.n	8005016 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	9300      	str	r3, [sp, #0]
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2200      	movs	r2, #0
 800508a:	2140      	movs	r1, #64	@ 0x40
 800508c:	68f8      	ldr	r0, [r7, #12]
 800508e:	f000 fb89 	bl	80057a4 <UART_WaitOnFlagUntilTimeout>
 8005092:	4603      	mov	r3, r0
 8005094:	2b00      	cmp	r3, #0
 8005096:	d004      	beq.n	80050a2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	2220      	movs	r2, #32
 800509c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e005      	b.n	80050ae <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2220      	movs	r2, #32
 80050a6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80050a8:	2300      	movs	r3, #0
 80050aa:	e000      	b.n	80050ae <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80050ac:	2302      	movs	r3, #2
  }
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3720      	adds	r7, #32
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
	...

080050b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050bc:	b08a      	sub	sp, #40	@ 0x28
 80050be:	af00      	add	r7, sp, #0
 80050c0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050c2:	2300      	movs	r3, #0
 80050c4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	689a      	ldr	r2, [r3, #8]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	691b      	ldr	r3, [r3, #16]
 80050d0:	431a      	orrs	r2, r3
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	431a      	orrs	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	69db      	ldr	r3, [r3, #28]
 80050dc:	4313      	orrs	r3, r2
 80050de:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	4bb4      	ldr	r3, [pc, #720]	@ (80053b8 <UART_SetConfig+0x300>)
 80050e8:	4013      	ands	r3, r2
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	6812      	ldr	r2, [r2, #0]
 80050ee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80050f0:	430b      	orrs	r3, r1
 80050f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	430a      	orrs	r2, r1
 8005108:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	699b      	ldr	r3, [r3, #24]
 800510e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4aa9      	ldr	r2, [pc, #676]	@ (80053bc <UART_SetConfig+0x304>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d004      	beq.n	8005124 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6a1b      	ldr	r3, [r3, #32]
 800511e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005120:	4313      	orrs	r3, r2
 8005122:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689b      	ldr	r3, [r3, #8]
 800512a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005134:	430a      	orrs	r2, r1
 8005136:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4aa0      	ldr	r2, [pc, #640]	@ (80053c0 <UART_SetConfig+0x308>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d126      	bne.n	8005190 <UART_SetConfig+0xd8>
 8005142:	4ba0      	ldr	r3, [pc, #640]	@ (80053c4 <UART_SetConfig+0x30c>)
 8005144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005148:	f003 0303 	and.w	r3, r3, #3
 800514c:	2b03      	cmp	r3, #3
 800514e:	d81b      	bhi.n	8005188 <UART_SetConfig+0xd0>
 8005150:	a201      	add	r2, pc, #4	@ (adr r2, 8005158 <UART_SetConfig+0xa0>)
 8005152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005156:	bf00      	nop
 8005158:	08005169 	.word	0x08005169
 800515c:	08005179 	.word	0x08005179
 8005160:	08005171 	.word	0x08005171
 8005164:	08005181 	.word	0x08005181
 8005168:	2301      	movs	r3, #1
 800516a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800516e:	e080      	b.n	8005272 <UART_SetConfig+0x1ba>
 8005170:	2302      	movs	r3, #2
 8005172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005176:	e07c      	b.n	8005272 <UART_SetConfig+0x1ba>
 8005178:	2304      	movs	r3, #4
 800517a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800517e:	e078      	b.n	8005272 <UART_SetConfig+0x1ba>
 8005180:	2308      	movs	r3, #8
 8005182:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005186:	e074      	b.n	8005272 <UART_SetConfig+0x1ba>
 8005188:	2310      	movs	r3, #16
 800518a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518e:	e070      	b.n	8005272 <UART_SetConfig+0x1ba>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a8c      	ldr	r2, [pc, #560]	@ (80053c8 <UART_SetConfig+0x310>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d138      	bne.n	800520c <UART_SetConfig+0x154>
 800519a:	4b8a      	ldr	r3, [pc, #552]	@ (80053c4 <UART_SetConfig+0x30c>)
 800519c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a0:	f003 030c 	and.w	r3, r3, #12
 80051a4:	2b0c      	cmp	r3, #12
 80051a6:	d82d      	bhi.n	8005204 <UART_SetConfig+0x14c>
 80051a8:	a201      	add	r2, pc, #4	@ (adr r2, 80051b0 <UART_SetConfig+0xf8>)
 80051aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ae:	bf00      	nop
 80051b0:	080051e5 	.word	0x080051e5
 80051b4:	08005205 	.word	0x08005205
 80051b8:	08005205 	.word	0x08005205
 80051bc:	08005205 	.word	0x08005205
 80051c0:	080051f5 	.word	0x080051f5
 80051c4:	08005205 	.word	0x08005205
 80051c8:	08005205 	.word	0x08005205
 80051cc:	08005205 	.word	0x08005205
 80051d0:	080051ed 	.word	0x080051ed
 80051d4:	08005205 	.word	0x08005205
 80051d8:	08005205 	.word	0x08005205
 80051dc:	08005205 	.word	0x08005205
 80051e0:	080051fd 	.word	0x080051fd
 80051e4:	2300      	movs	r3, #0
 80051e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ea:	e042      	b.n	8005272 <UART_SetConfig+0x1ba>
 80051ec:	2302      	movs	r3, #2
 80051ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051f2:	e03e      	b.n	8005272 <UART_SetConfig+0x1ba>
 80051f4:	2304      	movs	r3, #4
 80051f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051fa:	e03a      	b.n	8005272 <UART_SetConfig+0x1ba>
 80051fc:	2308      	movs	r3, #8
 80051fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005202:	e036      	b.n	8005272 <UART_SetConfig+0x1ba>
 8005204:	2310      	movs	r3, #16
 8005206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800520a:	e032      	b.n	8005272 <UART_SetConfig+0x1ba>
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a6a      	ldr	r2, [pc, #424]	@ (80053bc <UART_SetConfig+0x304>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d12a      	bne.n	800526c <UART_SetConfig+0x1b4>
 8005216:	4b6b      	ldr	r3, [pc, #428]	@ (80053c4 <UART_SetConfig+0x30c>)
 8005218:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005220:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005224:	d01a      	beq.n	800525c <UART_SetConfig+0x1a4>
 8005226:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800522a:	d81b      	bhi.n	8005264 <UART_SetConfig+0x1ac>
 800522c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005230:	d00c      	beq.n	800524c <UART_SetConfig+0x194>
 8005232:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005236:	d815      	bhi.n	8005264 <UART_SetConfig+0x1ac>
 8005238:	2b00      	cmp	r3, #0
 800523a:	d003      	beq.n	8005244 <UART_SetConfig+0x18c>
 800523c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005240:	d008      	beq.n	8005254 <UART_SetConfig+0x19c>
 8005242:	e00f      	b.n	8005264 <UART_SetConfig+0x1ac>
 8005244:	2300      	movs	r3, #0
 8005246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800524a:	e012      	b.n	8005272 <UART_SetConfig+0x1ba>
 800524c:	2302      	movs	r3, #2
 800524e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005252:	e00e      	b.n	8005272 <UART_SetConfig+0x1ba>
 8005254:	2304      	movs	r3, #4
 8005256:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800525a:	e00a      	b.n	8005272 <UART_SetConfig+0x1ba>
 800525c:	2308      	movs	r3, #8
 800525e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005262:	e006      	b.n	8005272 <UART_SetConfig+0x1ba>
 8005264:	2310      	movs	r3, #16
 8005266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800526a:	e002      	b.n	8005272 <UART_SetConfig+0x1ba>
 800526c:	2310      	movs	r3, #16
 800526e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a51      	ldr	r2, [pc, #324]	@ (80053bc <UART_SetConfig+0x304>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d17a      	bne.n	8005372 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800527c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005280:	2b08      	cmp	r3, #8
 8005282:	d824      	bhi.n	80052ce <UART_SetConfig+0x216>
 8005284:	a201      	add	r2, pc, #4	@ (adr r2, 800528c <UART_SetConfig+0x1d4>)
 8005286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800528a:	bf00      	nop
 800528c:	080052b1 	.word	0x080052b1
 8005290:	080052cf 	.word	0x080052cf
 8005294:	080052b9 	.word	0x080052b9
 8005298:	080052cf 	.word	0x080052cf
 800529c:	080052bf 	.word	0x080052bf
 80052a0:	080052cf 	.word	0x080052cf
 80052a4:	080052cf 	.word	0x080052cf
 80052a8:	080052cf 	.word	0x080052cf
 80052ac:	080052c7 	.word	0x080052c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052b0:	f7fe f8e8 	bl	8003484 <HAL_RCC_GetPCLK1Freq>
 80052b4:	61f8      	str	r0, [r7, #28]
        break;
 80052b6:	e010      	b.n	80052da <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052b8:	4b44      	ldr	r3, [pc, #272]	@ (80053cc <UART_SetConfig+0x314>)
 80052ba:	61fb      	str	r3, [r7, #28]
        break;
 80052bc:	e00d      	b.n	80052da <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052be:	f7fe f849 	bl	8003354 <HAL_RCC_GetSysClockFreq>
 80052c2:	61f8      	str	r0, [r7, #28]
        break;
 80052c4:	e009      	b.n	80052da <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052ca:	61fb      	str	r3, [r7, #28]
        break;
 80052cc:	e005      	b.n	80052da <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80052ce:	2300      	movs	r3, #0
 80052d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80052d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	f000 8107 	beq.w	80054f0 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	685a      	ldr	r2, [r3, #4]
 80052e6:	4613      	mov	r3, r2
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	4413      	add	r3, r2
 80052ec:	69fa      	ldr	r2, [r7, #28]
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d305      	bcc.n	80052fe <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80052f8:	69fa      	ldr	r2, [r7, #28]
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d903      	bls.n	8005306 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005304:	e0f4      	b.n	80054f0 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005306:	69fb      	ldr	r3, [r7, #28]
 8005308:	2200      	movs	r2, #0
 800530a:	461c      	mov	r4, r3
 800530c:	4615      	mov	r5, r2
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	f04f 0300 	mov.w	r3, #0
 8005316:	022b      	lsls	r3, r5, #8
 8005318:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800531c:	0222      	lsls	r2, r4, #8
 800531e:	68f9      	ldr	r1, [r7, #12]
 8005320:	6849      	ldr	r1, [r1, #4]
 8005322:	0849      	lsrs	r1, r1, #1
 8005324:	2000      	movs	r0, #0
 8005326:	4688      	mov	r8, r1
 8005328:	4681      	mov	r9, r0
 800532a:	eb12 0a08 	adds.w	sl, r2, r8
 800532e:	eb43 0b09 	adc.w	fp, r3, r9
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	2200      	movs	r2, #0
 8005338:	603b      	str	r3, [r7, #0]
 800533a:	607a      	str	r2, [r7, #4]
 800533c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005340:	4650      	mov	r0, sl
 8005342:	4659      	mov	r1, fp
 8005344:	f7fb fc30 	bl	8000ba8 <__aeabi_uldivmod>
 8005348:	4602      	mov	r2, r0
 800534a:	460b      	mov	r3, r1
 800534c:	4613      	mov	r3, r2
 800534e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005356:	d308      	bcc.n	800536a <UART_SetConfig+0x2b2>
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800535e:	d204      	bcs.n	800536a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	69ba      	ldr	r2, [r7, #24]
 8005366:	60da      	str	r2, [r3, #12]
 8005368:	e0c2      	b.n	80054f0 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005370:	e0be      	b.n	80054f0 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	69db      	ldr	r3, [r3, #28]
 8005376:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800537a:	d16a      	bne.n	8005452 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800537c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005380:	2b08      	cmp	r3, #8
 8005382:	d834      	bhi.n	80053ee <UART_SetConfig+0x336>
 8005384:	a201      	add	r2, pc, #4	@ (adr r2, 800538c <UART_SetConfig+0x2d4>)
 8005386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800538a:	bf00      	nop
 800538c:	080053b1 	.word	0x080053b1
 8005390:	080053d1 	.word	0x080053d1
 8005394:	080053d9 	.word	0x080053d9
 8005398:	080053ef 	.word	0x080053ef
 800539c:	080053df 	.word	0x080053df
 80053a0:	080053ef 	.word	0x080053ef
 80053a4:	080053ef 	.word	0x080053ef
 80053a8:	080053ef 	.word	0x080053ef
 80053ac:	080053e7 	.word	0x080053e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053b0:	f7fe f868 	bl	8003484 <HAL_RCC_GetPCLK1Freq>
 80053b4:	61f8      	str	r0, [r7, #28]
        break;
 80053b6:	e020      	b.n	80053fa <UART_SetConfig+0x342>
 80053b8:	efff69f3 	.word	0xefff69f3
 80053bc:	40008000 	.word	0x40008000
 80053c0:	40013800 	.word	0x40013800
 80053c4:	40021000 	.word	0x40021000
 80053c8:	40004400 	.word	0x40004400
 80053cc:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053d0:	f7fe f86e 	bl	80034b0 <HAL_RCC_GetPCLK2Freq>
 80053d4:	61f8      	str	r0, [r7, #28]
        break;
 80053d6:	e010      	b.n	80053fa <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053d8:	4b4c      	ldr	r3, [pc, #304]	@ (800550c <UART_SetConfig+0x454>)
 80053da:	61fb      	str	r3, [r7, #28]
        break;
 80053dc:	e00d      	b.n	80053fa <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053de:	f7fd ffb9 	bl	8003354 <HAL_RCC_GetSysClockFreq>
 80053e2:	61f8      	str	r0, [r7, #28]
        break;
 80053e4:	e009      	b.n	80053fa <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053ea:	61fb      	str	r3, [r7, #28]
        break;
 80053ec:	e005      	b.n	80053fa <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80053ee:	2300      	movs	r3, #0
 80053f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053f2:	2301      	movs	r3, #1
 80053f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80053f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d077      	beq.n	80054f0 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	005a      	lsls	r2, r3, #1
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	085b      	lsrs	r3, r3, #1
 800540a:	441a      	add	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	fbb2 f3f3 	udiv	r3, r2, r3
 8005414:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	2b0f      	cmp	r3, #15
 800541a:	d916      	bls.n	800544a <UART_SetConfig+0x392>
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005422:	d212      	bcs.n	800544a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	b29b      	uxth	r3, r3
 8005428:	f023 030f 	bic.w	r3, r3, #15
 800542c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	085b      	lsrs	r3, r3, #1
 8005432:	b29b      	uxth	r3, r3
 8005434:	f003 0307 	and.w	r3, r3, #7
 8005438:	b29a      	uxth	r2, r3
 800543a:	8afb      	ldrh	r3, [r7, #22]
 800543c:	4313      	orrs	r3, r2
 800543e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	8afa      	ldrh	r2, [r7, #22]
 8005446:	60da      	str	r2, [r3, #12]
 8005448:	e052      	b.n	80054f0 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800544a:	2301      	movs	r3, #1
 800544c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005450:	e04e      	b.n	80054f0 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005452:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005456:	2b08      	cmp	r3, #8
 8005458:	d827      	bhi.n	80054aa <UART_SetConfig+0x3f2>
 800545a:	a201      	add	r2, pc, #4	@ (adr r2, 8005460 <UART_SetConfig+0x3a8>)
 800545c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005460:	08005485 	.word	0x08005485
 8005464:	0800548d 	.word	0x0800548d
 8005468:	08005495 	.word	0x08005495
 800546c:	080054ab 	.word	0x080054ab
 8005470:	0800549b 	.word	0x0800549b
 8005474:	080054ab 	.word	0x080054ab
 8005478:	080054ab 	.word	0x080054ab
 800547c:	080054ab 	.word	0x080054ab
 8005480:	080054a3 	.word	0x080054a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005484:	f7fd fffe 	bl	8003484 <HAL_RCC_GetPCLK1Freq>
 8005488:	61f8      	str	r0, [r7, #28]
        break;
 800548a:	e014      	b.n	80054b6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800548c:	f7fe f810 	bl	80034b0 <HAL_RCC_GetPCLK2Freq>
 8005490:	61f8      	str	r0, [r7, #28]
        break;
 8005492:	e010      	b.n	80054b6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005494:	4b1d      	ldr	r3, [pc, #116]	@ (800550c <UART_SetConfig+0x454>)
 8005496:	61fb      	str	r3, [r7, #28]
        break;
 8005498:	e00d      	b.n	80054b6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800549a:	f7fd ff5b 	bl	8003354 <HAL_RCC_GetSysClockFreq>
 800549e:	61f8      	str	r0, [r7, #28]
        break;
 80054a0:	e009      	b.n	80054b6 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054a6:	61fb      	str	r3, [r7, #28]
        break;
 80054a8:	e005      	b.n	80054b6 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80054aa:	2300      	movs	r3, #0
 80054ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80054b4:	bf00      	nop
    }

    if (pclk != 0U)
 80054b6:	69fb      	ldr	r3, [r7, #28]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d019      	beq.n	80054f0 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	085a      	lsrs	r2, r3, #1
 80054c2:	69fb      	ldr	r3, [r7, #28]
 80054c4:	441a      	add	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80054ce:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	2b0f      	cmp	r3, #15
 80054d4:	d909      	bls.n	80054ea <UART_SetConfig+0x432>
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054dc:	d205      	bcs.n	80054ea <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	60da      	str	r2, [r3, #12]
 80054e8:	e002      	b.n	80054f0 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	2200      	movs	r2, #0
 80054fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80054fc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005500:	4618      	mov	r0, r3
 8005502:	3728      	adds	r7, #40	@ 0x28
 8005504:	46bd      	mov	sp, r7
 8005506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800550a:	bf00      	nop
 800550c:	00f42400 	.word	0x00f42400

08005510 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551c:	f003 0308 	and.w	r3, r3, #8
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00a      	beq.n	800553a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	430a      	orrs	r2, r1
 8005538:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553e:	f003 0301 	and.w	r3, r3, #1
 8005542:	2b00      	cmp	r3, #0
 8005544:	d00a      	beq.n	800555c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	430a      	orrs	r2, r1
 800555a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005560:	f003 0302 	and.w	r3, r3, #2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00a      	beq.n	800557e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	430a      	orrs	r2, r1
 800557c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005582:	f003 0304 	and.w	r3, r3, #4
 8005586:	2b00      	cmp	r3, #0
 8005588:	d00a      	beq.n	80055a0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	430a      	orrs	r2, r1
 800559e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a4:	f003 0310 	and.w	r3, r3, #16
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d00a      	beq.n	80055c2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	430a      	orrs	r2, r1
 80055c0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c6:	f003 0320 	and.w	r3, r3, #32
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00a      	beq.n	80055e4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	430a      	orrs	r2, r1
 80055e2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d01a      	beq.n	8005626 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	430a      	orrs	r2, r1
 8005604:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800560e:	d10a      	bne.n	8005626 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	430a      	orrs	r2, r1
 8005624:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00a      	beq.n	8005648 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	430a      	orrs	r2, r1
 8005646:	605a      	str	r2, [r3, #4]
  }
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b098      	sub	sp, #96	@ 0x60
 8005658:	af02      	add	r7, sp, #8
 800565a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2200      	movs	r2, #0
 8005660:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005664:	f7fc fe08 	bl	8002278 <HAL_GetTick>
 8005668:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0308 	and.w	r3, r3, #8
 8005674:	2b08      	cmp	r3, #8
 8005676:	d12e      	bne.n	80056d6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005678:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005680:	2200      	movs	r2, #0
 8005682:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f88c 	bl	80057a4 <UART_WaitOnFlagUntilTimeout>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d021      	beq.n	80056d6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569a:	e853 3f00 	ldrex	r3, [r3]
 800569e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	461a      	mov	r2, r3
 80056ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80056b2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056b8:	e841 2300 	strex	r3, r2, [r1]
 80056bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1e6      	bne.n	8005692 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2220      	movs	r2, #32
 80056c8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e062      	b.n	800579c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 0304 	and.w	r3, r3, #4
 80056e0:	2b04      	cmp	r3, #4
 80056e2:	d149      	bne.n	8005778 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80056e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80056e8:	9300      	str	r3, [sp, #0]
 80056ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056ec:	2200      	movs	r2, #0
 80056ee:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 f856 	bl	80057a4 <UART_WaitOnFlagUntilTimeout>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d03c      	beq.n	8005778 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005706:	e853 3f00 	ldrex	r3, [r3]
 800570a:	623b      	str	r3, [r7, #32]
   return(result);
 800570c:	6a3b      	ldr	r3, [r7, #32]
 800570e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	461a      	mov	r2, r3
 800571a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800571c:	633b      	str	r3, [r7, #48]	@ 0x30
 800571e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005720:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005724:	e841 2300 	strex	r3, r2, [r1]
 8005728:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800572a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1e6      	bne.n	80056fe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	3308      	adds	r3, #8
 8005736:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	e853 3f00 	ldrex	r3, [r3]
 800573e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f023 0301 	bic.w	r3, r3, #1
 8005746:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3308      	adds	r3, #8
 800574e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005750:	61fa      	str	r2, [r7, #28]
 8005752:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005754:	69b9      	ldr	r1, [r7, #24]
 8005756:	69fa      	ldr	r2, [r7, #28]
 8005758:	e841 2300 	strex	r3, r2, [r1]
 800575c:	617b      	str	r3, [r7, #20]
   return(result);
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1e5      	bne.n	8005730 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2220      	movs	r2, #32
 8005768:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005774:	2303      	movs	r3, #3
 8005776:	e011      	b.n	800579c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2220      	movs	r2, #32
 800577c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2220      	movs	r2, #32
 8005782:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	4618      	mov	r0, r3
 800579e:	3758      	adds	r7, #88	@ 0x58
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b084      	sub	sp, #16
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	60b9      	str	r1, [r7, #8]
 80057ae:	603b      	str	r3, [r7, #0]
 80057b0:	4613      	mov	r3, r2
 80057b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057b4:	e04f      	b.n	8005856 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057b6:	69bb      	ldr	r3, [r7, #24]
 80057b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057bc:	d04b      	beq.n	8005856 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057be:	f7fc fd5b 	bl	8002278 <HAL_GetTick>
 80057c2:	4602      	mov	r2, r0
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d302      	bcc.n	80057d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e04e      	b.n	8005876 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0304 	and.w	r3, r3, #4
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d037      	beq.n	8005856 <UART_WaitOnFlagUntilTimeout+0xb2>
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	2b80      	cmp	r3, #128	@ 0x80
 80057ea:	d034      	beq.n	8005856 <UART_WaitOnFlagUntilTimeout+0xb2>
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2b40      	cmp	r3, #64	@ 0x40
 80057f0:	d031      	beq.n	8005856 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	69db      	ldr	r3, [r3, #28]
 80057f8:	f003 0308 	and.w	r3, r3, #8
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d110      	bne.n	8005822 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	2208      	movs	r2, #8
 8005806:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 f838 	bl	800587e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2208      	movs	r2, #8
 8005812:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e029      	b.n	8005876 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	69db      	ldr	r3, [r3, #28]
 8005828:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800582c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005830:	d111      	bne.n	8005856 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800583a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800583c:	68f8      	ldr	r0, [r7, #12]
 800583e:	f000 f81e 	bl	800587e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2220      	movs	r2, #32
 8005846:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2200      	movs	r2, #0
 800584e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e00f      	b.n	8005876 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	69da      	ldr	r2, [r3, #28]
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	4013      	ands	r3, r2
 8005860:	68ba      	ldr	r2, [r7, #8]
 8005862:	429a      	cmp	r2, r3
 8005864:	bf0c      	ite	eq
 8005866:	2301      	moveq	r3, #1
 8005868:	2300      	movne	r3, #0
 800586a:	b2db      	uxtb	r3, r3
 800586c:	461a      	mov	r2, r3
 800586e:	79fb      	ldrb	r3, [r7, #7]
 8005870:	429a      	cmp	r2, r3
 8005872:	d0a0      	beq.n	80057b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005874:	2300      	movs	r3, #0
}
 8005876:	4618      	mov	r0, r3
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}

0800587e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800587e:	b480      	push	{r7}
 8005880:	b095      	sub	sp, #84	@ 0x54
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800588e:	e853 3f00 	ldrex	r3, [r3]
 8005892:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005896:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800589a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	461a      	mov	r2, r3
 80058a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80058a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80058a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058ac:	e841 2300 	strex	r3, r2, [r1]
 80058b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1e6      	bne.n	8005886 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	3308      	adds	r3, #8
 80058be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c0:	6a3b      	ldr	r3, [r7, #32]
 80058c2:	e853 3f00 	ldrex	r3, [r3]
 80058c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	f023 0301 	bic.w	r3, r3, #1
 80058ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	3308      	adds	r3, #8
 80058d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058dc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058de:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058e0:	e841 2300 	strex	r3, r2, [r1]
 80058e4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80058e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1e5      	bne.n	80058b8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d118      	bne.n	8005926 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	e853 3f00 	ldrex	r3, [r3]
 8005900:	60bb      	str	r3, [r7, #8]
   return(result);
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	f023 0310 	bic.w	r3, r3, #16
 8005908:	647b      	str	r3, [r7, #68]	@ 0x44
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	461a      	mov	r2, r3
 8005910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005912:	61bb      	str	r3, [r7, #24]
 8005914:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005916:	6979      	ldr	r1, [r7, #20]
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	e841 2300 	strex	r3, r2, [r1]
 800591e:	613b      	str	r3, [r7, #16]
   return(result);
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1e6      	bne.n	80058f4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2220      	movs	r2, #32
 800592a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800593a:	bf00      	nop
 800593c:	3754      	adds	r7, #84	@ 0x54
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr
	...

08005948 <arm_cfft_radix8by2_f32>:
 8005948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800594c:	ed2d 8b08 	vpush	{d8-d11}
 8005950:	4607      	mov	r7, r0
 8005952:	4608      	mov	r0, r1
 8005954:	f8b7 c000 	ldrh.w	ip, [r7]
 8005958:	687a      	ldr	r2, [r7, #4]
 800595a:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800595e:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005962:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005966:	f000 80b0 	beq.w	8005aca <arm_cfft_radix8by2_f32+0x182>
 800596a:	008c      	lsls	r4, r1, #2
 800596c:	3410      	adds	r4, #16
 800596e:	f100 0310 	add.w	r3, r0, #16
 8005972:	1906      	adds	r6, r0, r4
 8005974:	3210      	adds	r2, #16
 8005976:	4444      	add	r4, r8
 8005978:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800597c:	f108 0510 	add.w	r5, r8, #16
 8005980:	ed15 2a04 	vldr	s4, [r5, #-16]
 8005984:	ed55 2a03 	vldr	s5, [r5, #-12]
 8005988:	ed54 4a04 	vldr	s9, [r4, #-16]
 800598c:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005990:	ed14 6a02 	vldr	s12, [r4, #-8]
 8005994:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005998:	ed53 3a04 	vldr	s7, [r3, #-16]
 800599c:	ed15 0a02 	vldr	s0, [r5, #-8]
 80059a0:	ed55 0a01 	vldr	s1, [r5, #-4]
 80059a4:	ed56 6a04 	vldr	s13, [r6, #-16]
 80059a8:	ed16 3a03 	vldr	s6, [r6, #-12]
 80059ac:	ed13 7a03 	vldr	s14, [r3, #-12]
 80059b0:	ed13 5a02 	vldr	s10, [r3, #-8]
 80059b4:	ed53 7a01 	vldr	s15, [r3, #-4]
 80059b8:	ed16 1a02 	vldr	s2, [r6, #-8]
 80059bc:	ed56 1a01 	vldr	s3, [r6, #-4]
 80059c0:	ee73 ba82 	vadd.f32	s23, s7, s4
 80059c4:	ee37 ba22 	vadd.f32	s22, s14, s5
 80059c8:	ee76 9aa4 	vadd.f32	s19, s13, s9
 80059cc:	ee33 9a04 	vadd.f32	s18, s6, s8
 80059d0:	ee31 8aa5 	vadd.f32	s16, s3, s11
 80059d4:	ee75 aa00 	vadd.f32	s21, s10, s0
 80059d8:	ee37 aaa0 	vadd.f32	s20, s15, s1
 80059dc:	ee71 8a06 	vadd.f32	s17, s2, s12
 80059e0:	ed43 ba04 	vstr	s23, [r3, #-16]
 80059e4:	ed03 ba03 	vstr	s22, [r3, #-12]
 80059e8:	ed43 aa02 	vstr	s21, [r3, #-8]
 80059ec:	ed03 aa01 	vstr	s20, [r3, #-4]
 80059f0:	ed06 8a01 	vstr	s16, [r6, #-4]
 80059f4:	ed46 9a04 	vstr	s19, [r6, #-16]
 80059f8:	ed06 9a03 	vstr	s18, [r6, #-12]
 80059fc:	ed46 8a02 	vstr	s17, [r6, #-8]
 8005a00:	ee37 7a62 	vsub.f32	s14, s14, s5
 8005a04:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8005a08:	ee34 4a43 	vsub.f32	s8, s8, s6
 8005a0c:	ed52 6a03 	vldr	s13, [r2, #-12]
 8005a10:	ed12 3a04 	vldr	s6, [r2, #-16]
 8005a14:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8005a18:	ee27 8a26 	vmul.f32	s16, s14, s13
 8005a1c:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8005a20:	ee23 2a83 	vmul.f32	s4, s7, s6
 8005a24:	ee64 4a83 	vmul.f32	s9, s9, s6
 8005a28:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8005a2c:	ee27 7a03 	vmul.f32	s14, s14, s6
 8005a30:	ee64 6a26 	vmul.f32	s13, s8, s13
 8005a34:	ee24 4a03 	vmul.f32	s8, s8, s6
 8005a38:	ee37 7a63 	vsub.f32	s14, s14, s7
 8005a3c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005a40:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8005a44:	ee32 3a08 	vadd.f32	s6, s4, s16
 8005a48:	ed05 7a03 	vstr	s14, [r5, #-12]
 8005a4c:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005a50:	ed04 4a04 	vstr	s8, [r4, #-16]
 8005a54:	ed44 6a03 	vstr	s13, [r4, #-12]
 8005a58:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005a5c:	ee76 6a41 	vsub.f32	s13, s12, s2
 8005a60:	ee35 5a40 	vsub.f32	s10, s10, s0
 8005a64:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8005a68:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005a6c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8005a70:	ee67 3a87 	vmul.f32	s7, s15, s14
 8005a74:	ee66 4a87 	vmul.f32	s9, s13, s14
 8005a78:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005a7c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005a80:	ee25 5a07 	vmul.f32	s10, s10, s14
 8005a84:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8005a88:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005a8c:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005a90:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8005a94:	ee74 5a23 	vadd.f32	s11, s8, s7
 8005a98:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005a9c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005aa0:	3310      	adds	r3, #16
 8005aa2:	4563      	cmp	r3, ip
 8005aa4:	ed45 5a02 	vstr	s11, [r5, #-8]
 8005aa8:	f106 0610 	add.w	r6, r6, #16
 8005aac:	ed45 7a01 	vstr	s15, [r5, #-4]
 8005ab0:	f102 0210 	add.w	r2, r2, #16
 8005ab4:	ed04 6a02 	vstr	s12, [r4, #-8]
 8005ab8:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005abc:	f105 0510 	add.w	r5, r5, #16
 8005ac0:	f104 0410 	add.w	r4, r4, #16
 8005ac4:	f47f af5c 	bne.w	8005980 <arm_cfft_radix8by2_f32+0x38>
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	b28c      	uxth	r4, r1
 8005acc:	4621      	mov	r1, r4
 8005ace:	2302      	movs	r3, #2
 8005ad0:	f000 faf8 	bl	80060c4 <arm_radix8_butterfly_f32>
 8005ad4:	ecbd 8b08 	vpop	{d8-d11}
 8005ad8:	4621      	mov	r1, r4
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	4640      	mov	r0, r8
 8005ade:	2302      	movs	r3, #2
 8005ae0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ae4:	f000 baee 	b.w	80060c4 <arm_radix8_butterfly_f32>

08005ae8 <arm_cfft_radix8by4_f32>:
 8005ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aec:	ed2d 8b0a 	vpush	{d8-d12}
 8005af0:	b08d      	sub	sp, #52	@ 0x34
 8005af2:	460d      	mov	r5, r1
 8005af4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005af6:	8801      	ldrh	r1, [r0, #0]
 8005af8:	6842      	ldr	r2, [r0, #4]
 8005afa:	900a      	str	r0, [sp, #40]	@ 0x28
 8005afc:	0849      	lsrs	r1, r1, #1
 8005afe:	008b      	lsls	r3, r1, #2
 8005b00:	18ee      	adds	r6, r5, r3
 8005b02:	18f0      	adds	r0, r6, r3
 8005b04:	edd0 5a00 	vldr	s11, [r0]
 8005b08:	edd5 7a00 	vldr	s15, [r5]
 8005b0c:	ed96 7a00 	vldr	s14, [r6]
 8005b10:	edd0 3a01 	vldr	s7, [r0, #4]
 8005b14:	ed96 4a01 	vldr	s8, [r6, #4]
 8005b18:	ed95 5a01 	vldr	s10, [r5, #4]
 8005b1c:	9008      	str	r0, [sp, #32]
 8005b1e:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8005b22:	18c7      	adds	r7, r0, r3
 8005b24:	edd7 4a00 	vldr	s9, [r7]
 8005b28:	ed97 3a01 	vldr	s6, [r7, #4]
 8005b2c:	9701      	str	r7, [sp, #4]
 8005b2e:	ee77 6a06 	vadd.f32	s13, s14, s12
 8005b32:	462c      	mov	r4, r5
 8005b34:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005b38:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005b3c:	ee16 ca90 	vmov	ip, s13
 8005b40:	f844 cb08 	str.w	ip, [r4], #8
 8005b44:	ee75 6a23 	vadd.f32	s13, s10, s7
 8005b48:	edd6 5a01 	vldr	s11, [r6, #4]
 8005b4c:	edd7 2a01 	vldr	s5, [r7, #4]
 8005b50:	9404      	str	r4, [sp, #16]
 8005b52:	ee35 5a63 	vsub.f32	s10, s10, s7
 8005b56:	ee74 3a27 	vadd.f32	s7, s8, s15
 8005b5a:	ee36 6a47 	vsub.f32	s12, s12, s14
 8005b5e:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8005b62:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8005b66:	0849      	lsrs	r1, r1, #1
 8005b68:	f102 0e08 	add.w	lr, r2, #8
 8005b6c:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8005b70:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8005b74:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b76:	ee35 4a47 	vsub.f32	s8, s10, s14
 8005b7a:	f1a1 0902 	sub.w	r9, r1, #2
 8005b7e:	f8cd e00c 	str.w	lr, [sp, #12]
 8005b82:	4631      	mov	r1, r6
 8005b84:	ee13 ea90 	vmov	lr, s7
 8005b88:	ee36 6a64 	vsub.f32	s12, s12, s9
 8005b8c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8005b90:	4604      	mov	r4, r0
 8005b92:	edc5 5a01 	vstr	s11, [r5, #4]
 8005b96:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005b9a:	f841 eb08 	str.w	lr, [r1], #8
 8005b9e:	ee34 5a24 	vadd.f32	s10, s8, s9
 8005ba2:	ee16 ea10 	vmov	lr, s12
 8005ba6:	ed86 5a01 	vstr	s10, [r6, #4]
 8005baa:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005bae:	f844 eb08 	str.w	lr, [r4], #8
 8005bb2:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005bb6:	edc0 6a01 	vstr	s13, [r0, #4]
 8005bba:	9405      	str	r4, [sp, #20]
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	ee17 0a90 	vmov	r0, s15
 8005bc2:	9106      	str	r1, [sp, #24]
 8005bc4:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005bc8:	f102 0110 	add.w	r1, r2, #16
 8005bcc:	46bc      	mov	ip, r7
 8005bce:	9100      	str	r1, [sp, #0]
 8005bd0:	f847 0b08 	str.w	r0, [r7], #8
 8005bd4:	f102 0118 	add.w	r1, r2, #24
 8005bd8:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8005bdc:	9102      	str	r1, [sp, #8]
 8005bde:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005be2:	9007      	str	r0, [sp, #28]
 8005be4:	f000 8134 	beq.w	8005e50 <arm_cfft_radix8by4_f32+0x368>
 8005be8:	f102 0920 	add.w	r9, r2, #32
 8005bec:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 8005bf0:	9a01      	ldr	r2, [sp, #4]
 8005bf2:	f8dd a000 	ldr.w	sl, [sp]
 8005bf6:	3b0c      	subs	r3, #12
 8005bf8:	4683      	mov	fp, r0
 8005bfa:	4463      	add	r3, ip
 8005bfc:	f105 0e10 	add.w	lr, r5, #16
 8005c00:	f1a4 010c 	sub.w	r1, r4, #12
 8005c04:	f104 0510 	add.w	r5, r4, #16
 8005c08:	f1a6 0c0c 	sub.w	ip, r6, #12
 8005c0c:	f1a2 040c 	sub.w	r4, r2, #12
 8005c10:	f106 0010 	add.w	r0, r6, #16
 8005c14:	3210      	adds	r2, #16
 8005c16:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8005c1a:	ed55 5a02 	vldr	s11, [r5, #-8]
 8005c1e:	ed50 7a02 	vldr	s15, [r0, #-8]
 8005c22:	ed52 1a02 	vldr	s3, [r2, #-8]
 8005c26:	ed55 6a01 	vldr	s13, [r5, #-4]
 8005c2a:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8005c2e:	ed12 1a01 	vldr	s2, [r2, #-4]
 8005c32:	ed10 8a01 	vldr	s16, [r0, #-4]
 8005c36:	ee35 4a25 	vadd.f32	s8, s10, s11
 8005c3a:	ee30 6a26 	vadd.f32	s12, s0, s13
 8005c3e:	ee37 7a84 	vadd.f32	s14, s15, s8
 8005c42:	ee30 0a66 	vsub.f32	s0, s0, s13
 8005c46:	ee37 7a21 	vadd.f32	s14, s14, s3
 8005c4a:	ee75 5a65 	vsub.f32	s11, s10, s11
 8005c4e:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8005c52:	ed10 7a01 	vldr	s14, [r0, #-4]
 8005c56:	ed52 6a01 	vldr	s13, [r2, #-4]
 8005c5a:	ee36 7a07 	vadd.f32	s14, s12, s14
 8005c5e:	ee78 aa25 	vadd.f32	s21, s16, s11
 8005c62:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005c66:	ee70 3a67 	vsub.f32	s7, s0, s15
 8005c6a:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8005c6e:	ed94 7a02 	vldr	s14, [r4, #8]
 8005c72:	ed9c 2a02 	vldr	s4, [ip, #8]
 8005c76:	ed91 ba02 	vldr	s22, [r1, #8]
 8005c7a:	edd3 9a02 	vldr	s19, [r3, #8]
 8005c7e:	edd4 2a01 	vldr	s5, [r4, #4]
 8005c82:	ed9c 9a01 	vldr	s18, [ip, #4]
 8005c86:	ed93 5a01 	vldr	s10, [r3, #4]
 8005c8a:	edd1 0a01 	vldr	s1, [r1, #4]
 8005c8e:	ee72 6a07 	vadd.f32	s13, s4, s14
 8005c92:	ee32 2a47 	vsub.f32	s4, s4, s14
 8005c96:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8005c9a:	ee79 4a22 	vadd.f32	s9, s18, s5
 8005c9e:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8005ca2:	ee79 2a62 	vsub.f32	s5, s18, s5
 8005ca6:	ed8c 7a02 	vstr	s14, [ip, #8]
 8005caa:	ed91 7a01 	vldr	s14, [r1, #4]
 8005cae:	edd3 8a01 	vldr	s17, [r3, #4]
 8005cb2:	ee34 7a87 	vadd.f32	s14, s9, s14
 8005cb6:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8005cba:	ee37 7a28 	vadd.f32	s14, s14, s17
 8005cbe:	ee32 9a60 	vsub.f32	s18, s4, s1
 8005cc2:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005cc6:	ed1a 7a01 	vldr	s14, [sl, #-4]
 8005cca:	ed1a aa02 	vldr	s20, [sl, #-8]
 8005cce:	ee73 8a22 	vadd.f32	s17, s6, s5
 8005cd2:	ee39 9a05 	vadd.f32	s18, s18, s10
 8005cd6:	ee7a aac1 	vsub.f32	s21, s21, s2
 8005cda:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005cde:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8005ce2:	ee69 ba07 	vmul.f32	s23, s18, s14
 8005ce6:	ee6a aa87 	vmul.f32	s21, s21, s14
 8005cea:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8005cee:	ee63 ca87 	vmul.f32	s25, s7, s14
 8005cf2:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8005cf6:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8005cfa:	ee68 8a87 	vmul.f32	s17, s17, s14
 8005cfe:	ee73 3aea 	vsub.f32	s7, s7, s21
 8005d02:	ee78 8a89 	vadd.f32	s17, s17, s18
 8005d06:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8005d0a:	ee3b aaca 	vsub.f32	s20, s23, s20
 8005d0e:	ee34 4a67 	vsub.f32	s8, s8, s15
 8005d12:	ee76 6acb 	vsub.f32	s13, s13, s22
 8005d16:	ee36 6a48 	vsub.f32	s12, s12, s16
 8005d1a:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8005d1e:	ed00 7a02 	vstr	s14, [r0, #-8]
 8005d22:	ed40 3a01 	vstr	s7, [r0, #-4]
 8005d26:	edc1 8a01 	vstr	s17, [r1, #4]
 8005d2a:	ed81 aa02 	vstr	s20, [r1, #8]
 8005d2e:	ed59 3a04 	vldr	s7, [r9, #-16]
 8005d32:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8005d36:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8005d3a:	ed59 6a03 	vldr	s13, [r9, #-12]
 8005d3e:	ee34 4a61 	vsub.f32	s8, s8, s3
 8005d42:	ee36 6a41 	vsub.f32	s12, s12, s2
 8005d46:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8005d4a:	ee66 9a26 	vmul.f32	s19, s12, s13
 8005d4e:	ee24 9a23 	vmul.f32	s18, s8, s7
 8005d52:	ee26 6a23 	vmul.f32	s12, s12, s7
 8005d56:	ee24 4a26 	vmul.f32	s8, s8, s13
 8005d5a:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005d5e:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8005d62:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8005d66:	ee36 6a44 	vsub.f32	s12, s12, s8
 8005d6a:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005d6e:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8005d72:	ee79 3a29 	vadd.f32	s7, s18, s19
 8005d76:	ee75 6a60 	vsub.f32	s13, s10, s1
 8005d7a:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8005d7e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005d82:	ed45 3a02 	vstr	s7, [r5, #-8]
 8005d86:	ed05 6a01 	vstr	s12, [r5, #-4]
 8005d8a:	ed84 7a01 	vstr	s14, [r4, #4]
 8005d8e:	ed84 4a02 	vstr	s8, [r4, #8]
 8005d92:	ee35 6a81 	vadd.f32	s12, s11, s2
 8005d96:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8005d9a:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 8005d9e:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 8005da2:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005da6:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8005daa:	ee67 2a26 	vmul.f32	s5, s14, s13
 8005dae:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8005db2:	ee26 5a25 	vmul.f32	s10, s12, s11
 8005db6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005dba:	ee26 6a26 	vmul.f32	s12, s12, s13
 8005dbe:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005dc2:	ee63 6a26 	vmul.f32	s13, s6, s13
 8005dc6:	ee23 3a25 	vmul.f32	s6, s6, s11
 8005dca:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005dce:	ee75 5a24 	vadd.f32	s11, s10, s9
 8005dd2:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8005dd6:	ee36 7a87 	vadd.f32	s14, s13, s14
 8005dda:	f1bb 0b01 	subs.w	fp, fp, #1
 8005dde:	ed42 5a02 	vstr	s11, [r2, #-8]
 8005de2:	ed42 7a01 	vstr	s15, [r2, #-4]
 8005de6:	f10e 0e08 	add.w	lr, lr, #8
 8005dea:	ed83 3a02 	vstr	s6, [r3, #8]
 8005dee:	ed83 7a01 	vstr	s14, [r3, #4]
 8005df2:	f1ac 0c08 	sub.w	ip, ip, #8
 8005df6:	f10a 0a08 	add.w	sl, sl, #8
 8005dfa:	f100 0008 	add.w	r0, r0, #8
 8005dfe:	f1a1 0108 	sub.w	r1, r1, #8
 8005e02:	f109 0910 	add.w	r9, r9, #16
 8005e06:	f105 0508 	add.w	r5, r5, #8
 8005e0a:	f1a4 0408 	sub.w	r4, r4, #8
 8005e0e:	f108 0818 	add.w	r8, r8, #24
 8005e12:	f102 0208 	add.w	r2, r2, #8
 8005e16:	f1a3 0308 	sub.w	r3, r3, #8
 8005e1a:	f47f aefc 	bne.w	8005c16 <arm_cfft_radix8by4_f32+0x12e>
 8005e1e:	9907      	ldr	r1, [sp, #28]
 8005e20:	9800      	ldr	r0, [sp, #0]
 8005e22:	00cb      	lsls	r3, r1, #3
 8005e24:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8005e28:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8005e2c:	9100      	str	r1, [sp, #0]
 8005e2e:	9904      	ldr	r1, [sp, #16]
 8005e30:	4419      	add	r1, r3
 8005e32:	9104      	str	r1, [sp, #16]
 8005e34:	9903      	ldr	r1, [sp, #12]
 8005e36:	4419      	add	r1, r3
 8005e38:	9103      	str	r1, [sp, #12]
 8005e3a:	9906      	ldr	r1, [sp, #24]
 8005e3c:	4419      	add	r1, r3
 8005e3e:	9106      	str	r1, [sp, #24]
 8005e40:	9905      	ldr	r1, [sp, #20]
 8005e42:	441f      	add	r7, r3
 8005e44:	4419      	add	r1, r3
 8005e46:	9b02      	ldr	r3, [sp, #8]
 8005e48:	9105      	str	r1, [sp, #20]
 8005e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e4e:	9302      	str	r3, [sp, #8]
 8005e50:	9904      	ldr	r1, [sp, #16]
 8005e52:	9805      	ldr	r0, [sp, #20]
 8005e54:	ed91 4a00 	vldr	s8, [r1]
 8005e58:	edd0 6a00 	vldr	s13, [r0]
 8005e5c:	9b06      	ldr	r3, [sp, #24]
 8005e5e:	ed97 3a00 	vldr	s6, [r7]
 8005e62:	edd3 7a00 	vldr	s15, [r3]
 8005e66:	edd0 4a01 	vldr	s9, [r0, #4]
 8005e6a:	edd1 3a01 	vldr	s7, [r1, #4]
 8005e6e:	ed97 2a01 	vldr	s4, [r7, #4]
 8005e72:	ed93 7a01 	vldr	s14, [r3, #4]
 8005e76:	9a03      	ldr	r2, [sp, #12]
 8005e78:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 8005e7c:	ee34 6a26 	vadd.f32	s12, s8, s13
 8005e80:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8005e84:	ee37 5a86 	vadd.f32	s10, s15, s12
 8005e88:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005e8c:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005e90:	ee74 6a66 	vsub.f32	s13, s8, s13
 8005e94:	ed81 5a00 	vstr	s10, [r1]
 8005e98:	ed93 5a01 	vldr	s10, [r3, #4]
 8005e9c:	edd7 4a01 	vldr	s9, [r7, #4]
 8005ea0:	ee35 5a85 	vadd.f32	s10, s11, s10
 8005ea4:	ee37 4a26 	vadd.f32	s8, s14, s13
 8005ea8:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005eac:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8005eb0:	ed81 5a01 	vstr	s10, [r1, #4]
 8005eb4:	edd2 1a00 	vldr	s3, [r2]
 8005eb8:	edd2 2a01 	vldr	s5, [r2, #4]
 8005ebc:	ee34 5a83 	vadd.f32	s10, s9, s6
 8005ec0:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005ec4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005ec8:	ee64 4a21 	vmul.f32	s9, s8, s3
 8005ecc:	ee24 4a22 	vmul.f32	s8, s8, s5
 8005ed0:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005ed4:	ee25 5a21 	vmul.f32	s10, s10, s3
 8005ed8:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8005edc:	ee35 5a44 	vsub.f32	s10, s10, s8
 8005ee0:	edc3 2a00 	vstr	s5, [r3]
 8005ee4:	ed83 5a01 	vstr	s10, [r3, #4]
 8005ee8:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8005eec:	9b00      	ldr	r3, [sp, #0]
 8005eee:	ee36 6a43 	vsub.f32	s12, s12, s6
 8005ef2:	ed93 4a01 	vldr	s8, [r3, #4]
 8005ef6:	ed93 5a00 	vldr	s10, [r3]
 8005efa:	9b02      	ldr	r3, [sp, #8]
 8005efc:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8005f00:	ee66 4a05 	vmul.f32	s9, s12, s10
 8005f04:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005f08:	ee26 6a04 	vmul.f32	s12, s12, s8
 8005f0c:	ee65 5a84 	vmul.f32	s11, s11, s8
 8005f10:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005f14:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8005f18:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8005f1c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005f20:	ed80 6a01 	vstr	s12, [r0, #4]
 8005f24:	edc0 5a00 	vstr	s11, [r0]
 8005f28:	edd3 5a01 	vldr	s11, [r3, #4]
 8005f2c:	edd3 6a00 	vldr	s13, [r3]
 8005f30:	ee37 7a02 	vadd.f32	s14, s14, s4
 8005f34:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8005f38:	ee27 6a26 	vmul.f32	s12, s14, s13
 8005f3c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005f40:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005f44:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005f48:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005f4c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005f50:	ed87 7a01 	vstr	s14, [r7, #4]
 8005f54:	edc7 7a00 	vstr	s15, [r7]
 8005f58:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 8005f5c:	4621      	mov	r1, r4
 8005f5e:	686a      	ldr	r2, [r5, #4]
 8005f60:	2304      	movs	r3, #4
 8005f62:	f000 f8af 	bl	80060c4 <arm_radix8_butterfly_f32>
 8005f66:	4630      	mov	r0, r6
 8005f68:	4621      	mov	r1, r4
 8005f6a:	686a      	ldr	r2, [r5, #4]
 8005f6c:	2304      	movs	r3, #4
 8005f6e:	f000 f8a9 	bl	80060c4 <arm_radix8_butterfly_f32>
 8005f72:	9808      	ldr	r0, [sp, #32]
 8005f74:	686a      	ldr	r2, [r5, #4]
 8005f76:	4621      	mov	r1, r4
 8005f78:	2304      	movs	r3, #4
 8005f7a:	f000 f8a3 	bl	80060c4 <arm_radix8_butterfly_f32>
 8005f7e:	686a      	ldr	r2, [r5, #4]
 8005f80:	9801      	ldr	r0, [sp, #4]
 8005f82:	4621      	mov	r1, r4
 8005f84:	2304      	movs	r3, #4
 8005f86:	b00d      	add	sp, #52	@ 0x34
 8005f88:	ecbd 8b0a 	vpop	{d8-d12}
 8005f8c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f90:	f000 b898 	b.w	80060c4 <arm_radix8_butterfly_f32>

08005f94 <arm_cfft_f32>:
 8005f94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f98:	2a01      	cmp	r2, #1
 8005f9a:	4606      	mov	r6, r0
 8005f9c:	4617      	mov	r7, r2
 8005f9e:	460c      	mov	r4, r1
 8005fa0:	4698      	mov	r8, r3
 8005fa2:	8805      	ldrh	r5, [r0, #0]
 8005fa4:	d056      	beq.n	8006054 <arm_cfft_f32+0xc0>
 8005fa6:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8005faa:	d063      	beq.n	8006074 <arm_cfft_f32+0xe0>
 8005fac:	d916      	bls.n	8005fdc <arm_cfft_f32+0x48>
 8005fae:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8005fb2:	d01a      	beq.n	8005fea <arm_cfft_f32+0x56>
 8005fb4:	d947      	bls.n	8006046 <arm_cfft_f32+0xb2>
 8005fb6:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8005fba:	d05b      	beq.n	8006074 <arm_cfft_f32+0xe0>
 8005fbc:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8005fc0:	d105      	bne.n	8005fce <arm_cfft_f32+0x3a>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	6872      	ldr	r2, [r6, #4]
 8005fc6:	4629      	mov	r1, r5
 8005fc8:	4620      	mov	r0, r4
 8005fca:	f000 f87b 	bl	80060c4 <arm_radix8_butterfly_f32>
 8005fce:	f1b8 0f00 	cmp.w	r8, #0
 8005fd2:	d111      	bne.n	8005ff8 <arm_cfft_f32+0x64>
 8005fd4:	2f01      	cmp	r7, #1
 8005fd6:	d016      	beq.n	8006006 <arm_cfft_f32+0x72>
 8005fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fdc:	2d20      	cmp	r5, #32
 8005fde:	d049      	beq.n	8006074 <arm_cfft_f32+0xe0>
 8005fe0:	d935      	bls.n	800604e <arm_cfft_f32+0xba>
 8005fe2:	2d40      	cmp	r5, #64	@ 0x40
 8005fe4:	d0ed      	beq.n	8005fc2 <arm_cfft_f32+0x2e>
 8005fe6:	2d80      	cmp	r5, #128	@ 0x80
 8005fe8:	d1f1      	bne.n	8005fce <arm_cfft_f32+0x3a>
 8005fea:	4621      	mov	r1, r4
 8005fec:	4630      	mov	r0, r6
 8005fee:	f7ff fcab 	bl	8005948 <arm_cfft_radix8by2_f32>
 8005ff2:	f1b8 0f00 	cmp.w	r8, #0
 8005ff6:	d0ed      	beq.n	8005fd4 <arm_cfft_f32+0x40>
 8005ff8:	68b2      	ldr	r2, [r6, #8]
 8005ffa:	89b1      	ldrh	r1, [r6, #12]
 8005ffc:	4620      	mov	r0, r4
 8005ffe:	f000 f841 	bl	8006084 <arm_bitreversal_32>
 8006002:	2f01      	cmp	r7, #1
 8006004:	d1e8      	bne.n	8005fd8 <arm_cfft_f32+0x44>
 8006006:	ee07 5a90 	vmov	s15, r5
 800600a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800600e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006012:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006016:	2d00      	cmp	r5, #0
 8006018:	d0de      	beq.n	8005fd8 <arm_cfft_f32+0x44>
 800601a:	f104 0108 	add.w	r1, r4, #8
 800601e:	2300      	movs	r3, #0
 8006020:	3301      	adds	r3, #1
 8006022:	429d      	cmp	r5, r3
 8006024:	f101 0108 	add.w	r1, r1, #8
 8006028:	ed11 7a04 	vldr	s14, [r1, #-16]
 800602c:	ed51 7a03 	vldr	s15, [r1, #-12]
 8006030:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006034:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006038:	ed01 7a04 	vstr	s14, [r1, #-16]
 800603c:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006040:	d1ee      	bne.n	8006020 <arm_cfft_f32+0x8c>
 8006042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006046:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800604a:	d0ba      	beq.n	8005fc2 <arm_cfft_f32+0x2e>
 800604c:	e7bf      	b.n	8005fce <arm_cfft_f32+0x3a>
 800604e:	2d10      	cmp	r5, #16
 8006050:	d0cb      	beq.n	8005fea <arm_cfft_f32+0x56>
 8006052:	e7bc      	b.n	8005fce <arm_cfft_f32+0x3a>
 8006054:	b19d      	cbz	r5, 800607e <arm_cfft_f32+0xea>
 8006056:	f101 030c 	add.w	r3, r1, #12
 800605a:	2200      	movs	r2, #0
 800605c:	ed53 7a02 	vldr	s15, [r3, #-8]
 8006060:	3201      	adds	r2, #1
 8006062:	eef1 7a67 	vneg.f32	s15, s15
 8006066:	4295      	cmp	r5, r2
 8006068:	ed43 7a02 	vstr	s15, [r3, #-8]
 800606c:	f103 0308 	add.w	r3, r3, #8
 8006070:	d1f4      	bne.n	800605c <arm_cfft_f32+0xc8>
 8006072:	e798      	b.n	8005fa6 <arm_cfft_f32+0x12>
 8006074:	4621      	mov	r1, r4
 8006076:	4630      	mov	r0, r6
 8006078:	f7ff fd36 	bl	8005ae8 <arm_cfft_radix8by4_f32>
 800607c:	e7a7      	b.n	8005fce <arm_cfft_f32+0x3a>
 800607e:	2b00      	cmp	r3, #0
 8006080:	d0aa      	beq.n	8005fd8 <arm_cfft_f32+0x44>
 8006082:	e7b9      	b.n	8005ff8 <arm_cfft_f32+0x64>

08006084 <arm_bitreversal_32>:
 8006084:	b1e9      	cbz	r1, 80060c2 <arm_bitreversal_32+0x3e>
 8006086:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006088:	2500      	movs	r5, #0
 800608a:	f102 0e02 	add.w	lr, r2, #2
 800608e:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8006092:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8006096:	08a4      	lsrs	r4, r4, #2
 8006098:	089b      	lsrs	r3, r3, #2
 800609a:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800609e:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 80060a2:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 80060a6:	00a6      	lsls	r6, r4, #2
 80060a8:	009b      	lsls	r3, r3, #2
 80060aa:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 80060ae:	3304      	adds	r3, #4
 80060b0:	1d34      	adds	r4, r6, #4
 80060b2:	3502      	adds	r5, #2
 80060b4:	58c6      	ldr	r6, [r0, r3]
 80060b6:	5907      	ldr	r7, [r0, r4]
 80060b8:	50c7      	str	r7, [r0, r3]
 80060ba:	428d      	cmp	r5, r1
 80060bc:	5106      	str	r6, [r0, r4]
 80060be:	d3e6      	bcc.n	800608e <arm_bitreversal_32+0xa>
 80060c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80060c2:	4770      	bx	lr

080060c4 <arm_radix8_butterfly_f32>:
 80060c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060c8:	ed2d 8b10 	vpush	{d8-d15}
 80060cc:	b095      	sub	sp, #84	@ 0x54
 80060ce:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 80060d2:	4603      	mov	r3, r0
 80060d4:	3304      	adds	r3, #4
 80060d6:	ed9f bab9 	vldr	s22, [pc, #740]	@ 80063bc <arm_radix8_butterfly_f32+0x2f8>
 80060da:	9012      	str	r0, [sp, #72]	@ 0x48
 80060dc:	468b      	mov	fp, r1
 80060de:	9313      	str	r3, [sp, #76]	@ 0x4c
 80060e0:	4689      	mov	r9, r1
 80060e2:	ea4f 06db 	mov.w	r6, fp, lsr #3
 80060e6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80060e8:	960f      	str	r6, [sp, #60]	@ 0x3c
 80060ea:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80060ee:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80060f2:	eb03 0508 	add.w	r5, r3, r8
 80060f6:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 80060fa:	eb05 040e 	add.w	r4, r5, lr
 80060fe:	0137      	lsls	r7, r6, #4
 8006100:	eba6 030a 	sub.w	r3, r6, sl
 8006104:	eb04 000e 	add.w	r0, r4, lr
 8006108:	44b2      	add	sl, r6
 800610a:	1d3a      	adds	r2, r7, #4
 800610c:	9702      	str	r7, [sp, #8]
 800610e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8006112:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8006116:	ebae 0c06 	sub.w	ip, lr, r6
 800611a:	9703      	str	r7, [sp, #12]
 800611c:	eb03 0708 	add.w	r7, r3, r8
 8006120:	9701      	str	r7, [sp, #4]
 8006122:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8006126:	9706      	str	r7, [sp, #24]
 8006128:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800612a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800612e:	f10e 0104 	add.w	r1, lr, #4
 8006132:	4439      	add	r1, r7
 8006134:	443a      	add	r2, r7
 8006136:	0137      	lsls	r7, r6, #4
 8006138:	00f6      	lsls	r6, r6, #3
 800613a:	9704      	str	r7, [sp, #16]
 800613c:	9605      	str	r6, [sp, #20]
 800613e:	9f01      	ldr	r7, [sp, #4]
 8006140:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006142:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8006146:	f04f 0c00 	mov.w	ip, #0
 800614a:	edd4 6a00 	vldr	s13, [r4]
 800614e:	edd7 1a00 	vldr	s3, [r7]
 8006152:	ed16 aa01 	vldr	s20, [r6, #-4]
 8006156:	edd5 5a00 	vldr	s11, [r5]
 800615a:	ed52 9a01 	vldr	s19, [r2, #-4]
 800615e:	ed90 6a00 	vldr	s12, [r0]
 8006162:	ed51 7a01 	vldr	s15, [r1, #-4]
 8006166:	ed93 3a00 	vldr	s6, [r3]
 800616a:	ee39 0a86 	vadd.f32	s0, s19, s12
 800616e:	ee33 2a21 	vadd.f32	s4, s6, s3
 8006172:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8006176:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800617a:	ee35 7a02 	vadd.f32	s14, s10, s4
 800617e:	ee34 4a80 	vadd.f32	s8, s9, s0
 8006182:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006186:	ee74 6a07 	vadd.f32	s13, s8, s14
 800618a:	ee34 4a47 	vsub.f32	s8, s8, s14
 800618e:	ed46 6a01 	vstr	s13, [r6, #-4]
 8006192:	ed85 4a00 	vstr	s8, [r5]
 8006196:	edd1 6a00 	vldr	s13, [r1]
 800619a:	ed94 9a01 	vldr	s18, [r4, #4]
 800619e:	edd3 2a01 	vldr	s5, [r3, #4]
 80061a2:	edd7 8a01 	vldr	s17, [r7, #4]
 80061a6:	edd6 0a00 	vldr	s1, [r6]
 80061aa:	edd5 3a01 	vldr	s7, [r5, #4]
 80061ae:	ed90 8a01 	vldr	s16, [r0, #4]
 80061b2:	ed92 7a00 	vldr	s14, [r2]
 80061b6:	ee33 3a61 	vsub.f32	s6, s6, s3
 80061ba:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80061be:	ee72 aae8 	vsub.f32	s21, s5, s17
 80061c2:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80061c6:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80061ca:	ee77 7a83 	vadd.f32	s15, s15, s6
 80061ce:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80061d2:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80061d6:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80061da:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80061de:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80061e2:	ee77 0a08 	vadd.f32	s1, s14, s16
 80061e6:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80061ea:	ee37 7a48 	vsub.f32	s14, s14, s16
 80061ee:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80061f2:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80061f6:	ee76 6a89 	vadd.f32	s13, s13, s18
 80061fa:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80061fe:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8006202:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8006206:	ee35 5a42 	vsub.f32	s10, s10, s4
 800620a:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800620e:	ee33 2a20 	vadd.f32	s4, s6, s1
 8006212:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8006216:	ee33 3a60 	vsub.f32	s6, s6, s1
 800621a:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800621e:	ee77 0a01 	vadd.f32	s1, s14, s2
 8006222:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8006226:	ee37 7a41 	vsub.f32	s14, s14, s2
 800622a:	ee73 1a84 	vadd.f32	s3, s7, s8
 800622e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8006232:	ee76 3a27 	vadd.f32	s7, s12, s15
 8006236:	ee76 7a67 	vsub.f32	s15, s12, s15
 800623a:	ee32 8a00 	vadd.f32	s16, s4, s0
 800623e:	ee33 1a45 	vsub.f32	s2, s6, s10
 8006242:	ee32 2a40 	vsub.f32	s4, s4, s0
 8006246:	ee35 5a03 	vadd.f32	s10, s10, s6
 800624a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800624e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8006252:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8006256:	ee34 6a67 	vsub.f32	s12, s8, s15
 800625a:	ee75 4a87 	vadd.f32	s9, s11, s14
 800625e:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8006262:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8006266:	ee77 7a84 	vadd.f32	s15, s15, s8
 800626a:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800626e:	44dc      	add	ip, fp
 8006270:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8006274:	45e1      	cmp	r9, ip
 8006276:	ed86 8a00 	vstr	s16, [r6]
 800627a:	ed85 2a01 	vstr	s4, [r5, #4]
 800627e:	4456      	add	r6, sl
 8006280:	ed02 0a01 	vstr	s0, [r2, #-4]
 8006284:	4455      	add	r5, sl
 8006286:	edc0 6a00 	vstr	s13, [r0]
 800628a:	ed82 1a00 	vstr	s2, [r2]
 800628e:	ed80 5a01 	vstr	s10, [r0, #4]
 8006292:	4452      	add	r2, sl
 8006294:	ed01 3a01 	vstr	s6, [r1, #-4]
 8006298:	4450      	add	r0, sl
 800629a:	edc7 2a00 	vstr	s5, [r7]
 800629e:	edc4 4a00 	vstr	s9, [r4]
 80062a2:	ed83 7a00 	vstr	s14, [r3]
 80062a6:	edc1 5a00 	vstr	s11, [r1]
 80062aa:	edc7 3a01 	vstr	s7, [r7, #4]
 80062ae:	4451      	add	r1, sl
 80062b0:	ed84 6a01 	vstr	s12, [r4, #4]
 80062b4:	4457      	add	r7, sl
 80062b6:	edc3 7a01 	vstr	s15, [r3, #4]
 80062ba:	4454      	add	r4, sl
 80062bc:	4453      	add	r3, sl
 80062be:	f63f af44 	bhi.w	800614a <arm_radix8_butterfly_f32+0x86>
 80062c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80062c4:	2b07      	cmp	r3, #7
 80062c6:	f240 81b7 	bls.w	8006638 <arm_radix8_butterfly_f32+0x574>
 80062ca:	9b06      	ldr	r3, [sp, #24]
 80062cc:	9903      	ldr	r1, [sp, #12]
 80062ce:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80062d0:	9e05      	ldr	r6, [sp, #20]
 80062d2:	9a04      	ldr	r2, [sp, #16]
 80062d4:	f103 0c08 	add.w	ip, r3, #8
 80062d8:	9b02      	ldr	r3, [sp, #8]
 80062da:	3108      	adds	r1, #8
 80062dc:	f108 0808 	add.w	r8, r8, #8
 80062e0:	1841      	adds	r1, r0, r1
 80062e2:	3608      	adds	r6, #8
 80062e4:	330c      	adds	r3, #12
 80062e6:	4604      	mov	r4, r0
 80062e8:	4444      	add	r4, r8
 80062ea:	18c3      	adds	r3, r0, r3
 80062ec:	9109      	str	r1, [sp, #36]	@ 0x24
 80062ee:	1981      	adds	r1, r0, r6
 80062f0:	f10e 0e08 	add.w	lr, lr, #8
 80062f4:	3208      	adds	r2, #8
 80062f6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80062f8:	9107      	str	r1, [sp, #28]
 80062fa:	4604      	mov	r4, r0
 80062fc:	4601      	mov	r1, r0
 80062fe:	9304      	str	r3, [sp, #16]
 8006300:	f100 030c 	add.w	r3, r0, #12
 8006304:	4474      	add	r4, lr
 8006306:	f04f 0801 	mov.w	r8, #1
 800630a:	1882      	adds	r2, r0, r2
 800630c:	4461      	add	r1, ip
 800630e:	9305      	str	r3, [sp, #20]
 8006310:	464b      	mov	r3, r9
 8006312:	940a      	str	r4, [sp, #40]	@ 0x28
 8006314:	46c1      	mov	r9, r8
 8006316:	9208      	str	r2, [sp, #32]
 8006318:	46d8      	mov	r8, fp
 800631a:	9106      	str	r1, [sp, #24]
 800631c:	f04f 0e00 	mov.w	lr, #0
 8006320:	469b      	mov	fp, r3
 8006322:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006324:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006326:	449e      	add	lr, r3
 8006328:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800632c:	441a      	add	r2, r3
 800632e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006330:	441a      	add	r2, r3
 8006332:	18d4      	adds	r4, r2, r3
 8006334:	18e5      	adds	r5, r4, r3
 8006336:	18ee      	adds	r6, r5, r3
 8006338:	18f7      	adds	r7, r6, r3
 800633a:	eb07 0c03 	add.w	ip, r7, r3
 800633e:	920d      	str	r2, [sp, #52]	@ 0x34
 8006340:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8006344:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8006348:	910c      	str	r1, [sp, #48]	@ 0x30
 800634a:	4419      	add	r1, r3
 800634c:	9103      	str	r1, [sp, #12]
 800634e:	4419      	add	r1, r3
 8006350:	18ca      	adds	r2, r1, r3
 8006352:	9202      	str	r2, [sp, #8]
 8006354:	441a      	add	r2, r3
 8006356:	18d0      	adds	r0, r2, r3
 8006358:	ed92 ea01 	vldr	s28, [r2, #4]
 800635c:	9a02      	ldr	r2, [sp, #8]
 800635e:	edd4 7a00 	vldr	s15, [r4]
 8006362:	edd2 da01 	vldr	s27, [r2, #4]
 8006366:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006368:	ed91 da01 	vldr	s26, [r1, #4]
 800636c:	ed92 ca01 	vldr	s24, [r2, #4]
 8006370:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006372:	9903      	ldr	r1, [sp, #12]
 8006374:	edcd 7a03 	vstr	s15, [sp, #12]
 8006378:	edd2 7a00 	vldr	s15, [r2]
 800637c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800637e:	edcd 7a02 	vstr	s15, [sp, #8]
 8006382:	edd2 7a00 	vldr	s15, [r2]
 8006386:	edd0 ea01 	vldr	s29, [r0, #4]
 800638a:	edd1 ca01 	vldr	s25, [r1, #4]
 800638e:	eddc ba00 	vldr	s23, [ip]
 8006392:	edd7 aa00 	vldr	s21, [r7]
 8006396:	ed96 aa00 	vldr	s20, [r6]
 800639a:	edd5 9a00 	vldr	s19, [r5]
 800639e:	edcd 7a01 	vstr	s15, [sp, #4]
 80063a2:	4403      	add	r3, r0
 80063a4:	ed93 fa01 	vldr	s30, [r3, #4]
 80063a8:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 80063ac:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 80063b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80063b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 80063b8:	46cc      	mov	ip, r9
 80063ba:	e001      	b.n	80063c0 <arm_radix8_butterfly_f32+0x2fc>
 80063bc:	3f3504f3 	.word	0x3f3504f3
 80063c0:	ed91 6a00 	vldr	s12, [r1]
 80063c4:	ed93 5a00 	vldr	s10, [r3]
 80063c8:	edd0 fa00 	vldr	s31, [r0]
 80063cc:	edd4 7a00 	vldr	s15, [r4]
 80063d0:	ed95 7a00 	vldr	s14, [r5]
 80063d4:	ed56 3a01 	vldr	s7, [r6, #-4]
 80063d8:	ed17 3a01 	vldr	s6, [r7, #-4]
 80063dc:	ed92 2a00 	vldr	s4, [r2]
 80063e0:	ed96 0a00 	vldr	s0, [r6]
 80063e4:	ee33 8a85 	vadd.f32	s16, s7, s10
 80063e8:	ee32 1a06 	vadd.f32	s2, s4, s12
 80063ec:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80063f0:	ee77 4a87 	vadd.f32	s9, s15, s14
 80063f4:	ee78 1a04 	vadd.f32	s3, s16, s8
 80063f8:	ee71 6a24 	vadd.f32	s13, s2, s9
 80063fc:	ee32 2a46 	vsub.f32	s4, s4, s12
 8006400:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8006404:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006408:	ed06 6a01 	vstr	s12, [r6, #-4]
 800640c:	edd4 8a01 	vldr	s17, [r4, #4]
 8006410:	ed92 9a01 	vldr	s18, [r2, #4]
 8006414:	edd7 0a00 	vldr	s1, [r7]
 8006418:	edd1 2a01 	vldr	s5, [r1, #4]
 800641c:	ed95 7a01 	vldr	s14, [r5, #4]
 8006420:	ed93 6a01 	vldr	s12, [r3, #4]
 8006424:	edd0 5a01 	vldr	s11, [r0, #4]
 8006428:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800642c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 8006430:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006434:	ee78 fac7 	vsub.f32	s31, s17, s14
 8006438:	ee38 4a44 	vsub.f32	s8, s16, s8
 800643c:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006440:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006444:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006448:	ee32 9a27 	vadd.f32	s18, s4, s15
 800644c:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006450:	ee30 2a06 	vadd.f32	s4, s0, s12
 8006454:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8006458:	ee71 4a64 	vsub.f32	s9, s2, s9
 800645c:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8006460:	ee32 1a08 	vadd.f32	s2, s4, s16
 8006464:	ee72 fa87 	vadd.f32	s31, s5, s14
 8006468:	ee32 2a48 	vsub.f32	s4, s4, s16
 800646c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006470:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8006474:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8006478:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800647c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006480:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8006484:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8006488:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800648c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8006490:	ee74 0a22 	vadd.f32	s1, s8, s5
 8006494:	ee36 0a28 	vadd.f32	s0, s12, s17
 8006498:	ee74 2a62 	vsub.f32	s5, s8, s5
 800649c:	ee36 6a68 	vsub.f32	s12, s12, s17
 80064a0:	ee32 4a64 	vsub.f32	s8, s4, s9
 80064a4:	ee73 8a09 	vadd.f32	s17, s6, s18
 80064a8:	ee74 4a82 	vadd.f32	s9, s9, s4
 80064ac:	ee33 9a49 	vsub.f32	s18, s6, s18
 80064b0:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 80064b4:	ee35 3a85 	vadd.f32	s6, s11, s10
 80064b8:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80064bc:	ee33 5aa7 	vadd.f32	s10, s7, s15
 80064c0:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80064c4:	ee69 3aa6 	vmul.f32	s7, s19, s13
 80064c8:	ee30 7a68 	vsub.f32	s14, s0, s17
 80064cc:	ee35 8a03 	vadd.f32	s16, s10, s6
 80064d0:	ee38 0a80 	vadd.f32	s0, s17, s0
 80064d4:	ee73 3a82 	vadd.f32	s7, s7, s4
 80064d8:	ee69 8aa1 	vmul.f32	s17, s19, s3
 80064dc:	ed9d 2a01 	vldr	s4, [sp, #4]
 80064e0:	eddd 1a02 	vldr	s3, [sp, #8]
 80064e4:	ee35 5a43 	vsub.f32	s10, s10, s6
 80064e8:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80064ec:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80064f0:	ee21 1aa0 	vmul.f32	s2, s3, s1
 80064f4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80064f8:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 80064fc:	ee76 5a49 	vsub.f32	s11, s12, s18
 8006500:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8006504:	ee39 6a06 	vadd.f32	s12, s18, s12
 8006508:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800650c:	ee21 4a84 	vmul.f32	s8, s3, s8
 8006510:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8006514:	ee22 7a07 	vmul.f32	s14, s4, s14
 8006518:	ee22 2a08 	vmul.f32	s4, s4, s16
 800651c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8006520:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8006524:	ee31 1a09 	vadd.f32	s2, s2, s18
 8006528:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800652c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 8006530:	ee74 0a60 	vsub.f32	s1, s8, s1
 8006534:	ee37 7a48 	vsub.f32	s14, s14, s16
 8006538:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800653c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8006540:	ee72 1a21 	vadd.f32	s3, s4, s3
 8006544:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8006548:	ee38 2a89 	vadd.f32	s4, s17, s18
 800654c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8006550:	ee38 8a04 	vadd.f32	s16, s16, s8
 8006554:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8006558:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800655c:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8006560:	eddd 5a03 	vldr	s11, [sp, #12]
 8006564:	edc6 fa00 	vstr	s31, [r6]
 8006568:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800656c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8006570:	ee30 0a45 	vsub.f32	s0, s0, s10
 8006574:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8006578:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800657c:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8006580:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8006584:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8006588:	ee25 6a86 	vmul.f32	s12, s11, s12
 800658c:	ee74 4a89 	vadd.f32	s9, s9, s18
 8006590:	ee34 3a43 	vsub.f32	s6, s8, s6
 8006594:	ee78 8a85 	vadd.f32	s17, s17, s10
 8006598:	ee36 6a67 	vsub.f32	s12, s12, s15
 800659c:	44c4      	add	ip, r8
 800659e:	45e3      	cmp	fp, ip
 80065a0:	edc3 3a00 	vstr	s7, [r3]
 80065a4:	edc3 6a01 	vstr	s13, [r3, #4]
 80065a8:	4456      	add	r6, sl
 80065aa:	ed07 1a01 	vstr	s2, [r7, #-4]
 80065ae:	edc7 0a00 	vstr	s1, [r7]
 80065b2:	4453      	add	r3, sl
 80065b4:	ed80 2a00 	vstr	s4, [r0]
 80065b8:	edc0 2a01 	vstr	s5, [r0, #4]
 80065bc:	4457      	add	r7, sl
 80065be:	edc2 1a00 	vstr	s3, [r2]
 80065c2:	ed82 7a01 	vstr	s14, [r2, #4]
 80065c6:	4450      	add	r0, sl
 80065c8:	ed85 8a00 	vstr	s16, [r5]
 80065cc:	ed85 0a01 	vstr	s0, [r5, #4]
 80065d0:	4452      	add	r2, sl
 80065d2:	edc1 4a00 	vstr	s9, [r1]
 80065d6:	4455      	add	r5, sl
 80065d8:	ed81 3a01 	vstr	s6, [r1, #4]
 80065dc:	edc4 8a00 	vstr	s17, [r4]
 80065e0:	ed84 6a01 	vstr	s12, [r4, #4]
 80065e4:	4451      	add	r1, sl
 80065e6:	4454      	add	r4, sl
 80065e8:	f63f aeea 	bhi.w	80063c0 <arm_radix8_butterfly_f32+0x2fc>
 80065ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065ee:	3308      	adds	r3, #8
 80065f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80065f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065f4:	3308      	adds	r3, #8
 80065f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80065f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065fa:	3308      	adds	r3, #8
 80065fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80065fe:	9b08      	ldr	r3, [sp, #32]
 8006600:	3308      	adds	r3, #8
 8006602:	9308      	str	r3, [sp, #32]
 8006604:	9b07      	ldr	r3, [sp, #28]
 8006606:	3308      	adds	r3, #8
 8006608:	9307      	str	r3, [sp, #28]
 800660a:	9b06      	ldr	r3, [sp, #24]
 800660c:	3308      	adds	r3, #8
 800660e:	9306      	str	r3, [sp, #24]
 8006610:	9b05      	ldr	r3, [sp, #20]
 8006612:	3308      	adds	r3, #8
 8006614:	9305      	str	r3, [sp, #20]
 8006616:	9b04      	ldr	r3, [sp, #16]
 8006618:	3308      	adds	r3, #8
 800661a:	9304      	str	r3, [sp, #16]
 800661c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800661e:	f109 0901 	add.w	r9, r9, #1
 8006622:	454b      	cmp	r3, r9
 8006624:	f47f ae7d 	bne.w	8006322 <arm_radix8_butterfly_f32+0x25e>
 8006628:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800662a:	00db      	lsls	r3, r3, #3
 800662c:	b29b      	uxth	r3, r3
 800662e:	46d9      	mov	r9, fp
 8006630:	9310      	str	r3, [sp, #64]	@ 0x40
 8006632:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 8006636:	e554      	b.n	80060e2 <arm_radix8_butterfly_f32+0x1e>
 8006638:	b015      	add	sp, #84	@ 0x54
 800663a:	ecbd 8b10 	vpop	{d8-d15}
 800663e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006642:	bf00      	nop

08006644 <__cvt>:
 8006644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006648:	ec57 6b10 	vmov	r6, r7, d0
 800664c:	2f00      	cmp	r7, #0
 800664e:	460c      	mov	r4, r1
 8006650:	4619      	mov	r1, r3
 8006652:	463b      	mov	r3, r7
 8006654:	bfbb      	ittet	lt
 8006656:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800665a:	461f      	movlt	r7, r3
 800665c:	2300      	movge	r3, #0
 800665e:	232d      	movlt	r3, #45	@ 0x2d
 8006660:	700b      	strb	r3, [r1, #0]
 8006662:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006664:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006668:	4691      	mov	r9, r2
 800666a:	f023 0820 	bic.w	r8, r3, #32
 800666e:	bfbc      	itt	lt
 8006670:	4632      	movlt	r2, r6
 8006672:	4616      	movlt	r6, r2
 8006674:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006678:	d005      	beq.n	8006686 <__cvt+0x42>
 800667a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800667e:	d100      	bne.n	8006682 <__cvt+0x3e>
 8006680:	3401      	adds	r4, #1
 8006682:	2102      	movs	r1, #2
 8006684:	e000      	b.n	8006688 <__cvt+0x44>
 8006686:	2103      	movs	r1, #3
 8006688:	ab03      	add	r3, sp, #12
 800668a:	9301      	str	r3, [sp, #4]
 800668c:	ab02      	add	r3, sp, #8
 800668e:	9300      	str	r3, [sp, #0]
 8006690:	ec47 6b10 	vmov	d0, r6, r7
 8006694:	4653      	mov	r3, sl
 8006696:	4622      	mov	r2, r4
 8006698:	f000 fe22 	bl	80072e0 <_dtoa_r>
 800669c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80066a0:	4605      	mov	r5, r0
 80066a2:	d119      	bne.n	80066d8 <__cvt+0x94>
 80066a4:	f019 0f01 	tst.w	r9, #1
 80066a8:	d00e      	beq.n	80066c8 <__cvt+0x84>
 80066aa:	eb00 0904 	add.w	r9, r0, r4
 80066ae:	2200      	movs	r2, #0
 80066b0:	2300      	movs	r3, #0
 80066b2:	4630      	mov	r0, r6
 80066b4:	4639      	mov	r1, r7
 80066b6:	f7fa fa07 	bl	8000ac8 <__aeabi_dcmpeq>
 80066ba:	b108      	cbz	r0, 80066c0 <__cvt+0x7c>
 80066bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80066c0:	2230      	movs	r2, #48	@ 0x30
 80066c2:	9b03      	ldr	r3, [sp, #12]
 80066c4:	454b      	cmp	r3, r9
 80066c6:	d31e      	bcc.n	8006706 <__cvt+0xc2>
 80066c8:	9b03      	ldr	r3, [sp, #12]
 80066ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066cc:	1b5b      	subs	r3, r3, r5
 80066ce:	4628      	mov	r0, r5
 80066d0:	6013      	str	r3, [r2, #0]
 80066d2:	b004      	add	sp, #16
 80066d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80066dc:	eb00 0904 	add.w	r9, r0, r4
 80066e0:	d1e5      	bne.n	80066ae <__cvt+0x6a>
 80066e2:	7803      	ldrb	r3, [r0, #0]
 80066e4:	2b30      	cmp	r3, #48	@ 0x30
 80066e6:	d10a      	bne.n	80066fe <__cvt+0xba>
 80066e8:	2200      	movs	r2, #0
 80066ea:	2300      	movs	r3, #0
 80066ec:	4630      	mov	r0, r6
 80066ee:	4639      	mov	r1, r7
 80066f0:	f7fa f9ea 	bl	8000ac8 <__aeabi_dcmpeq>
 80066f4:	b918      	cbnz	r0, 80066fe <__cvt+0xba>
 80066f6:	f1c4 0401 	rsb	r4, r4, #1
 80066fa:	f8ca 4000 	str.w	r4, [sl]
 80066fe:	f8da 3000 	ldr.w	r3, [sl]
 8006702:	4499      	add	r9, r3
 8006704:	e7d3      	b.n	80066ae <__cvt+0x6a>
 8006706:	1c59      	adds	r1, r3, #1
 8006708:	9103      	str	r1, [sp, #12]
 800670a:	701a      	strb	r2, [r3, #0]
 800670c:	e7d9      	b.n	80066c2 <__cvt+0x7e>

0800670e <__exponent>:
 800670e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006710:	2900      	cmp	r1, #0
 8006712:	bfba      	itte	lt
 8006714:	4249      	neglt	r1, r1
 8006716:	232d      	movlt	r3, #45	@ 0x2d
 8006718:	232b      	movge	r3, #43	@ 0x2b
 800671a:	2909      	cmp	r1, #9
 800671c:	7002      	strb	r2, [r0, #0]
 800671e:	7043      	strb	r3, [r0, #1]
 8006720:	dd29      	ble.n	8006776 <__exponent+0x68>
 8006722:	f10d 0307 	add.w	r3, sp, #7
 8006726:	461d      	mov	r5, r3
 8006728:	270a      	movs	r7, #10
 800672a:	461a      	mov	r2, r3
 800672c:	fbb1 f6f7 	udiv	r6, r1, r7
 8006730:	fb07 1416 	mls	r4, r7, r6, r1
 8006734:	3430      	adds	r4, #48	@ 0x30
 8006736:	f802 4c01 	strb.w	r4, [r2, #-1]
 800673a:	460c      	mov	r4, r1
 800673c:	2c63      	cmp	r4, #99	@ 0x63
 800673e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006742:	4631      	mov	r1, r6
 8006744:	dcf1      	bgt.n	800672a <__exponent+0x1c>
 8006746:	3130      	adds	r1, #48	@ 0x30
 8006748:	1e94      	subs	r4, r2, #2
 800674a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800674e:	1c41      	adds	r1, r0, #1
 8006750:	4623      	mov	r3, r4
 8006752:	42ab      	cmp	r3, r5
 8006754:	d30a      	bcc.n	800676c <__exponent+0x5e>
 8006756:	f10d 0309 	add.w	r3, sp, #9
 800675a:	1a9b      	subs	r3, r3, r2
 800675c:	42ac      	cmp	r4, r5
 800675e:	bf88      	it	hi
 8006760:	2300      	movhi	r3, #0
 8006762:	3302      	adds	r3, #2
 8006764:	4403      	add	r3, r0
 8006766:	1a18      	subs	r0, r3, r0
 8006768:	b003      	add	sp, #12
 800676a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800676c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006770:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006774:	e7ed      	b.n	8006752 <__exponent+0x44>
 8006776:	2330      	movs	r3, #48	@ 0x30
 8006778:	3130      	adds	r1, #48	@ 0x30
 800677a:	7083      	strb	r3, [r0, #2]
 800677c:	70c1      	strb	r1, [r0, #3]
 800677e:	1d03      	adds	r3, r0, #4
 8006780:	e7f1      	b.n	8006766 <__exponent+0x58>
	...

08006784 <_printf_float>:
 8006784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006788:	b08d      	sub	sp, #52	@ 0x34
 800678a:	460c      	mov	r4, r1
 800678c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006790:	4616      	mov	r6, r2
 8006792:	461f      	mov	r7, r3
 8006794:	4605      	mov	r5, r0
 8006796:	f000 fce7 	bl	8007168 <_localeconv_r>
 800679a:	6803      	ldr	r3, [r0, #0]
 800679c:	9304      	str	r3, [sp, #16]
 800679e:	4618      	mov	r0, r3
 80067a0:	f7f9 fd66 	bl	8000270 <strlen>
 80067a4:	2300      	movs	r3, #0
 80067a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80067a8:	f8d8 3000 	ldr.w	r3, [r8]
 80067ac:	9005      	str	r0, [sp, #20]
 80067ae:	3307      	adds	r3, #7
 80067b0:	f023 0307 	bic.w	r3, r3, #7
 80067b4:	f103 0208 	add.w	r2, r3, #8
 80067b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80067bc:	f8d4 b000 	ldr.w	fp, [r4]
 80067c0:	f8c8 2000 	str.w	r2, [r8]
 80067c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80067c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80067cc:	9307      	str	r3, [sp, #28]
 80067ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80067d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80067d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067da:	4b9c      	ldr	r3, [pc, #624]	@ (8006a4c <_printf_float+0x2c8>)
 80067dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80067e0:	f7fa f9a4 	bl	8000b2c <__aeabi_dcmpun>
 80067e4:	bb70      	cbnz	r0, 8006844 <_printf_float+0xc0>
 80067e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067ea:	4b98      	ldr	r3, [pc, #608]	@ (8006a4c <_printf_float+0x2c8>)
 80067ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80067f0:	f7fa f97e 	bl	8000af0 <__aeabi_dcmple>
 80067f4:	bb30      	cbnz	r0, 8006844 <_printf_float+0xc0>
 80067f6:	2200      	movs	r2, #0
 80067f8:	2300      	movs	r3, #0
 80067fa:	4640      	mov	r0, r8
 80067fc:	4649      	mov	r1, r9
 80067fe:	f7fa f96d 	bl	8000adc <__aeabi_dcmplt>
 8006802:	b110      	cbz	r0, 800680a <_printf_float+0x86>
 8006804:	232d      	movs	r3, #45	@ 0x2d
 8006806:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800680a:	4a91      	ldr	r2, [pc, #580]	@ (8006a50 <_printf_float+0x2cc>)
 800680c:	4b91      	ldr	r3, [pc, #580]	@ (8006a54 <_printf_float+0x2d0>)
 800680e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006812:	bf94      	ite	ls
 8006814:	4690      	movls	r8, r2
 8006816:	4698      	movhi	r8, r3
 8006818:	2303      	movs	r3, #3
 800681a:	6123      	str	r3, [r4, #16]
 800681c:	f02b 0304 	bic.w	r3, fp, #4
 8006820:	6023      	str	r3, [r4, #0]
 8006822:	f04f 0900 	mov.w	r9, #0
 8006826:	9700      	str	r7, [sp, #0]
 8006828:	4633      	mov	r3, r6
 800682a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800682c:	4621      	mov	r1, r4
 800682e:	4628      	mov	r0, r5
 8006830:	f000 f9d2 	bl	8006bd8 <_printf_common>
 8006834:	3001      	adds	r0, #1
 8006836:	f040 808d 	bne.w	8006954 <_printf_float+0x1d0>
 800683a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800683e:	b00d      	add	sp, #52	@ 0x34
 8006840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006844:	4642      	mov	r2, r8
 8006846:	464b      	mov	r3, r9
 8006848:	4640      	mov	r0, r8
 800684a:	4649      	mov	r1, r9
 800684c:	f7fa f96e 	bl	8000b2c <__aeabi_dcmpun>
 8006850:	b140      	cbz	r0, 8006864 <_printf_float+0xe0>
 8006852:	464b      	mov	r3, r9
 8006854:	2b00      	cmp	r3, #0
 8006856:	bfbc      	itt	lt
 8006858:	232d      	movlt	r3, #45	@ 0x2d
 800685a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800685e:	4a7e      	ldr	r2, [pc, #504]	@ (8006a58 <_printf_float+0x2d4>)
 8006860:	4b7e      	ldr	r3, [pc, #504]	@ (8006a5c <_printf_float+0x2d8>)
 8006862:	e7d4      	b.n	800680e <_printf_float+0x8a>
 8006864:	6863      	ldr	r3, [r4, #4]
 8006866:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800686a:	9206      	str	r2, [sp, #24]
 800686c:	1c5a      	adds	r2, r3, #1
 800686e:	d13b      	bne.n	80068e8 <_printf_float+0x164>
 8006870:	2306      	movs	r3, #6
 8006872:	6063      	str	r3, [r4, #4]
 8006874:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006878:	2300      	movs	r3, #0
 800687a:	6022      	str	r2, [r4, #0]
 800687c:	9303      	str	r3, [sp, #12]
 800687e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006880:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006884:	ab09      	add	r3, sp, #36	@ 0x24
 8006886:	9300      	str	r3, [sp, #0]
 8006888:	6861      	ldr	r1, [r4, #4]
 800688a:	ec49 8b10 	vmov	d0, r8, r9
 800688e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006892:	4628      	mov	r0, r5
 8006894:	f7ff fed6 	bl	8006644 <__cvt>
 8006898:	9b06      	ldr	r3, [sp, #24]
 800689a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800689c:	2b47      	cmp	r3, #71	@ 0x47
 800689e:	4680      	mov	r8, r0
 80068a0:	d129      	bne.n	80068f6 <_printf_float+0x172>
 80068a2:	1cc8      	adds	r0, r1, #3
 80068a4:	db02      	blt.n	80068ac <_printf_float+0x128>
 80068a6:	6863      	ldr	r3, [r4, #4]
 80068a8:	4299      	cmp	r1, r3
 80068aa:	dd41      	ble.n	8006930 <_printf_float+0x1ac>
 80068ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80068b0:	fa5f fa8a 	uxtb.w	sl, sl
 80068b4:	3901      	subs	r1, #1
 80068b6:	4652      	mov	r2, sl
 80068b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80068bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80068be:	f7ff ff26 	bl	800670e <__exponent>
 80068c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068c4:	1813      	adds	r3, r2, r0
 80068c6:	2a01      	cmp	r2, #1
 80068c8:	4681      	mov	r9, r0
 80068ca:	6123      	str	r3, [r4, #16]
 80068cc:	dc02      	bgt.n	80068d4 <_printf_float+0x150>
 80068ce:	6822      	ldr	r2, [r4, #0]
 80068d0:	07d2      	lsls	r2, r2, #31
 80068d2:	d501      	bpl.n	80068d8 <_printf_float+0x154>
 80068d4:	3301      	adds	r3, #1
 80068d6:	6123      	str	r3, [r4, #16]
 80068d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d0a2      	beq.n	8006826 <_printf_float+0xa2>
 80068e0:	232d      	movs	r3, #45	@ 0x2d
 80068e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80068e6:	e79e      	b.n	8006826 <_printf_float+0xa2>
 80068e8:	9a06      	ldr	r2, [sp, #24]
 80068ea:	2a47      	cmp	r2, #71	@ 0x47
 80068ec:	d1c2      	bne.n	8006874 <_printf_float+0xf0>
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1c0      	bne.n	8006874 <_printf_float+0xf0>
 80068f2:	2301      	movs	r3, #1
 80068f4:	e7bd      	b.n	8006872 <_printf_float+0xee>
 80068f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068fa:	d9db      	bls.n	80068b4 <_printf_float+0x130>
 80068fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006900:	d118      	bne.n	8006934 <_printf_float+0x1b0>
 8006902:	2900      	cmp	r1, #0
 8006904:	6863      	ldr	r3, [r4, #4]
 8006906:	dd0b      	ble.n	8006920 <_printf_float+0x19c>
 8006908:	6121      	str	r1, [r4, #16]
 800690a:	b913      	cbnz	r3, 8006912 <_printf_float+0x18e>
 800690c:	6822      	ldr	r2, [r4, #0]
 800690e:	07d0      	lsls	r0, r2, #31
 8006910:	d502      	bpl.n	8006918 <_printf_float+0x194>
 8006912:	3301      	adds	r3, #1
 8006914:	440b      	add	r3, r1
 8006916:	6123      	str	r3, [r4, #16]
 8006918:	65a1      	str	r1, [r4, #88]	@ 0x58
 800691a:	f04f 0900 	mov.w	r9, #0
 800691e:	e7db      	b.n	80068d8 <_printf_float+0x154>
 8006920:	b913      	cbnz	r3, 8006928 <_printf_float+0x1a4>
 8006922:	6822      	ldr	r2, [r4, #0]
 8006924:	07d2      	lsls	r2, r2, #31
 8006926:	d501      	bpl.n	800692c <_printf_float+0x1a8>
 8006928:	3302      	adds	r3, #2
 800692a:	e7f4      	b.n	8006916 <_printf_float+0x192>
 800692c:	2301      	movs	r3, #1
 800692e:	e7f2      	b.n	8006916 <_printf_float+0x192>
 8006930:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006934:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006936:	4299      	cmp	r1, r3
 8006938:	db05      	blt.n	8006946 <_printf_float+0x1c2>
 800693a:	6823      	ldr	r3, [r4, #0]
 800693c:	6121      	str	r1, [r4, #16]
 800693e:	07d8      	lsls	r0, r3, #31
 8006940:	d5ea      	bpl.n	8006918 <_printf_float+0x194>
 8006942:	1c4b      	adds	r3, r1, #1
 8006944:	e7e7      	b.n	8006916 <_printf_float+0x192>
 8006946:	2900      	cmp	r1, #0
 8006948:	bfd4      	ite	le
 800694a:	f1c1 0202 	rsble	r2, r1, #2
 800694e:	2201      	movgt	r2, #1
 8006950:	4413      	add	r3, r2
 8006952:	e7e0      	b.n	8006916 <_printf_float+0x192>
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	055a      	lsls	r2, r3, #21
 8006958:	d407      	bmi.n	800696a <_printf_float+0x1e6>
 800695a:	6923      	ldr	r3, [r4, #16]
 800695c:	4642      	mov	r2, r8
 800695e:	4631      	mov	r1, r6
 8006960:	4628      	mov	r0, r5
 8006962:	47b8      	blx	r7
 8006964:	3001      	adds	r0, #1
 8006966:	d12b      	bne.n	80069c0 <_printf_float+0x23c>
 8006968:	e767      	b.n	800683a <_printf_float+0xb6>
 800696a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800696e:	f240 80dd 	bls.w	8006b2c <_printf_float+0x3a8>
 8006972:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006976:	2200      	movs	r2, #0
 8006978:	2300      	movs	r3, #0
 800697a:	f7fa f8a5 	bl	8000ac8 <__aeabi_dcmpeq>
 800697e:	2800      	cmp	r0, #0
 8006980:	d033      	beq.n	80069ea <_printf_float+0x266>
 8006982:	4a37      	ldr	r2, [pc, #220]	@ (8006a60 <_printf_float+0x2dc>)
 8006984:	2301      	movs	r3, #1
 8006986:	4631      	mov	r1, r6
 8006988:	4628      	mov	r0, r5
 800698a:	47b8      	blx	r7
 800698c:	3001      	adds	r0, #1
 800698e:	f43f af54 	beq.w	800683a <_printf_float+0xb6>
 8006992:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006996:	4543      	cmp	r3, r8
 8006998:	db02      	blt.n	80069a0 <_printf_float+0x21c>
 800699a:	6823      	ldr	r3, [r4, #0]
 800699c:	07d8      	lsls	r0, r3, #31
 800699e:	d50f      	bpl.n	80069c0 <_printf_float+0x23c>
 80069a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069a4:	4631      	mov	r1, r6
 80069a6:	4628      	mov	r0, r5
 80069a8:	47b8      	blx	r7
 80069aa:	3001      	adds	r0, #1
 80069ac:	f43f af45 	beq.w	800683a <_printf_float+0xb6>
 80069b0:	f04f 0900 	mov.w	r9, #0
 80069b4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80069b8:	f104 0a1a 	add.w	sl, r4, #26
 80069bc:	45c8      	cmp	r8, r9
 80069be:	dc09      	bgt.n	80069d4 <_printf_float+0x250>
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	079b      	lsls	r3, r3, #30
 80069c4:	f100 8103 	bmi.w	8006bce <_printf_float+0x44a>
 80069c8:	68e0      	ldr	r0, [r4, #12]
 80069ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069cc:	4298      	cmp	r0, r3
 80069ce:	bfb8      	it	lt
 80069d0:	4618      	movlt	r0, r3
 80069d2:	e734      	b.n	800683e <_printf_float+0xba>
 80069d4:	2301      	movs	r3, #1
 80069d6:	4652      	mov	r2, sl
 80069d8:	4631      	mov	r1, r6
 80069da:	4628      	mov	r0, r5
 80069dc:	47b8      	blx	r7
 80069de:	3001      	adds	r0, #1
 80069e0:	f43f af2b 	beq.w	800683a <_printf_float+0xb6>
 80069e4:	f109 0901 	add.w	r9, r9, #1
 80069e8:	e7e8      	b.n	80069bc <_printf_float+0x238>
 80069ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	dc39      	bgt.n	8006a64 <_printf_float+0x2e0>
 80069f0:	4a1b      	ldr	r2, [pc, #108]	@ (8006a60 <_printf_float+0x2dc>)
 80069f2:	2301      	movs	r3, #1
 80069f4:	4631      	mov	r1, r6
 80069f6:	4628      	mov	r0, r5
 80069f8:	47b8      	blx	r7
 80069fa:	3001      	adds	r0, #1
 80069fc:	f43f af1d 	beq.w	800683a <_printf_float+0xb6>
 8006a00:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006a04:	ea59 0303 	orrs.w	r3, r9, r3
 8006a08:	d102      	bne.n	8006a10 <_printf_float+0x28c>
 8006a0a:	6823      	ldr	r3, [r4, #0]
 8006a0c:	07d9      	lsls	r1, r3, #31
 8006a0e:	d5d7      	bpl.n	80069c0 <_printf_float+0x23c>
 8006a10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a14:	4631      	mov	r1, r6
 8006a16:	4628      	mov	r0, r5
 8006a18:	47b8      	blx	r7
 8006a1a:	3001      	adds	r0, #1
 8006a1c:	f43f af0d 	beq.w	800683a <_printf_float+0xb6>
 8006a20:	f04f 0a00 	mov.w	sl, #0
 8006a24:	f104 0b1a 	add.w	fp, r4, #26
 8006a28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a2a:	425b      	negs	r3, r3
 8006a2c:	4553      	cmp	r3, sl
 8006a2e:	dc01      	bgt.n	8006a34 <_printf_float+0x2b0>
 8006a30:	464b      	mov	r3, r9
 8006a32:	e793      	b.n	800695c <_printf_float+0x1d8>
 8006a34:	2301      	movs	r3, #1
 8006a36:	465a      	mov	r2, fp
 8006a38:	4631      	mov	r1, r6
 8006a3a:	4628      	mov	r0, r5
 8006a3c:	47b8      	blx	r7
 8006a3e:	3001      	adds	r0, #1
 8006a40:	f43f aefb 	beq.w	800683a <_printf_float+0xb6>
 8006a44:	f10a 0a01 	add.w	sl, sl, #1
 8006a48:	e7ee      	b.n	8006a28 <_printf_float+0x2a4>
 8006a4a:	bf00      	nop
 8006a4c:	7fefffff 	.word	0x7fefffff
 8006a50:	08009f10 	.word	0x08009f10
 8006a54:	08009f14 	.word	0x08009f14
 8006a58:	08009f18 	.word	0x08009f18
 8006a5c:	08009f1c 	.word	0x08009f1c
 8006a60:	08009f20 	.word	0x08009f20
 8006a64:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a66:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a6a:	4553      	cmp	r3, sl
 8006a6c:	bfa8      	it	ge
 8006a6e:	4653      	movge	r3, sl
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	4699      	mov	r9, r3
 8006a74:	dc36      	bgt.n	8006ae4 <_printf_float+0x360>
 8006a76:	f04f 0b00 	mov.w	fp, #0
 8006a7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a7e:	f104 021a 	add.w	r2, r4, #26
 8006a82:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a84:	9306      	str	r3, [sp, #24]
 8006a86:	eba3 0309 	sub.w	r3, r3, r9
 8006a8a:	455b      	cmp	r3, fp
 8006a8c:	dc31      	bgt.n	8006af2 <_printf_float+0x36e>
 8006a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a90:	459a      	cmp	sl, r3
 8006a92:	dc3a      	bgt.n	8006b0a <_printf_float+0x386>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	07da      	lsls	r2, r3, #31
 8006a98:	d437      	bmi.n	8006b0a <_printf_float+0x386>
 8006a9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a9c:	ebaa 0903 	sub.w	r9, sl, r3
 8006aa0:	9b06      	ldr	r3, [sp, #24]
 8006aa2:	ebaa 0303 	sub.w	r3, sl, r3
 8006aa6:	4599      	cmp	r9, r3
 8006aa8:	bfa8      	it	ge
 8006aaa:	4699      	movge	r9, r3
 8006aac:	f1b9 0f00 	cmp.w	r9, #0
 8006ab0:	dc33      	bgt.n	8006b1a <_printf_float+0x396>
 8006ab2:	f04f 0800 	mov.w	r8, #0
 8006ab6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006aba:	f104 0b1a 	add.w	fp, r4, #26
 8006abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ac0:	ebaa 0303 	sub.w	r3, sl, r3
 8006ac4:	eba3 0309 	sub.w	r3, r3, r9
 8006ac8:	4543      	cmp	r3, r8
 8006aca:	f77f af79 	ble.w	80069c0 <_printf_float+0x23c>
 8006ace:	2301      	movs	r3, #1
 8006ad0:	465a      	mov	r2, fp
 8006ad2:	4631      	mov	r1, r6
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b8      	blx	r7
 8006ad8:	3001      	adds	r0, #1
 8006ada:	f43f aeae 	beq.w	800683a <_printf_float+0xb6>
 8006ade:	f108 0801 	add.w	r8, r8, #1
 8006ae2:	e7ec      	b.n	8006abe <_printf_float+0x33a>
 8006ae4:	4642      	mov	r2, r8
 8006ae6:	4631      	mov	r1, r6
 8006ae8:	4628      	mov	r0, r5
 8006aea:	47b8      	blx	r7
 8006aec:	3001      	adds	r0, #1
 8006aee:	d1c2      	bne.n	8006a76 <_printf_float+0x2f2>
 8006af0:	e6a3      	b.n	800683a <_printf_float+0xb6>
 8006af2:	2301      	movs	r3, #1
 8006af4:	4631      	mov	r1, r6
 8006af6:	4628      	mov	r0, r5
 8006af8:	9206      	str	r2, [sp, #24]
 8006afa:	47b8      	blx	r7
 8006afc:	3001      	adds	r0, #1
 8006afe:	f43f ae9c 	beq.w	800683a <_printf_float+0xb6>
 8006b02:	9a06      	ldr	r2, [sp, #24]
 8006b04:	f10b 0b01 	add.w	fp, fp, #1
 8006b08:	e7bb      	b.n	8006a82 <_printf_float+0x2fe>
 8006b0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b0e:	4631      	mov	r1, r6
 8006b10:	4628      	mov	r0, r5
 8006b12:	47b8      	blx	r7
 8006b14:	3001      	adds	r0, #1
 8006b16:	d1c0      	bne.n	8006a9a <_printf_float+0x316>
 8006b18:	e68f      	b.n	800683a <_printf_float+0xb6>
 8006b1a:	9a06      	ldr	r2, [sp, #24]
 8006b1c:	464b      	mov	r3, r9
 8006b1e:	4442      	add	r2, r8
 8006b20:	4631      	mov	r1, r6
 8006b22:	4628      	mov	r0, r5
 8006b24:	47b8      	blx	r7
 8006b26:	3001      	adds	r0, #1
 8006b28:	d1c3      	bne.n	8006ab2 <_printf_float+0x32e>
 8006b2a:	e686      	b.n	800683a <_printf_float+0xb6>
 8006b2c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006b30:	f1ba 0f01 	cmp.w	sl, #1
 8006b34:	dc01      	bgt.n	8006b3a <_printf_float+0x3b6>
 8006b36:	07db      	lsls	r3, r3, #31
 8006b38:	d536      	bpl.n	8006ba8 <_printf_float+0x424>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	4642      	mov	r2, r8
 8006b3e:	4631      	mov	r1, r6
 8006b40:	4628      	mov	r0, r5
 8006b42:	47b8      	blx	r7
 8006b44:	3001      	adds	r0, #1
 8006b46:	f43f ae78 	beq.w	800683a <_printf_float+0xb6>
 8006b4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b4e:	4631      	mov	r1, r6
 8006b50:	4628      	mov	r0, r5
 8006b52:	47b8      	blx	r7
 8006b54:	3001      	adds	r0, #1
 8006b56:	f43f ae70 	beq.w	800683a <_printf_float+0xb6>
 8006b5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006b5e:	2200      	movs	r2, #0
 8006b60:	2300      	movs	r3, #0
 8006b62:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006b66:	f7f9 ffaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b6a:	b9c0      	cbnz	r0, 8006b9e <_printf_float+0x41a>
 8006b6c:	4653      	mov	r3, sl
 8006b6e:	f108 0201 	add.w	r2, r8, #1
 8006b72:	4631      	mov	r1, r6
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b8      	blx	r7
 8006b78:	3001      	adds	r0, #1
 8006b7a:	d10c      	bne.n	8006b96 <_printf_float+0x412>
 8006b7c:	e65d      	b.n	800683a <_printf_float+0xb6>
 8006b7e:	2301      	movs	r3, #1
 8006b80:	465a      	mov	r2, fp
 8006b82:	4631      	mov	r1, r6
 8006b84:	4628      	mov	r0, r5
 8006b86:	47b8      	blx	r7
 8006b88:	3001      	adds	r0, #1
 8006b8a:	f43f ae56 	beq.w	800683a <_printf_float+0xb6>
 8006b8e:	f108 0801 	add.w	r8, r8, #1
 8006b92:	45d0      	cmp	r8, sl
 8006b94:	dbf3      	blt.n	8006b7e <_printf_float+0x3fa>
 8006b96:	464b      	mov	r3, r9
 8006b98:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b9c:	e6df      	b.n	800695e <_printf_float+0x1da>
 8006b9e:	f04f 0800 	mov.w	r8, #0
 8006ba2:	f104 0b1a 	add.w	fp, r4, #26
 8006ba6:	e7f4      	b.n	8006b92 <_printf_float+0x40e>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	4642      	mov	r2, r8
 8006bac:	e7e1      	b.n	8006b72 <_printf_float+0x3ee>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	464a      	mov	r2, r9
 8006bb2:	4631      	mov	r1, r6
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	47b8      	blx	r7
 8006bb8:	3001      	adds	r0, #1
 8006bba:	f43f ae3e 	beq.w	800683a <_printf_float+0xb6>
 8006bbe:	f108 0801 	add.w	r8, r8, #1
 8006bc2:	68e3      	ldr	r3, [r4, #12]
 8006bc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006bc6:	1a5b      	subs	r3, r3, r1
 8006bc8:	4543      	cmp	r3, r8
 8006bca:	dcf0      	bgt.n	8006bae <_printf_float+0x42a>
 8006bcc:	e6fc      	b.n	80069c8 <_printf_float+0x244>
 8006bce:	f04f 0800 	mov.w	r8, #0
 8006bd2:	f104 0919 	add.w	r9, r4, #25
 8006bd6:	e7f4      	b.n	8006bc2 <_printf_float+0x43e>

08006bd8 <_printf_common>:
 8006bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bdc:	4616      	mov	r6, r2
 8006bde:	4698      	mov	r8, r3
 8006be0:	688a      	ldr	r2, [r1, #8]
 8006be2:	690b      	ldr	r3, [r1, #16]
 8006be4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006be8:	4293      	cmp	r3, r2
 8006bea:	bfb8      	it	lt
 8006bec:	4613      	movlt	r3, r2
 8006bee:	6033      	str	r3, [r6, #0]
 8006bf0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006bf4:	4607      	mov	r7, r0
 8006bf6:	460c      	mov	r4, r1
 8006bf8:	b10a      	cbz	r2, 8006bfe <_printf_common+0x26>
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	6033      	str	r3, [r6, #0]
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	0699      	lsls	r1, r3, #26
 8006c02:	bf42      	ittt	mi
 8006c04:	6833      	ldrmi	r3, [r6, #0]
 8006c06:	3302      	addmi	r3, #2
 8006c08:	6033      	strmi	r3, [r6, #0]
 8006c0a:	6825      	ldr	r5, [r4, #0]
 8006c0c:	f015 0506 	ands.w	r5, r5, #6
 8006c10:	d106      	bne.n	8006c20 <_printf_common+0x48>
 8006c12:	f104 0a19 	add.w	sl, r4, #25
 8006c16:	68e3      	ldr	r3, [r4, #12]
 8006c18:	6832      	ldr	r2, [r6, #0]
 8006c1a:	1a9b      	subs	r3, r3, r2
 8006c1c:	42ab      	cmp	r3, r5
 8006c1e:	dc26      	bgt.n	8006c6e <_printf_common+0x96>
 8006c20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c24:	6822      	ldr	r2, [r4, #0]
 8006c26:	3b00      	subs	r3, #0
 8006c28:	bf18      	it	ne
 8006c2a:	2301      	movne	r3, #1
 8006c2c:	0692      	lsls	r2, r2, #26
 8006c2e:	d42b      	bmi.n	8006c88 <_printf_common+0xb0>
 8006c30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c34:	4641      	mov	r1, r8
 8006c36:	4638      	mov	r0, r7
 8006c38:	47c8      	blx	r9
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	d01e      	beq.n	8006c7c <_printf_common+0xa4>
 8006c3e:	6823      	ldr	r3, [r4, #0]
 8006c40:	6922      	ldr	r2, [r4, #16]
 8006c42:	f003 0306 	and.w	r3, r3, #6
 8006c46:	2b04      	cmp	r3, #4
 8006c48:	bf02      	ittt	eq
 8006c4a:	68e5      	ldreq	r5, [r4, #12]
 8006c4c:	6833      	ldreq	r3, [r6, #0]
 8006c4e:	1aed      	subeq	r5, r5, r3
 8006c50:	68a3      	ldr	r3, [r4, #8]
 8006c52:	bf0c      	ite	eq
 8006c54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c58:	2500      	movne	r5, #0
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	bfc4      	itt	gt
 8006c5e:	1a9b      	subgt	r3, r3, r2
 8006c60:	18ed      	addgt	r5, r5, r3
 8006c62:	2600      	movs	r6, #0
 8006c64:	341a      	adds	r4, #26
 8006c66:	42b5      	cmp	r5, r6
 8006c68:	d11a      	bne.n	8006ca0 <_printf_common+0xc8>
 8006c6a:	2000      	movs	r0, #0
 8006c6c:	e008      	b.n	8006c80 <_printf_common+0xa8>
 8006c6e:	2301      	movs	r3, #1
 8006c70:	4652      	mov	r2, sl
 8006c72:	4641      	mov	r1, r8
 8006c74:	4638      	mov	r0, r7
 8006c76:	47c8      	blx	r9
 8006c78:	3001      	adds	r0, #1
 8006c7a:	d103      	bne.n	8006c84 <_printf_common+0xac>
 8006c7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c84:	3501      	adds	r5, #1
 8006c86:	e7c6      	b.n	8006c16 <_printf_common+0x3e>
 8006c88:	18e1      	adds	r1, r4, r3
 8006c8a:	1c5a      	adds	r2, r3, #1
 8006c8c:	2030      	movs	r0, #48	@ 0x30
 8006c8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c92:	4422      	add	r2, r4
 8006c94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c9c:	3302      	adds	r3, #2
 8006c9e:	e7c7      	b.n	8006c30 <_printf_common+0x58>
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	4622      	mov	r2, r4
 8006ca4:	4641      	mov	r1, r8
 8006ca6:	4638      	mov	r0, r7
 8006ca8:	47c8      	blx	r9
 8006caa:	3001      	adds	r0, #1
 8006cac:	d0e6      	beq.n	8006c7c <_printf_common+0xa4>
 8006cae:	3601      	adds	r6, #1
 8006cb0:	e7d9      	b.n	8006c66 <_printf_common+0x8e>
	...

08006cb4 <_printf_i>:
 8006cb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cb8:	7e0f      	ldrb	r7, [r1, #24]
 8006cba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cbc:	2f78      	cmp	r7, #120	@ 0x78
 8006cbe:	4691      	mov	r9, r2
 8006cc0:	4680      	mov	r8, r0
 8006cc2:	460c      	mov	r4, r1
 8006cc4:	469a      	mov	sl, r3
 8006cc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006cca:	d807      	bhi.n	8006cdc <_printf_i+0x28>
 8006ccc:	2f62      	cmp	r7, #98	@ 0x62
 8006cce:	d80a      	bhi.n	8006ce6 <_printf_i+0x32>
 8006cd0:	2f00      	cmp	r7, #0
 8006cd2:	f000 80d2 	beq.w	8006e7a <_printf_i+0x1c6>
 8006cd6:	2f58      	cmp	r7, #88	@ 0x58
 8006cd8:	f000 80b9 	beq.w	8006e4e <_printf_i+0x19a>
 8006cdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ce0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ce4:	e03a      	b.n	8006d5c <_printf_i+0xa8>
 8006ce6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006cea:	2b15      	cmp	r3, #21
 8006cec:	d8f6      	bhi.n	8006cdc <_printf_i+0x28>
 8006cee:	a101      	add	r1, pc, #4	@ (adr r1, 8006cf4 <_printf_i+0x40>)
 8006cf0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cf4:	08006d4d 	.word	0x08006d4d
 8006cf8:	08006d61 	.word	0x08006d61
 8006cfc:	08006cdd 	.word	0x08006cdd
 8006d00:	08006cdd 	.word	0x08006cdd
 8006d04:	08006cdd 	.word	0x08006cdd
 8006d08:	08006cdd 	.word	0x08006cdd
 8006d0c:	08006d61 	.word	0x08006d61
 8006d10:	08006cdd 	.word	0x08006cdd
 8006d14:	08006cdd 	.word	0x08006cdd
 8006d18:	08006cdd 	.word	0x08006cdd
 8006d1c:	08006cdd 	.word	0x08006cdd
 8006d20:	08006e61 	.word	0x08006e61
 8006d24:	08006d8b 	.word	0x08006d8b
 8006d28:	08006e1b 	.word	0x08006e1b
 8006d2c:	08006cdd 	.word	0x08006cdd
 8006d30:	08006cdd 	.word	0x08006cdd
 8006d34:	08006e83 	.word	0x08006e83
 8006d38:	08006cdd 	.word	0x08006cdd
 8006d3c:	08006d8b 	.word	0x08006d8b
 8006d40:	08006cdd 	.word	0x08006cdd
 8006d44:	08006cdd 	.word	0x08006cdd
 8006d48:	08006e23 	.word	0x08006e23
 8006d4c:	6833      	ldr	r3, [r6, #0]
 8006d4e:	1d1a      	adds	r2, r3, #4
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	6032      	str	r2, [r6, #0]
 8006d54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e09d      	b.n	8006e9c <_printf_i+0x1e8>
 8006d60:	6833      	ldr	r3, [r6, #0]
 8006d62:	6820      	ldr	r0, [r4, #0]
 8006d64:	1d19      	adds	r1, r3, #4
 8006d66:	6031      	str	r1, [r6, #0]
 8006d68:	0606      	lsls	r6, r0, #24
 8006d6a:	d501      	bpl.n	8006d70 <_printf_i+0xbc>
 8006d6c:	681d      	ldr	r5, [r3, #0]
 8006d6e:	e003      	b.n	8006d78 <_printf_i+0xc4>
 8006d70:	0645      	lsls	r5, r0, #25
 8006d72:	d5fb      	bpl.n	8006d6c <_printf_i+0xb8>
 8006d74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d78:	2d00      	cmp	r5, #0
 8006d7a:	da03      	bge.n	8006d84 <_printf_i+0xd0>
 8006d7c:	232d      	movs	r3, #45	@ 0x2d
 8006d7e:	426d      	negs	r5, r5
 8006d80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d84:	4859      	ldr	r0, [pc, #356]	@ (8006eec <_printf_i+0x238>)
 8006d86:	230a      	movs	r3, #10
 8006d88:	e011      	b.n	8006dae <_printf_i+0xfa>
 8006d8a:	6821      	ldr	r1, [r4, #0]
 8006d8c:	6833      	ldr	r3, [r6, #0]
 8006d8e:	0608      	lsls	r0, r1, #24
 8006d90:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d94:	d402      	bmi.n	8006d9c <_printf_i+0xe8>
 8006d96:	0649      	lsls	r1, r1, #25
 8006d98:	bf48      	it	mi
 8006d9a:	b2ad      	uxthmi	r5, r5
 8006d9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d9e:	4853      	ldr	r0, [pc, #332]	@ (8006eec <_printf_i+0x238>)
 8006da0:	6033      	str	r3, [r6, #0]
 8006da2:	bf14      	ite	ne
 8006da4:	230a      	movne	r3, #10
 8006da6:	2308      	moveq	r3, #8
 8006da8:	2100      	movs	r1, #0
 8006daa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006dae:	6866      	ldr	r6, [r4, #4]
 8006db0:	60a6      	str	r6, [r4, #8]
 8006db2:	2e00      	cmp	r6, #0
 8006db4:	bfa2      	ittt	ge
 8006db6:	6821      	ldrge	r1, [r4, #0]
 8006db8:	f021 0104 	bicge.w	r1, r1, #4
 8006dbc:	6021      	strge	r1, [r4, #0]
 8006dbe:	b90d      	cbnz	r5, 8006dc4 <_printf_i+0x110>
 8006dc0:	2e00      	cmp	r6, #0
 8006dc2:	d04b      	beq.n	8006e5c <_printf_i+0x1a8>
 8006dc4:	4616      	mov	r6, r2
 8006dc6:	fbb5 f1f3 	udiv	r1, r5, r3
 8006dca:	fb03 5711 	mls	r7, r3, r1, r5
 8006dce:	5dc7      	ldrb	r7, [r0, r7]
 8006dd0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006dd4:	462f      	mov	r7, r5
 8006dd6:	42bb      	cmp	r3, r7
 8006dd8:	460d      	mov	r5, r1
 8006dda:	d9f4      	bls.n	8006dc6 <_printf_i+0x112>
 8006ddc:	2b08      	cmp	r3, #8
 8006dde:	d10b      	bne.n	8006df8 <_printf_i+0x144>
 8006de0:	6823      	ldr	r3, [r4, #0]
 8006de2:	07df      	lsls	r7, r3, #31
 8006de4:	d508      	bpl.n	8006df8 <_printf_i+0x144>
 8006de6:	6923      	ldr	r3, [r4, #16]
 8006de8:	6861      	ldr	r1, [r4, #4]
 8006dea:	4299      	cmp	r1, r3
 8006dec:	bfde      	ittt	le
 8006dee:	2330      	movle	r3, #48	@ 0x30
 8006df0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006df4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006df8:	1b92      	subs	r2, r2, r6
 8006dfa:	6122      	str	r2, [r4, #16]
 8006dfc:	f8cd a000 	str.w	sl, [sp]
 8006e00:	464b      	mov	r3, r9
 8006e02:	aa03      	add	r2, sp, #12
 8006e04:	4621      	mov	r1, r4
 8006e06:	4640      	mov	r0, r8
 8006e08:	f7ff fee6 	bl	8006bd8 <_printf_common>
 8006e0c:	3001      	adds	r0, #1
 8006e0e:	d14a      	bne.n	8006ea6 <_printf_i+0x1f2>
 8006e10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e14:	b004      	add	sp, #16
 8006e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e1a:	6823      	ldr	r3, [r4, #0]
 8006e1c:	f043 0320 	orr.w	r3, r3, #32
 8006e20:	6023      	str	r3, [r4, #0]
 8006e22:	4833      	ldr	r0, [pc, #204]	@ (8006ef0 <_printf_i+0x23c>)
 8006e24:	2778      	movs	r7, #120	@ 0x78
 8006e26:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e2a:	6823      	ldr	r3, [r4, #0]
 8006e2c:	6831      	ldr	r1, [r6, #0]
 8006e2e:	061f      	lsls	r7, r3, #24
 8006e30:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e34:	d402      	bmi.n	8006e3c <_printf_i+0x188>
 8006e36:	065f      	lsls	r7, r3, #25
 8006e38:	bf48      	it	mi
 8006e3a:	b2ad      	uxthmi	r5, r5
 8006e3c:	6031      	str	r1, [r6, #0]
 8006e3e:	07d9      	lsls	r1, r3, #31
 8006e40:	bf44      	itt	mi
 8006e42:	f043 0320 	orrmi.w	r3, r3, #32
 8006e46:	6023      	strmi	r3, [r4, #0]
 8006e48:	b11d      	cbz	r5, 8006e52 <_printf_i+0x19e>
 8006e4a:	2310      	movs	r3, #16
 8006e4c:	e7ac      	b.n	8006da8 <_printf_i+0xf4>
 8006e4e:	4827      	ldr	r0, [pc, #156]	@ (8006eec <_printf_i+0x238>)
 8006e50:	e7e9      	b.n	8006e26 <_printf_i+0x172>
 8006e52:	6823      	ldr	r3, [r4, #0]
 8006e54:	f023 0320 	bic.w	r3, r3, #32
 8006e58:	6023      	str	r3, [r4, #0]
 8006e5a:	e7f6      	b.n	8006e4a <_printf_i+0x196>
 8006e5c:	4616      	mov	r6, r2
 8006e5e:	e7bd      	b.n	8006ddc <_printf_i+0x128>
 8006e60:	6833      	ldr	r3, [r6, #0]
 8006e62:	6825      	ldr	r5, [r4, #0]
 8006e64:	6961      	ldr	r1, [r4, #20]
 8006e66:	1d18      	adds	r0, r3, #4
 8006e68:	6030      	str	r0, [r6, #0]
 8006e6a:	062e      	lsls	r6, r5, #24
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	d501      	bpl.n	8006e74 <_printf_i+0x1c0>
 8006e70:	6019      	str	r1, [r3, #0]
 8006e72:	e002      	b.n	8006e7a <_printf_i+0x1c6>
 8006e74:	0668      	lsls	r0, r5, #25
 8006e76:	d5fb      	bpl.n	8006e70 <_printf_i+0x1bc>
 8006e78:	8019      	strh	r1, [r3, #0]
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	6123      	str	r3, [r4, #16]
 8006e7e:	4616      	mov	r6, r2
 8006e80:	e7bc      	b.n	8006dfc <_printf_i+0x148>
 8006e82:	6833      	ldr	r3, [r6, #0]
 8006e84:	1d1a      	adds	r2, r3, #4
 8006e86:	6032      	str	r2, [r6, #0]
 8006e88:	681e      	ldr	r6, [r3, #0]
 8006e8a:	6862      	ldr	r2, [r4, #4]
 8006e8c:	2100      	movs	r1, #0
 8006e8e:	4630      	mov	r0, r6
 8006e90:	f7f9 f99e 	bl	80001d0 <memchr>
 8006e94:	b108      	cbz	r0, 8006e9a <_printf_i+0x1e6>
 8006e96:	1b80      	subs	r0, r0, r6
 8006e98:	6060      	str	r0, [r4, #4]
 8006e9a:	6863      	ldr	r3, [r4, #4]
 8006e9c:	6123      	str	r3, [r4, #16]
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ea4:	e7aa      	b.n	8006dfc <_printf_i+0x148>
 8006ea6:	6923      	ldr	r3, [r4, #16]
 8006ea8:	4632      	mov	r2, r6
 8006eaa:	4649      	mov	r1, r9
 8006eac:	4640      	mov	r0, r8
 8006eae:	47d0      	blx	sl
 8006eb0:	3001      	adds	r0, #1
 8006eb2:	d0ad      	beq.n	8006e10 <_printf_i+0x15c>
 8006eb4:	6823      	ldr	r3, [r4, #0]
 8006eb6:	079b      	lsls	r3, r3, #30
 8006eb8:	d413      	bmi.n	8006ee2 <_printf_i+0x22e>
 8006eba:	68e0      	ldr	r0, [r4, #12]
 8006ebc:	9b03      	ldr	r3, [sp, #12]
 8006ebe:	4298      	cmp	r0, r3
 8006ec0:	bfb8      	it	lt
 8006ec2:	4618      	movlt	r0, r3
 8006ec4:	e7a6      	b.n	8006e14 <_printf_i+0x160>
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	4632      	mov	r2, r6
 8006eca:	4649      	mov	r1, r9
 8006ecc:	4640      	mov	r0, r8
 8006ece:	47d0      	blx	sl
 8006ed0:	3001      	adds	r0, #1
 8006ed2:	d09d      	beq.n	8006e10 <_printf_i+0x15c>
 8006ed4:	3501      	adds	r5, #1
 8006ed6:	68e3      	ldr	r3, [r4, #12]
 8006ed8:	9903      	ldr	r1, [sp, #12]
 8006eda:	1a5b      	subs	r3, r3, r1
 8006edc:	42ab      	cmp	r3, r5
 8006ede:	dcf2      	bgt.n	8006ec6 <_printf_i+0x212>
 8006ee0:	e7eb      	b.n	8006eba <_printf_i+0x206>
 8006ee2:	2500      	movs	r5, #0
 8006ee4:	f104 0619 	add.w	r6, r4, #25
 8006ee8:	e7f5      	b.n	8006ed6 <_printf_i+0x222>
 8006eea:	bf00      	nop
 8006eec:	08009f22 	.word	0x08009f22
 8006ef0:	08009f33 	.word	0x08009f33

08006ef4 <std>:
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	b510      	push	{r4, lr}
 8006ef8:	4604      	mov	r4, r0
 8006efa:	e9c0 3300 	strd	r3, r3, [r0]
 8006efe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f02:	6083      	str	r3, [r0, #8]
 8006f04:	8181      	strh	r1, [r0, #12]
 8006f06:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f08:	81c2      	strh	r2, [r0, #14]
 8006f0a:	6183      	str	r3, [r0, #24]
 8006f0c:	4619      	mov	r1, r3
 8006f0e:	2208      	movs	r2, #8
 8006f10:	305c      	adds	r0, #92	@ 0x5c
 8006f12:	f000 f921 	bl	8007158 <memset>
 8006f16:	4b0d      	ldr	r3, [pc, #52]	@ (8006f4c <std+0x58>)
 8006f18:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f50 <std+0x5c>)
 8006f1c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8006f54 <std+0x60>)
 8006f20:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f22:	4b0d      	ldr	r3, [pc, #52]	@ (8006f58 <std+0x64>)
 8006f24:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f26:	4b0d      	ldr	r3, [pc, #52]	@ (8006f5c <std+0x68>)
 8006f28:	6224      	str	r4, [r4, #32]
 8006f2a:	429c      	cmp	r4, r3
 8006f2c:	d006      	beq.n	8006f3c <std+0x48>
 8006f2e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f32:	4294      	cmp	r4, r2
 8006f34:	d002      	beq.n	8006f3c <std+0x48>
 8006f36:	33d0      	adds	r3, #208	@ 0xd0
 8006f38:	429c      	cmp	r4, r3
 8006f3a:	d105      	bne.n	8006f48 <std+0x54>
 8006f3c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f44:	f000 b93e 	b.w	80071c4 <__retarget_lock_init_recursive>
 8006f48:	bd10      	pop	{r4, pc}
 8006f4a:	bf00      	nop
 8006f4c:	08008ab5 	.word	0x08008ab5
 8006f50:	08008ad7 	.word	0x08008ad7
 8006f54:	08008b0f 	.word	0x08008b0f
 8006f58:	08008b33 	.word	0x08008b33
 8006f5c:	20001370 	.word	0x20001370

08006f60 <stdio_exit_handler>:
 8006f60:	4a02      	ldr	r2, [pc, #8]	@ (8006f6c <stdio_exit_handler+0xc>)
 8006f62:	4903      	ldr	r1, [pc, #12]	@ (8006f70 <stdio_exit_handler+0x10>)
 8006f64:	4803      	ldr	r0, [pc, #12]	@ (8006f74 <stdio_exit_handler+0x14>)
 8006f66:	f000 b869 	b.w	800703c <_fwalk_sglue>
 8006f6a:	bf00      	nop
 8006f6c:	20000018 	.word	0x20000018
 8006f70:	08008349 	.word	0x08008349
 8006f74:	20000028 	.word	0x20000028

08006f78 <cleanup_stdio>:
 8006f78:	6841      	ldr	r1, [r0, #4]
 8006f7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006fac <cleanup_stdio+0x34>)
 8006f7c:	4299      	cmp	r1, r3
 8006f7e:	b510      	push	{r4, lr}
 8006f80:	4604      	mov	r4, r0
 8006f82:	d001      	beq.n	8006f88 <cleanup_stdio+0x10>
 8006f84:	f001 f9e0 	bl	8008348 <_fflush_r>
 8006f88:	68a1      	ldr	r1, [r4, #8]
 8006f8a:	4b09      	ldr	r3, [pc, #36]	@ (8006fb0 <cleanup_stdio+0x38>)
 8006f8c:	4299      	cmp	r1, r3
 8006f8e:	d002      	beq.n	8006f96 <cleanup_stdio+0x1e>
 8006f90:	4620      	mov	r0, r4
 8006f92:	f001 f9d9 	bl	8008348 <_fflush_r>
 8006f96:	68e1      	ldr	r1, [r4, #12]
 8006f98:	4b06      	ldr	r3, [pc, #24]	@ (8006fb4 <cleanup_stdio+0x3c>)
 8006f9a:	4299      	cmp	r1, r3
 8006f9c:	d004      	beq.n	8006fa8 <cleanup_stdio+0x30>
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fa4:	f001 b9d0 	b.w	8008348 <_fflush_r>
 8006fa8:	bd10      	pop	{r4, pc}
 8006faa:	bf00      	nop
 8006fac:	20001370 	.word	0x20001370
 8006fb0:	200013d8 	.word	0x200013d8
 8006fb4:	20001440 	.word	0x20001440

08006fb8 <global_stdio_init.part.0>:
 8006fb8:	b510      	push	{r4, lr}
 8006fba:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe8 <global_stdio_init.part.0+0x30>)
 8006fbc:	4c0b      	ldr	r4, [pc, #44]	@ (8006fec <global_stdio_init.part.0+0x34>)
 8006fbe:	4a0c      	ldr	r2, [pc, #48]	@ (8006ff0 <global_stdio_init.part.0+0x38>)
 8006fc0:	601a      	str	r2, [r3, #0]
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	2200      	movs	r2, #0
 8006fc6:	2104      	movs	r1, #4
 8006fc8:	f7ff ff94 	bl	8006ef4 <std>
 8006fcc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	2109      	movs	r1, #9
 8006fd4:	f7ff ff8e 	bl	8006ef4 <std>
 8006fd8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006fdc:	2202      	movs	r2, #2
 8006fde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fe2:	2112      	movs	r1, #18
 8006fe4:	f7ff bf86 	b.w	8006ef4 <std>
 8006fe8:	200014a8 	.word	0x200014a8
 8006fec:	20001370 	.word	0x20001370
 8006ff0:	08006f61 	.word	0x08006f61

08006ff4 <__sfp_lock_acquire>:
 8006ff4:	4801      	ldr	r0, [pc, #4]	@ (8006ffc <__sfp_lock_acquire+0x8>)
 8006ff6:	f000 b8e6 	b.w	80071c6 <__retarget_lock_acquire_recursive>
 8006ffa:	bf00      	nop
 8006ffc:	200014ad 	.word	0x200014ad

08007000 <__sfp_lock_release>:
 8007000:	4801      	ldr	r0, [pc, #4]	@ (8007008 <__sfp_lock_release+0x8>)
 8007002:	f000 b8e1 	b.w	80071c8 <__retarget_lock_release_recursive>
 8007006:	bf00      	nop
 8007008:	200014ad 	.word	0x200014ad

0800700c <__sinit>:
 800700c:	b510      	push	{r4, lr}
 800700e:	4604      	mov	r4, r0
 8007010:	f7ff fff0 	bl	8006ff4 <__sfp_lock_acquire>
 8007014:	6a23      	ldr	r3, [r4, #32]
 8007016:	b11b      	cbz	r3, 8007020 <__sinit+0x14>
 8007018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800701c:	f7ff bff0 	b.w	8007000 <__sfp_lock_release>
 8007020:	4b04      	ldr	r3, [pc, #16]	@ (8007034 <__sinit+0x28>)
 8007022:	6223      	str	r3, [r4, #32]
 8007024:	4b04      	ldr	r3, [pc, #16]	@ (8007038 <__sinit+0x2c>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1f5      	bne.n	8007018 <__sinit+0xc>
 800702c:	f7ff ffc4 	bl	8006fb8 <global_stdio_init.part.0>
 8007030:	e7f2      	b.n	8007018 <__sinit+0xc>
 8007032:	bf00      	nop
 8007034:	08006f79 	.word	0x08006f79
 8007038:	200014a8 	.word	0x200014a8

0800703c <_fwalk_sglue>:
 800703c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007040:	4607      	mov	r7, r0
 8007042:	4688      	mov	r8, r1
 8007044:	4614      	mov	r4, r2
 8007046:	2600      	movs	r6, #0
 8007048:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800704c:	f1b9 0901 	subs.w	r9, r9, #1
 8007050:	d505      	bpl.n	800705e <_fwalk_sglue+0x22>
 8007052:	6824      	ldr	r4, [r4, #0]
 8007054:	2c00      	cmp	r4, #0
 8007056:	d1f7      	bne.n	8007048 <_fwalk_sglue+0xc>
 8007058:	4630      	mov	r0, r6
 800705a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800705e:	89ab      	ldrh	r3, [r5, #12]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d907      	bls.n	8007074 <_fwalk_sglue+0x38>
 8007064:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007068:	3301      	adds	r3, #1
 800706a:	d003      	beq.n	8007074 <_fwalk_sglue+0x38>
 800706c:	4629      	mov	r1, r5
 800706e:	4638      	mov	r0, r7
 8007070:	47c0      	blx	r8
 8007072:	4306      	orrs	r6, r0
 8007074:	3568      	adds	r5, #104	@ 0x68
 8007076:	e7e9      	b.n	800704c <_fwalk_sglue+0x10>

08007078 <iprintf>:
 8007078:	b40f      	push	{r0, r1, r2, r3}
 800707a:	b507      	push	{r0, r1, r2, lr}
 800707c:	4906      	ldr	r1, [pc, #24]	@ (8007098 <iprintf+0x20>)
 800707e:	ab04      	add	r3, sp, #16
 8007080:	6808      	ldr	r0, [r1, #0]
 8007082:	f853 2b04 	ldr.w	r2, [r3], #4
 8007086:	6881      	ldr	r1, [r0, #8]
 8007088:	9301      	str	r3, [sp, #4]
 800708a:	f000 ff17 	bl	8007ebc <_vfiprintf_r>
 800708e:	b003      	add	sp, #12
 8007090:	f85d eb04 	ldr.w	lr, [sp], #4
 8007094:	b004      	add	sp, #16
 8007096:	4770      	bx	lr
 8007098:	20000024 	.word	0x20000024

0800709c <_puts_r>:
 800709c:	6a03      	ldr	r3, [r0, #32]
 800709e:	b570      	push	{r4, r5, r6, lr}
 80070a0:	6884      	ldr	r4, [r0, #8]
 80070a2:	4605      	mov	r5, r0
 80070a4:	460e      	mov	r6, r1
 80070a6:	b90b      	cbnz	r3, 80070ac <_puts_r+0x10>
 80070a8:	f7ff ffb0 	bl	800700c <__sinit>
 80070ac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070ae:	07db      	lsls	r3, r3, #31
 80070b0:	d405      	bmi.n	80070be <_puts_r+0x22>
 80070b2:	89a3      	ldrh	r3, [r4, #12]
 80070b4:	0598      	lsls	r0, r3, #22
 80070b6:	d402      	bmi.n	80070be <_puts_r+0x22>
 80070b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070ba:	f000 f884 	bl	80071c6 <__retarget_lock_acquire_recursive>
 80070be:	89a3      	ldrh	r3, [r4, #12]
 80070c0:	0719      	lsls	r1, r3, #28
 80070c2:	d502      	bpl.n	80070ca <_puts_r+0x2e>
 80070c4:	6923      	ldr	r3, [r4, #16]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d135      	bne.n	8007136 <_puts_r+0x9a>
 80070ca:	4621      	mov	r1, r4
 80070cc:	4628      	mov	r0, r5
 80070ce:	f001 fd73 	bl	8008bb8 <__swsetup_r>
 80070d2:	b380      	cbz	r0, 8007136 <_puts_r+0x9a>
 80070d4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80070d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80070da:	07da      	lsls	r2, r3, #31
 80070dc:	d405      	bmi.n	80070ea <_puts_r+0x4e>
 80070de:	89a3      	ldrh	r3, [r4, #12]
 80070e0:	059b      	lsls	r3, r3, #22
 80070e2:	d402      	bmi.n	80070ea <_puts_r+0x4e>
 80070e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80070e6:	f000 f86f 	bl	80071c8 <__retarget_lock_release_recursive>
 80070ea:	4628      	mov	r0, r5
 80070ec:	bd70      	pop	{r4, r5, r6, pc}
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	da04      	bge.n	80070fc <_puts_r+0x60>
 80070f2:	69a2      	ldr	r2, [r4, #24]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	dc17      	bgt.n	8007128 <_puts_r+0x8c>
 80070f8:	290a      	cmp	r1, #10
 80070fa:	d015      	beq.n	8007128 <_puts_r+0x8c>
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	1c5a      	adds	r2, r3, #1
 8007100:	6022      	str	r2, [r4, #0]
 8007102:	7019      	strb	r1, [r3, #0]
 8007104:	68a3      	ldr	r3, [r4, #8]
 8007106:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800710a:	3b01      	subs	r3, #1
 800710c:	60a3      	str	r3, [r4, #8]
 800710e:	2900      	cmp	r1, #0
 8007110:	d1ed      	bne.n	80070ee <_puts_r+0x52>
 8007112:	2b00      	cmp	r3, #0
 8007114:	da11      	bge.n	800713a <_puts_r+0x9e>
 8007116:	4622      	mov	r2, r4
 8007118:	210a      	movs	r1, #10
 800711a:	4628      	mov	r0, r5
 800711c:	f001 fd0d 	bl	8008b3a <__swbuf_r>
 8007120:	3001      	adds	r0, #1
 8007122:	d0d7      	beq.n	80070d4 <_puts_r+0x38>
 8007124:	250a      	movs	r5, #10
 8007126:	e7d7      	b.n	80070d8 <_puts_r+0x3c>
 8007128:	4622      	mov	r2, r4
 800712a:	4628      	mov	r0, r5
 800712c:	f001 fd05 	bl	8008b3a <__swbuf_r>
 8007130:	3001      	adds	r0, #1
 8007132:	d1e7      	bne.n	8007104 <_puts_r+0x68>
 8007134:	e7ce      	b.n	80070d4 <_puts_r+0x38>
 8007136:	3e01      	subs	r6, #1
 8007138:	e7e4      	b.n	8007104 <_puts_r+0x68>
 800713a:	6823      	ldr	r3, [r4, #0]
 800713c:	1c5a      	adds	r2, r3, #1
 800713e:	6022      	str	r2, [r4, #0]
 8007140:	220a      	movs	r2, #10
 8007142:	701a      	strb	r2, [r3, #0]
 8007144:	e7ee      	b.n	8007124 <_puts_r+0x88>
	...

08007148 <puts>:
 8007148:	4b02      	ldr	r3, [pc, #8]	@ (8007154 <puts+0xc>)
 800714a:	4601      	mov	r1, r0
 800714c:	6818      	ldr	r0, [r3, #0]
 800714e:	f7ff bfa5 	b.w	800709c <_puts_r>
 8007152:	bf00      	nop
 8007154:	20000024 	.word	0x20000024

08007158 <memset>:
 8007158:	4402      	add	r2, r0
 800715a:	4603      	mov	r3, r0
 800715c:	4293      	cmp	r3, r2
 800715e:	d100      	bne.n	8007162 <memset+0xa>
 8007160:	4770      	bx	lr
 8007162:	f803 1b01 	strb.w	r1, [r3], #1
 8007166:	e7f9      	b.n	800715c <memset+0x4>

08007168 <_localeconv_r>:
 8007168:	4800      	ldr	r0, [pc, #0]	@ (800716c <_localeconv_r+0x4>)
 800716a:	4770      	bx	lr
 800716c:	20000164 	.word	0x20000164

08007170 <__errno>:
 8007170:	4b01      	ldr	r3, [pc, #4]	@ (8007178 <__errno+0x8>)
 8007172:	6818      	ldr	r0, [r3, #0]
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	20000024 	.word	0x20000024

0800717c <__libc_init_array>:
 800717c:	b570      	push	{r4, r5, r6, lr}
 800717e:	4d0d      	ldr	r5, [pc, #52]	@ (80071b4 <__libc_init_array+0x38>)
 8007180:	4c0d      	ldr	r4, [pc, #52]	@ (80071b8 <__libc_init_array+0x3c>)
 8007182:	1b64      	subs	r4, r4, r5
 8007184:	10a4      	asrs	r4, r4, #2
 8007186:	2600      	movs	r6, #0
 8007188:	42a6      	cmp	r6, r4
 800718a:	d109      	bne.n	80071a0 <__libc_init_array+0x24>
 800718c:	4d0b      	ldr	r5, [pc, #44]	@ (80071bc <__libc_init_array+0x40>)
 800718e:	4c0c      	ldr	r4, [pc, #48]	@ (80071c0 <__libc_init_array+0x44>)
 8007190:	f001 ff6a 	bl	8009068 <_init>
 8007194:	1b64      	subs	r4, r4, r5
 8007196:	10a4      	asrs	r4, r4, #2
 8007198:	2600      	movs	r6, #0
 800719a:	42a6      	cmp	r6, r4
 800719c:	d105      	bne.n	80071aa <__libc_init_array+0x2e>
 800719e:	bd70      	pop	{r4, r5, r6, pc}
 80071a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80071a4:	4798      	blx	r3
 80071a6:	3601      	adds	r6, #1
 80071a8:	e7ee      	b.n	8007188 <__libc_init_array+0xc>
 80071aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80071ae:	4798      	blx	r3
 80071b0:	3601      	adds	r6, #1
 80071b2:	e7f2      	b.n	800719a <__libc_init_array+0x1e>
 80071b4:	0800a288 	.word	0x0800a288
 80071b8:	0800a288 	.word	0x0800a288
 80071bc:	0800a288 	.word	0x0800a288
 80071c0:	0800a28c 	.word	0x0800a28c

080071c4 <__retarget_lock_init_recursive>:
 80071c4:	4770      	bx	lr

080071c6 <__retarget_lock_acquire_recursive>:
 80071c6:	4770      	bx	lr

080071c8 <__retarget_lock_release_recursive>:
 80071c8:	4770      	bx	lr

080071ca <quorem>:
 80071ca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071ce:	6903      	ldr	r3, [r0, #16]
 80071d0:	690c      	ldr	r4, [r1, #16]
 80071d2:	42a3      	cmp	r3, r4
 80071d4:	4607      	mov	r7, r0
 80071d6:	db7e      	blt.n	80072d6 <quorem+0x10c>
 80071d8:	3c01      	subs	r4, #1
 80071da:	f101 0814 	add.w	r8, r1, #20
 80071de:	00a3      	lsls	r3, r4, #2
 80071e0:	f100 0514 	add.w	r5, r0, #20
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071ea:	9301      	str	r3, [sp, #4]
 80071ec:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80071f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071f4:	3301      	adds	r3, #1
 80071f6:	429a      	cmp	r2, r3
 80071f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80071fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007200:	d32e      	bcc.n	8007260 <quorem+0x96>
 8007202:	f04f 0a00 	mov.w	sl, #0
 8007206:	46c4      	mov	ip, r8
 8007208:	46ae      	mov	lr, r5
 800720a:	46d3      	mov	fp, sl
 800720c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007210:	b298      	uxth	r0, r3
 8007212:	fb06 a000 	mla	r0, r6, r0, sl
 8007216:	0c02      	lsrs	r2, r0, #16
 8007218:	0c1b      	lsrs	r3, r3, #16
 800721a:	fb06 2303 	mla	r3, r6, r3, r2
 800721e:	f8de 2000 	ldr.w	r2, [lr]
 8007222:	b280      	uxth	r0, r0
 8007224:	b292      	uxth	r2, r2
 8007226:	1a12      	subs	r2, r2, r0
 8007228:	445a      	add	r2, fp
 800722a:	f8de 0000 	ldr.w	r0, [lr]
 800722e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007232:	b29b      	uxth	r3, r3
 8007234:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007238:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800723c:	b292      	uxth	r2, r2
 800723e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007242:	45e1      	cmp	r9, ip
 8007244:	f84e 2b04 	str.w	r2, [lr], #4
 8007248:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800724c:	d2de      	bcs.n	800720c <quorem+0x42>
 800724e:	9b00      	ldr	r3, [sp, #0]
 8007250:	58eb      	ldr	r3, [r5, r3]
 8007252:	b92b      	cbnz	r3, 8007260 <quorem+0x96>
 8007254:	9b01      	ldr	r3, [sp, #4]
 8007256:	3b04      	subs	r3, #4
 8007258:	429d      	cmp	r5, r3
 800725a:	461a      	mov	r2, r3
 800725c:	d32f      	bcc.n	80072be <quorem+0xf4>
 800725e:	613c      	str	r4, [r7, #16]
 8007260:	4638      	mov	r0, r7
 8007262:	f001 fb1f 	bl	80088a4 <__mcmp>
 8007266:	2800      	cmp	r0, #0
 8007268:	db25      	blt.n	80072b6 <quorem+0xec>
 800726a:	4629      	mov	r1, r5
 800726c:	2000      	movs	r0, #0
 800726e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007272:	f8d1 c000 	ldr.w	ip, [r1]
 8007276:	fa1f fe82 	uxth.w	lr, r2
 800727a:	fa1f f38c 	uxth.w	r3, ip
 800727e:	eba3 030e 	sub.w	r3, r3, lr
 8007282:	4403      	add	r3, r0
 8007284:	0c12      	lsrs	r2, r2, #16
 8007286:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800728a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800728e:	b29b      	uxth	r3, r3
 8007290:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007294:	45c1      	cmp	r9, r8
 8007296:	f841 3b04 	str.w	r3, [r1], #4
 800729a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800729e:	d2e6      	bcs.n	800726e <quorem+0xa4>
 80072a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072a8:	b922      	cbnz	r2, 80072b4 <quorem+0xea>
 80072aa:	3b04      	subs	r3, #4
 80072ac:	429d      	cmp	r5, r3
 80072ae:	461a      	mov	r2, r3
 80072b0:	d30b      	bcc.n	80072ca <quorem+0x100>
 80072b2:	613c      	str	r4, [r7, #16]
 80072b4:	3601      	adds	r6, #1
 80072b6:	4630      	mov	r0, r6
 80072b8:	b003      	add	sp, #12
 80072ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072be:	6812      	ldr	r2, [r2, #0]
 80072c0:	3b04      	subs	r3, #4
 80072c2:	2a00      	cmp	r2, #0
 80072c4:	d1cb      	bne.n	800725e <quorem+0x94>
 80072c6:	3c01      	subs	r4, #1
 80072c8:	e7c6      	b.n	8007258 <quorem+0x8e>
 80072ca:	6812      	ldr	r2, [r2, #0]
 80072cc:	3b04      	subs	r3, #4
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	d1ef      	bne.n	80072b2 <quorem+0xe8>
 80072d2:	3c01      	subs	r4, #1
 80072d4:	e7ea      	b.n	80072ac <quorem+0xe2>
 80072d6:	2000      	movs	r0, #0
 80072d8:	e7ee      	b.n	80072b8 <quorem+0xee>
 80072da:	0000      	movs	r0, r0
 80072dc:	0000      	movs	r0, r0
	...

080072e0 <_dtoa_r>:
 80072e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e4:	69c7      	ldr	r7, [r0, #28]
 80072e6:	b099      	sub	sp, #100	@ 0x64
 80072e8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80072ec:	ec55 4b10 	vmov	r4, r5, d0
 80072f0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80072f2:	9109      	str	r1, [sp, #36]	@ 0x24
 80072f4:	4683      	mov	fp, r0
 80072f6:	920e      	str	r2, [sp, #56]	@ 0x38
 80072f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072fa:	b97f      	cbnz	r7, 800731c <_dtoa_r+0x3c>
 80072fc:	2010      	movs	r0, #16
 80072fe:	f000 fef5 	bl	80080ec <malloc>
 8007302:	4602      	mov	r2, r0
 8007304:	f8cb 001c 	str.w	r0, [fp, #28]
 8007308:	b920      	cbnz	r0, 8007314 <_dtoa_r+0x34>
 800730a:	4ba7      	ldr	r3, [pc, #668]	@ (80075a8 <_dtoa_r+0x2c8>)
 800730c:	21ef      	movs	r1, #239	@ 0xef
 800730e:	48a7      	ldr	r0, [pc, #668]	@ (80075ac <_dtoa_r+0x2cc>)
 8007310:	f001 fd90 	bl	8008e34 <__assert_func>
 8007314:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007318:	6007      	str	r7, [r0, #0]
 800731a:	60c7      	str	r7, [r0, #12]
 800731c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007320:	6819      	ldr	r1, [r3, #0]
 8007322:	b159      	cbz	r1, 800733c <_dtoa_r+0x5c>
 8007324:	685a      	ldr	r2, [r3, #4]
 8007326:	604a      	str	r2, [r1, #4]
 8007328:	2301      	movs	r3, #1
 800732a:	4093      	lsls	r3, r2
 800732c:	608b      	str	r3, [r1, #8]
 800732e:	4658      	mov	r0, fp
 8007330:	f001 f87e 	bl	8008430 <_Bfree>
 8007334:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007338:	2200      	movs	r2, #0
 800733a:	601a      	str	r2, [r3, #0]
 800733c:	1e2b      	subs	r3, r5, #0
 800733e:	bfb9      	ittee	lt
 8007340:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007344:	9303      	strlt	r3, [sp, #12]
 8007346:	2300      	movge	r3, #0
 8007348:	6033      	strge	r3, [r6, #0]
 800734a:	9f03      	ldr	r7, [sp, #12]
 800734c:	4b98      	ldr	r3, [pc, #608]	@ (80075b0 <_dtoa_r+0x2d0>)
 800734e:	bfbc      	itt	lt
 8007350:	2201      	movlt	r2, #1
 8007352:	6032      	strlt	r2, [r6, #0]
 8007354:	43bb      	bics	r3, r7
 8007356:	d112      	bne.n	800737e <_dtoa_r+0x9e>
 8007358:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800735a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800735e:	6013      	str	r3, [r2, #0]
 8007360:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007364:	4323      	orrs	r3, r4
 8007366:	f000 854d 	beq.w	8007e04 <_dtoa_r+0xb24>
 800736a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800736c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80075c4 <_dtoa_r+0x2e4>
 8007370:	2b00      	cmp	r3, #0
 8007372:	f000 854f 	beq.w	8007e14 <_dtoa_r+0xb34>
 8007376:	f10a 0303 	add.w	r3, sl, #3
 800737a:	f000 bd49 	b.w	8007e10 <_dtoa_r+0xb30>
 800737e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007382:	2200      	movs	r2, #0
 8007384:	ec51 0b17 	vmov	r0, r1, d7
 8007388:	2300      	movs	r3, #0
 800738a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800738e:	f7f9 fb9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007392:	4680      	mov	r8, r0
 8007394:	b158      	cbz	r0, 80073ae <_dtoa_r+0xce>
 8007396:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007398:	2301      	movs	r3, #1
 800739a:	6013      	str	r3, [r2, #0]
 800739c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800739e:	b113      	cbz	r3, 80073a6 <_dtoa_r+0xc6>
 80073a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80073a2:	4b84      	ldr	r3, [pc, #528]	@ (80075b4 <_dtoa_r+0x2d4>)
 80073a4:	6013      	str	r3, [r2, #0]
 80073a6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80075c8 <_dtoa_r+0x2e8>
 80073aa:	f000 bd33 	b.w	8007e14 <_dtoa_r+0xb34>
 80073ae:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80073b2:	aa16      	add	r2, sp, #88	@ 0x58
 80073b4:	a917      	add	r1, sp, #92	@ 0x5c
 80073b6:	4658      	mov	r0, fp
 80073b8:	f001 fb24 	bl	8008a04 <__d2b>
 80073bc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80073c0:	4681      	mov	r9, r0
 80073c2:	2e00      	cmp	r6, #0
 80073c4:	d077      	beq.n	80074b6 <_dtoa_r+0x1d6>
 80073c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073c8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80073cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80073d4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80073d8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80073dc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80073e0:	4619      	mov	r1, r3
 80073e2:	2200      	movs	r2, #0
 80073e4:	4b74      	ldr	r3, [pc, #464]	@ (80075b8 <_dtoa_r+0x2d8>)
 80073e6:	f7f8 ff4f 	bl	8000288 <__aeabi_dsub>
 80073ea:	a369      	add	r3, pc, #420	@ (adr r3, 8007590 <_dtoa_r+0x2b0>)
 80073ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f0:	f7f9 f902 	bl	80005f8 <__aeabi_dmul>
 80073f4:	a368      	add	r3, pc, #416	@ (adr r3, 8007598 <_dtoa_r+0x2b8>)
 80073f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fa:	f7f8 ff47 	bl	800028c <__adddf3>
 80073fe:	4604      	mov	r4, r0
 8007400:	4630      	mov	r0, r6
 8007402:	460d      	mov	r5, r1
 8007404:	f7f9 f88e 	bl	8000524 <__aeabi_i2d>
 8007408:	a365      	add	r3, pc, #404	@ (adr r3, 80075a0 <_dtoa_r+0x2c0>)
 800740a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740e:	f7f9 f8f3 	bl	80005f8 <__aeabi_dmul>
 8007412:	4602      	mov	r2, r0
 8007414:	460b      	mov	r3, r1
 8007416:	4620      	mov	r0, r4
 8007418:	4629      	mov	r1, r5
 800741a:	f7f8 ff37 	bl	800028c <__adddf3>
 800741e:	4604      	mov	r4, r0
 8007420:	460d      	mov	r5, r1
 8007422:	f7f9 fb99 	bl	8000b58 <__aeabi_d2iz>
 8007426:	2200      	movs	r2, #0
 8007428:	4607      	mov	r7, r0
 800742a:	2300      	movs	r3, #0
 800742c:	4620      	mov	r0, r4
 800742e:	4629      	mov	r1, r5
 8007430:	f7f9 fb54 	bl	8000adc <__aeabi_dcmplt>
 8007434:	b140      	cbz	r0, 8007448 <_dtoa_r+0x168>
 8007436:	4638      	mov	r0, r7
 8007438:	f7f9 f874 	bl	8000524 <__aeabi_i2d>
 800743c:	4622      	mov	r2, r4
 800743e:	462b      	mov	r3, r5
 8007440:	f7f9 fb42 	bl	8000ac8 <__aeabi_dcmpeq>
 8007444:	b900      	cbnz	r0, 8007448 <_dtoa_r+0x168>
 8007446:	3f01      	subs	r7, #1
 8007448:	2f16      	cmp	r7, #22
 800744a:	d851      	bhi.n	80074f0 <_dtoa_r+0x210>
 800744c:	4b5b      	ldr	r3, [pc, #364]	@ (80075bc <_dtoa_r+0x2dc>)
 800744e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007456:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800745a:	f7f9 fb3f 	bl	8000adc <__aeabi_dcmplt>
 800745e:	2800      	cmp	r0, #0
 8007460:	d048      	beq.n	80074f4 <_dtoa_r+0x214>
 8007462:	3f01      	subs	r7, #1
 8007464:	2300      	movs	r3, #0
 8007466:	9312      	str	r3, [sp, #72]	@ 0x48
 8007468:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800746a:	1b9b      	subs	r3, r3, r6
 800746c:	1e5a      	subs	r2, r3, #1
 800746e:	bf44      	itt	mi
 8007470:	f1c3 0801 	rsbmi	r8, r3, #1
 8007474:	2300      	movmi	r3, #0
 8007476:	9208      	str	r2, [sp, #32]
 8007478:	bf54      	ite	pl
 800747a:	f04f 0800 	movpl.w	r8, #0
 800747e:	9308      	strmi	r3, [sp, #32]
 8007480:	2f00      	cmp	r7, #0
 8007482:	db39      	blt.n	80074f8 <_dtoa_r+0x218>
 8007484:	9b08      	ldr	r3, [sp, #32]
 8007486:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007488:	443b      	add	r3, r7
 800748a:	9308      	str	r3, [sp, #32]
 800748c:	2300      	movs	r3, #0
 800748e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007490:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007492:	2b09      	cmp	r3, #9
 8007494:	d864      	bhi.n	8007560 <_dtoa_r+0x280>
 8007496:	2b05      	cmp	r3, #5
 8007498:	bfc4      	itt	gt
 800749a:	3b04      	subgt	r3, #4
 800749c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800749e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074a0:	f1a3 0302 	sub.w	r3, r3, #2
 80074a4:	bfcc      	ite	gt
 80074a6:	2400      	movgt	r4, #0
 80074a8:	2401      	movle	r4, #1
 80074aa:	2b03      	cmp	r3, #3
 80074ac:	d863      	bhi.n	8007576 <_dtoa_r+0x296>
 80074ae:	e8df f003 	tbb	[pc, r3]
 80074b2:	372a      	.short	0x372a
 80074b4:	5535      	.short	0x5535
 80074b6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80074ba:	441e      	add	r6, r3
 80074bc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80074c0:	2b20      	cmp	r3, #32
 80074c2:	bfc1      	itttt	gt
 80074c4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80074c8:	409f      	lslgt	r7, r3
 80074ca:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80074ce:	fa24 f303 	lsrgt.w	r3, r4, r3
 80074d2:	bfd6      	itet	le
 80074d4:	f1c3 0320 	rsble	r3, r3, #32
 80074d8:	ea47 0003 	orrgt.w	r0, r7, r3
 80074dc:	fa04 f003 	lslle.w	r0, r4, r3
 80074e0:	f7f9 f810 	bl	8000504 <__aeabi_ui2d>
 80074e4:	2201      	movs	r2, #1
 80074e6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80074ea:	3e01      	subs	r6, #1
 80074ec:	9214      	str	r2, [sp, #80]	@ 0x50
 80074ee:	e777      	b.n	80073e0 <_dtoa_r+0x100>
 80074f0:	2301      	movs	r3, #1
 80074f2:	e7b8      	b.n	8007466 <_dtoa_r+0x186>
 80074f4:	9012      	str	r0, [sp, #72]	@ 0x48
 80074f6:	e7b7      	b.n	8007468 <_dtoa_r+0x188>
 80074f8:	427b      	negs	r3, r7
 80074fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80074fc:	2300      	movs	r3, #0
 80074fe:	eba8 0807 	sub.w	r8, r8, r7
 8007502:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007504:	e7c4      	b.n	8007490 <_dtoa_r+0x1b0>
 8007506:	2300      	movs	r3, #0
 8007508:	930b      	str	r3, [sp, #44]	@ 0x2c
 800750a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800750c:	2b00      	cmp	r3, #0
 800750e:	dc35      	bgt.n	800757c <_dtoa_r+0x29c>
 8007510:	2301      	movs	r3, #1
 8007512:	9300      	str	r3, [sp, #0]
 8007514:	9307      	str	r3, [sp, #28]
 8007516:	461a      	mov	r2, r3
 8007518:	920e      	str	r2, [sp, #56]	@ 0x38
 800751a:	e00b      	b.n	8007534 <_dtoa_r+0x254>
 800751c:	2301      	movs	r3, #1
 800751e:	e7f3      	b.n	8007508 <_dtoa_r+0x228>
 8007520:	2300      	movs	r3, #0
 8007522:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007524:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007526:	18fb      	adds	r3, r7, r3
 8007528:	9300      	str	r3, [sp, #0]
 800752a:	3301      	adds	r3, #1
 800752c:	2b01      	cmp	r3, #1
 800752e:	9307      	str	r3, [sp, #28]
 8007530:	bfb8      	it	lt
 8007532:	2301      	movlt	r3, #1
 8007534:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007538:	2100      	movs	r1, #0
 800753a:	2204      	movs	r2, #4
 800753c:	f102 0514 	add.w	r5, r2, #20
 8007540:	429d      	cmp	r5, r3
 8007542:	d91f      	bls.n	8007584 <_dtoa_r+0x2a4>
 8007544:	6041      	str	r1, [r0, #4]
 8007546:	4658      	mov	r0, fp
 8007548:	f000 ff32 	bl	80083b0 <_Balloc>
 800754c:	4682      	mov	sl, r0
 800754e:	2800      	cmp	r0, #0
 8007550:	d13c      	bne.n	80075cc <_dtoa_r+0x2ec>
 8007552:	4b1b      	ldr	r3, [pc, #108]	@ (80075c0 <_dtoa_r+0x2e0>)
 8007554:	4602      	mov	r2, r0
 8007556:	f240 11af 	movw	r1, #431	@ 0x1af
 800755a:	e6d8      	b.n	800730e <_dtoa_r+0x2e>
 800755c:	2301      	movs	r3, #1
 800755e:	e7e0      	b.n	8007522 <_dtoa_r+0x242>
 8007560:	2401      	movs	r4, #1
 8007562:	2300      	movs	r3, #0
 8007564:	9309      	str	r3, [sp, #36]	@ 0x24
 8007566:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007568:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	9307      	str	r3, [sp, #28]
 8007570:	2200      	movs	r2, #0
 8007572:	2312      	movs	r3, #18
 8007574:	e7d0      	b.n	8007518 <_dtoa_r+0x238>
 8007576:	2301      	movs	r3, #1
 8007578:	930b      	str	r3, [sp, #44]	@ 0x2c
 800757a:	e7f5      	b.n	8007568 <_dtoa_r+0x288>
 800757c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800757e:	9300      	str	r3, [sp, #0]
 8007580:	9307      	str	r3, [sp, #28]
 8007582:	e7d7      	b.n	8007534 <_dtoa_r+0x254>
 8007584:	3101      	adds	r1, #1
 8007586:	0052      	lsls	r2, r2, #1
 8007588:	e7d8      	b.n	800753c <_dtoa_r+0x25c>
 800758a:	bf00      	nop
 800758c:	f3af 8000 	nop.w
 8007590:	636f4361 	.word	0x636f4361
 8007594:	3fd287a7 	.word	0x3fd287a7
 8007598:	8b60c8b3 	.word	0x8b60c8b3
 800759c:	3fc68a28 	.word	0x3fc68a28
 80075a0:	509f79fb 	.word	0x509f79fb
 80075a4:	3fd34413 	.word	0x3fd34413
 80075a8:	08009f51 	.word	0x08009f51
 80075ac:	08009f68 	.word	0x08009f68
 80075b0:	7ff00000 	.word	0x7ff00000
 80075b4:	08009f21 	.word	0x08009f21
 80075b8:	3ff80000 	.word	0x3ff80000
 80075bc:	0800a070 	.word	0x0800a070
 80075c0:	08009fc0 	.word	0x08009fc0
 80075c4:	08009f4d 	.word	0x08009f4d
 80075c8:	08009f20 	.word	0x08009f20
 80075cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80075d0:	6018      	str	r0, [r3, #0]
 80075d2:	9b07      	ldr	r3, [sp, #28]
 80075d4:	2b0e      	cmp	r3, #14
 80075d6:	f200 80a4 	bhi.w	8007722 <_dtoa_r+0x442>
 80075da:	2c00      	cmp	r4, #0
 80075dc:	f000 80a1 	beq.w	8007722 <_dtoa_r+0x442>
 80075e0:	2f00      	cmp	r7, #0
 80075e2:	dd33      	ble.n	800764c <_dtoa_r+0x36c>
 80075e4:	4bad      	ldr	r3, [pc, #692]	@ (800789c <_dtoa_r+0x5bc>)
 80075e6:	f007 020f 	and.w	r2, r7, #15
 80075ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075ee:	ed93 7b00 	vldr	d7, [r3]
 80075f2:	05f8      	lsls	r0, r7, #23
 80075f4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80075f8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80075fc:	d516      	bpl.n	800762c <_dtoa_r+0x34c>
 80075fe:	4ba8      	ldr	r3, [pc, #672]	@ (80078a0 <_dtoa_r+0x5c0>)
 8007600:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007604:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007608:	f7f9 f920 	bl	800084c <__aeabi_ddiv>
 800760c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007610:	f004 040f 	and.w	r4, r4, #15
 8007614:	2603      	movs	r6, #3
 8007616:	4da2      	ldr	r5, [pc, #648]	@ (80078a0 <_dtoa_r+0x5c0>)
 8007618:	b954      	cbnz	r4, 8007630 <_dtoa_r+0x350>
 800761a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800761e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007622:	f7f9 f913 	bl	800084c <__aeabi_ddiv>
 8007626:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800762a:	e028      	b.n	800767e <_dtoa_r+0x39e>
 800762c:	2602      	movs	r6, #2
 800762e:	e7f2      	b.n	8007616 <_dtoa_r+0x336>
 8007630:	07e1      	lsls	r1, r4, #31
 8007632:	d508      	bpl.n	8007646 <_dtoa_r+0x366>
 8007634:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007638:	e9d5 2300 	ldrd	r2, r3, [r5]
 800763c:	f7f8 ffdc 	bl	80005f8 <__aeabi_dmul>
 8007640:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007644:	3601      	adds	r6, #1
 8007646:	1064      	asrs	r4, r4, #1
 8007648:	3508      	adds	r5, #8
 800764a:	e7e5      	b.n	8007618 <_dtoa_r+0x338>
 800764c:	f000 80d2 	beq.w	80077f4 <_dtoa_r+0x514>
 8007650:	427c      	negs	r4, r7
 8007652:	4b92      	ldr	r3, [pc, #584]	@ (800789c <_dtoa_r+0x5bc>)
 8007654:	4d92      	ldr	r5, [pc, #584]	@ (80078a0 <_dtoa_r+0x5c0>)
 8007656:	f004 020f 	and.w	r2, r4, #15
 800765a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800765e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007662:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007666:	f7f8 ffc7 	bl	80005f8 <__aeabi_dmul>
 800766a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800766e:	1124      	asrs	r4, r4, #4
 8007670:	2300      	movs	r3, #0
 8007672:	2602      	movs	r6, #2
 8007674:	2c00      	cmp	r4, #0
 8007676:	f040 80b2 	bne.w	80077de <_dtoa_r+0x4fe>
 800767a:	2b00      	cmp	r3, #0
 800767c:	d1d3      	bne.n	8007626 <_dtoa_r+0x346>
 800767e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007680:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007684:	2b00      	cmp	r3, #0
 8007686:	f000 80b7 	beq.w	80077f8 <_dtoa_r+0x518>
 800768a:	4b86      	ldr	r3, [pc, #536]	@ (80078a4 <_dtoa_r+0x5c4>)
 800768c:	2200      	movs	r2, #0
 800768e:	4620      	mov	r0, r4
 8007690:	4629      	mov	r1, r5
 8007692:	f7f9 fa23 	bl	8000adc <__aeabi_dcmplt>
 8007696:	2800      	cmp	r0, #0
 8007698:	f000 80ae 	beq.w	80077f8 <_dtoa_r+0x518>
 800769c:	9b07      	ldr	r3, [sp, #28]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	f000 80aa 	beq.w	80077f8 <_dtoa_r+0x518>
 80076a4:	9b00      	ldr	r3, [sp, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	dd37      	ble.n	800771a <_dtoa_r+0x43a>
 80076aa:	1e7b      	subs	r3, r7, #1
 80076ac:	9304      	str	r3, [sp, #16]
 80076ae:	4620      	mov	r0, r4
 80076b0:	4b7d      	ldr	r3, [pc, #500]	@ (80078a8 <_dtoa_r+0x5c8>)
 80076b2:	2200      	movs	r2, #0
 80076b4:	4629      	mov	r1, r5
 80076b6:	f7f8 ff9f 	bl	80005f8 <__aeabi_dmul>
 80076ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80076be:	9c00      	ldr	r4, [sp, #0]
 80076c0:	3601      	adds	r6, #1
 80076c2:	4630      	mov	r0, r6
 80076c4:	f7f8 ff2e 	bl	8000524 <__aeabi_i2d>
 80076c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80076cc:	f7f8 ff94 	bl	80005f8 <__aeabi_dmul>
 80076d0:	4b76      	ldr	r3, [pc, #472]	@ (80078ac <_dtoa_r+0x5cc>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	f7f8 fdda 	bl	800028c <__adddf3>
 80076d8:	4605      	mov	r5, r0
 80076da:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80076de:	2c00      	cmp	r4, #0
 80076e0:	f040 808d 	bne.w	80077fe <_dtoa_r+0x51e>
 80076e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076e8:	4b71      	ldr	r3, [pc, #452]	@ (80078b0 <_dtoa_r+0x5d0>)
 80076ea:	2200      	movs	r2, #0
 80076ec:	f7f8 fdcc 	bl	8000288 <__aeabi_dsub>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80076f8:	462a      	mov	r2, r5
 80076fa:	4633      	mov	r3, r6
 80076fc:	f7f9 fa0c 	bl	8000b18 <__aeabi_dcmpgt>
 8007700:	2800      	cmp	r0, #0
 8007702:	f040 828b 	bne.w	8007c1c <_dtoa_r+0x93c>
 8007706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800770a:	462a      	mov	r2, r5
 800770c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007710:	f7f9 f9e4 	bl	8000adc <__aeabi_dcmplt>
 8007714:	2800      	cmp	r0, #0
 8007716:	f040 8128 	bne.w	800796a <_dtoa_r+0x68a>
 800771a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800771e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007722:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007724:	2b00      	cmp	r3, #0
 8007726:	f2c0 815a 	blt.w	80079de <_dtoa_r+0x6fe>
 800772a:	2f0e      	cmp	r7, #14
 800772c:	f300 8157 	bgt.w	80079de <_dtoa_r+0x6fe>
 8007730:	4b5a      	ldr	r3, [pc, #360]	@ (800789c <_dtoa_r+0x5bc>)
 8007732:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007736:	ed93 7b00 	vldr	d7, [r3]
 800773a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800773c:	2b00      	cmp	r3, #0
 800773e:	ed8d 7b00 	vstr	d7, [sp]
 8007742:	da03      	bge.n	800774c <_dtoa_r+0x46c>
 8007744:	9b07      	ldr	r3, [sp, #28]
 8007746:	2b00      	cmp	r3, #0
 8007748:	f340 8101 	ble.w	800794e <_dtoa_r+0x66e>
 800774c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007750:	4656      	mov	r6, sl
 8007752:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007756:	4620      	mov	r0, r4
 8007758:	4629      	mov	r1, r5
 800775a:	f7f9 f877 	bl	800084c <__aeabi_ddiv>
 800775e:	f7f9 f9fb 	bl	8000b58 <__aeabi_d2iz>
 8007762:	4680      	mov	r8, r0
 8007764:	f7f8 fede 	bl	8000524 <__aeabi_i2d>
 8007768:	e9dd 2300 	ldrd	r2, r3, [sp]
 800776c:	f7f8 ff44 	bl	80005f8 <__aeabi_dmul>
 8007770:	4602      	mov	r2, r0
 8007772:	460b      	mov	r3, r1
 8007774:	4620      	mov	r0, r4
 8007776:	4629      	mov	r1, r5
 8007778:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800777c:	f7f8 fd84 	bl	8000288 <__aeabi_dsub>
 8007780:	f806 4b01 	strb.w	r4, [r6], #1
 8007784:	9d07      	ldr	r5, [sp, #28]
 8007786:	eba6 040a 	sub.w	r4, r6, sl
 800778a:	42a5      	cmp	r5, r4
 800778c:	4602      	mov	r2, r0
 800778e:	460b      	mov	r3, r1
 8007790:	f040 8117 	bne.w	80079c2 <_dtoa_r+0x6e2>
 8007794:	f7f8 fd7a 	bl	800028c <__adddf3>
 8007798:	e9dd 2300 	ldrd	r2, r3, [sp]
 800779c:	4604      	mov	r4, r0
 800779e:	460d      	mov	r5, r1
 80077a0:	f7f9 f9ba 	bl	8000b18 <__aeabi_dcmpgt>
 80077a4:	2800      	cmp	r0, #0
 80077a6:	f040 80f9 	bne.w	800799c <_dtoa_r+0x6bc>
 80077aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077ae:	4620      	mov	r0, r4
 80077b0:	4629      	mov	r1, r5
 80077b2:	f7f9 f989 	bl	8000ac8 <__aeabi_dcmpeq>
 80077b6:	b118      	cbz	r0, 80077c0 <_dtoa_r+0x4e0>
 80077b8:	f018 0f01 	tst.w	r8, #1
 80077bc:	f040 80ee 	bne.w	800799c <_dtoa_r+0x6bc>
 80077c0:	4649      	mov	r1, r9
 80077c2:	4658      	mov	r0, fp
 80077c4:	f000 fe34 	bl	8008430 <_Bfree>
 80077c8:	2300      	movs	r3, #0
 80077ca:	7033      	strb	r3, [r6, #0]
 80077cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80077ce:	3701      	adds	r7, #1
 80077d0:	601f      	str	r7, [r3, #0]
 80077d2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	f000 831d 	beq.w	8007e14 <_dtoa_r+0xb34>
 80077da:	601e      	str	r6, [r3, #0]
 80077dc:	e31a      	b.n	8007e14 <_dtoa_r+0xb34>
 80077de:	07e2      	lsls	r2, r4, #31
 80077e0:	d505      	bpl.n	80077ee <_dtoa_r+0x50e>
 80077e2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80077e6:	f7f8 ff07 	bl	80005f8 <__aeabi_dmul>
 80077ea:	3601      	adds	r6, #1
 80077ec:	2301      	movs	r3, #1
 80077ee:	1064      	asrs	r4, r4, #1
 80077f0:	3508      	adds	r5, #8
 80077f2:	e73f      	b.n	8007674 <_dtoa_r+0x394>
 80077f4:	2602      	movs	r6, #2
 80077f6:	e742      	b.n	800767e <_dtoa_r+0x39e>
 80077f8:	9c07      	ldr	r4, [sp, #28]
 80077fa:	9704      	str	r7, [sp, #16]
 80077fc:	e761      	b.n	80076c2 <_dtoa_r+0x3e2>
 80077fe:	4b27      	ldr	r3, [pc, #156]	@ (800789c <_dtoa_r+0x5bc>)
 8007800:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007802:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007806:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800780a:	4454      	add	r4, sl
 800780c:	2900      	cmp	r1, #0
 800780e:	d053      	beq.n	80078b8 <_dtoa_r+0x5d8>
 8007810:	4928      	ldr	r1, [pc, #160]	@ (80078b4 <_dtoa_r+0x5d4>)
 8007812:	2000      	movs	r0, #0
 8007814:	f7f9 f81a 	bl	800084c <__aeabi_ddiv>
 8007818:	4633      	mov	r3, r6
 800781a:	462a      	mov	r2, r5
 800781c:	f7f8 fd34 	bl	8000288 <__aeabi_dsub>
 8007820:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007824:	4656      	mov	r6, sl
 8007826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800782a:	f7f9 f995 	bl	8000b58 <__aeabi_d2iz>
 800782e:	4605      	mov	r5, r0
 8007830:	f7f8 fe78 	bl	8000524 <__aeabi_i2d>
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800783c:	f7f8 fd24 	bl	8000288 <__aeabi_dsub>
 8007840:	3530      	adds	r5, #48	@ 0x30
 8007842:	4602      	mov	r2, r0
 8007844:	460b      	mov	r3, r1
 8007846:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800784a:	f806 5b01 	strb.w	r5, [r6], #1
 800784e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007852:	f7f9 f943 	bl	8000adc <__aeabi_dcmplt>
 8007856:	2800      	cmp	r0, #0
 8007858:	d171      	bne.n	800793e <_dtoa_r+0x65e>
 800785a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800785e:	4911      	ldr	r1, [pc, #68]	@ (80078a4 <_dtoa_r+0x5c4>)
 8007860:	2000      	movs	r0, #0
 8007862:	f7f8 fd11 	bl	8000288 <__aeabi_dsub>
 8007866:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800786a:	f7f9 f937 	bl	8000adc <__aeabi_dcmplt>
 800786e:	2800      	cmp	r0, #0
 8007870:	f040 8095 	bne.w	800799e <_dtoa_r+0x6be>
 8007874:	42a6      	cmp	r6, r4
 8007876:	f43f af50 	beq.w	800771a <_dtoa_r+0x43a>
 800787a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800787e:	4b0a      	ldr	r3, [pc, #40]	@ (80078a8 <_dtoa_r+0x5c8>)
 8007880:	2200      	movs	r2, #0
 8007882:	f7f8 feb9 	bl	80005f8 <__aeabi_dmul>
 8007886:	4b08      	ldr	r3, [pc, #32]	@ (80078a8 <_dtoa_r+0x5c8>)
 8007888:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800788c:	2200      	movs	r2, #0
 800788e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007892:	f7f8 feb1 	bl	80005f8 <__aeabi_dmul>
 8007896:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800789a:	e7c4      	b.n	8007826 <_dtoa_r+0x546>
 800789c:	0800a070 	.word	0x0800a070
 80078a0:	0800a048 	.word	0x0800a048
 80078a4:	3ff00000 	.word	0x3ff00000
 80078a8:	40240000 	.word	0x40240000
 80078ac:	401c0000 	.word	0x401c0000
 80078b0:	40140000 	.word	0x40140000
 80078b4:	3fe00000 	.word	0x3fe00000
 80078b8:	4631      	mov	r1, r6
 80078ba:	4628      	mov	r0, r5
 80078bc:	f7f8 fe9c 	bl	80005f8 <__aeabi_dmul>
 80078c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80078c4:	9415      	str	r4, [sp, #84]	@ 0x54
 80078c6:	4656      	mov	r6, sl
 80078c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078cc:	f7f9 f944 	bl	8000b58 <__aeabi_d2iz>
 80078d0:	4605      	mov	r5, r0
 80078d2:	f7f8 fe27 	bl	8000524 <__aeabi_i2d>
 80078d6:	4602      	mov	r2, r0
 80078d8:	460b      	mov	r3, r1
 80078da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80078de:	f7f8 fcd3 	bl	8000288 <__aeabi_dsub>
 80078e2:	3530      	adds	r5, #48	@ 0x30
 80078e4:	f806 5b01 	strb.w	r5, [r6], #1
 80078e8:	4602      	mov	r2, r0
 80078ea:	460b      	mov	r3, r1
 80078ec:	42a6      	cmp	r6, r4
 80078ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80078f2:	f04f 0200 	mov.w	r2, #0
 80078f6:	d124      	bne.n	8007942 <_dtoa_r+0x662>
 80078f8:	4bac      	ldr	r3, [pc, #688]	@ (8007bac <_dtoa_r+0x8cc>)
 80078fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80078fe:	f7f8 fcc5 	bl	800028c <__adddf3>
 8007902:	4602      	mov	r2, r0
 8007904:	460b      	mov	r3, r1
 8007906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800790a:	f7f9 f905 	bl	8000b18 <__aeabi_dcmpgt>
 800790e:	2800      	cmp	r0, #0
 8007910:	d145      	bne.n	800799e <_dtoa_r+0x6be>
 8007912:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007916:	49a5      	ldr	r1, [pc, #660]	@ (8007bac <_dtoa_r+0x8cc>)
 8007918:	2000      	movs	r0, #0
 800791a:	f7f8 fcb5 	bl	8000288 <__aeabi_dsub>
 800791e:	4602      	mov	r2, r0
 8007920:	460b      	mov	r3, r1
 8007922:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007926:	f7f9 f8d9 	bl	8000adc <__aeabi_dcmplt>
 800792a:	2800      	cmp	r0, #0
 800792c:	f43f aef5 	beq.w	800771a <_dtoa_r+0x43a>
 8007930:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007932:	1e73      	subs	r3, r6, #1
 8007934:	9315      	str	r3, [sp, #84]	@ 0x54
 8007936:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800793a:	2b30      	cmp	r3, #48	@ 0x30
 800793c:	d0f8      	beq.n	8007930 <_dtoa_r+0x650>
 800793e:	9f04      	ldr	r7, [sp, #16]
 8007940:	e73e      	b.n	80077c0 <_dtoa_r+0x4e0>
 8007942:	4b9b      	ldr	r3, [pc, #620]	@ (8007bb0 <_dtoa_r+0x8d0>)
 8007944:	f7f8 fe58 	bl	80005f8 <__aeabi_dmul>
 8007948:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800794c:	e7bc      	b.n	80078c8 <_dtoa_r+0x5e8>
 800794e:	d10c      	bne.n	800796a <_dtoa_r+0x68a>
 8007950:	4b98      	ldr	r3, [pc, #608]	@ (8007bb4 <_dtoa_r+0x8d4>)
 8007952:	2200      	movs	r2, #0
 8007954:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007958:	f7f8 fe4e 	bl	80005f8 <__aeabi_dmul>
 800795c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007960:	f7f9 f8d0 	bl	8000b04 <__aeabi_dcmpge>
 8007964:	2800      	cmp	r0, #0
 8007966:	f000 8157 	beq.w	8007c18 <_dtoa_r+0x938>
 800796a:	2400      	movs	r4, #0
 800796c:	4625      	mov	r5, r4
 800796e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007970:	43db      	mvns	r3, r3
 8007972:	9304      	str	r3, [sp, #16]
 8007974:	4656      	mov	r6, sl
 8007976:	2700      	movs	r7, #0
 8007978:	4621      	mov	r1, r4
 800797a:	4658      	mov	r0, fp
 800797c:	f000 fd58 	bl	8008430 <_Bfree>
 8007980:	2d00      	cmp	r5, #0
 8007982:	d0dc      	beq.n	800793e <_dtoa_r+0x65e>
 8007984:	b12f      	cbz	r7, 8007992 <_dtoa_r+0x6b2>
 8007986:	42af      	cmp	r7, r5
 8007988:	d003      	beq.n	8007992 <_dtoa_r+0x6b2>
 800798a:	4639      	mov	r1, r7
 800798c:	4658      	mov	r0, fp
 800798e:	f000 fd4f 	bl	8008430 <_Bfree>
 8007992:	4629      	mov	r1, r5
 8007994:	4658      	mov	r0, fp
 8007996:	f000 fd4b 	bl	8008430 <_Bfree>
 800799a:	e7d0      	b.n	800793e <_dtoa_r+0x65e>
 800799c:	9704      	str	r7, [sp, #16]
 800799e:	4633      	mov	r3, r6
 80079a0:	461e      	mov	r6, r3
 80079a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079a6:	2a39      	cmp	r2, #57	@ 0x39
 80079a8:	d107      	bne.n	80079ba <_dtoa_r+0x6da>
 80079aa:	459a      	cmp	sl, r3
 80079ac:	d1f8      	bne.n	80079a0 <_dtoa_r+0x6c0>
 80079ae:	9a04      	ldr	r2, [sp, #16]
 80079b0:	3201      	adds	r2, #1
 80079b2:	9204      	str	r2, [sp, #16]
 80079b4:	2230      	movs	r2, #48	@ 0x30
 80079b6:	f88a 2000 	strb.w	r2, [sl]
 80079ba:	781a      	ldrb	r2, [r3, #0]
 80079bc:	3201      	adds	r2, #1
 80079be:	701a      	strb	r2, [r3, #0]
 80079c0:	e7bd      	b.n	800793e <_dtoa_r+0x65e>
 80079c2:	4b7b      	ldr	r3, [pc, #492]	@ (8007bb0 <_dtoa_r+0x8d0>)
 80079c4:	2200      	movs	r2, #0
 80079c6:	f7f8 fe17 	bl	80005f8 <__aeabi_dmul>
 80079ca:	2200      	movs	r2, #0
 80079cc:	2300      	movs	r3, #0
 80079ce:	4604      	mov	r4, r0
 80079d0:	460d      	mov	r5, r1
 80079d2:	f7f9 f879 	bl	8000ac8 <__aeabi_dcmpeq>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	f43f aebb 	beq.w	8007752 <_dtoa_r+0x472>
 80079dc:	e6f0      	b.n	80077c0 <_dtoa_r+0x4e0>
 80079de:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80079e0:	2a00      	cmp	r2, #0
 80079e2:	f000 80db 	beq.w	8007b9c <_dtoa_r+0x8bc>
 80079e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80079e8:	2a01      	cmp	r2, #1
 80079ea:	f300 80bf 	bgt.w	8007b6c <_dtoa_r+0x88c>
 80079ee:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80079f0:	2a00      	cmp	r2, #0
 80079f2:	f000 80b7 	beq.w	8007b64 <_dtoa_r+0x884>
 80079f6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80079fa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80079fc:	4646      	mov	r6, r8
 80079fe:	9a08      	ldr	r2, [sp, #32]
 8007a00:	2101      	movs	r1, #1
 8007a02:	441a      	add	r2, r3
 8007a04:	4658      	mov	r0, fp
 8007a06:	4498      	add	r8, r3
 8007a08:	9208      	str	r2, [sp, #32]
 8007a0a:	f000 fdc5 	bl	8008598 <__i2b>
 8007a0e:	4605      	mov	r5, r0
 8007a10:	b15e      	cbz	r6, 8007a2a <_dtoa_r+0x74a>
 8007a12:	9b08      	ldr	r3, [sp, #32]
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	dd08      	ble.n	8007a2a <_dtoa_r+0x74a>
 8007a18:	42b3      	cmp	r3, r6
 8007a1a:	9a08      	ldr	r2, [sp, #32]
 8007a1c:	bfa8      	it	ge
 8007a1e:	4633      	movge	r3, r6
 8007a20:	eba8 0803 	sub.w	r8, r8, r3
 8007a24:	1af6      	subs	r6, r6, r3
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	9308      	str	r3, [sp, #32]
 8007a2a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a2c:	b1f3      	cbz	r3, 8007a6c <_dtoa_r+0x78c>
 8007a2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	f000 80b7 	beq.w	8007ba4 <_dtoa_r+0x8c4>
 8007a36:	b18c      	cbz	r4, 8007a5c <_dtoa_r+0x77c>
 8007a38:	4629      	mov	r1, r5
 8007a3a:	4622      	mov	r2, r4
 8007a3c:	4658      	mov	r0, fp
 8007a3e:	f000 fe6b 	bl	8008718 <__pow5mult>
 8007a42:	464a      	mov	r2, r9
 8007a44:	4601      	mov	r1, r0
 8007a46:	4605      	mov	r5, r0
 8007a48:	4658      	mov	r0, fp
 8007a4a:	f000 fdbb 	bl	80085c4 <__multiply>
 8007a4e:	4649      	mov	r1, r9
 8007a50:	9004      	str	r0, [sp, #16]
 8007a52:	4658      	mov	r0, fp
 8007a54:	f000 fcec 	bl	8008430 <_Bfree>
 8007a58:	9b04      	ldr	r3, [sp, #16]
 8007a5a:	4699      	mov	r9, r3
 8007a5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a5e:	1b1a      	subs	r2, r3, r4
 8007a60:	d004      	beq.n	8007a6c <_dtoa_r+0x78c>
 8007a62:	4649      	mov	r1, r9
 8007a64:	4658      	mov	r0, fp
 8007a66:	f000 fe57 	bl	8008718 <__pow5mult>
 8007a6a:	4681      	mov	r9, r0
 8007a6c:	2101      	movs	r1, #1
 8007a6e:	4658      	mov	r0, fp
 8007a70:	f000 fd92 	bl	8008598 <__i2b>
 8007a74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a76:	4604      	mov	r4, r0
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f000 81cf 	beq.w	8007e1c <_dtoa_r+0xb3c>
 8007a7e:	461a      	mov	r2, r3
 8007a80:	4601      	mov	r1, r0
 8007a82:	4658      	mov	r0, fp
 8007a84:	f000 fe48 	bl	8008718 <__pow5mult>
 8007a88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	4604      	mov	r4, r0
 8007a8e:	f300 8095 	bgt.w	8007bbc <_dtoa_r+0x8dc>
 8007a92:	9b02      	ldr	r3, [sp, #8]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	f040 8087 	bne.w	8007ba8 <_dtoa_r+0x8c8>
 8007a9a:	9b03      	ldr	r3, [sp, #12]
 8007a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	f040 8089 	bne.w	8007bb8 <_dtoa_r+0x8d8>
 8007aa6:	9b03      	ldr	r3, [sp, #12]
 8007aa8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007aac:	0d1b      	lsrs	r3, r3, #20
 8007aae:	051b      	lsls	r3, r3, #20
 8007ab0:	b12b      	cbz	r3, 8007abe <_dtoa_r+0x7de>
 8007ab2:	9b08      	ldr	r3, [sp, #32]
 8007ab4:	3301      	adds	r3, #1
 8007ab6:	9308      	str	r3, [sp, #32]
 8007ab8:	f108 0801 	add.w	r8, r8, #1
 8007abc:	2301      	movs	r3, #1
 8007abe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ac0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	f000 81b0 	beq.w	8007e28 <_dtoa_r+0xb48>
 8007ac8:	6923      	ldr	r3, [r4, #16]
 8007aca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007ace:	6918      	ldr	r0, [r3, #16]
 8007ad0:	f000 fd16 	bl	8008500 <__hi0bits>
 8007ad4:	f1c0 0020 	rsb	r0, r0, #32
 8007ad8:	9b08      	ldr	r3, [sp, #32]
 8007ada:	4418      	add	r0, r3
 8007adc:	f010 001f 	ands.w	r0, r0, #31
 8007ae0:	d077      	beq.n	8007bd2 <_dtoa_r+0x8f2>
 8007ae2:	f1c0 0320 	rsb	r3, r0, #32
 8007ae6:	2b04      	cmp	r3, #4
 8007ae8:	dd6b      	ble.n	8007bc2 <_dtoa_r+0x8e2>
 8007aea:	9b08      	ldr	r3, [sp, #32]
 8007aec:	f1c0 001c 	rsb	r0, r0, #28
 8007af0:	4403      	add	r3, r0
 8007af2:	4480      	add	r8, r0
 8007af4:	4406      	add	r6, r0
 8007af6:	9308      	str	r3, [sp, #32]
 8007af8:	f1b8 0f00 	cmp.w	r8, #0
 8007afc:	dd05      	ble.n	8007b0a <_dtoa_r+0x82a>
 8007afe:	4649      	mov	r1, r9
 8007b00:	4642      	mov	r2, r8
 8007b02:	4658      	mov	r0, fp
 8007b04:	f000 fe62 	bl	80087cc <__lshift>
 8007b08:	4681      	mov	r9, r0
 8007b0a:	9b08      	ldr	r3, [sp, #32]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	dd05      	ble.n	8007b1c <_dtoa_r+0x83c>
 8007b10:	4621      	mov	r1, r4
 8007b12:	461a      	mov	r2, r3
 8007b14:	4658      	mov	r0, fp
 8007b16:	f000 fe59 	bl	80087cc <__lshift>
 8007b1a:	4604      	mov	r4, r0
 8007b1c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d059      	beq.n	8007bd6 <_dtoa_r+0x8f6>
 8007b22:	4621      	mov	r1, r4
 8007b24:	4648      	mov	r0, r9
 8007b26:	f000 febd 	bl	80088a4 <__mcmp>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	da53      	bge.n	8007bd6 <_dtoa_r+0x8f6>
 8007b2e:	1e7b      	subs	r3, r7, #1
 8007b30:	9304      	str	r3, [sp, #16]
 8007b32:	4649      	mov	r1, r9
 8007b34:	2300      	movs	r3, #0
 8007b36:	220a      	movs	r2, #10
 8007b38:	4658      	mov	r0, fp
 8007b3a:	f000 fc9b 	bl	8008474 <__multadd>
 8007b3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b40:	4681      	mov	r9, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	f000 8172 	beq.w	8007e2c <_dtoa_r+0xb4c>
 8007b48:	2300      	movs	r3, #0
 8007b4a:	4629      	mov	r1, r5
 8007b4c:	220a      	movs	r2, #10
 8007b4e:	4658      	mov	r0, fp
 8007b50:	f000 fc90 	bl	8008474 <__multadd>
 8007b54:	9b00      	ldr	r3, [sp, #0]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	4605      	mov	r5, r0
 8007b5a:	dc67      	bgt.n	8007c2c <_dtoa_r+0x94c>
 8007b5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b5e:	2b02      	cmp	r3, #2
 8007b60:	dc41      	bgt.n	8007be6 <_dtoa_r+0x906>
 8007b62:	e063      	b.n	8007c2c <_dtoa_r+0x94c>
 8007b64:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007b66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007b6a:	e746      	b.n	80079fa <_dtoa_r+0x71a>
 8007b6c:	9b07      	ldr	r3, [sp, #28]
 8007b6e:	1e5c      	subs	r4, r3, #1
 8007b70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b72:	42a3      	cmp	r3, r4
 8007b74:	bfbf      	itttt	lt
 8007b76:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007b78:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007b7a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007b7c:	1ae3      	sublt	r3, r4, r3
 8007b7e:	bfb4      	ite	lt
 8007b80:	18d2      	addlt	r2, r2, r3
 8007b82:	1b1c      	subge	r4, r3, r4
 8007b84:	9b07      	ldr	r3, [sp, #28]
 8007b86:	bfbc      	itt	lt
 8007b88:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007b8a:	2400      	movlt	r4, #0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	bfb5      	itete	lt
 8007b90:	eba8 0603 	sublt.w	r6, r8, r3
 8007b94:	9b07      	ldrge	r3, [sp, #28]
 8007b96:	2300      	movlt	r3, #0
 8007b98:	4646      	movge	r6, r8
 8007b9a:	e730      	b.n	80079fe <_dtoa_r+0x71e>
 8007b9c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007b9e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007ba0:	4646      	mov	r6, r8
 8007ba2:	e735      	b.n	8007a10 <_dtoa_r+0x730>
 8007ba4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ba6:	e75c      	b.n	8007a62 <_dtoa_r+0x782>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	e788      	b.n	8007abe <_dtoa_r+0x7de>
 8007bac:	3fe00000 	.word	0x3fe00000
 8007bb0:	40240000 	.word	0x40240000
 8007bb4:	40140000 	.word	0x40140000
 8007bb8:	9b02      	ldr	r3, [sp, #8]
 8007bba:	e780      	b.n	8007abe <_dtoa_r+0x7de>
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bc0:	e782      	b.n	8007ac8 <_dtoa_r+0x7e8>
 8007bc2:	d099      	beq.n	8007af8 <_dtoa_r+0x818>
 8007bc4:	9a08      	ldr	r2, [sp, #32]
 8007bc6:	331c      	adds	r3, #28
 8007bc8:	441a      	add	r2, r3
 8007bca:	4498      	add	r8, r3
 8007bcc:	441e      	add	r6, r3
 8007bce:	9208      	str	r2, [sp, #32]
 8007bd0:	e792      	b.n	8007af8 <_dtoa_r+0x818>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	e7f6      	b.n	8007bc4 <_dtoa_r+0x8e4>
 8007bd6:	9b07      	ldr	r3, [sp, #28]
 8007bd8:	9704      	str	r7, [sp, #16]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	dc20      	bgt.n	8007c20 <_dtoa_r+0x940>
 8007bde:	9300      	str	r3, [sp, #0]
 8007be0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007be2:	2b02      	cmp	r3, #2
 8007be4:	dd1e      	ble.n	8007c24 <_dtoa_r+0x944>
 8007be6:	9b00      	ldr	r3, [sp, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	f47f aec0 	bne.w	800796e <_dtoa_r+0x68e>
 8007bee:	4621      	mov	r1, r4
 8007bf0:	2205      	movs	r2, #5
 8007bf2:	4658      	mov	r0, fp
 8007bf4:	f000 fc3e 	bl	8008474 <__multadd>
 8007bf8:	4601      	mov	r1, r0
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	4648      	mov	r0, r9
 8007bfe:	f000 fe51 	bl	80088a4 <__mcmp>
 8007c02:	2800      	cmp	r0, #0
 8007c04:	f77f aeb3 	ble.w	800796e <_dtoa_r+0x68e>
 8007c08:	4656      	mov	r6, sl
 8007c0a:	2331      	movs	r3, #49	@ 0x31
 8007c0c:	f806 3b01 	strb.w	r3, [r6], #1
 8007c10:	9b04      	ldr	r3, [sp, #16]
 8007c12:	3301      	adds	r3, #1
 8007c14:	9304      	str	r3, [sp, #16]
 8007c16:	e6ae      	b.n	8007976 <_dtoa_r+0x696>
 8007c18:	9c07      	ldr	r4, [sp, #28]
 8007c1a:	9704      	str	r7, [sp, #16]
 8007c1c:	4625      	mov	r5, r4
 8007c1e:	e7f3      	b.n	8007c08 <_dtoa_r+0x928>
 8007c20:	9b07      	ldr	r3, [sp, #28]
 8007c22:	9300      	str	r3, [sp, #0]
 8007c24:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	f000 8104 	beq.w	8007e34 <_dtoa_r+0xb54>
 8007c2c:	2e00      	cmp	r6, #0
 8007c2e:	dd05      	ble.n	8007c3c <_dtoa_r+0x95c>
 8007c30:	4629      	mov	r1, r5
 8007c32:	4632      	mov	r2, r6
 8007c34:	4658      	mov	r0, fp
 8007c36:	f000 fdc9 	bl	80087cc <__lshift>
 8007c3a:	4605      	mov	r5, r0
 8007c3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d05a      	beq.n	8007cf8 <_dtoa_r+0xa18>
 8007c42:	6869      	ldr	r1, [r5, #4]
 8007c44:	4658      	mov	r0, fp
 8007c46:	f000 fbb3 	bl	80083b0 <_Balloc>
 8007c4a:	4606      	mov	r6, r0
 8007c4c:	b928      	cbnz	r0, 8007c5a <_dtoa_r+0x97a>
 8007c4e:	4b84      	ldr	r3, [pc, #528]	@ (8007e60 <_dtoa_r+0xb80>)
 8007c50:	4602      	mov	r2, r0
 8007c52:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007c56:	f7ff bb5a 	b.w	800730e <_dtoa_r+0x2e>
 8007c5a:	692a      	ldr	r2, [r5, #16]
 8007c5c:	3202      	adds	r2, #2
 8007c5e:	0092      	lsls	r2, r2, #2
 8007c60:	f105 010c 	add.w	r1, r5, #12
 8007c64:	300c      	adds	r0, #12
 8007c66:	f001 f8d7 	bl	8008e18 <memcpy>
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	4631      	mov	r1, r6
 8007c6e:	4658      	mov	r0, fp
 8007c70:	f000 fdac 	bl	80087cc <__lshift>
 8007c74:	f10a 0301 	add.w	r3, sl, #1
 8007c78:	9307      	str	r3, [sp, #28]
 8007c7a:	9b00      	ldr	r3, [sp, #0]
 8007c7c:	4453      	add	r3, sl
 8007c7e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c80:	9b02      	ldr	r3, [sp, #8]
 8007c82:	f003 0301 	and.w	r3, r3, #1
 8007c86:	462f      	mov	r7, r5
 8007c88:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c8a:	4605      	mov	r5, r0
 8007c8c:	9b07      	ldr	r3, [sp, #28]
 8007c8e:	4621      	mov	r1, r4
 8007c90:	3b01      	subs	r3, #1
 8007c92:	4648      	mov	r0, r9
 8007c94:	9300      	str	r3, [sp, #0]
 8007c96:	f7ff fa98 	bl	80071ca <quorem>
 8007c9a:	4639      	mov	r1, r7
 8007c9c:	9002      	str	r0, [sp, #8]
 8007c9e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007ca2:	4648      	mov	r0, r9
 8007ca4:	f000 fdfe 	bl	80088a4 <__mcmp>
 8007ca8:	462a      	mov	r2, r5
 8007caa:	9008      	str	r0, [sp, #32]
 8007cac:	4621      	mov	r1, r4
 8007cae:	4658      	mov	r0, fp
 8007cb0:	f000 fe14 	bl	80088dc <__mdiff>
 8007cb4:	68c2      	ldr	r2, [r0, #12]
 8007cb6:	4606      	mov	r6, r0
 8007cb8:	bb02      	cbnz	r2, 8007cfc <_dtoa_r+0xa1c>
 8007cba:	4601      	mov	r1, r0
 8007cbc:	4648      	mov	r0, r9
 8007cbe:	f000 fdf1 	bl	80088a4 <__mcmp>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	4631      	mov	r1, r6
 8007cc6:	4658      	mov	r0, fp
 8007cc8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007cca:	f000 fbb1 	bl	8008430 <_Bfree>
 8007cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cd0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007cd2:	9e07      	ldr	r6, [sp, #28]
 8007cd4:	ea43 0102 	orr.w	r1, r3, r2
 8007cd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cda:	4319      	orrs	r1, r3
 8007cdc:	d110      	bne.n	8007d00 <_dtoa_r+0xa20>
 8007cde:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007ce2:	d029      	beq.n	8007d38 <_dtoa_r+0xa58>
 8007ce4:	9b08      	ldr	r3, [sp, #32]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	dd02      	ble.n	8007cf0 <_dtoa_r+0xa10>
 8007cea:	9b02      	ldr	r3, [sp, #8]
 8007cec:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007cf0:	9b00      	ldr	r3, [sp, #0]
 8007cf2:	f883 8000 	strb.w	r8, [r3]
 8007cf6:	e63f      	b.n	8007978 <_dtoa_r+0x698>
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	e7bb      	b.n	8007c74 <_dtoa_r+0x994>
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	e7e1      	b.n	8007cc4 <_dtoa_r+0x9e4>
 8007d00:	9b08      	ldr	r3, [sp, #32]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	db04      	blt.n	8007d10 <_dtoa_r+0xa30>
 8007d06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007d08:	430b      	orrs	r3, r1
 8007d0a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007d0c:	430b      	orrs	r3, r1
 8007d0e:	d120      	bne.n	8007d52 <_dtoa_r+0xa72>
 8007d10:	2a00      	cmp	r2, #0
 8007d12:	dded      	ble.n	8007cf0 <_dtoa_r+0xa10>
 8007d14:	4649      	mov	r1, r9
 8007d16:	2201      	movs	r2, #1
 8007d18:	4658      	mov	r0, fp
 8007d1a:	f000 fd57 	bl	80087cc <__lshift>
 8007d1e:	4621      	mov	r1, r4
 8007d20:	4681      	mov	r9, r0
 8007d22:	f000 fdbf 	bl	80088a4 <__mcmp>
 8007d26:	2800      	cmp	r0, #0
 8007d28:	dc03      	bgt.n	8007d32 <_dtoa_r+0xa52>
 8007d2a:	d1e1      	bne.n	8007cf0 <_dtoa_r+0xa10>
 8007d2c:	f018 0f01 	tst.w	r8, #1
 8007d30:	d0de      	beq.n	8007cf0 <_dtoa_r+0xa10>
 8007d32:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007d36:	d1d8      	bne.n	8007cea <_dtoa_r+0xa0a>
 8007d38:	9a00      	ldr	r2, [sp, #0]
 8007d3a:	2339      	movs	r3, #57	@ 0x39
 8007d3c:	7013      	strb	r3, [r2, #0]
 8007d3e:	4633      	mov	r3, r6
 8007d40:	461e      	mov	r6, r3
 8007d42:	3b01      	subs	r3, #1
 8007d44:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007d48:	2a39      	cmp	r2, #57	@ 0x39
 8007d4a:	d052      	beq.n	8007df2 <_dtoa_r+0xb12>
 8007d4c:	3201      	adds	r2, #1
 8007d4e:	701a      	strb	r2, [r3, #0]
 8007d50:	e612      	b.n	8007978 <_dtoa_r+0x698>
 8007d52:	2a00      	cmp	r2, #0
 8007d54:	dd07      	ble.n	8007d66 <_dtoa_r+0xa86>
 8007d56:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007d5a:	d0ed      	beq.n	8007d38 <_dtoa_r+0xa58>
 8007d5c:	9a00      	ldr	r2, [sp, #0]
 8007d5e:	f108 0301 	add.w	r3, r8, #1
 8007d62:	7013      	strb	r3, [r2, #0]
 8007d64:	e608      	b.n	8007978 <_dtoa_r+0x698>
 8007d66:	9b07      	ldr	r3, [sp, #28]
 8007d68:	9a07      	ldr	r2, [sp, #28]
 8007d6a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8007d6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d028      	beq.n	8007dc6 <_dtoa_r+0xae6>
 8007d74:	4649      	mov	r1, r9
 8007d76:	2300      	movs	r3, #0
 8007d78:	220a      	movs	r2, #10
 8007d7a:	4658      	mov	r0, fp
 8007d7c:	f000 fb7a 	bl	8008474 <__multadd>
 8007d80:	42af      	cmp	r7, r5
 8007d82:	4681      	mov	r9, r0
 8007d84:	f04f 0300 	mov.w	r3, #0
 8007d88:	f04f 020a 	mov.w	r2, #10
 8007d8c:	4639      	mov	r1, r7
 8007d8e:	4658      	mov	r0, fp
 8007d90:	d107      	bne.n	8007da2 <_dtoa_r+0xac2>
 8007d92:	f000 fb6f 	bl	8008474 <__multadd>
 8007d96:	4607      	mov	r7, r0
 8007d98:	4605      	mov	r5, r0
 8007d9a:	9b07      	ldr	r3, [sp, #28]
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	9307      	str	r3, [sp, #28]
 8007da0:	e774      	b.n	8007c8c <_dtoa_r+0x9ac>
 8007da2:	f000 fb67 	bl	8008474 <__multadd>
 8007da6:	4629      	mov	r1, r5
 8007da8:	4607      	mov	r7, r0
 8007daa:	2300      	movs	r3, #0
 8007dac:	220a      	movs	r2, #10
 8007dae:	4658      	mov	r0, fp
 8007db0:	f000 fb60 	bl	8008474 <__multadd>
 8007db4:	4605      	mov	r5, r0
 8007db6:	e7f0      	b.n	8007d9a <_dtoa_r+0xaba>
 8007db8:	9b00      	ldr	r3, [sp, #0]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	bfcc      	ite	gt
 8007dbe:	461e      	movgt	r6, r3
 8007dc0:	2601      	movle	r6, #1
 8007dc2:	4456      	add	r6, sl
 8007dc4:	2700      	movs	r7, #0
 8007dc6:	4649      	mov	r1, r9
 8007dc8:	2201      	movs	r2, #1
 8007dca:	4658      	mov	r0, fp
 8007dcc:	f000 fcfe 	bl	80087cc <__lshift>
 8007dd0:	4621      	mov	r1, r4
 8007dd2:	4681      	mov	r9, r0
 8007dd4:	f000 fd66 	bl	80088a4 <__mcmp>
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	dcb0      	bgt.n	8007d3e <_dtoa_r+0xa5e>
 8007ddc:	d102      	bne.n	8007de4 <_dtoa_r+0xb04>
 8007dde:	f018 0f01 	tst.w	r8, #1
 8007de2:	d1ac      	bne.n	8007d3e <_dtoa_r+0xa5e>
 8007de4:	4633      	mov	r3, r6
 8007de6:	461e      	mov	r6, r3
 8007de8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dec:	2a30      	cmp	r2, #48	@ 0x30
 8007dee:	d0fa      	beq.n	8007de6 <_dtoa_r+0xb06>
 8007df0:	e5c2      	b.n	8007978 <_dtoa_r+0x698>
 8007df2:	459a      	cmp	sl, r3
 8007df4:	d1a4      	bne.n	8007d40 <_dtoa_r+0xa60>
 8007df6:	9b04      	ldr	r3, [sp, #16]
 8007df8:	3301      	adds	r3, #1
 8007dfa:	9304      	str	r3, [sp, #16]
 8007dfc:	2331      	movs	r3, #49	@ 0x31
 8007dfe:	f88a 3000 	strb.w	r3, [sl]
 8007e02:	e5b9      	b.n	8007978 <_dtoa_r+0x698>
 8007e04:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e06:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007e64 <_dtoa_r+0xb84>
 8007e0a:	b11b      	cbz	r3, 8007e14 <_dtoa_r+0xb34>
 8007e0c:	f10a 0308 	add.w	r3, sl, #8
 8007e10:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007e12:	6013      	str	r3, [r2, #0]
 8007e14:	4650      	mov	r0, sl
 8007e16:	b019      	add	sp, #100	@ 0x64
 8007e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	f77f ae37 	ble.w	8007a92 <_dtoa_r+0x7b2>
 8007e24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e26:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e28:	2001      	movs	r0, #1
 8007e2a:	e655      	b.n	8007ad8 <_dtoa_r+0x7f8>
 8007e2c:	9b00      	ldr	r3, [sp, #0]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	f77f aed6 	ble.w	8007be0 <_dtoa_r+0x900>
 8007e34:	4656      	mov	r6, sl
 8007e36:	4621      	mov	r1, r4
 8007e38:	4648      	mov	r0, r9
 8007e3a:	f7ff f9c6 	bl	80071ca <quorem>
 8007e3e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007e42:	f806 8b01 	strb.w	r8, [r6], #1
 8007e46:	9b00      	ldr	r3, [sp, #0]
 8007e48:	eba6 020a 	sub.w	r2, r6, sl
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	ddb3      	ble.n	8007db8 <_dtoa_r+0xad8>
 8007e50:	4649      	mov	r1, r9
 8007e52:	2300      	movs	r3, #0
 8007e54:	220a      	movs	r2, #10
 8007e56:	4658      	mov	r0, fp
 8007e58:	f000 fb0c 	bl	8008474 <__multadd>
 8007e5c:	4681      	mov	r9, r0
 8007e5e:	e7ea      	b.n	8007e36 <_dtoa_r+0xb56>
 8007e60:	08009fc0 	.word	0x08009fc0
 8007e64:	08009f44 	.word	0x08009f44

08007e68 <__sfputc_r>:
 8007e68:	6893      	ldr	r3, [r2, #8]
 8007e6a:	3b01      	subs	r3, #1
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	b410      	push	{r4}
 8007e70:	6093      	str	r3, [r2, #8]
 8007e72:	da08      	bge.n	8007e86 <__sfputc_r+0x1e>
 8007e74:	6994      	ldr	r4, [r2, #24]
 8007e76:	42a3      	cmp	r3, r4
 8007e78:	db01      	blt.n	8007e7e <__sfputc_r+0x16>
 8007e7a:	290a      	cmp	r1, #10
 8007e7c:	d103      	bne.n	8007e86 <__sfputc_r+0x1e>
 8007e7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e82:	f000 be5a 	b.w	8008b3a <__swbuf_r>
 8007e86:	6813      	ldr	r3, [r2, #0]
 8007e88:	1c58      	adds	r0, r3, #1
 8007e8a:	6010      	str	r0, [r2, #0]
 8007e8c:	7019      	strb	r1, [r3, #0]
 8007e8e:	4608      	mov	r0, r1
 8007e90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e94:	4770      	bx	lr

08007e96 <__sfputs_r>:
 8007e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e98:	4606      	mov	r6, r0
 8007e9a:	460f      	mov	r7, r1
 8007e9c:	4614      	mov	r4, r2
 8007e9e:	18d5      	adds	r5, r2, r3
 8007ea0:	42ac      	cmp	r4, r5
 8007ea2:	d101      	bne.n	8007ea8 <__sfputs_r+0x12>
 8007ea4:	2000      	movs	r0, #0
 8007ea6:	e007      	b.n	8007eb8 <__sfputs_r+0x22>
 8007ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eac:	463a      	mov	r2, r7
 8007eae:	4630      	mov	r0, r6
 8007eb0:	f7ff ffda 	bl	8007e68 <__sfputc_r>
 8007eb4:	1c43      	adds	r3, r0, #1
 8007eb6:	d1f3      	bne.n	8007ea0 <__sfputs_r+0xa>
 8007eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ebc <_vfiprintf_r>:
 8007ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec0:	460d      	mov	r5, r1
 8007ec2:	b09d      	sub	sp, #116	@ 0x74
 8007ec4:	4614      	mov	r4, r2
 8007ec6:	4698      	mov	r8, r3
 8007ec8:	4606      	mov	r6, r0
 8007eca:	b118      	cbz	r0, 8007ed4 <_vfiprintf_r+0x18>
 8007ecc:	6a03      	ldr	r3, [r0, #32]
 8007ece:	b90b      	cbnz	r3, 8007ed4 <_vfiprintf_r+0x18>
 8007ed0:	f7ff f89c 	bl	800700c <__sinit>
 8007ed4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ed6:	07d9      	lsls	r1, r3, #31
 8007ed8:	d405      	bmi.n	8007ee6 <_vfiprintf_r+0x2a>
 8007eda:	89ab      	ldrh	r3, [r5, #12]
 8007edc:	059a      	lsls	r2, r3, #22
 8007ede:	d402      	bmi.n	8007ee6 <_vfiprintf_r+0x2a>
 8007ee0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ee2:	f7ff f970 	bl	80071c6 <__retarget_lock_acquire_recursive>
 8007ee6:	89ab      	ldrh	r3, [r5, #12]
 8007ee8:	071b      	lsls	r3, r3, #28
 8007eea:	d501      	bpl.n	8007ef0 <_vfiprintf_r+0x34>
 8007eec:	692b      	ldr	r3, [r5, #16]
 8007eee:	b99b      	cbnz	r3, 8007f18 <_vfiprintf_r+0x5c>
 8007ef0:	4629      	mov	r1, r5
 8007ef2:	4630      	mov	r0, r6
 8007ef4:	f000 fe60 	bl	8008bb8 <__swsetup_r>
 8007ef8:	b170      	cbz	r0, 8007f18 <_vfiprintf_r+0x5c>
 8007efa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007efc:	07dc      	lsls	r4, r3, #31
 8007efe:	d504      	bpl.n	8007f0a <_vfiprintf_r+0x4e>
 8007f00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f04:	b01d      	add	sp, #116	@ 0x74
 8007f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f0a:	89ab      	ldrh	r3, [r5, #12]
 8007f0c:	0598      	lsls	r0, r3, #22
 8007f0e:	d4f7      	bmi.n	8007f00 <_vfiprintf_r+0x44>
 8007f10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f12:	f7ff f959 	bl	80071c8 <__retarget_lock_release_recursive>
 8007f16:	e7f3      	b.n	8007f00 <_vfiprintf_r+0x44>
 8007f18:	2300      	movs	r3, #0
 8007f1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f1c:	2320      	movs	r3, #32
 8007f1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f22:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f26:	2330      	movs	r3, #48	@ 0x30
 8007f28:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80080d8 <_vfiprintf_r+0x21c>
 8007f2c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f30:	f04f 0901 	mov.w	r9, #1
 8007f34:	4623      	mov	r3, r4
 8007f36:	469a      	mov	sl, r3
 8007f38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f3c:	b10a      	cbz	r2, 8007f42 <_vfiprintf_r+0x86>
 8007f3e:	2a25      	cmp	r2, #37	@ 0x25
 8007f40:	d1f9      	bne.n	8007f36 <_vfiprintf_r+0x7a>
 8007f42:	ebba 0b04 	subs.w	fp, sl, r4
 8007f46:	d00b      	beq.n	8007f60 <_vfiprintf_r+0xa4>
 8007f48:	465b      	mov	r3, fp
 8007f4a:	4622      	mov	r2, r4
 8007f4c:	4629      	mov	r1, r5
 8007f4e:	4630      	mov	r0, r6
 8007f50:	f7ff ffa1 	bl	8007e96 <__sfputs_r>
 8007f54:	3001      	adds	r0, #1
 8007f56:	f000 80a7 	beq.w	80080a8 <_vfiprintf_r+0x1ec>
 8007f5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f5c:	445a      	add	r2, fp
 8007f5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f60:	f89a 3000 	ldrb.w	r3, [sl]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 809f 	beq.w	80080a8 <_vfiprintf_r+0x1ec>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f74:	f10a 0a01 	add.w	sl, sl, #1
 8007f78:	9304      	str	r3, [sp, #16]
 8007f7a:	9307      	str	r3, [sp, #28]
 8007f7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f80:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f82:	4654      	mov	r4, sl
 8007f84:	2205      	movs	r2, #5
 8007f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f8a:	4853      	ldr	r0, [pc, #332]	@ (80080d8 <_vfiprintf_r+0x21c>)
 8007f8c:	f7f8 f920 	bl	80001d0 <memchr>
 8007f90:	9a04      	ldr	r2, [sp, #16]
 8007f92:	b9d8      	cbnz	r0, 8007fcc <_vfiprintf_r+0x110>
 8007f94:	06d1      	lsls	r1, r2, #27
 8007f96:	bf44      	itt	mi
 8007f98:	2320      	movmi	r3, #32
 8007f9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f9e:	0713      	lsls	r3, r2, #28
 8007fa0:	bf44      	itt	mi
 8007fa2:	232b      	movmi	r3, #43	@ 0x2b
 8007fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8007fac:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fae:	d015      	beq.n	8007fdc <_vfiprintf_r+0x120>
 8007fb0:	9a07      	ldr	r2, [sp, #28]
 8007fb2:	4654      	mov	r4, sl
 8007fb4:	2000      	movs	r0, #0
 8007fb6:	f04f 0c0a 	mov.w	ip, #10
 8007fba:	4621      	mov	r1, r4
 8007fbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fc0:	3b30      	subs	r3, #48	@ 0x30
 8007fc2:	2b09      	cmp	r3, #9
 8007fc4:	d94b      	bls.n	800805e <_vfiprintf_r+0x1a2>
 8007fc6:	b1b0      	cbz	r0, 8007ff6 <_vfiprintf_r+0x13a>
 8007fc8:	9207      	str	r2, [sp, #28]
 8007fca:	e014      	b.n	8007ff6 <_vfiprintf_r+0x13a>
 8007fcc:	eba0 0308 	sub.w	r3, r0, r8
 8007fd0:	fa09 f303 	lsl.w	r3, r9, r3
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	9304      	str	r3, [sp, #16]
 8007fd8:	46a2      	mov	sl, r4
 8007fda:	e7d2      	b.n	8007f82 <_vfiprintf_r+0xc6>
 8007fdc:	9b03      	ldr	r3, [sp, #12]
 8007fde:	1d19      	adds	r1, r3, #4
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	9103      	str	r1, [sp, #12]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	bfbb      	ittet	lt
 8007fe8:	425b      	neglt	r3, r3
 8007fea:	f042 0202 	orrlt.w	r2, r2, #2
 8007fee:	9307      	strge	r3, [sp, #28]
 8007ff0:	9307      	strlt	r3, [sp, #28]
 8007ff2:	bfb8      	it	lt
 8007ff4:	9204      	strlt	r2, [sp, #16]
 8007ff6:	7823      	ldrb	r3, [r4, #0]
 8007ff8:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ffa:	d10a      	bne.n	8008012 <_vfiprintf_r+0x156>
 8007ffc:	7863      	ldrb	r3, [r4, #1]
 8007ffe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008000:	d132      	bne.n	8008068 <_vfiprintf_r+0x1ac>
 8008002:	9b03      	ldr	r3, [sp, #12]
 8008004:	1d1a      	adds	r2, r3, #4
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	9203      	str	r2, [sp, #12]
 800800a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800800e:	3402      	adds	r4, #2
 8008010:	9305      	str	r3, [sp, #20]
 8008012:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80080e8 <_vfiprintf_r+0x22c>
 8008016:	7821      	ldrb	r1, [r4, #0]
 8008018:	2203      	movs	r2, #3
 800801a:	4650      	mov	r0, sl
 800801c:	f7f8 f8d8 	bl	80001d0 <memchr>
 8008020:	b138      	cbz	r0, 8008032 <_vfiprintf_r+0x176>
 8008022:	9b04      	ldr	r3, [sp, #16]
 8008024:	eba0 000a 	sub.w	r0, r0, sl
 8008028:	2240      	movs	r2, #64	@ 0x40
 800802a:	4082      	lsls	r2, r0
 800802c:	4313      	orrs	r3, r2
 800802e:	3401      	adds	r4, #1
 8008030:	9304      	str	r3, [sp, #16]
 8008032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008036:	4829      	ldr	r0, [pc, #164]	@ (80080dc <_vfiprintf_r+0x220>)
 8008038:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800803c:	2206      	movs	r2, #6
 800803e:	f7f8 f8c7 	bl	80001d0 <memchr>
 8008042:	2800      	cmp	r0, #0
 8008044:	d03f      	beq.n	80080c6 <_vfiprintf_r+0x20a>
 8008046:	4b26      	ldr	r3, [pc, #152]	@ (80080e0 <_vfiprintf_r+0x224>)
 8008048:	bb1b      	cbnz	r3, 8008092 <_vfiprintf_r+0x1d6>
 800804a:	9b03      	ldr	r3, [sp, #12]
 800804c:	3307      	adds	r3, #7
 800804e:	f023 0307 	bic.w	r3, r3, #7
 8008052:	3308      	adds	r3, #8
 8008054:	9303      	str	r3, [sp, #12]
 8008056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008058:	443b      	add	r3, r7
 800805a:	9309      	str	r3, [sp, #36]	@ 0x24
 800805c:	e76a      	b.n	8007f34 <_vfiprintf_r+0x78>
 800805e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008062:	460c      	mov	r4, r1
 8008064:	2001      	movs	r0, #1
 8008066:	e7a8      	b.n	8007fba <_vfiprintf_r+0xfe>
 8008068:	2300      	movs	r3, #0
 800806a:	3401      	adds	r4, #1
 800806c:	9305      	str	r3, [sp, #20]
 800806e:	4619      	mov	r1, r3
 8008070:	f04f 0c0a 	mov.w	ip, #10
 8008074:	4620      	mov	r0, r4
 8008076:	f810 2b01 	ldrb.w	r2, [r0], #1
 800807a:	3a30      	subs	r2, #48	@ 0x30
 800807c:	2a09      	cmp	r2, #9
 800807e:	d903      	bls.n	8008088 <_vfiprintf_r+0x1cc>
 8008080:	2b00      	cmp	r3, #0
 8008082:	d0c6      	beq.n	8008012 <_vfiprintf_r+0x156>
 8008084:	9105      	str	r1, [sp, #20]
 8008086:	e7c4      	b.n	8008012 <_vfiprintf_r+0x156>
 8008088:	fb0c 2101 	mla	r1, ip, r1, r2
 800808c:	4604      	mov	r4, r0
 800808e:	2301      	movs	r3, #1
 8008090:	e7f0      	b.n	8008074 <_vfiprintf_r+0x1b8>
 8008092:	ab03      	add	r3, sp, #12
 8008094:	9300      	str	r3, [sp, #0]
 8008096:	462a      	mov	r2, r5
 8008098:	4b12      	ldr	r3, [pc, #72]	@ (80080e4 <_vfiprintf_r+0x228>)
 800809a:	a904      	add	r1, sp, #16
 800809c:	4630      	mov	r0, r6
 800809e:	f7fe fb71 	bl	8006784 <_printf_float>
 80080a2:	4607      	mov	r7, r0
 80080a4:	1c78      	adds	r0, r7, #1
 80080a6:	d1d6      	bne.n	8008056 <_vfiprintf_r+0x19a>
 80080a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080aa:	07d9      	lsls	r1, r3, #31
 80080ac:	d405      	bmi.n	80080ba <_vfiprintf_r+0x1fe>
 80080ae:	89ab      	ldrh	r3, [r5, #12]
 80080b0:	059a      	lsls	r2, r3, #22
 80080b2:	d402      	bmi.n	80080ba <_vfiprintf_r+0x1fe>
 80080b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080b6:	f7ff f887 	bl	80071c8 <__retarget_lock_release_recursive>
 80080ba:	89ab      	ldrh	r3, [r5, #12]
 80080bc:	065b      	lsls	r3, r3, #25
 80080be:	f53f af1f 	bmi.w	8007f00 <_vfiprintf_r+0x44>
 80080c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080c4:	e71e      	b.n	8007f04 <_vfiprintf_r+0x48>
 80080c6:	ab03      	add	r3, sp, #12
 80080c8:	9300      	str	r3, [sp, #0]
 80080ca:	462a      	mov	r2, r5
 80080cc:	4b05      	ldr	r3, [pc, #20]	@ (80080e4 <_vfiprintf_r+0x228>)
 80080ce:	a904      	add	r1, sp, #16
 80080d0:	4630      	mov	r0, r6
 80080d2:	f7fe fdef 	bl	8006cb4 <_printf_i>
 80080d6:	e7e4      	b.n	80080a2 <_vfiprintf_r+0x1e6>
 80080d8:	08009fd1 	.word	0x08009fd1
 80080dc:	08009fdb 	.word	0x08009fdb
 80080e0:	08006785 	.word	0x08006785
 80080e4:	08007e97 	.word	0x08007e97
 80080e8:	08009fd7 	.word	0x08009fd7

080080ec <malloc>:
 80080ec:	4b02      	ldr	r3, [pc, #8]	@ (80080f8 <malloc+0xc>)
 80080ee:	4601      	mov	r1, r0
 80080f0:	6818      	ldr	r0, [r3, #0]
 80080f2:	f000 b825 	b.w	8008140 <_malloc_r>
 80080f6:	bf00      	nop
 80080f8:	20000024 	.word	0x20000024

080080fc <sbrk_aligned>:
 80080fc:	b570      	push	{r4, r5, r6, lr}
 80080fe:	4e0f      	ldr	r6, [pc, #60]	@ (800813c <sbrk_aligned+0x40>)
 8008100:	460c      	mov	r4, r1
 8008102:	6831      	ldr	r1, [r6, #0]
 8008104:	4605      	mov	r5, r0
 8008106:	b911      	cbnz	r1, 800810e <sbrk_aligned+0x12>
 8008108:	f000 fe64 	bl	8008dd4 <_sbrk_r>
 800810c:	6030      	str	r0, [r6, #0]
 800810e:	4621      	mov	r1, r4
 8008110:	4628      	mov	r0, r5
 8008112:	f000 fe5f 	bl	8008dd4 <_sbrk_r>
 8008116:	1c43      	adds	r3, r0, #1
 8008118:	d103      	bne.n	8008122 <sbrk_aligned+0x26>
 800811a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800811e:	4620      	mov	r0, r4
 8008120:	bd70      	pop	{r4, r5, r6, pc}
 8008122:	1cc4      	adds	r4, r0, #3
 8008124:	f024 0403 	bic.w	r4, r4, #3
 8008128:	42a0      	cmp	r0, r4
 800812a:	d0f8      	beq.n	800811e <sbrk_aligned+0x22>
 800812c:	1a21      	subs	r1, r4, r0
 800812e:	4628      	mov	r0, r5
 8008130:	f000 fe50 	bl	8008dd4 <_sbrk_r>
 8008134:	3001      	adds	r0, #1
 8008136:	d1f2      	bne.n	800811e <sbrk_aligned+0x22>
 8008138:	e7ef      	b.n	800811a <sbrk_aligned+0x1e>
 800813a:	bf00      	nop
 800813c:	200014b0 	.word	0x200014b0

08008140 <_malloc_r>:
 8008140:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008144:	1ccd      	adds	r5, r1, #3
 8008146:	f025 0503 	bic.w	r5, r5, #3
 800814a:	3508      	adds	r5, #8
 800814c:	2d0c      	cmp	r5, #12
 800814e:	bf38      	it	cc
 8008150:	250c      	movcc	r5, #12
 8008152:	2d00      	cmp	r5, #0
 8008154:	4606      	mov	r6, r0
 8008156:	db01      	blt.n	800815c <_malloc_r+0x1c>
 8008158:	42a9      	cmp	r1, r5
 800815a:	d904      	bls.n	8008166 <_malloc_r+0x26>
 800815c:	230c      	movs	r3, #12
 800815e:	6033      	str	r3, [r6, #0]
 8008160:	2000      	movs	r0, #0
 8008162:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008166:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800823c <_malloc_r+0xfc>
 800816a:	f000 f915 	bl	8008398 <__malloc_lock>
 800816e:	f8d8 3000 	ldr.w	r3, [r8]
 8008172:	461c      	mov	r4, r3
 8008174:	bb44      	cbnz	r4, 80081c8 <_malloc_r+0x88>
 8008176:	4629      	mov	r1, r5
 8008178:	4630      	mov	r0, r6
 800817a:	f7ff ffbf 	bl	80080fc <sbrk_aligned>
 800817e:	1c43      	adds	r3, r0, #1
 8008180:	4604      	mov	r4, r0
 8008182:	d158      	bne.n	8008236 <_malloc_r+0xf6>
 8008184:	f8d8 4000 	ldr.w	r4, [r8]
 8008188:	4627      	mov	r7, r4
 800818a:	2f00      	cmp	r7, #0
 800818c:	d143      	bne.n	8008216 <_malloc_r+0xd6>
 800818e:	2c00      	cmp	r4, #0
 8008190:	d04b      	beq.n	800822a <_malloc_r+0xea>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	4639      	mov	r1, r7
 8008196:	4630      	mov	r0, r6
 8008198:	eb04 0903 	add.w	r9, r4, r3
 800819c:	f000 fe1a 	bl	8008dd4 <_sbrk_r>
 80081a0:	4581      	cmp	r9, r0
 80081a2:	d142      	bne.n	800822a <_malloc_r+0xea>
 80081a4:	6821      	ldr	r1, [r4, #0]
 80081a6:	1a6d      	subs	r5, r5, r1
 80081a8:	4629      	mov	r1, r5
 80081aa:	4630      	mov	r0, r6
 80081ac:	f7ff ffa6 	bl	80080fc <sbrk_aligned>
 80081b0:	3001      	adds	r0, #1
 80081b2:	d03a      	beq.n	800822a <_malloc_r+0xea>
 80081b4:	6823      	ldr	r3, [r4, #0]
 80081b6:	442b      	add	r3, r5
 80081b8:	6023      	str	r3, [r4, #0]
 80081ba:	f8d8 3000 	ldr.w	r3, [r8]
 80081be:	685a      	ldr	r2, [r3, #4]
 80081c0:	bb62      	cbnz	r2, 800821c <_malloc_r+0xdc>
 80081c2:	f8c8 7000 	str.w	r7, [r8]
 80081c6:	e00f      	b.n	80081e8 <_malloc_r+0xa8>
 80081c8:	6822      	ldr	r2, [r4, #0]
 80081ca:	1b52      	subs	r2, r2, r5
 80081cc:	d420      	bmi.n	8008210 <_malloc_r+0xd0>
 80081ce:	2a0b      	cmp	r2, #11
 80081d0:	d917      	bls.n	8008202 <_malloc_r+0xc2>
 80081d2:	1961      	adds	r1, r4, r5
 80081d4:	42a3      	cmp	r3, r4
 80081d6:	6025      	str	r5, [r4, #0]
 80081d8:	bf18      	it	ne
 80081da:	6059      	strne	r1, [r3, #4]
 80081dc:	6863      	ldr	r3, [r4, #4]
 80081de:	bf08      	it	eq
 80081e0:	f8c8 1000 	streq.w	r1, [r8]
 80081e4:	5162      	str	r2, [r4, r5]
 80081e6:	604b      	str	r3, [r1, #4]
 80081e8:	4630      	mov	r0, r6
 80081ea:	f000 f8db 	bl	80083a4 <__malloc_unlock>
 80081ee:	f104 000b 	add.w	r0, r4, #11
 80081f2:	1d23      	adds	r3, r4, #4
 80081f4:	f020 0007 	bic.w	r0, r0, #7
 80081f8:	1ac2      	subs	r2, r0, r3
 80081fa:	bf1c      	itt	ne
 80081fc:	1a1b      	subne	r3, r3, r0
 80081fe:	50a3      	strne	r3, [r4, r2]
 8008200:	e7af      	b.n	8008162 <_malloc_r+0x22>
 8008202:	6862      	ldr	r2, [r4, #4]
 8008204:	42a3      	cmp	r3, r4
 8008206:	bf0c      	ite	eq
 8008208:	f8c8 2000 	streq.w	r2, [r8]
 800820c:	605a      	strne	r2, [r3, #4]
 800820e:	e7eb      	b.n	80081e8 <_malloc_r+0xa8>
 8008210:	4623      	mov	r3, r4
 8008212:	6864      	ldr	r4, [r4, #4]
 8008214:	e7ae      	b.n	8008174 <_malloc_r+0x34>
 8008216:	463c      	mov	r4, r7
 8008218:	687f      	ldr	r7, [r7, #4]
 800821a:	e7b6      	b.n	800818a <_malloc_r+0x4a>
 800821c:	461a      	mov	r2, r3
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	42a3      	cmp	r3, r4
 8008222:	d1fb      	bne.n	800821c <_malloc_r+0xdc>
 8008224:	2300      	movs	r3, #0
 8008226:	6053      	str	r3, [r2, #4]
 8008228:	e7de      	b.n	80081e8 <_malloc_r+0xa8>
 800822a:	230c      	movs	r3, #12
 800822c:	6033      	str	r3, [r6, #0]
 800822e:	4630      	mov	r0, r6
 8008230:	f000 f8b8 	bl	80083a4 <__malloc_unlock>
 8008234:	e794      	b.n	8008160 <_malloc_r+0x20>
 8008236:	6005      	str	r5, [r0, #0]
 8008238:	e7d6      	b.n	80081e8 <_malloc_r+0xa8>
 800823a:	bf00      	nop
 800823c:	200014b4 	.word	0x200014b4

08008240 <__sflush_r>:
 8008240:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008248:	0716      	lsls	r6, r2, #28
 800824a:	4605      	mov	r5, r0
 800824c:	460c      	mov	r4, r1
 800824e:	d454      	bmi.n	80082fa <__sflush_r+0xba>
 8008250:	684b      	ldr	r3, [r1, #4]
 8008252:	2b00      	cmp	r3, #0
 8008254:	dc02      	bgt.n	800825c <__sflush_r+0x1c>
 8008256:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008258:	2b00      	cmp	r3, #0
 800825a:	dd48      	ble.n	80082ee <__sflush_r+0xae>
 800825c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800825e:	2e00      	cmp	r6, #0
 8008260:	d045      	beq.n	80082ee <__sflush_r+0xae>
 8008262:	2300      	movs	r3, #0
 8008264:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008268:	682f      	ldr	r7, [r5, #0]
 800826a:	6a21      	ldr	r1, [r4, #32]
 800826c:	602b      	str	r3, [r5, #0]
 800826e:	d030      	beq.n	80082d2 <__sflush_r+0x92>
 8008270:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008272:	89a3      	ldrh	r3, [r4, #12]
 8008274:	0759      	lsls	r1, r3, #29
 8008276:	d505      	bpl.n	8008284 <__sflush_r+0x44>
 8008278:	6863      	ldr	r3, [r4, #4]
 800827a:	1ad2      	subs	r2, r2, r3
 800827c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800827e:	b10b      	cbz	r3, 8008284 <__sflush_r+0x44>
 8008280:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008282:	1ad2      	subs	r2, r2, r3
 8008284:	2300      	movs	r3, #0
 8008286:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008288:	6a21      	ldr	r1, [r4, #32]
 800828a:	4628      	mov	r0, r5
 800828c:	47b0      	blx	r6
 800828e:	1c43      	adds	r3, r0, #1
 8008290:	89a3      	ldrh	r3, [r4, #12]
 8008292:	d106      	bne.n	80082a2 <__sflush_r+0x62>
 8008294:	6829      	ldr	r1, [r5, #0]
 8008296:	291d      	cmp	r1, #29
 8008298:	d82b      	bhi.n	80082f2 <__sflush_r+0xb2>
 800829a:	4a2a      	ldr	r2, [pc, #168]	@ (8008344 <__sflush_r+0x104>)
 800829c:	410a      	asrs	r2, r1
 800829e:	07d6      	lsls	r6, r2, #31
 80082a0:	d427      	bmi.n	80082f2 <__sflush_r+0xb2>
 80082a2:	2200      	movs	r2, #0
 80082a4:	6062      	str	r2, [r4, #4]
 80082a6:	04d9      	lsls	r1, r3, #19
 80082a8:	6922      	ldr	r2, [r4, #16]
 80082aa:	6022      	str	r2, [r4, #0]
 80082ac:	d504      	bpl.n	80082b8 <__sflush_r+0x78>
 80082ae:	1c42      	adds	r2, r0, #1
 80082b0:	d101      	bne.n	80082b6 <__sflush_r+0x76>
 80082b2:	682b      	ldr	r3, [r5, #0]
 80082b4:	b903      	cbnz	r3, 80082b8 <__sflush_r+0x78>
 80082b6:	6560      	str	r0, [r4, #84]	@ 0x54
 80082b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80082ba:	602f      	str	r7, [r5, #0]
 80082bc:	b1b9      	cbz	r1, 80082ee <__sflush_r+0xae>
 80082be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80082c2:	4299      	cmp	r1, r3
 80082c4:	d002      	beq.n	80082cc <__sflush_r+0x8c>
 80082c6:	4628      	mov	r0, r5
 80082c8:	f000 fde6 	bl	8008e98 <_free_r>
 80082cc:	2300      	movs	r3, #0
 80082ce:	6363      	str	r3, [r4, #52]	@ 0x34
 80082d0:	e00d      	b.n	80082ee <__sflush_r+0xae>
 80082d2:	2301      	movs	r3, #1
 80082d4:	4628      	mov	r0, r5
 80082d6:	47b0      	blx	r6
 80082d8:	4602      	mov	r2, r0
 80082da:	1c50      	adds	r0, r2, #1
 80082dc:	d1c9      	bne.n	8008272 <__sflush_r+0x32>
 80082de:	682b      	ldr	r3, [r5, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d0c6      	beq.n	8008272 <__sflush_r+0x32>
 80082e4:	2b1d      	cmp	r3, #29
 80082e6:	d001      	beq.n	80082ec <__sflush_r+0xac>
 80082e8:	2b16      	cmp	r3, #22
 80082ea:	d11e      	bne.n	800832a <__sflush_r+0xea>
 80082ec:	602f      	str	r7, [r5, #0]
 80082ee:	2000      	movs	r0, #0
 80082f0:	e022      	b.n	8008338 <__sflush_r+0xf8>
 80082f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082f6:	b21b      	sxth	r3, r3
 80082f8:	e01b      	b.n	8008332 <__sflush_r+0xf2>
 80082fa:	690f      	ldr	r7, [r1, #16]
 80082fc:	2f00      	cmp	r7, #0
 80082fe:	d0f6      	beq.n	80082ee <__sflush_r+0xae>
 8008300:	0793      	lsls	r3, r2, #30
 8008302:	680e      	ldr	r6, [r1, #0]
 8008304:	bf08      	it	eq
 8008306:	694b      	ldreq	r3, [r1, #20]
 8008308:	600f      	str	r7, [r1, #0]
 800830a:	bf18      	it	ne
 800830c:	2300      	movne	r3, #0
 800830e:	eba6 0807 	sub.w	r8, r6, r7
 8008312:	608b      	str	r3, [r1, #8]
 8008314:	f1b8 0f00 	cmp.w	r8, #0
 8008318:	dde9      	ble.n	80082ee <__sflush_r+0xae>
 800831a:	6a21      	ldr	r1, [r4, #32]
 800831c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800831e:	4643      	mov	r3, r8
 8008320:	463a      	mov	r2, r7
 8008322:	4628      	mov	r0, r5
 8008324:	47b0      	blx	r6
 8008326:	2800      	cmp	r0, #0
 8008328:	dc08      	bgt.n	800833c <__sflush_r+0xfc>
 800832a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800832e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008332:	81a3      	strh	r3, [r4, #12]
 8008334:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800833c:	4407      	add	r7, r0
 800833e:	eba8 0800 	sub.w	r8, r8, r0
 8008342:	e7e7      	b.n	8008314 <__sflush_r+0xd4>
 8008344:	dfbffffe 	.word	0xdfbffffe

08008348 <_fflush_r>:
 8008348:	b538      	push	{r3, r4, r5, lr}
 800834a:	690b      	ldr	r3, [r1, #16]
 800834c:	4605      	mov	r5, r0
 800834e:	460c      	mov	r4, r1
 8008350:	b913      	cbnz	r3, 8008358 <_fflush_r+0x10>
 8008352:	2500      	movs	r5, #0
 8008354:	4628      	mov	r0, r5
 8008356:	bd38      	pop	{r3, r4, r5, pc}
 8008358:	b118      	cbz	r0, 8008362 <_fflush_r+0x1a>
 800835a:	6a03      	ldr	r3, [r0, #32]
 800835c:	b90b      	cbnz	r3, 8008362 <_fflush_r+0x1a>
 800835e:	f7fe fe55 	bl	800700c <__sinit>
 8008362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d0f3      	beq.n	8008352 <_fflush_r+0xa>
 800836a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800836c:	07d0      	lsls	r0, r2, #31
 800836e:	d404      	bmi.n	800837a <_fflush_r+0x32>
 8008370:	0599      	lsls	r1, r3, #22
 8008372:	d402      	bmi.n	800837a <_fflush_r+0x32>
 8008374:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008376:	f7fe ff26 	bl	80071c6 <__retarget_lock_acquire_recursive>
 800837a:	4628      	mov	r0, r5
 800837c:	4621      	mov	r1, r4
 800837e:	f7ff ff5f 	bl	8008240 <__sflush_r>
 8008382:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008384:	07da      	lsls	r2, r3, #31
 8008386:	4605      	mov	r5, r0
 8008388:	d4e4      	bmi.n	8008354 <_fflush_r+0xc>
 800838a:	89a3      	ldrh	r3, [r4, #12]
 800838c:	059b      	lsls	r3, r3, #22
 800838e:	d4e1      	bmi.n	8008354 <_fflush_r+0xc>
 8008390:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008392:	f7fe ff19 	bl	80071c8 <__retarget_lock_release_recursive>
 8008396:	e7dd      	b.n	8008354 <_fflush_r+0xc>

08008398 <__malloc_lock>:
 8008398:	4801      	ldr	r0, [pc, #4]	@ (80083a0 <__malloc_lock+0x8>)
 800839a:	f7fe bf14 	b.w	80071c6 <__retarget_lock_acquire_recursive>
 800839e:	bf00      	nop
 80083a0:	200014ac 	.word	0x200014ac

080083a4 <__malloc_unlock>:
 80083a4:	4801      	ldr	r0, [pc, #4]	@ (80083ac <__malloc_unlock+0x8>)
 80083a6:	f7fe bf0f 	b.w	80071c8 <__retarget_lock_release_recursive>
 80083aa:	bf00      	nop
 80083ac:	200014ac 	.word	0x200014ac

080083b0 <_Balloc>:
 80083b0:	b570      	push	{r4, r5, r6, lr}
 80083b2:	69c6      	ldr	r6, [r0, #28]
 80083b4:	4604      	mov	r4, r0
 80083b6:	460d      	mov	r5, r1
 80083b8:	b976      	cbnz	r6, 80083d8 <_Balloc+0x28>
 80083ba:	2010      	movs	r0, #16
 80083bc:	f7ff fe96 	bl	80080ec <malloc>
 80083c0:	4602      	mov	r2, r0
 80083c2:	61e0      	str	r0, [r4, #28]
 80083c4:	b920      	cbnz	r0, 80083d0 <_Balloc+0x20>
 80083c6:	4b18      	ldr	r3, [pc, #96]	@ (8008428 <_Balloc+0x78>)
 80083c8:	4818      	ldr	r0, [pc, #96]	@ (800842c <_Balloc+0x7c>)
 80083ca:	216b      	movs	r1, #107	@ 0x6b
 80083cc:	f000 fd32 	bl	8008e34 <__assert_func>
 80083d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80083d4:	6006      	str	r6, [r0, #0]
 80083d6:	60c6      	str	r6, [r0, #12]
 80083d8:	69e6      	ldr	r6, [r4, #28]
 80083da:	68f3      	ldr	r3, [r6, #12]
 80083dc:	b183      	cbz	r3, 8008400 <_Balloc+0x50>
 80083de:	69e3      	ldr	r3, [r4, #28]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80083e6:	b9b8      	cbnz	r0, 8008418 <_Balloc+0x68>
 80083e8:	2101      	movs	r1, #1
 80083ea:	fa01 f605 	lsl.w	r6, r1, r5
 80083ee:	1d72      	adds	r2, r6, #5
 80083f0:	0092      	lsls	r2, r2, #2
 80083f2:	4620      	mov	r0, r4
 80083f4:	f000 fd3c 	bl	8008e70 <_calloc_r>
 80083f8:	b160      	cbz	r0, 8008414 <_Balloc+0x64>
 80083fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80083fe:	e00e      	b.n	800841e <_Balloc+0x6e>
 8008400:	2221      	movs	r2, #33	@ 0x21
 8008402:	2104      	movs	r1, #4
 8008404:	4620      	mov	r0, r4
 8008406:	f000 fd33 	bl	8008e70 <_calloc_r>
 800840a:	69e3      	ldr	r3, [r4, #28]
 800840c:	60f0      	str	r0, [r6, #12]
 800840e:	68db      	ldr	r3, [r3, #12]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d1e4      	bne.n	80083de <_Balloc+0x2e>
 8008414:	2000      	movs	r0, #0
 8008416:	bd70      	pop	{r4, r5, r6, pc}
 8008418:	6802      	ldr	r2, [r0, #0]
 800841a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800841e:	2300      	movs	r3, #0
 8008420:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008424:	e7f7      	b.n	8008416 <_Balloc+0x66>
 8008426:	bf00      	nop
 8008428:	08009f51 	.word	0x08009f51
 800842c:	08009fe2 	.word	0x08009fe2

08008430 <_Bfree>:
 8008430:	b570      	push	{r4, r5, r6, lr}
 8008432:	69c6      	ldr	r6, [r0, #28]
 8008434:	4605      	mov	r5, r0
 8008436:	460c      	mov	r4, r1
 8008438:	b976      	cbnz	r6, 8008458 <_Bfree+0x28>
 800843a:	2010      	movs	r0, #16
 800843c:	f7ff fe56 	bl	80080ec <malloc>
 8008440:	4602      	mov	r2, r0
 8008442:	61e8      	str	r0, [r5, #28]
 8008444:	b920      	cbnz	r0, 8008450 <_Bfree+0x20>
 8008446:	4b09      	ldr	r3, [pc, #36]	@ (800846c <_Bfree+0x3c>)
 8008448:	4809      	ldr	r0, [pc, #36]	@ (8008470 <_Bfree+0x40>)
 800844a:	218f      	movs	r1, #143	@ 0x8f
 800844c:	f000 fcf2 	bl	8008e34 <__assert_func>
 8008450:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008454:	6006      	str	r6, [r0, #0]
 8008456:	60c6      	str	r6, [r0, #12]
 8008458:	b13c      	cbz	r4, 800846a <_Bfree+0x3a>
 800845a:	69eb      	ldr	r3, [r5, #28]
 800845c:	6862      	ldr	r2, [r4, #4]
 800845e:	68db      	ldr	r3, [r3, #12]
 8008460:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008464:	6021      	str	r1, [r4, #0]
 8008466:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800846a:	bd70      	pop	{r4, r5, r6, pc}
 800846c:	08009f51 	.word	0x08009f51
 8008470:	08009fe2 	.word	0x08009fe2

08008474 <__multadd>:
 8008474:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008478:	690d      	ldr	r5, [r1, #16]
 800847a:	4607      	mov	r7, r0
 800847c:	460c      	mov	r4, r1
 800847e:	461e      	mov	r6, r3
 8008480:	f101 0c14 	add.w	ip, r1, #20
 8008484:	2000      	movs	r0, #0
 8008486:	f8dc 3000 	ldr.w	r3, [ip]
 800848a:	b299      	uxth	r1, r3
 800848c:	fb02 6101 	mla	r1, r2, r1, r6
 8008490:	0c1e      	lsrs	r6, r3, #16
 8008492:	0c0b      	lsrs	r3, r1, #16
 8008494:	fb02 3306 	mla	r3, r2, r6, r3
 8008498:	b289      	uxth	r1, r1
 800849a:	3001      	adds	r0, #1
 800849c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80084a0:	4285      	cmp	r5, r0
 80084a2:	f84c 1b04 	str.w	r1, [ip], #4
 80084a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80084aa:	dcec      	bgt.n	8008486 <__multadd+0x12>
 80084ac:	b30e      	cbz	r6, 80084f2 <__multadd+0x7e>
 80084ae:	68a3      	ldr	r3, [r4, #8]
 80084b0:	42ab      	cmp	r3, r5
 80084b2:	dc19      	bgt.n	80084e8 <__multadd+0x74>
 80084b4:	6861      	ldr	r1, [r4, #4]
 80084b6:	4638      	mov	r0, r7
 80084b8:	3101      	adds	r1, #1
 80084ba:	f7ff ff79 	bl	80083b0 <_Balloc>
 80084be:	4680      	mov	r8, r0
 80084c0:	b928      	cbnz	r0, 80084ce <__multadd+0x5a>
 80084c2:	4602      	mov	r2, r0
 80084c4:	4b0c      	ldr	r3, [pc, #48]	@ (80084f8 <__multadd+0x84>)
 80084c6:	480d      	ldr	r0, [pc, #52]	@ (80084fc <__multadd+0x88>)
 80084c8:	21ba      	movs	r1, #186	@ 0xba
 80084ca:	f000 fcb3 	bl	8008e34 <__assert_func>
 80084ce:	6922      	ldr	r2, [r4, #16]
 80084d0:	3202      	adds	r2, #2
 80084d2:	f104 010c 	add.w	r1, r4, #12
 80084d6:	0092      	lsls	r2, r2, #2
 80084d8:	300c      	adds	r0, #12
 80084da:	f000 fc9d 	bl	8008e18 <memcpy>
 80084de:	4621      	mov	r1, r4
 80084e0:	4638      	mov	r0, r7
 80084e2:	f7ff ffa5 	bl	8008430 <_Bfree>
 80084e6:	4644      	mov	r4, r8
 80084e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80084ec:	3501      	adds	r5, #1
 80084ee:	615e      	str	r6, [r3, #20]
 80084f0:	6125      	str	r5, [r4, #16]
 80084f2:	4620      	mov	r0, r4
 80084f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084f8:	08009fc0 	.word	0x08009fc0
 80084fc:	08009fe2 	.word	0x08009fe2

08008500 <__hi0bits>:
 8008500:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008504:	4603      	mov	r3, r0
 8008506:	bf36      	itet	cc
 8008508:	0403      	lslcc	r3, r0, #16
 800850a:	2000      	movcs	r0, #0
 800850c:	2010      	movcc	r0, #16
 800850e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008512:	bf3c      	itt	cc
 8008514:	021b      	lslcc	r3, r3, #8
 8008516:	3008      	addcc	r0, #8
 8008518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800851c:	bf3c      	itt	cc
 800851e:	011b      	lslcc	r3, r3, #4
 8008520:	3004      	addcc	r0, #4
 8008522:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008526:	bf3c      	itt	cc
 8008528:	009b      	lslcc	r3, r3, #2
 800852a:	3002      	addcc	r0, #2
 800852c:	2b00      	cmp	r3, #0
 800852e:	db05      	blt.n	800853c <__hi0bits+0x3c>
 8008530:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008534:	f100 0001 	add.w	r0, r0, #1
 8008538:	bf08      	it	eq
 800853a:	2020      	moveq	r0, #32
 800853c:	4770      	bx	lr

0800853e <__lo0bits>:
 800853e:	6803      	ldr	r3, [r0, #0]
 8008540:	4602      	mov	r2, r0
 8008542:	f013 0007 	ands.w	r0, r3, #7
 8008546:	d00b      	beq.n	8008560 <__lo0bits+0x22>
 8008548:	07d9      	lsls	r1, r3, #31
 800854a:	d421      	bmi.n	8008590 <__lo0bits+0x52>
 800854c:	0798      	lsls	r0, r3, #30
 800854e:	bf49      	itett	mi
 8008550:	085b      	lsrmi	r3, r3, #1
 8008552:	089b      	lsrpl	r3, r3, #2
 8008554:	2001      	movmi	r0, #1
 8008556:	6013      	strmi	r3, [r2, #0]
 8008558:	bf5c      	itt	pl
 800855a:	6013      	strpl	r3, [r2, #0]
 800855c:	2002      	movpl	r0, #2
 800855e:	4770      	bx	lr
 8008560:	b299      	uxth	r1, r3
 8008562:	b909      	cbnz	r1, 8008568 <__lo0bits+0x2a>
 8008564:	0c1b      	lsrs	r3, r3, #16
 8008566:	2010      	movs	r0, #16
 8008568:	b2d9      	uxtb	r1, r3
 800856a:	b909      	cbnz	r1, 8008570 <__lo0bits+0x32>
 800856c:	3008      	adds	r0, #8
 800856e:	0a1b      	lsrs	r3, r3, #8
 8008570:	0719      	lsls	r1, r3, #28
 8008572:	bf04      	itt	eq
 8008574:	091b      	lsreq	r3, r3, #4
 8008576:	3004      	addeq	r0, #4
 8008578:	0799      	lsls	r1, r3, #30
 800857a:	bf04      	itt	eq
 800857c:	089b      	lsreq	r3, r3, #2
 800857e:	3002      	addeq	r0, #2
 8008580:	07d9      	lsls	r1, r3, #31
 8008582:	d403      	bmi.n	800858c <__lo0bits+0x4e>
 8008584:	085b      	lsrs	r3, r3, #1
 8008586:	f100 0001 	add.w	r0, r0, #1
 800858a:	d003      	beq.n	8008594 <__lo0bits+0x56>
 800858c:	6013      	str	r3, [r2, #0]
 800858e:	4770      	bx	lr
 8008590:	2000      	movs	r0, #0
 8008592:	4770      	bx	lr
 8008594:	2020      	movs	r0, #32
 8008596:	4770      	bx	lr

08008598 <__i2b>:
 8008598:	b510      	push	{r4, lr}
 800859a:	460c      	mov	r4, r1
 800859c:	2101      	movs	r1, #1
 800859e:	f7ff ff07 	bl	80083b0 <_Balloc>
 80085a2:	4602      	mov	r2, r0
 80085a4:	b928      	cbnz	r0, 80085b2 <__i2b+0x1a>
 80085a6:	4b05      	ldr	r3, [pc, #20]	@ (80085bc <__i2b+0x24>)
 80085a8:	4805      	ldr	r0, [pc, #20]	@ (80085c0 <__i2b+0x28>)
 80085aa:	f240 1145 	movw	r1, #325	@ 0x145
 80085ae:	f000 fc41 	bl	8008e34 <__assert_func>
 80085b2:	2301      	movs	r3, #1
 80085b4:	6144      	str	r4, [r0, #20]
 80085b6:	6103      	str	r3, [r0, #16]
 80085b8:	bd10      	pop	{r4, pc}
 80085ba:	bf00      	nop
 80085bc:	08009fc0 	.word	0x08009fc0
 80085c0:	08009fe2 	.word	0x08009fe2

080085c4 <__multiply>:
 80085c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085c8:	4614      	mov	r4, r2
 80085ca:	690a      	ldr	r2, [r1, #16]
 80085cc:	6923      	ldr	r3, [r4, #16]
 80085ce:	429a      	cmp	r2, r3
 80085d0:	bfa8      	it	ge
 80085d2:	4623      	movge	r3, r4
 80085d4:	460f      	mov	r7, r1
 80085d6:	bfa4      	itt	ge
 80085d8:	460c      	movge	r4, r1
 80085da:	461f      	movge	r7, r3
 80085dc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80085e0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80085e4:	68a3      	ldr	r3, [r4, #8]
 80085e6:	6861      	ldr	r1, [r4, #4]
 80085e8:	eb0a 0609 	add.w	r6, sl, r9
 80085ec:	42b3      	cmp	r3, r6
 80085ee:	b085      	sub	sp, #20
 80085f0:	bfb8      	it	lt
 80085f2:	3101      	addlt	r1, #1
 80085f4:	f7ff fedc 	bl	80083b0 <_Balloc>
 80085f8:	b930      	cbnz	r0, 8008608 <__multiply+0x44>
 80085fa:	4602      	mov	r2, r0
 80085fc:	4b44      	ldr	r3, [pc, #272]	@ (8008710 <__multiply+0x14c>)
 80085fe:	4845      	ldr	r0, [pc, #276]	@ (8008714 <__multiply+0x150>)
 8008600:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008604:	f000 fc16 	bl	8008e34 <__assert_func>
 8008608:	f100 0514 	add.w	r5, r0, #20
 800860c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008610:	462b      	mov	r3, r5
 8008612:	2200      	movs	r2, #0
 8008614:	4543      	cmp	r3, r8
 8008616:	d321      	bcc.n	800865c <__multiply+0x98>
 8008618:	f107 0114 	add.w	r1, r7, #20
 800861c:	f104 0214 	add.w	r2, r4, #20
 8008620:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008624:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008628:	9302      	str	r3, [sp, #8]
 800862a:	1b13      	subs	r3, r2, r4
 800862c:	3b15      	subs	r3, #21
 800862e:	f023 0303 	bic.w	r3, r3, #3
 8008632:	3304      	adds	r3, #4
 8008634:	f104 0715 	add.w	r7, r4, #21
 8008638:	42ba      	cmp	r2, r7
 800863a:	bf38      	it	cc
 800863c:	2304      	movcc	r3, #4
 800863e:	9301      	str	r3, [sp, #4]
 8008640:	9b02      	ldr	r3, [sp, #8]
 8008642:	9103      	str	r1, [sp, #12]
 8008644:	428b      	cmp	r3, r1
 8008646:	d80c      	bhi.n	8008662 <__multiply+0x9e>
 8008648:	2e00      	cmp	r6, #0
 800864a:	dd03      	ble.n	8008654 <__multiply+0x90>
 800864c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008650:	2b00      	cmp	r3, #0
 8008652:	d05b      	beq.n	800870c <__multiply+0x148>
 8008654:	6106      	str	r6, [r0, #16]
 8008656:	b005      	add	sp, #20
 8008658:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800865c:	f843 2b04 	str.w	r2, [r3], #4
 8008660:	e7d8      	b.n	8008614 <__multiply+0x50>
 8008662:	f8b1 a000 	ldrh.w	sl, [r1]
 8008666:	f1ba 0f00 	cmp.w	sl, #0
 800866a:	d024      	beq.n	80086b6 <__multiply+0xf2>
 800866c:	f104 0e14 	add.w	lr, r4, #20
 8008670:	46a9      	mov	r9, r5
 8008672:	f04f 0c00 	mov.w	ip, #0
 8008676:	f85e 7b04 	ldr.w	r7, [lr], #4
 800867a:	f8d9 3000 	ldr.w	r3, [r9]
 800867e:	fa1f fb87 	uxth.w	fp, r7
 8008682:	b29b      	uxth	r3, r3
 8008684:	fb0a 330b 	mla	r3, sl, fp, r3
 8008688:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800868c:	f8d9 7000 	ldr.w	r7, [r9]
 8008690:	4463      	add	r3, ip
 8008692:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008696:	fb0a c70b 	mla	r7, sl, fp, ip
 800869a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800869e:	b29b      	uxth	r3, r3
 80086a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80086a4:	4572      	cmp	r2, lr
 80086a6:	f849 3b04 	str.w	r3, [r9], #4
 80086aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80086ae:	d8e2      	bhi.n	8008676 <__multiply+0xb2>
 80086b0:	9b01      	ldr	r3, [sp, #4]
 80086b2:	f845 c003 	str.w	ip, [r5, r3]
 80086b6:	9b03      	ldr	r3, [sp, #12]
 80086b8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80086bc:	3104      	adds	r1, #4
 80086be:	f1b9 0f00 	cmp.w	r9, #0
 80086c2:	d021      	beq.n	8008708 <__multiply+0x144>
 80086c4:	682b      	ldr	r3, [r5, #0]
 80086c6:	f104 0c14 	add.w	ip, r4, #20
 80086ca:	46ae      	mov	lr, r5
 80086cc:	f04f 0a00 	mov.w	sl, #0
 80086d0:	f8bc b000 	ldrh.w	fp, [ip]
 80086d4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80086d8:	fb09 770b 	mla	r7, r9, fp, r7
 80086dc:	4457      	add	r7, sl
 80086de:	b29b      	uxth	r3, r3
 80086e0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80086e4:	f84e 3b04 	str.w	r3, [lr], #4
 80086e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80086ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80086f0:	f8be 3000 	ldrh.w	r3, [lr]
 80086f4:	fb09 330a 	mla	r3, r9, sl, r3
 80086f8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80086fc:	4562      	cmp	r2, ip
 80086fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008702:	d8e5      	bhi.n	80086d0 <__multiply+0x10c>
 8008704:	9f01      	ldr	r7, [sp, #4]
 8008706:	51eb      	str	r3, [r5, r7]
 8008708:	3504      	adds	r5, #4
 800870a:	e799      	b.n	8008640 <__multiply+0x7c>
 800870c:	3e01      	subs	r6, #1
 800870e:	e79b      	b.n	8008648 <__multiply+0x84>
 8008710:	08009fc0 	.word	0x08009fc0
 8008714:	08009fe2 	.word	0x08009fe2

08008718 <__pow5mult>:
 8008718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800871c:	4615      	mov	r5, r2
 800871e:	f012 0203 	ands.w	r2, r2, #3
 8008722:	4607      	mov	r7, r0
 8008724:	460e      	mov	r6, r1
 8008726:	d007      	beq.n	8008738 <__pow5mult+0x20>
 8008728:	4c25      	ldr	r4, [pc, #148]	@ (80087c0 <__pow5mult+0xa8>)
 800872a:	3a01      	subs	r2, #1
 800872c:	2300      	movs	r3, #0
 800872e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008732:	f7ff fe9f 	bl	8008474 <__multadd>
 8008736:	4606      	mov	r6, r0
 8008738:	10ad      	asrs	r5, r5, #2
 800873a:	d03d      	beq.n	80087b8 <__pow5mult+0xa0>
 800873c:	69fc      	ldr	r4, [r7, #28]
 800873e:	b97c      	cbnz	r4, 8008760 <__pow5mult+0x48>
 8008740:	2010      	movs	r0, #16
 8008742:	f7ff fcd3 	bl	80080ec <malloc>
 8008746:	4602      	mov	r2, r0
 8008748:	61f8      	str	r0, [r7, #28]
 800874a:	b928      	cbnz	r0, 8008758 <__pow5mult+0x40>
 800874c:	4b1d      	ldr	r3, [pc, #116]	@ (80087c4 <__pow5mult+0xac>)
 800874e:	481e      	ldr	r0, [pc, #120]	@ (80087c8 <__pow5mult+0xb0>)
 8008750:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008754:	f000 fb6e 	bl	8008e34 <__assert_func>
 8008758:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800875c:	6004      	str	r4, [r0, #0]
 800875e:	60c4      	str	r4, [r0, #12]
 8008760:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008764:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008768:	b94c      	cbnz	r4, 800877e <__pow5mult+0x66>
 800876a:	f240 2171 	movw	r1, #625	@ 0x271
 800876e:	4638      	mov	r0, r7
 8008770:	f7ff ff12 	bl	8008598 <__i2b>
 8008774:	2300      	movs	r3, #0
 8008776:	f8c8 0008 	str.w	r0, [r8, #8]
 800877a:	4604      	mov	r4, r0
 800877c:	6003      	str	r3, [r0, #0]
 800877e:	f04f 0900 	mov.w	r9, #0
 8008782:	07eb      	lsls	r3, r5, #31
 8008784:	d50a      	bpl.n	800879c <__pow5mult+0x84>
 8008786:	4631      	mov	r1, r6
 8008788:	4622      	mov	r2, r4
 800878a:	4638      	mov	r0, r7
 800878c:	f7ff ff1a 	bl	80085c4 <__multiply>
 8008790:	4631      	mov	r1, r6
 8008792:	4680      	mov	r8, r0
 8008794:	4638      	mov	r0, r7
 8008796:	f7ff fe4b 	bl	8008430 <_Bfree>
 800879a:	4646      	mov	r6, r8
 800879c:	106d      	asrs	r5, r5, #1
 800879e:	d00b      	beq.n	80087b8 <__pow5mult+0xa0>
 80087a0:	6820      	ldr	r0, [r4, #0]
 80087a2:	b938      	cbnz	r0, 80087b4 <__pow5mult+0x9c>
 80087a4:	4622      	mov	r2, r4
 80087a6:	4621      	mov	r1, r4
 80087a8:	4638      	mov	r0, r7
 80087aa:	f7ff ff0b 	bl	80085c4 <__multiply>
 80087ae:	6020      	str	r0, [r4, #0]
 80087b0:	f8c0 9000 	str.w	r9, [r0]
 80087b4:	4604      	mov	r4, r0
 80087b6:	e7e4      	b.n	8008782 <__pow5mult+0x6a>
 80087b8:	4630      	mov	r0, r6
 80087ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087be:	bf00      	nop
 80087c0:	0800a03c 	.word	0x0800a03c
 80087c4:	08009f51 	.word	0x08009f51
 80087c8:	08009fe2 	.word	0x08009fe2

080087cc <__lshift>:
 80087cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087d0:	460c      	mov	r4, r1
 80087d2:	6849      	ldr	r1, [r1, #4]
 80087d4:	6923      	ldr	r3, [r4, #16]
 80087d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80087da:	68a3      	ldr	r3, [r4, #8]
 80087dc:	4607      	mov	r7, r0
 80087de:	4691      	mov	r9, r2
 80087e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80087e4:	f108 0601 	add.w	r6, r8, #1
 80087e8:	42b3      	cmp	r3, r6
 80087ea:	db0b      	blt.n	8008804 <__lshift+0x38>
 80087ec:	4638      	mov	r0, r7
 80087ee:	f7ff fddf 	bl	80083b0 <_Balloc>
 80087f2:	4605      	mov	r5, r0
 80087f4:	b948      	cbnz	r0, 800880a <__lshift+0x3e>
 80087f6:	4602      	mov	r2, r0
 80087f8:	4b28      	ldr	r3, [pc, #160]	@ (800889c <__lshift+0xd0>)
 80087fa:	4829      	ldr	r0, [pc, #164]	@ (80088a0 <__lshift+0xd4>)
 80087fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008800:	f000 fb18 	bl	8008e34 <__assert_func>
 8008804:	3101      	adds	r1, #1
 8008806:	005b      	lsls	r3, r3, #1
 8008808:	e7ee      	b.n	80087e8 <__lshift+0x1c>
 800880a:	2300      	movs	r3, #0
 800880c:	f100 0114 	add.w	r1, r0, #20
 8008810:	f100 0210 	add.w	r2, r0, #16
 8008814:	4618      	mov	r0, r3
 8008816:	4553      	cmp	r3, sl
 8008818:	db33      	blt.n	8008882 <__lshift+0xb6>
 800881a:	6920      	ldr	r0, [r4, #16]
 800881c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008820:	f104 0314 	add.w	r3, r4, #20
 8008824:	f019 091f 	ands.w	r9, r9, #31
 8008828:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800882c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008830:	d02b      	beq.n	800888a <__lshift+0xbe>
 8008832:	f1c9 0e20 	rsb	lr, r9, #32
 8008836:	468a      	mov	sl, r1
 8008838:	2200      	movs	r2, #0
 800883a:	6818      	ldr	r0, [r3, #0]
 800883c:	fa00 f009 	lsl.w	r0, r0, r9
 8008840:	4310      	orrs	r0, r2
 8008842:	f84a 0b04 	str.w	r0, [sl], #4
 8008846:	f853 2b04 	ldr.w	r2, [r3], #4
 800884a:	459c      	cmp	ip, r3
 800884c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008850:	d8f3      	bhi.n	800883a <__lshift+0x6e>
 8008852:	ebac 0304 	sub.w	r3, ip, r4
 8008856:	3b15      	subs	r3, #21
 8008858:	f023 0303 	bic.w	r3, r3, #3
 800885c:	3304      	adds	r3, #4
 800885e:	f104 0015 	add.w	r0, r4, #21
 8008862:	4584      	cmp	ip, r0
 8008864:	bf38      	it	cc
 8008866:	2304      	movcc	r3, #4
 8008868:	50ca      	str	r2, [r1, r3]
 800886a:	b10a      	cbz	r2, 8008870 <__lshift+0xa4>
 800886c:	f108 0602 	add.w	r6, r8, #2
 8008870:	3e01      	subs	r6, #1
 8008872:	4638      	mov	r0, r7
 8008874:	612e      	str	r6, [r5, #16]
 8008876:	4621      	mov	r1, r4
 8008878:	f7ff fdda 	bl	8008430 <_Bfree>
 800887c:	4628      	mov	r0, r5
 800887e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008882:	f842 0f04 	str.w	r0, [r2, #4]!
 8008886:	3301      	adds	r3, #1
 8008888:	e7c5      	b.n	8008816 <__lshift+0x4a>
 800888a:	3904      	subs	r1, #4
 800888c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008890:	f841 2f04 	str.w	r2, [r1, #4]!
 8008894:	459c      	cmp	ip, r3
 8008896:	d8f9      	bhi.n	800888c <__lshift+0xc0>
 8008898:	e7ea      	b.n	8008870 <__lshift+0xa4>
 800889a:	bf00      	nop
 800889c:	08009fc0 	.word	0x08009fc0
 80088a0:	08009fe2 	.word	0x08009fe2

080088a4 <__mcmp>:
 80088a4:	690a      	ldr	r2, [r1, #16]
 80088a6:	4603      	mov	r3, r0
 80088a8:	6900      	ldr	r0, [r0, #16]
 80088aa:	1a80      	subs	r0, r0, r2
 80088ac:	b530      	push	{r4, r5, lr}
 80088ae:	d10e      	bne.n	80088ce <__mcmp+0x2a>
 80088b0:	3314      	adds	r3, #20
 80088b2:	3114      	adds	r1, #20
 80088b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80088b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80088bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80088c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80088c4:	4295      	cmp	r5, r2
 80088c6:	d003      	beq.n	80088d0 <__mcmp+0x2c>
 80088c8:	d205      	bcs.n	80088d6 <__mcmp+0x32>
 80088ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80088ce:	bd30      	pop	{r4, r5, pc}
 80088d0:	42a3      	cmp	r3, r4
 80088d2:	d3f3      	bcc.n	80088bc <__mcmp+0x18>
 80088d4:	e7fb      	b.n	80088ce <__mcmp+0x2a>
 80088d6:	2001      	movs	r0, #1
 80088d8:	e7f9      	b.n	80088ce <__mcmp+0x2a>
	...

080088dc <__mdiff>:
 80088dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088e0:	4689      	mov	r9, r1
 80088e2:	4606      	mov	r6, r0
 80088e4:	4611      	mov	r1, r2
 80088e6:	4648      	mov	r0, r9
 80088e8:	4614      	mov	r4, r2
 80088ea:	f7ff ffdb 	bl	80088a4 <__mcmp>
 80088ee:	1e05      	subs	r5, r0, #0
 80088f0:	d112      	bne.n	8008918 <__mdiff+0x3c>
 80088f2:	4629      	mov	r1, r5
 80088f4:	4630      	mov	r0, r6
 80088f6:	f7ff fd5b 	bl	80083b0 <_Balloc>
 80088fa:	4602      	mov	r2, r0
 80088fc:	b928      	cbnz	r0, 800890a <__mdiff+0x2e>
 80088fe:	4b3f      	ldr	r3, [pc, #252]	@ (80089fc <__mdiff+0x120>)
 8008900:	f240 2137 	movw	r1, #567	@ 0x237
 8008904:	483e      	ldr	r0, [pc, #248]	@ (8008a00 <__mdiff+0x124>)
 8008906:	f000 fa95 	bl	8008e34 <__assert_func>
 800890a:	2301      	movs	r3, #1
 800890c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008910:	4610      	mov	r0, r2
 8008912:	b003      	add	sp, #12
 8008914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008918:	bfbc      	itt	lt
 800891a:	464b      	movlt	r3, r9
 800891c:	46a1      	movlt	r9, r4
 800891e:	4630      	mov	r0, r6
 8008920:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008924:	bfba      	itte	lt
 8008926:	461c      	movlt	r4, r3
 8008928:	2501      	movlt	r5, #1
 800892a:	2500      	movge	r5, #0
 800892c:	f7ff fd40 	bl	80083b0 <_Balloc>
 8008930:	4602      	mov	r2, r0
 8008932:	b918      	cbnz	r0, 800893c <__mdiff+0x60>
 8008934:	4b31      	ldr	r3, [pc, #196]	@ (80089fc <__mdiff+0x120>)
 8008936:	f240 2145 	movw	r1, #581	@ 0x245
 800893a:	e7e3      	b.n	8008904 <__mdiff+0x28>
 800893c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008940:	6926      	ldr	r6, [r4, #16]
 8008942:	60c5      	str	r5, [r0, #12]
 8008944:	f109 0310 	add.w	r3, r9, #16
 8008948:	f109 0514 	add.w	r5, r9, #20
 800894c:	f104 0e14 	add.w	lr, r4, #20
 8008950:	f100 0b14 	add.w	fp, r0, #20
 8008954:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008958:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800895c:	9301      	str	r3, [sp, #4]
 800895e:	46d9      	mov	r9, fp
 8008960:	f04f 0c00 	mov.w	ip, #0
 8008964:	9b01      	ldr	r3, [sp, #4]
 8008966:	f85e 0b04 	ldr.w	r0, [lr], #4
 800896a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800896e:	9301      	str	r3, [sp, #4]
 8008970:	fa1f f38a 	uxth.w	r3, sl
 8008974:	4619      	mov	r1, r3
 8008976:	b283      	uxth	r3, r0
 8008978:	1acb      	subs	r3, r1, r3
 800897a:	0c00      	lsrs	r0, r0, #16
 800897c:	4463      	add	r3, ip
 800897e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008982:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008986:	b29b      	uxth	r3, r3
 8008988:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800898c:	4576      	cmp	r6, lr
 800898e:	f849 3b04 	str.w	r3, [r9], #4
 8008992:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008996:	d8e5      	bhi.n	8008964 <__mdiff+0x88>
 8008998:	1b33      	subs	r3, r6, r4
 800899a:	3b15      	subs	r3, #21
 800899c:	f023 0303 	bic.w	r3, r3, #3
 80089a0:	3415      	adds	r4, #21
 80089a2:	3304      	adds	r3, #4
 80089a4:	42a6      	cmp	r6, r4
 80089a6:	bf38      	it	cc
 80089a8:	2304      	movcc	r3, #4
 80089aa:	441d      	add	r5, r3
 80089ac:	445b      	add	r3, fp
 80089ae:	461e      	mov	r6, r3
 80089b0:	462c      	mov	r4, r5
 80089b2:	4544      	cmp	r4, r8
 80089b4:	d30e      	bcc.n	80089d4 <__mdiff+0xf8>
 80089b6:	f108 0103 	add.w	r1, r8, #3
 80089ba:	1b49      	subs	r1, r1, r5
 80089bc:	f021 0103 	bic.w	r1, r1, #3
 80089c0:	3d03      	subs	r5, #3
 80089c2:	45a8      	cmp	r8, r5
 80089c4:	bf38      	it	cc
 80089c6:	2100      	movcc	r1, #0
 80089c8:	440b      	add	r3, r1
 80089ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80089ce:	b191      	cbz	r1, 80089f6 <__mdiff+0x11a>
 80089d0:	6117      	str	r7, [r2, #16]
 80089d2:	e79d      	b.n	8008910 <__mdiff+0x34>
 80089d4:	f854 1b04 	ldr.w	r1, [r4], #4
 80089d8:	46e6      	mov	lr, ip
 80089da:	0c08      	lsrs	r0, r1, #16
 80089dc:	fa1c fc81 	uxtah	ip, ip, r1
 80089e0:	4471      	add	r1, lr
 80089e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80089e6:	b289      	uxth	r1, r1
 80089e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80089ec:	f846 1b04 	str.w	r1, [r6], #4
 80089f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80089f4:	e7dd      	b.n	80089b2 <__mdiff+0xd6>
 80089f6:	3f01      	subs	r7, #1
 80089f8:	e7e7      	b.n	80089ca <__mdiff+0xee>
 80089fa:	bf00      	nop
 80089fc:	08009fc0 	.word	0x08009fc0
 8008a00:	08009fe2 	.word	0x08009fe2

08008a04 <__d2b>:
 8008a04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008a08:	460f      	mov	r7, r1
 8008a0a:	2101      	movs	r1, #1
 8008a0c:	ec59 8b10 	vmov	r8, r9, d0
 8008a10:	4616      	mov	r6, r2
 8008a12:	f7ff fccd 	bl	80083b0 <_Balloc>
 8008a16:	4604      	mov	r4, r0
 8008a18:	b930      	cbnz	r0, 8008a28 <__d2b+0x24>
 8008a1a:	4602      	mov	r2, r0
 8008a1c:	4b23      	ldr	r3, [pc, #140]	@ (8008aac <__d2b+0xa8>)
 8008a1e:	4824      	ldr	r0, [pc, #144]	@ (8008ab0 <__d2b+0xac>)
 8008a20:	f240 310f 	movw	r1, #783	@ 0x30f
 8008a24:	f000 fa06 	bl	8008e34 <__assert_func>
 8008a28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008a2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008a30:	b10d      	cbz	r5, 8008a36 <__d2b+0x32>
 8008a32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008a36:	9301      	str	r3, [sp, #4]
 8008a38:	f1b8 0300 	subs.w	r3, r8, #0
 8008a3c:	d023      	beq.n	8008a86 <__d2b+0x82>
 8008a3e:	4668      	mov	r0, sp
 8008a40:	9300      	str	r3, [sp, #0]
 8008a42:	f7ff fd7c 	bl	800853e <__lo0bits>
 8008a46:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008a4a:	b1d0      	cbz	r0, 8008a82 <__d2b+0x7e>
 8008a4c:	f1c0 0320 	rsb	r3, r0, #32
 8008a50:	fa02 f303 	lsl.w	r3, r2, r3
 8008a54:	430b      	orrs	r3, r1
 8008a56:	40c2      	lsrs	r2, r0
 8008a58:	6163      	str	r3, [r4, #20]
 8008a5a:	9201      	str	r2, [sp, #4]
 8008a5c:	9b01      	ldr	r3, [sp, #4]
 8008a5e:	61a3      	str	r3, [r4, #24]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	bf0c      	ite	eq
 8008a64:	2201      	moveq	r2, #1
 8008a66:	2202      	movne	r2, #2
 8008a68:	6122      	str	r2, [r4, #16]
 8008a6a:	b1a5      	cbz	r5, 8008a96 <__d2b+0x92>
 8008a6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008a70:	4405      	add	r5, r0
 8008a72:	603d      	str	r5, [r7, #0]
 8008a74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008a78:	6030      	str	r0, [r6, #0]
 8008a7a:	4620      	mov	r0, r4
 8008a7c:	b003      	add	sp, #12
 8008a7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a82:	6161      	str	r1, [r4, #20]
 8008a84:	e7ea      	b.n	8008a5c <__d2b+0x58>
 8008a86:	a801      	add	r0, sp, #4
 8008a88:	f7ff fd59 	bl	800853e <__lo0bits>
 8008a8c:	9b01      	ldr	r3, [sp, #4]
 8008a8e:	6163      	str	r3, [r4, #20]
 8008a90:	3020      	adds	r0, #32
 8008a92:	2201      	movs	r2, #1
 8008a94:	e7e8      	b.n	8008a68 <__d2b+0x64>
 8008a96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008a9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008a9e:	6038      	str	r0, [r7, #0]
 8008aa0:	6918      	ldr	r0, [r3, #16]
 8008aa2:	f7ff fd2d 	bl	8008500 <__hi0bits>
 8008aa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008aaa:	e7e5      	b.n	8008a78 <__d2b+0x74>
 8008aac:	08009fc0 	.word	0x08009fc0
 8008ab0:	08009fe2 	.word	0x08009fe2

08008ab4 <__sread>:
 8008ab4:	b510      	push	{r4, lr}
 8008ab6:	460c      	mov	r4, r1
 8008ab8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008abc:	f000 f978 	bl	8008db0 <_read_r>
 8008ac0:	2800      	cmp	r0, #0
 8008ac2:	bfab      	itete	ge
 8008ac4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008ac6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ac8:	181b      	addge	r3, r3, r0
 8008aca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ace:	bfac      	ite	ge
 8008ad0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ad2:	81a3      	strhlt	r3, [r4, #12]
 8008ad4:	bd10      	pop	{r4, pc}

08008ad6 <__swrite>:
 8008ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ada:	461f      	mov	r7, r3
 8008adc:	898b      	ldrh	r3, [r1, #12]
 8008ade:	05db      	lsls	r3, r3, #23
 8008ae0:	4605      	mov	r5, r0
 8008ae2:	460c      	mov	r4, r1
 8008ae4:	4616      	mov	r6, r2
 8008ae6:	d505      	bpl.n	8008af4 <__swrite+0x1e>
 8008ae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008aec:	2302      	movs	r3, #2
 8008aee:	2200      	movs	r2, #0
 8008af0:	f000 f94c 	bl	8008d8c <_lseek_r>
 8008af4:	89a3      	ldrh	r3, [r4, #12]
 8008af6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008afa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008afe:	81a3      	strh	r3, [r4, #12]
 8008b00:	4632      	mov	r2, r6
 8008b02:	463b      	mov	r3, r7
 8008b04:	4628      	mov	r0, r5
 8008b06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b0a:	f000 b973 	b.w	8008df4 <_write_r>

08008b0e <__sseek>:
 8008b0e:	b510      	push	{r4, lr}
 8008b10:	460c      	mov	r4, r1
 8008b12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b16:	f000 f939 	bl	8008d8c <_lseek_r>
 8008b1a:	1c43      	adds	r3, r0, #1
 8008b1c:	89a3      	ldrh	r3, [r4, #12]
 8008b1e:	bf15      	itete	ne
 8008b20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008b22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008b26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008b2a:	81a3      	strheq	r3, [r4, #12]
 8008b2c:	bf18      	it	ne
 8008b2e:	81a3      	strhne	r3, [r4, #12]
 8008b30:	bd10      	pop	{r4, pc}

08008b32 <__sclose>:
 8008b32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b36:	f000 b8f7 	b.w	8008d28 <_close_r>

08008b3a <__swbuf_r>:
 8008b3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b3c:	460e      	mov	r6, r1
 8008b3e:	4614      	mov	r4, r2
 8008b40:	4605      	mov	r5, r0
 8008b42:	b118      	cbz	r0, 8008b4c <__swbuf_r+0x12>
 8008b44:	6a03      	ldr	r3, [r0, #32]
 8008b46:	b90b      	cbnz	r3, 8008b4c <__swbuf_r+0x12>
 8008b48:	f7fe fa60 	bl	800700c <__sinit>
 8008b4c:	69a3      	ldr	r3, [r4, #24]
 8008b4e:	60a3      	str	r3, [r4, #8]
 8008b50:	89a3      	ldrh	r3, [r4, #12]
 8008b52:	071a      	lsls	r2, r3, #28
 8008b54:	d501      	bpl.n	8008b5a <__swbuf_r+0x20>
 8008b56:	6923      	ldr	r3, [r4, #16]
 8008b58:	b943      	cbnz	r3, 8008b6c <__swbuf_r+0x32>
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	4628      	mov	r0, r5
 8008b5e:	f000 f82b 	bl	8008bb8 <__swsetup_r>
 8008b62:	b118      	cbz	r0, 8008b6c <__swbuf_r+0x32>
 8008b64:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008b68:	4638      	mov	r0, r7
 8008b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b6c:	6823      	ldr	r3, [r4, #0]
 8008b6e:	6922      	ldr	r2, [r4, #16]
 8008b70:	1a98      	subs	r0, r3, r2
 8008b72:	6963      	ldr	r3, [r4, #20]
 8008b74:	b2f6      	uxtb	r6, r6
 8008b76:	4283      	cmp	r3, r0
 8008b78:	4637      	mov	r7, r6
 8008b7a:	dc05      	bgt.n	8008b88 <__swbuf_r+0x4e>
 8008b7c:	4621      	mov	r1, r4
 8008b7e:	4628      	mov	r0, r5
 8008b80:	f7ff fbe2 	bl	8008348 <_fflush_r>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	d1ed      	bne.n	8008b64 <__swbuf_r+0x2a>
 8008b88:	68a3      	ldr	r3, [r4, #8]
 8008b8a:	3b01      	subs	r3, #1
 8008b8c:	60a3      	str	r3, [r4, #8]
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	1c5a      	adds	r2, r3, #1
 8008b92:	6022      	str	r2, [r4, #0]
 8008b94:	701e      	strb	r6, [r3, #0]
 8008b96:	6962      	ldr	r2, [r4, #20]
 8008b98:	1c43      	adds	r3, r0, #1
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	d004      	beq.n	8008ba8 <__swbuf_r+0x6e>
 8008b9e:	89a3      	ldrh	r3, [r4, #12]
 8008ba0:	07db      	lsls	r3, r3, #31
 8008ba2:	d5e1      	bpl.n	8008b68 <__swbuf_r+0x2e>
 8008ba4:	2e0a      	cmp	r6, #10
 8008ba6:	d1df      	bne.n	8008b68 <__swbuf_r+0x2e>
 8008ba8:	4621      	mov	r1, r4
 8008baa:	4628      	mov	r0, r5
 8008bac:	f7ff fbcc 	bl	8008348 <_fflush_r>
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	d0d9      	beq.n	8008b68 <__swbuf_r+0x2e>
 8008bb4:	e7d6      	b.n	8008b64 <__swbuf_r+0x2a>
	...

08008bb8 <__swsetup_r>:
 8008bb8:	b538      	push	{r3, r4, r5, lr}
 8008bba:	4b29      	ldr	r3, [pc, #164]	@ (8008c60 <__swsetup_r+0xa8>)
 8008bbc:	4605      	mov	r5, r0
 8008bbe:	6818      	ldr	r0, [r3, #0]
 8008bc0:	460c      	mov	r4, r1
 8008bc2:	b118      	cbz	r0, 8008bcc <__swsetup_r+0x14>
 8008bc4:	6a03      	ldr	r3, [r0, #32]
 8008bc6:	b90b      	cbnz	r3, 8008bcc <__swsetup_r+0x14>
 8008bc8:	f7fe fa20 	bl	800700c <__sinit>
 8008bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bd0:	0719      	lsls	r1, r3, #28
 8008bd2:	d422      	bmi.n	8008c1a <__swsetup_r+0x62>
 8008bd4:	06da      	lsls	r2, r3, #27
 8008bd6:	d407      	bmi.n	8008be8 <__swsetup_r+0x30>
 8008bd8:	2209      	movs	r2, #9
 8008bda:	602a      	str	r2, [r5, #0]
 8008bdc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008be0:	81a3      	strh	r3, [r4, #12]
 8008be2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008be6:	e033      	b.n	8008c50 <__swsetup_r+0x98>
 8008be8:	0758      	lsls	r0, r3, #29
 8008bea:	d512      	bpl.n	8008c12 <__swsetup_r+0x5a>
 8008bec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008bee:	b141      	cbz	r1, 8008c02 <__swsetup_r+0x4a>
 8008bf0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008bf4:	4299      	cmp	r1, r3
 8008bf6:	d002      	beq.n	8008bfe <__swsetup_r+0x46>
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	f000 f94d 	bl	8008e98 <_free_r>
 8008bfe:	2300      	movs	r3, #0
 8008c00:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c02:	89a3      	ldrh	r3, [r4, #12]
 8008c04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008c08:	81a3      	strh	r3, [r4, #12]
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	6063      	str	r3, [r4, #4]
 8008c0e:	6923      	ldr	r3, [r4, #16]
 8008c10:	6023      	str	r3, [r4, #0]
 8008c12:	89a3      	ldrh	r3, [r4, #12]
 8008c14:	f043 0308 	orr.w	r3, r3, #8
 8008c18:	81a3      	strh	r3, [r4, #12]
 8008c1a:	6923      	ldr	r3, [r4, #16]
 8008c1c:	b94b      	cbnz	r3, 8008c32 <__swsetup_r+0x7a>
 8008c1e:	89a3      	ldrh	r3, [r4, #12]
 8008c20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008c24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c28:	d003      	beq.n	8008c32 <__swsetup_r+0x7a>
 8008c2a:	4621      	mov	r1, r4
 8008c2c:	4628      	mov	r0, r5
 8008c2e:	f000 f83f 	bl	8008cb0 <__smakebuf_r>
 8008c32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c36:	f013 0201 	ands.w	r2, r3, #1
 8008c3a:	d00a      	beq.n	8008c52 <__swsetup_r+0x9a>
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	60a2      	str	r2, [r4, #8]
 8008c40:	6962      	ldr	r2, [r4, #20]
 8008c42:	4252      	negs	r2, r2
 8008c44:	61a2      	str	r2, [r4, #24]
 8008c46:	6922      	ldr	r2, [r4, #16]
 8008c48:	b942      	cbnz	r2, 8008c5c <__swsetup_r+0xa4>
 8008c4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008c4e:	d1c5      	bne.n	8008bdc <__swsetup_r+0x24>
 8008c50:	bd38      	pop	{r3, r4, r5, pc}
 8008c52:	0799      	lsls	r1, r3, #30
 8008c54:	bf58      	it	pl
 8008c56:	6962      	ldrpl	r2, [r4, #20]
 8008c58:	60a2      	str	r2, [r4, #8]
 8008c5a:	e7f4      	b.n	8008c46 <__swsetup_r+0x8e>
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	e7f7      	b.n	8008c50 <__swsetup_r+0x98>
 8008c60:	20000024 	.word	0x20000024

08008c64 <__swhatbuf_r>:
 8008c64:	b570      	push	{r4, r5, r6, lr}
 8008c66:	460c      	mov	r4, r1
 8008c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c6c:	2900      	cmp	r1, #0
 8008c6e:	b096      	sub	sp, #88	@ 0x58
 8008c70:	4615      	mov	r5, r2
 8008c72:	461e      	mov	r6, r3
 8008c74:	da0d      	bge.n	8008c92 <__swhatbuf_r+0x2e>
 8008c76:	89a3      	ldrh	r3, [r4, #12]
 8008c78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008c7c:	f04f 0100 	mov.w	r1, #0
 8008c80:	bf14      	ite	ne
 8008c82:	2340      	movne	r3, #64	@ 0x40
 8008c84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008c88:	2000      	movs	r0, #0
 8008c8a:	6031      	str	r1, [r6, #0]
 8008c8c:	602b      	str	r3, [r5, #0]
 8008c8e:	b016      	add	sp, #88	@ 0x58
 8008c90:	bd70      	pop	{r4, r5, r6, pc}
 8008c92:	466a      	mov	r2, sp
 8008c94:	f000 f858 	bl	8008d48 <_fstat_r>
 8008c98:	2800      	cmp	r0, #0
 8008c9a:	dbec      	blt.n	8008c76 <__swhatbuf_r+0x12>
 8008c9c:	9901      	ldr	r1, [sp, #4]
 8008c9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008ca2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008ca6:	4259      	negs	r1, r3
 8008ca8:	4159      	adcs	r1, r3
 8008caa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008cae:	e7eb      	b.n	8008c88 <__swhatbuf_r+0x24>

08008cb0 <__smakebuf_r>:
 8008cb0:	898b      	ldrh	r3, [r1, #12]
 8008cb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cb4:	079d      	lsls	r5, r3, #30
 8008cb6:	4606      	mov	r6, r0
 8008cb8:	460c      	mov	r4, r1
 8008cba:	d507      	bpl.n	8008ccc <__smakebuf_r+0x1c>
 8008cbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008cc0:	6023      	str	r3, [r4, #0]
 8008cc2:	6123      	str	r3, [r4, #16]
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	6163      	str	r3, [r4, #20]
 8008cc8:	b003      	add	sp, #12
 8008cca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ccc:	ab01      	add	r3, sp, #4
 8008cce:	466a      	mov	r2, sp
 8008cd0:	f7ff ffc8 	bl	8008c64 <__swhatbuf_r>
 8008cd4:	9f00      	ldr	r7, [sp, #0]
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	4639      	mov	r1, r7
 8008cda:	4630      	mov	r0, r6
 8008cdc:	f7ff fa30 	bl	8008140 <_malloc_r>
 8008ce0:	b948      	cbnz	r0, 8008cf6 <__smakebuf_r+0x46>
 8008ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ce6:	059a      	lsls	r2, r3, #22
 8008ce8:	d4ee      	bmi.n	8008cc8 <__smakebuf_r+0x18>
 8008cea:	f023 0303 	bic.w	r3, r3, #3
 8008cee:	f043 0302 	orr.w	r3, r3, #2
 8008cf2:	81a3      	strh	r3, [r4, #12]
 8008cf4:	e7e2      	b.n	8008cbc <__smakebuf_r+0xc>
 8008cf6:	89a3      	ldrh	r3, [r4, #12]
 8008cf8:	6020      	str	r0, [r4, #0]
 8008cfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008cfe:	81a3      	strh	r3, [r4, #12]
 8008d00:	9b01      	ldr	r3, [sp, #4]
 8008d02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d06:	b15b      	cbz	r3, 8008d20 <__smakebuf_r+0x70>
 8008d08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d0c:	4630      	mov	r0, r6
 8008d0e:	f000 f82d 	bl	8008d6c <_isatty_r>
 8008d12:	b128      	cbz	r0, 8008d20 <__smakebuf_r+0x70>
 8008d14:	89a3      	ldrh	r3, [r4, #12]
 8008d16:	f023 0303 	bic.w	r3, r3, #3
 8008d1a:	f043 0301 	orr.w	r3, r3, #1
 8008d1e:	81a3      	strh	r3, [r4, #12]
 8008d20:	89a3      	ldrh	r3, [r4, #12]
 8008d22:	431d      	orrs	r5, r3
 8008d24:	81a5      	strh	r5, [r4, #12]
 8008d26:	e7cf      	b.n	8008cc8 <__smakebuf_r+0x18>

08008d28 <_close_r>:
 8008d28:	b538      	push	{r3, r4, r5, lr}
 8008d2a:	4d06      	ldr	r5, [pc, #24]	@ (8008d44 <_close_r+0x1c>)
 8008d2c:	2300      	movs	r3, #0
 8008d2e:	4604      	mov	r4, r0
 8008d30:	4608      	mov	r0, r1
 8008d32:	602b      	str	r3, [r5, #0]
 8008d34:	f7f9 f992 	bl	800205c <_close>
 8008d38:	1c43      	adds	r3, r0, #1
 8008d3a:	d102      	bne.n	8008d42 <_close_r+0x1a>
 8008d3c:	682b      	ldr	r3, [r5, #0]
 8008d3e:	b103      	cbz	r3, 8008d42 <_close_r+0x1a>
 8008d40:	6023      	str	r3, [r4, #0]
 8008d42:	bd38      	pop	{r3, r4, r5, pc}
 8008d44:	200014b8 	.word	0x200014b8

08008d48 <_fstat_r>:
 8008d48:	b538      	push	{r3, r4, r5, lr}
 8008d4a:	4d07      	ldr	r5, [pc, #28]	@ (8008d68 <_fstat_r+0x20>)
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	4604      	mov	r4, r0
 8008d50:	4608      	mov	r0, r1
 8008d52:	4611      	mov	r1, r2
 8008d54:	602b      	str	r3, [r5, #0]
 8008d56:	f7f9 f98d 	bl	8002074 <_fstat>
 8008d5a:	1c43      	adds	r3, r0, #1
 8008d5c:	d102      	bne.n	8008d64 <_fstat_r+0x1c>
 8008d5e:	682b      	ldr	r3, [r5, #0]
 8008d60:	b103      	cbz	r3, 8008d64 <_fstat_r+0x1c>
 8008d62:	6023      	str	r3, [r4, #0]
 8008d64:	bd38      	pop	{r3, r4, r5, pc}
 8008d66:	bf00      	nop
 8008d68:	200014b8 	.word	0x200014b8

08008d6c <_isatty_r>:
 8008d6c:	b538      	push	{r3, r4, r5, lr}
 8008d6e:	4d06      	ldr	r5, [pc, #24]	@ (8008d88 <_isatty_r+0x1c>)
 8008d70:	2300      	movs	r3, #0
 8008d72:	4604      	mov	r4, r0
 8008d74:	4608      	mov	r0, r1
 8008d76:	602b      	str	r3, [r5, #0]
 8008d78:	f7f9 f98c 	bl	8002094 <_isatty>
 8008d7c:	1c43      	adds	r3, r0, #1
 8008d7e:	d102      	bne.n	8008d86 <_isatty_r+0x1a>
 8008d80:	682b      	ldr	r3, [r5, #0]
 8008d82:	b103      	cbz	r3, 8008d86 <_isatty_r+0x1a>
 8008d84:	6023      	str	r3, [r4, #0]
 8008d86:	bd38      	pop	{r3, r4, r5, pc}
 8008d88:	200014b8 	.word	0x200014b8

08008d8c <_lseek_r>:
 8008d8c:	b538      	push	{r3, r4, r5, lr}
 8008d8e:	4d07      	ldr	r5, [pc, #28]	@ (8008dac <_lseek_r+0x20>)
 8008d90:	4604      	mov	r4, r0
 8008d92:	4608      	mov	r0, r1
 8008d94:	4611      	mov	r1, r2
 8008d96:	2200      	movs	r2, #0
 8008d98:	602a      	str	r2, [r5, #0]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	f7f9 f985 	bl	80020aa <_lseek>
 8008da0:	1c43      	adds	r3, r0, #1
 8008da2:	d102      	bne.n	8008daa <_lseek_r+0x1e>
 8008da4:	682b      	ldr	r3, [r5, #0]
 8008da6:	b103      	cbz	r3, 8008daa <_lseek_r+0x1e>
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	bd38      	pop	{r3, r4, r5, pc}
 8008dac:	200014b8 	.word	0x200014b8

08008db0 <_read_r>:
 8008db0:	b538      	push	{r3, r4, r5, lr}
 8008db2:	4d07      	ldr	r5, [pc, #28]	@ (8008dd0 <_read_r+0x20>)
 8008db4:	4604      	mov	r4, r0
 8008db6:	4608      	mov	r0, r1
 8008db8:	4611      	mov	r1, r2
 8008dba:	2200      	movs	r2, #0
 8008dbc:	602a      	str	r2, [r5, #0]
 8008dbe:	461a      	mov	r2, r3
 8008dc0:	f7f9 f913 	bl	8001fea <_read>
 8008dc4:	1c43      	adds	r3, r0, #1
 8008dc6:	d102      	bne.n	8008dce <_read_r+0x1e>
 8008dc8:	682b      	ldr	r3, [r5, #0]
 8008dca:	b103      	cbz	r3, 8008dce <_read_r+0x1e>
 8008dcc:	6023      	str	r3, [r4, #0]
 8008dce:	bd38      	pop	{r3, r4, r5, pc}
 8008dd0:	200014b8 	.word	0x200014b8

08008dd4 <_sbrk_r>:
 8008dd4:	b538      	push	{r3, r4, r5, lr}
 8008dd6:	4d06      	ldr	r5, [pc, #24]	@ (8008df0 <_sbrk_r+0x1c>)
 8008dd8:	2300      	movs	r3, #0
 8008dda:	4604      	mov	r4, r0
 8008ddc:	4608      	mov	r0, r1
 8008dde:	602b      	str	r3, [r5, #0]
 8008de0:	f7f9 f970 	bl	80020c4 <_sbrk>
 8008de4:	1c43      	adds	r3, r0, #1
 8008de6:	d102      	bne.n	8008dee <_sbrk_r+0x1a>
 8008de8:	682b      	ldr	r3, [r5, #0]
 8008dea:	b103      	cbz	r3, 8008dee <_sbrk_r+0x1a>
 8008dec:	6023      	str	r3, [r4, #0]
 8008dee:	bd38      	pop	{r3, r4, r5, pc}
 8008df0:	200014b8 	.word	0x200014b8

08008df4 <_write_r>:
 8008df4:	b538      	push	{r3, r4, r5, lr}
 8008df6:	4d07      	ldr	r5, [pc, #28]	@ (8008e14 <_write_r+0x20>)
 8008df8:	4604      	mov	r4, r0
 8008dfa:	4608      	mov	r0, r1
 8008dfc:	4611      	mov	r1, r2
 8008dfe:	2200      	movs	r2, #0
 8008e00:	602a      	str	r2, [r5, #0]
 8008e02:	461a      	mov	r2, r3
 8008e04:	f7f9 f90e 	bl	8002024 <_write>
 8008e08:	1c43      	adds	r3, r0, #1
 8008e0a:	d102      	bne.n	8008e12 <_write_r+0x1e>
 8008e0c:	682b      	ldr	r3, [r5, #0]
 8008e0e:	b103      	cbz	r3, 8008e12 <_write_r+0x1e>
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	bd38      	pop	{r3, r4, r5, pc}
 8008e14:	200014b8 	.word	0x200014b8

08008e18 <memcpy>:
 8008e18:	440a      	add	r2, r1
 8008e1a:	4291      	cmp	r1, r2
 8008e1c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008e20:	d100      	bne.n	8008e24 <memcpy+0xc>
 8008e22:	4770      	bx	lr
 8008e24:	b510      	push	{r4, lr}
 8008e26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e2e:	4291      	cmp	r1, r2
 8008e30:	d1f9      	bne.n	8008e26 <memcpy+0xe>
 8008e32:	bd10      	pop	{r4, pc}

08008e34 <__assert_func>:
 8008e34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e36:	4614      	mov	r4, r2
 8008e38:	461a      	mov	r2, r3
 8008e3a:	4b09      	ldr	r3, [pc, #36]	@ (8008e60 <__assert_func+0x2c>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4605      	mov	r5, r0
 8008e40:	68d8      	ldr	r0, [r3, #12]
 8008e42:	b954      	cbnz	r4, 8008e5a <__assert_func+0x26>
 8008e44:	4b07      	ldr	r3, [pc, #28]	@ (8008e64 <__assert_func+0x30>)
 8008e46:	461c      	mov	r4, r3
 8008e48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e4c:	9100      	str	r1, [sp, #0]
 8008e4e:	462b      	mov	r3, r5
 8008e50:	4905      	ldr	r1, [pc, #20]	@ (8008e68 <__assert_func+0x34>)
 8008e52:	f000 f87d 	bl	8008f50 <fiprintf>
 8008e56:	f000 f89a 	bl	8008f8e <abort>
 8008e5a:	4b04      	ldr	r3, [pc, #16]	@ (8008e6c <__assert_func+0x38>)
 8008e5c:	e7f4      	b.n	8008e48 <__assert_func+0x14>
 8008e5e:	bf00      	nop
 8008e60:	20000024 	.word	0x20000024
 8008e64:	0800a27e 	.word	0x0800a27e
 8008e68:	0800a250 	.word	0x0800a250
 8008e6c:	0800a243 	.word	0x0800a243

08008e70 <_calloc_r>:
 8008e70:	b570      	push	{r4, r5, r6, lr}
 8008e72:	fba1 5402 	umull	r5, r4, r1, r2
 8008e76:	b93c      	cbnz	r4, 8008e88 <_calloc_r+0x18>
 8008e78:	4629      	mov	r1, r5
 8008e7a:	f7ff f961 	bl	8008140 <_malloc_r>
 8008e7e:	4606      	mov	r6, r0
 8008e80:	b928      	cbnz	r0, 8008e8e <_calloc_r+0x1e>
 8008e82:	2600      	movs	r6, #0
 8008e84:	4630      	mov	r0, r6
 8008e86:	bd70      	pop	{r4, r5, r6, pc}
 8008e88:	220c      	movs	r2, #12
 8008e8a:	6002      	str	r2, [r0, #0]
 8008e8c:	e7f9      	b.n	8008e82 <_calloc_r+0x12>
 8008e8e:	462a      	mov	r2, r5
 8008e90:	4621      	mov	r1, r4
 8008e92:	f7fe f961 	bl	8007158 <memset>
 8008e96:	e7f5      	b.n	8008e84 <_calloc_r+0x14>

08008e98 <_free_r>:
 8008e98:	b538      	push	{r3, r4, r5, lr}
 8008e9a:	4605      	mov	r5, r0
 8008e9c:	2900      	cmp	r1, #0
 8008e9e:	d041      	beq.n	8008f24 <_free_r+0x8c>
 8008ea0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ea4:	1f0c      	subs	r4, r1, #4
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	bfb8      	it	lt
 8008eaa:	18e4      	addlt	r4, r4, r3
 8008eac:	f7ff fa74 	bl	8008398 <__malloc_lock>
 8008eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8008f28 <_free_r+0x90>)
 8008eb2:	6813      	ldr	r3, [r2, #0]
 8008eb4:	b933      	cbnz	r3, 8008ec4 <_free_r+0x2c>
 8008eb6:	6063      	str	r3, [r4, #4]
 8008eb8:	6014      	str	r4, [r2, #0]
 8008eba:	4628      	mov	r0, r5
 8008ebc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ec0:	f7ff ba70 	b.w	80083a4 <__malloc_unlock>
 8008ec4:	42a3      	cmp	r3, r4
 8008ec6:	d908      	bls.n	8008eda <_free_r+0x42>
 8008ec8:	6820      	ldr	r0, [r4, #0]
 8008eca:	1821      	adds	r1, r4, r0
 8008ecc:	428b      	cmp	r3, r1
 8008ece:	bf01      	itttt	eq
 8008ed0:	6819      	ldreq	r1, [r3, #0]
 8008ed2:	685b      	ldreq	r3, [r3, #4]
 8008ed4:	1809      	addeq	r1, r1, r0
 8008ed6:	6021      	streq	r1, [r4, #0]
 8008ed8:	e7ed      	b.n	8008eb6 <_free_r+0x1e>
 8008eda:	461a      	mov	r2, r3
 8008edc:	685b      	ldr	r3, [r3, #4]
 8008ede:	b10b      	cbz	r3, 8008ee4 <_free_r+0x4c>
 8008ee0:	42a3      	cmp	r3, r4
 8008ee2:	d9fa      	bls.n	8008eda <_free_r+0x42>
 8008ee4:	6811      	ldr	r1, [r2, #0]
 8008ee6:	1850      	adds	r0, r2, r1
 8008ee8:	42a0      	cmp	r0, r4
 8008eea:	d10b      	bne.n	8008f04 <_free_r+0x6c>
 8008eec:	6820      	ldr	r0, [r4, #0]
 8008eee:	4401      	add	r1, r0
 8008ef0:	1850      	adds	r0, r2, r1
 8008ef2:	4283      	cmp	r3, r0
 8008ef4:	6011      	str	r1, [r2, #0]
 8008ef6:	d1e0      	bne.n	8008eba <_free_r+0x22>
 8008ef8:	6818      	ldr	r0, [r3, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	6053      	str	r3, [r2, #4]
 8008efe:	4408      	add	r0, r1
 8008f00:	6010      	str	r0, [r2, #0]
 8008f02:	e7da      	b.n	8008eba <_free_r+0x22>
 8008f04:	d902      	bls.n	8008f0c <_free_r+0x74>
 8008f06:	230c      	movs	r3, #12
 8008f08:	602b      	str	r3, [r5, #0]
 8008f0a:	e7d6      	b.n	8008eba <_free_r+0x22>
 8008f0c:	6820      	ldr	r0, [r4, #0]
 8008f0e:	1821      	adds	r1, r4, r0
 8008f10:	428b      	cmp	r3, r1
 8008f12:	bf04      	itt	eq
 8008f14:	6819      	ldreq	r1, [r3, #0]
 8008f16:	685b      	ldreq	r3, [r3, #4]
 8008f18:	6063      	str	r3, [r4, #4]
 8008f1a:	bf04      	itt	eq
 8008f1c:	1809      	addeq	r1, r1, r0
 8008f1e:	6021      	streq	r1, [r4, #0]
 8008f20:	6054      	str	r4, [r2, #4]
 8008f22:	e7ca      	b.n	8008eba <_free_r+0x22>
 8008f24:	bd38      	pop	{r3, r4, r5, pc}
 8008f26:	bf00      	nop
 8008f28:	200014b4 	.word	0x200014b4

08008f2c <__ascii_mbtowc>:
 8008f2c:	b082      	sub	sp, #8
 8008f2e:	b901      	cbnz	r1, 8008f32 <__ascii_mbtowc+0x6>
 8008f30:	a901      	add	r1, sp, #4
 8008f32:	b142      	cbz	r2, 8008f46 <__ascii_mbtowc+0x1a>
 8008f34:	b14b      	cbz	r3, 8008f4a <__ascii_mbtowc+0x1e>
 8008f36:	7813      	ldrb	r3, [r2, #0]
 8008f38:	600b      	str	r3, [r1, #0]
 8008f3a:	7812      	ldrb	r2, [r2, #0]
 8008f3c:	1e10      	subs	r0, r2, #0
 8008f3e:	bf18      	it	ne
 8008f40:	2001      	movne	r0, #1
 8008f42:	b002      	add	sp, #8
 8008f44:	4770      	bx	lr
 8008f46:	4610      	mov	r0, r2
 8008f48:	e7fb      	b.n	8008f42 <__ascii_mbtowc+0x16>
 8008f4a:	f06f 0001 	mvn.w	r0, #1
 8008f4e:	e7f8      	b.n	8008f42 <__ascii_mbtowc+0x16>

08008f50 <fiprintf>:
 8008f50:	b40e      	push	{r1, r2, r3}
 8008f52:	b503      	push	{r0, r1, lr}
 8008f54:	4601      	mov	r1, r0
 8008f56:	ab03      	add	r3, sp, #12
 8008f58:	4805      	ldr	r0, [pc, #20]	@ (8008f70 <fiprintf+0x20>)
 8008f5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f5e:	6800      	ldr	r0, [r0, #0]
 8008f60:	9301      	str	r3, [sp, #4]
 8008f62:	f7fe ffab 	bl	8007ebc <_vfiprintf_r>
 8008f66:	b002      	add	sp, #8
 8008f68:	f85d eb04 	ldr.w	lr, [sp], #4
 8008f6c:	b003      	add	sp, #12
 8008f6e:	4770      	bx	lr
 8008f70:	20000024 	.word	0x20000024

08008f74 <__ascii_wctomb>:
 8008f74:	4603      	mov	r3, r0
 8008f76:	4608      	mov	r0, r1
 8008f78:	b141      	cbz	r1, 8008f8c <__ascii_wctomb+0x18>
 8008f7a:	2aff      	cmp	r2, #255	@ 0xff
 8008f7c:	d904      	bls.n	8008f88 <__ascii_wctomb+0x14>
 8008f7e:	228a      	movs	r2, #138	@ 0x8a
 8008f80:	601a      	str	r2, [r3, #0]
 8008f82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008f86:	4770      	bx	lr
 8008f88:	700a      	strb	r2, [r1, #0]
 8008f8a:	2001      	movs	r0, #1
 8008f8c:	4770      	bx	lr

08008f8e <abort>:
 8008f8e:	b508      	push	{r3, lr}
 8008f90:	2006      	movs	r0, #6
 8008f92:	f000 f82b 	bl	8008fec <raise>
 8008f96:	2001      	movs	r0, #1
 8008f98:	f7f9 f81c 	bl	8001fd4 <_exit>

08008f9c <_raise_r>:
 8008f9c:	291f      	cmp	r1, #31
 8008f9e:	b538      	push	{r3, r4, r5, lr}
 8008fa0:	4605      	mov	r5, r0
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	d904      	bls.n	8008fb0 <_raise_r+0x14>
 8008fa6:	2316      	movs	r3, #22
 8008fa8:	6003      	str	r3, [r0, #0]
 8008faa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fae:	bd38      	pop	{r3, r4, r5, pc}
 8008fb0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008fb2:	b112      	cbz	r2, 8008fba <_raise_r+0x1e>
 8008fb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008fb8:	b94b      	cbnz	r3, 8008fce <_raise_r+0x32>
 8008fba:	4628      	mov	r0, r5
 8008fbc:	f000 f830 	bl	8009020 <_getpid_r>
 8008fc0:	4622      	mov	r2, r4
 8008fc2:	4601      	mov	r1, r0
 8008fc4:	4628      	mov	r0, r5
 8008fc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008fca:	f000 b817 	b.w	8008ffc <_kill_r>
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d00a      	beq.n	8008fe8 <_raise_r+0x4c>
 8008fd2:	1c59      	adds	r1, r3, #1
 8008fd4:	d103      	bne.n	8008fde <_raise_r+0x42>
 8008fd6:	2316      	movs	r3, #22
 8008fd8:	6003      	str	r3, [r0, #0]
 8008fda:	2001      	movs	r0, #1
 8008fdc:	e7e7      	b.n	8008fae <_raise_r+0x12>
 8008fde:	2100      	movs	r1, #0
 8008fe0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008fe4:	4620      	mov	r0, r4
 8008fe6:	4798      	blx	r3
 8008fe8:	2000      	movs	r0, #0
 8008fea:	e7e0      	b.n	8008fae <_raise_r+0x12>

08008fec <raise>:
 8008fec:	4b02      	ldr	r3, [pc, #8]	@ (8008ff8 <raise+0xc>)
 8008fee:	4601      	mov	r1, r0
 8008ff0:	6818      	ldr	r0, [r3, #0]
 8008ff2:	f7ff bfd3 	b.w	8008f9c <_raise_r>
 8008ff6:	bf00      	nop
 8008ff8:	20000024 	.word	0x20000024

08008ffc <_kill_r>:
 8008ffc:	b538      	push	{r3, r4, r5, lr}
 8008ffe:	4d07      	ldr	r5, [pc, #28]	@ (800901c <_kill_r+0x20>)
 8009000:	2300      	movs	r3, #0
 8009002:	4604      	mov	r4, r0
 8009004:	4608      	mov	r0, r1
 8009006:	4611      	mov	r1, r2
 8009008:	602b      	str	r3, [r5, #0]
 800900a:	f7f8 ffd3 	bl	8001fb4 <_kill>
 800900e:	1c43      	adds	r3, r0, #1
 8009010:	d102      	bne.n	8009018 <_kill_r+0x1c>
 8009012:	682b      	ldr	r3, [r5, #0]
 8009014:	b103      	cbz	r3, 8009018 <_kill_r+0x1c>
 8009016:	6023      	str	r3, [r4, #0]
 8009018:	bd38      	pop	{r3, r4, r5, pc}
 800901a:	bf00      	nop
 800901c:	200014b8 	.word	0x200014b8

08009020 <_getpid_r>:
 8009020:	f7f8 bfc0 	b.w	8001fa4 <_getpid>

08009024 <sqrtf>:
 8009024:	b508      	push	{r3, lr}
 8009026:	ed2d 8b02 	vpush	{d8}
 800902a:	eeb0 8a40 	vmov.f32	s16, s0
 800902e:	f000 f817 	bl	8009060 <__ieee754_sqrtf>
 8009032:	eeb4 8a48 	vcmp.f32	s16, s16
 8009036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800903a:	d60c      	bvs.n	8009056 <sqrtf+0x32>
 800903c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800905c <sqrtf+0x38>
 8009040:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009048:	d505      	bpl.n	8009056 <sqrtf+0x32>
 800904a:	f7fe f891 	bl	8007170 <__errno>
 800904e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009052:	2321      	movs	r3, #33	@ 0x21
 8009054:	6003      	str	r3, [r0, #0]
 8009056:	ecbd 8b02 	vpop	{d8}
 800905a:	bd08      	pop	{r3, pc}
 800905c:	00000000 	.word	0x00000000

08009060 <__ieee754_sqrtf>:
 8009060:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009064:	4770      	bx	lr
	...

08009068 <_init>:
 8009068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800906a:	bf00      	nop
 800906c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800906e:	bc08      	pop	{r3}
 8009070:	469e      	mov	lr, r3
 8009072:	4770      	bx	lr

08009074 <_fini>:
 8009074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009076:	bf00      	nop
 8009078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800907a:	bc08      	pop	{r3}
 800907c:	469e      	mov	lr, r3
 800907e:	4770      	bx	lr
