Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: smpte_292.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "smpte_292.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "smpte_292"
Output Format                      : NGC
Target Device                      : xc4vfx20-11-ff672

---- Source Options
Top Module Name                    : smpte_292
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : smpte_292.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "X:/xw/8612/Xilinx_test/hdsdgen_x9/scramtx20.vhd" in Library work.
Architecture archscram of Entity scram20 is up to date.
Compiling vhdl file "X:/xw/8612/Xilinx_test/hdsdgen_x9/altddio_in.vhd" in Library work.
Architecture behavioral of Entity altddio_in is up to date.
Compiling vhdl file "X:/xw/8612/Xilinx_test/hdsdgen_x9/altddio_out.vhd" in Library work.
Architecture behavioral of Entity altddio_out is up to date.
Compiling vhdl file "X:/xw/8612/Xilinx_test/hdsdgen_x9/scramtx20_top.vhd" in Library work.
Architecture behavior of Entity scram20_top is up to date.
Architecture syn of Entity altera_ddr_input22 is up to date.
Architecture syn of Entity altera_ddr_output11 is up to date.
Compiling vhdl file "X:/xw/8612/Xilinx_test/hdsdgen_x9/smpte_292.vhd" in Library work.
Architecture structure of Entity smpte_292 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <smpte_292> (Architecture <structure>).
Entity <smpte_292> analyzed. Unit <smpte_292> generated.

Analyzing Entity <scram20_top> (Architecture <behavior>).
Entity <scram20_top> analyzed. Unit <scram20_top> generated.

Analyzing Entity <altera_ddr_input22> (Architecture <syn>).
Entity <altera_ddr_input22> analyzed. Unit <altera_ddr_input22> generated.

Analyzing Entity <altddio_in> (Architecture <behavioral>).
Entity <altddio_in> analyzed. Unit <altddio_in> generated.

Analyzing Entity <scram20> (Architecture <archscram>).
Entity <scram20> analyzed. Unit <scram20> generated.

Analyzing Entity <altera_ddr_output11> (Architecture <syn>).
Entity <altera_ddr_output11> analyzed. Unit <altera_ddr_output11> generated.

Analyzing Entity <altddio_out> (Architecture <behavioral>).
Entity <altddio_out> analyzed. Unit <altddio_out> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <altddio_out>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x9/altddio_out.vhd".
    Found 11-bit 4-to-1 multiplexer for signal <dataout>.
    Found 11-bit register for signal <data_temph>.
    Found 11-bit register for signal <data_templ>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <altddio_out> synthesized.


Synthesizing Unit <altddio_in>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x9/altddio_in.vhd".
    Found 22-bit register for signal <dataout_h>.
    Found 22-bit register for signal <dataout_l>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <altddio_in> synthesized.


Synthesizing Unit <altera_ddr_output11>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x9/scramtx20_top.vhd".
Unit <altera_ddr_output11> synthesized.


Synthesizing Unit <scram20>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x9/scramtx20.vhd".
    Found 1-bit xor2 for signal <$n0001> created at line 277.
    Found 1-bit xor2 for signal <$n0002> created at line 279.
    Found 1-bit xor2 for signal <$n0003> created at line 281.
    Found 1-bit xor2 for signal <$n0004> created at line 283.
    Found 1-bit xor2 for signal <$n0005> created at line 217.
    Found 1-bit xor6 for signal <$n0006> created at line 191.
    Found 1-bit xor5 for signal <$n0007> created at line 194.
    Found 1-bit xor5 for signal <$n0009> created at line 196.
    Found 1-bit xor5 for signal <$n0010> created at line 198.
    Found 1-bit xor5 for signal <$n0011> created at line 200.
    Found 1-bit xor4 for signal <$n0012> created at line 202.
    Found 1-bit xor3 for signal <$n0013> created at line 204.
    Found 1-bit xor3 for signal <$n0014> created at line 205.
    Found 1-bit xor4 for signal <$n0016> created at line 206.
    Found 1-bit xor2 for signal <$n0017> created at line 285.
    Found 1-bit xor2 for signal <$n0018> created at line 287.
    Found 1-bit xor2 for signal <$n0019> created at line 289.
    Found 1-bit xor2 for signal <$n0020> created at line 291.
    Found 1-bit xor2 for signal <$n0021> created at line 293.
    Found 1-bit xor2 for signal <$n0022> created at line 294.
    Found 1-bit xor2 for signal <$n0023> created at line 295.
    Found 1-bit xor2 for signal <$n0024> created at line 296.
    Found 1-bit xor4 for signal <$n0025> created at line 207.
    Found 1-bit xor2 for signal <$n0026> created at line 297.
    Found 1-bit xor3 for signal <$n0027> created at line 208.
    Found 1-bit xor2 for signal <$n0028> created at line 298.
    Found 1-bit xor3 for signal <$n0029> created at line 209.
    Found 1-bit xor3 for signal <$n0030> created at line 210.
    Found 1-bit xor2 for signal <$n0031> created at line 211.
    Found 1-bit xor3 for signal <$n0032> created at line 212.
    Found 1-bit xor2 for signal <$n0033> created at line 213.
    Found 1-bit xor2 for signal <$n0034> created at line 214.
    Found 1-bit xor2 for signal <$n0035> created at line 215.
    Found 1-bit xor2 for signal <$n0037> created at line 216.
    Found 1-bit xor2 for signal <$n0038> created at line 299.
    Found 1-bit xor2 for signal <$n0039> created at line 262.
    Found 1-bit xor2 for signal <$n0040> created at line 265.
    Found 1-bit xor2 for signal <$n0041> created at line 268.
    Found 1-bit xor2 for signal <$n0042> created at line 271.
    Found 1-bit xor16 for signal <$n0043> created at line 274.
    Found 1-bit xor2 for signal <$n0052> created at line 217.
    Found 1-bit xor2 for signal <$n0053> created at line 191.
    Found 1-bit xor2 for signal <$n0055> created at line 191.
    Found 1-bit xor2 for signal <$n0056> created at line 194.
    Found 1-bit xor2 for signal <$n0057> created at line 194.
    Found 1-bit xor2 for signal <$n0058> created at line 194.
    Found 1-bit xor2 for signal <$n0059> created at line 196.
    Found 1-bit xor2 for signal <$n0060> created at line 196.
    Found 1-bit xor2 for signal <$n0061> created at line 198.
    Found 1-bit xor2 for signal <$n0062> created at line 200.
    Found 1-bit xor2 for signal <$n0063> created at line 200.
    Found 1-bit xor2 for signal <$n0066> created at line 204.
    Found 1-bit xor2 for signal <$n0067> created at line 205.
    Found 1-bit xor2 for signal <$n0069> created at line 206.
    Found 1-bit xor2 for signal <$n0070> created at line 206.
    Found 1-bit xor2 for signal <$n0072> created at line 207.
    Found 20-bit register for signal <A>.
    Found 1-bit register for signal <bypassl>.
    Found 20-bit register for signal <dout>.
    Found 20-bit register for signal <N>.
    Found 20-bit register for signal <N2>.
    Found 20-bit register for signal <S>.
    Found 1-bit register for signal <trs_filtl_lower10>.
    Found 1-bit register for signal <trs_filtl_upper10>.
    Found 1-bit register for signal <trs_lower10>.
    Found 1-bit register for signal <trs_upper10>.
    Summary:
	inferred 105 D-type flip-flop(s).
	inferred  15 Xor(s).
Unit <scram20> synthesized.


Synthesizing Unit <altera_ddr_input22>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x9/scramtx20_top.vhd".
Unit <altera_ddr_input22> synthesized.


Synthesizing Unit <scram20_top>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x9/scramtx20_top.vhd".
WARNING:Xst:646 - Signal <data_temp_fall<10:19>> is assigned but never used.
WARNING:Xst:646 - Signal <data_temp_fall<21>> is assigned but never used.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <trs_filt_lower10_int4> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
    Found 1-bit register for signal <bypass_int>.
    Found 1-bit register for signal <decode_normal>.
    Found 1-bit register for signal <reset_sync>.
    Found 1-bit register for signal <ten_twenty_sync>.
    Found 1-bit register for signal <trs_filt_lower10_int1>.
    Found 1-bit register for signal <trs_filt_lower10_int2>.
    Found 1-bit register for signal <trs_filt_lower10_int3>.
    Found 1-bit register for signal <trs_filt_lower10_int4>.
    Found 1-bit register for signal <trs_filt_upper10_int1>.
    Found 1-bit register for signal <trs_filt_upper10_int2>.
    Found 1-bit register for signal <trs_filt_upper10_int3>.
    Found 1-bit register for signal <trs_filt_upper10_int4>.
    Found 20-bit register for signal <txd_in_int1>.
    Found 20-bit register for signal <txd_in_int2>.
    Found 20-bit register for signal <txd_in_int3>.
    Found 20-bit register for signal <txd_in_int4>.
    Summary:
	inferred  92 D-type flip-flop(s).
Unit <scram20_top> synthesized.


Synthesizing Unit <smpte_292>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x9/smpte_292.vhd".
Unit <smpte_292> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 87
 1-bit register                    : 77
 11-bit register                   : 2
 20-bit register                   : 6
 22-bit register                   : 2
# Multiplexers                     : 1
 11-bit 4-to-1 multiplexer         : 1
# Xors                             : 56
 1-bit xor16                       : 1
 1-bit xor2                        : 41
 1-bit xor3                        : 6
 1-bit xor4                        : 3
 1-bit xor5                        : 4
 1-bit xor6                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <dataout_l_0> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_2> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_3> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_4> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_5> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_6> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_7> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_8> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_9> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_10> is unconnected in block <altddio_in_component>.
WARNING:Xst:1291 - FF/Latch <dataout_l_11> is unconnected in block <altddio_in_component>.
WARNING:Xst:1989 - Unit <scram20>: instances <Mxor__n0057>, <Mxor__n0005> of unit <LPM_XOR2_1> are equivalent, second instance is removed
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_0> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_2> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_3> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_4> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_5> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_6> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_7> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_8> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_9> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_10> is unconnected in block <scram20_top>.
WARNING:Xst:1291 - FF/Latch <altera_ddr_input_inst_altddio_in_component_dataout_l_11> is unconnected in block <scram20_top>.

Optimizing unit <smpte_292> ...

Optimizing unit <scram20_top> ...

Optimizing unit <scram20> ...

Optimizing unit <altddio_out> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block smpte_292, actual ratio is 1.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : smpte_292.ngr
Top Level Output File Name         : smpte_292
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 38

Macro Statistics :
# Registers                        : 87
#      1-bit register              : 77
#      11-bit register             : 2
#      20-bit register             : 6
#      22-bit register             : 2
# Multiplexers                     : 1
#      11-bit 4-to-1 multiplexer   : 1
# Xors                             : 15
#      1-bit xor16                 : 1
#      1-bit xor3                  : 6
#      1-bit xor4                  : 3
#      1-bit xor5                  : 4
#      1-bit xor6                  : 1

Cell Usage :
# BELS                             : 200
#      LUT2                        : 12
#      LUT2_D                      : 4
#      LUT2_L                      : 6
#      LUT3                        : 43
#      LUT3_D                      : 1
#      LUT3_L                      : 31
#      LUT4                        : 64
#      LUT4_D                      : 12
#      LUT4_L                      : 27
# FlipFlops/Latches                : 252
#      FD                          : 36
#      FD_1                        : 22
#      FDC                         : 193
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 26
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                     167  out of   8544     1%  
 Number of Slice Flip Flops:           252  out of  17088     1%  
 Number of 4 input LUTs:               200  out of  17088     1%  
 Number of bonded IOBs:                 38  out of    360    10%  
 Number of GCLKs:                        1  out of     32     3%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
txclk                              | BUFGP                  | 252   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 3.843ns (Maximum Frequency: 260.213MHz)
   Minimum input arrival time before clock: 1.910ns
   Maximum output required time after clock: 4.973ns
   Maximum combinational path delay: 5.962ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'txclk'
  Clock period: 3.843ns (frequency: 260.213MHz)
  Total number of paths / destination ports: 1198 / 216
-------------------------------------------------------------------------
Delay:               3.843ns (Levels of Logic = 4)
  Source:            scram20_top_inst_scram20_inst_A_5 (FF)
  Destination:       scram20_top_inst_scram20_inst_S_0 (FF)
  Source Clock:      txclk rising
  Destination Clock: txclk rising

  Data Path: scram20_top_inst_scram20_inst_A_5 to scram20_top_inst_scram20_inst_S_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.307   0.719  scram20_top_inst_scram20_inst_A_5 (scram20_top_inst_scram20_inst_A_5)
     LUT4:I0->O            2   0.166   0.632  scram20_top_inst_scram20_inst__n00459 (CHOICE2811)
     LUT2:I1->O            4   0.166   0.488  scram20_top_inst_scram20_inst__n004510 (scram20_top_inst_scram20_inst_trs_all_1s_lower10)
     LUT4:I3->O            6   0.166   0.700  scram20_top_inst_scram20_inst_Mxor__n0052_Result1 (scram20_top_inst_scram20_inst__n0186<0>)
     LUT2_L:I0->LO         1   0.166   0.000  scram20_top_inst_scram20_inst_Mxor__n0057_Result1 (scram20_top_inst_scram20_inst__n0166<2>)
     FDC:D                     0.333          scram20_top_inst_scram20_inst_S_0
    ----------------------------------------
    Total                      3.843ns (1.304ns logic, 2.539ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'txclk'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              1.910ns (Levels of Logic = 1)
  Source:            txdata_in<2> (PAD)
  Destination:       scram20_top_inst_altera_ddr_input_inst_altddio_in_component_dataout_l_19 (FF)
  Destination Clock: txclk falling

  Data Path: txdata_in<2> to scram20_top_inst_altera_ddr_input_inst_altddio_in_component_dataout_l_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.097   0.480  txdata_in_2_IBUF (txdata_in_2_IBUF)
     FD_1:D                    0.333          scram20_top_inst_altera_ddr_input_inst_altddio_in_component_dataout_l_19
    ----------------------------------------
    Total                      1.910ns (1.430ns logic, 0.480ns route)
                                       (74.9% logic, 25.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'txclk'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              4.973ns (Levels of Logic = 2)
  Source:            scram20_top_inst_altera_ddr_output_inst_altddio_out_component_data_temph_0 (FF)
  Destination:       trs_det (PAD)
  Source Clock:      txclk rising

  Data Path: scram20_top_inst_altera_ddr_output_inst_altddio_out_component_data_temph_0 to trs_det
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.307   0.661  scram20_top_inst_altera_ddr_output_inst_altddio_out_component_data_temph_0 (scram20_top_inst_altera_ddr_output_inst_altddio_out_component_data_temph_0)
     LUT4:I0->O            1   0.166   0.464  scram20_top_inst_altera_ddr_output_inst_altddio_out_component_dataout<0>1 (trs_det_OBUF)
     OBUF:I->O                 3.375          trs_det_OBUF (trs_det)
    ----------------------------------------
    Total                      4.973ns (3.848ns logic, 1.125ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Delay:               5.962ns (Levels of Logic = 3)
  Source:            txclk (PAD)
  Destination:       trs_det (PAD)

  Data Path: txclk to trs_det
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          263   0.000   1.957  txclk_BUFGP (txclk_BUFGP)
     LUT4:I2->O            1   0.166   0.464  scram20_top_inst_altera_ddr_output_inst_altddio_out_component_dataout<1>1 (txdata_out_9_OBUF)
     OBUF:I->O                 3.375          txdata_out_9_OBUF (txdata_out<9>)
    ----------------------------------------
    Total                      5.962ns (3.541ns logic, 2.421ns route)
                                       (59.4% logic, 40.6% route)

=========================================================================
CPU : 27.81 / 28.31 s | Elapsed : 28.00 / 28.00 s
 
--> 

Total memory usage is 181540 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   25 (   0 filtered)
Number of infos    :    1 (   0 filtered)

