0.6
2018.2
Jun 14 2018
20:41:02
C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sim_1/imports/16_bit/TAYLOR_exp_top_tb.sv,1587568331,systemVerilog,,,,TAYLOR_exp_top_tb,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/TAYLOR_exp_top.sv,1587569326,systemVerilog,,C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_addsub.sv,,TAYLOR_exp_top,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_addsub.sv,1587464449,systemVerilog,,C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_mul.sv,,lampFPU_TAY_addsub,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_mul.sv,1587464480,systemVerilog,,C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_top.sv,,lampFPU_TAY_mul,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_pkg.sv,1587569789,systemVerilog,C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sim_1/imports/16_bit/TAYLOR_exp_top_tb.sv;C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/TAYLOR_exp_top.sv;C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_addsub.sv;C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_mul.sv;C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_top.sv,C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/TAYLOR_exp_top.sv,,lampFPU_TAY_pkg,,,,,,,,
C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_top.sv,1587464342,systemVerilog,,C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sim_1/imports/16_bit/TAYLOR_exp_top_tb.sv,,lampFPU_TAY_top,,,,,,,,
