0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.sim/sim_1/behav/xsim/glbl.v,1675314182,verilog,,,,glbl,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sim_1/new/ins_mem_tb.v,1675334531,verilog,,,,ins_mem_tb,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/ALU.v,1675330670,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/ALU_control_gen.v,,ALU,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/ALU_control_gen.v,1675314182,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/Adder_4.v,,ALU_control_gen,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/Adder_4.v,1675314182,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RISCV_top.v,,Adder_4,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RICV_tb.v,1675336475,verilog,,,,RICV_tb,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RISCV_top.v,1675337038,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/control_unit.v,,RISCV_top,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/control_unit.v,1675443235,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/data_mem.v,,control_unit,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/data_mem.v,1675457039,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/immediate_data_gen.v,,data_mem,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/immediate_data_gen.v,1675314182,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/instruction_mem.v,,immediate_data_gen,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/instruction_mem.v,1675456350,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/mux_2.v,,instruction_mem,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/mux_2.v,1675339400,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/mux_4.v,,mux_2,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/mux_4.v,1675314399,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/pc_update.v,,mux_4,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/pc_update.v,1675326416,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/program_counter.v,,pc_update,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/program_counter.v,1675337146,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/register_memory.v,,program_counter,,,,,,,,
C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/register_memory.v,1675339564,verilog,,C:/Users/Chathuni/Documents/GitHub/RISCV-implementation/RISCV.srcs/sources_1/new/RICV_tb.v,,register_memory,,,,,,,,
