

================================================================
== Vitis HLS Report for 'DigitRec_Pipeline_VITIS_LOOP_72_2'
================================================================
* Date:           Sun Jun 16 06:02:43 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        digitrec_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.732 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       12|       12|  60.000 ns|  60.000 ns|   12|   12|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_2  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     105|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|       51|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       51|     159|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_90_p2           |         +|   0|  0|  12|           4|           1|
    |icmp_ln72_fu_84_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln74_fu_112_p2    |      icmp|   0|  0|  39|          32|          32|
    |max_label_1_fu_121_p3  |    select|   0|  0|   8|           1|           8|
    |max_vote_fu_129_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 105|          43|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_42                  |   9|          2|    4|          8|
    |max_label_fu_34          |   9|          2|    8|         16|
    |max_vote_1_fu_38         |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_reg_173              |   4|   0|    4|          0|
    |i_fu_42                  |   4|   0|    4|          0|
    |max_label_fu_34          |   8|   0|    8|          0|
    |max_vote_1_fu_38         |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  51|   0|   51|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  DigitRec_Pipeline_VITIS_LOOP_72_2|  return value|
|votes_address0        |  out|    4|   ap_memory|                              votes|         array|
|votes_ce0             |  out|    1|   ap_memory|                              votes|         array|
|votes_q0              |   in|   32|   ap_memory|                              votes|         array|
|max_label_out         |  out|    8|      ap_vld|                      max_label_out|       pointer|
|max_label_out_ap_vld  |  out|    1|      ap_vld|                      max_label_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

