

================================================================
== Vivado HLS Report for 'AxiBurst'
================================================================
* Date:           Tue Nov  3 20:23:31 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        AxiBurst
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max    |    min   |    max    | min |    max    |   Type  |
    +---------+-----------+----------+-----------+-----+-----------+---------+
    |       67|  251658277| 0.670 us | 2.517 sec |   67|  251658277|   none  |
    +---------+-----------+----------+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_CheckPartition_fu_163  |CheckPartition  |       13|       13| 0.130 us | 0.130 us |   13|   13| function |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+-----------+----------+-----------+-----------+--------------+----------+
        |                     |   Latency (cycles)  | Iteration|  Initiation Interval  |     Trip     |          |
        |      Loop Name      |   min   |    max    |  Latency |  achieved |   target  |     Count    | Pipelined|
        +---------------------+---------+-----------+----------+-----------+-----------+--------------+----------+
        |- memcpy.buff.array  |       26|         26|         3|          1|          1|            25|    yes   |
        |- Loop 2             |       30|  251658240|        16|         15|          1| 1 ~ 16777215 |    yes   |
        +---------------------+---------+-----------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     72|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|    1447|   4340|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    254|    -|
|Register         |        -|      -|     166|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|    1613|   4666|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       1|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+------+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------+-------------------------+---------+-------+-----+------+-----+
    |AxiBurst_output_r_m_axi_U  |AxiBurst_output_r_m_axi  |        2|      0|  512|   580|    0|
    |AxiBurst_sqrt_s_axi_U      |AxiBurst_sqrt_s_axi      |        0|      0|  106|   168|    0|
    |grp_CheckPartition_fu_163  |CheckPartition           |        0|      0|  829|  3592|    0|
    +---------------------------+-------------------------+---------+-------+-----+------+-----+
    |Total                      |                         |        2|      0| 1447|  4340|    0|
    +---------------------------+-------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |buff_U  |AxiBurst_buff  |        2|  0|   0|    0|   100|   32|     1|         3200|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |               |        2|  0|   0|    0|   100|   32|     1|         3200|
    +--------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_fu_196_p2                 |     +    |      0|  0|  15|           5|           1|
    |i_fu_215_p2                        |     +    |      0|  0|  32|          25|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_800                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln20_fu_190_p2                |   icmp   |      0|  0|  11|           5|           4|
    |ap_predicate_tran28to29_state27    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  72|          43|          15|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  125|         27|    1|         27|
    |ap_enable_reg_pp0_iter1            |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1            |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln20_phi_fu_130_p4  |    9|          2|    5|         10|
    |ap_phi_mux_solution_phi_fu_142_p4  |    9|          2|   25|         50|
    |buff_address0                      |   15|          3|    7|         21|
    |buff_ce0                           |   15|          3|    1|          3|
    |buff_ce1                           |    9|          2|    1|          2|
    |output_r_blk_n_AR                  |    9|          2|    1|          2|
    |output_r_blk_n_R                   |    9|          2|    1|          2|
    |p_0_reg_150                        |    9|          2|    3|          6|
    |phi_ln20_reg_126                   |    9|          2|    5|         10|
    |solution_reg_138                   |    9|          2|   25|         50|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  254|         55|   78|        189|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln20_reg_244                        |   5|   0|    5|          0|
    |ap_CS_fsm                               |  26|   0|   26|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |array1_reg_229                          |  30|   0|   30|          0|
    |grp_CheckPartition_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_262                               |  25|   0|   25|          0|
    |icmp_ln20_reg_240                       |   1|   0|    1|          0|
    |icmp_ln20_reg_240_pp0_iter1_reg         |   1|   0|    1|          0|
    |output_addr_read_reg_249                |  32|   0|   32|          0|
    |p_0_reg_150                             |   3|   0|    4|          1|
    |phi_ln20_reg_126                        |   5|   0|    5|          0|
    |phi_ln20_reg_126_pp0_iter1_reg          |   5|   0|    5|          0|
    |solution_reg_138                        |  25|   0|   25|          0|
    |tmp_1_reg_258                           |   1|   0|    1|          0|
    |tmp_23_reg_254                          |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 166|   0|  167|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_sqrt_AWVALID       |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_AWREADY       | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_AWADDR        |  in |    5|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_WVALID        |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_WREADY        | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_WDATA         |  in |   32|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_WSTRB         |  in |    4|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_ARVALID       |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_ARREADY       | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_ARADDR        |  in |    5|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_RVALID        | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_RREADY        |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_RDATA         | out |   32|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_RRESP         | out |    2|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_BVALID        | out |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_BREADY        |  in |    1|    s_axi   |     sqrt     |    scalar    |
|s_axi_sqrt_BRESP         | out |    2|    s_axi   |     sqrt     |    scalar    |
|ap_clk                   |  in |    1| ap_ctrl_hs |   AxiBurst   | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |   AxiBurst   | return value |
|interrupt                | out |    1| ap_ctrl_hs |   AxiBurst   | return value |
|m_axi_output_r_AWVALID   | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWREADY   |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWADDR    | out |   32|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWID      | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWLEN     | out |    8|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWSIZE    | out |    3|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWBURST   | out |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWLOCK    | out |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWCACHE   | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWPROT    | out |    3|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWQOS     | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWREGION  | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_AWUSER    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WVALID    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WREADY    |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WDATA     | out |   32|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WSTRB     | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WLAST     | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WID       | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_WUSER     | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARVALID   | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARREADY   |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARADDR    | out |   32|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARID      | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARLEN     | out |    8|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARSIZE    | out |    3|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARBURST   | out |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARLOCK    | out |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARCACHE   | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARPROT    | out |    3|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARQOS     | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARREGION  | out |    4|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_ARUSER    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RVALID    |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RREADY    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RDATA     |  in |   32|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RLAST     |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RID       |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RUSER     |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_RRESP     |  in |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BVALID    |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BREADY    | out |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BRESP     |  in |    2|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BID       |  in |    1|    m_axi   |   output_r   |    pointer   |
|m_axi_output_r_BUSER     |  in |    1|    m_axi   |   output_r   |    pointer   |
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 15, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 15, D = 16, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 13 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%array_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %array_r)"   --->   Operation 30 'read' 'array_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%array1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %array_read, i32 2, i32 31)"   --->   Operation 31 'partselect' 'array1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%buff = alloca [100 x i32], align 16" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:16]   --->   Operation 32 'alloca' 'buff' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = zext i30 %array1 to i64"   --->   Operation 33 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32* %output_r, i64 %empty"   --->   Operation 34 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [7/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 25)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 35 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 36 [6/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 25)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 36 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 37 [5/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 25)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 37 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 38 [4/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 25)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 38 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 39 [3/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 25)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 39 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 40 [2/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 25)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 40 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r), !map !14"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !20"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @AxiBurst_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:9]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 50, [7 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:13]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %array_r, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:14]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/7] (8.75ns)   --->   "%output_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %output_addr, i32 25)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 47 'readreq' 'output_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 48 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 1.78>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%phi_ln20 = phi i5 [ 0, %0 ], [ %add_ln20, %burstread.region ]" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 49 'phi' 'phi_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln20 = icmp eq i5 %phi_ln20, -7" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 50 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (1.78ns)   --->   "%add_ln20 = add i5 %phi_ln20, 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 52 'add' 'add_ln20' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader.preheader, label %burstread.region" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 54 [1/1] (8.75ns)   --->   "%output_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %output_addr)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 54 'read' 'output_addr_read' <Predicate = (!icmp_ln20)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 55 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 56 'specpipeline' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_buff_OC_ar) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 57 'specloopname' 'empty_79' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %phi_ln20 to i64" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 58 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr [100 x i32]* %buff, i64 0, i64 %zext_ln20" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 59 'getelementptr' 'buff_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (3.25ns)   --->   "store i32 %output_addr_read, i32* %buff_addr, align 4" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 60 'store' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 61 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:20]   --->   Operation 62 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.76>
ST_12 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31]   --->   Operation 63 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%solution = phi i25 [ %i, %hls_label_1_end ], [ 1, %.preheader.preheader ]"   --->   Operation 64 'phi' 'solution' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %solution, i32 24)" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31]   --->   Operation 65 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16777215, i64 8388608) nounwind"   --->   Operation 66 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 67 [1/1] (1.76ns)   --->   "br i1 %tmp_23, label %.loopexit, label %hls_label_1_begin" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31]   --->   Operation 67 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 7.19>
ST_14 : Operation 68 [14/14] (7.19ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 68 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 8.27>
ST_15 : Operation 69 [13/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 69 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 8.27>
ST_16 : Operation 70 [12/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 70 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 8.27>
ST_17 : Operation 71 [11/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 71 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 15> <Delay = 8.27>
ST_18 : Operation 72 [10/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 72 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 8.27>
ST_19 : Operation 73 [9/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 73 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 17> <Delay = 8.27>
ST_20 : Operation 74 [8/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 74 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 8.27>
ST_21 : Operation 75 [7/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 75 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 19> <Delay = 8.27>
ST_22 : Operation 76 [6/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 76 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 8.27>
ST_23 : Operation 77 [5/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 77 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 21> <Delay = 8.27>
ST_24 : Operation 78 [4/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 78 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 8.27>
ST_25 : Operation 79 [3/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 79 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 23> <Delay = 8.27>
ST_26 : Operation 80 [2/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 80 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 8.27>
ST_27 : Operation 81 [1/14] (8.27ns)   --->   "%tmp_1 = call fastcc i1 @CheckPartition(i25 %solution, [100 x i32]* %buff) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 81 'call' 'tmp_1' <Predicate = (!tmp_23)> <Delay = 8.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 82 [1/1] (2.34ns)   --->   "%i = add i25 %solution, 1" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31]   --->   Operation 82 'add' 'i' <Predicate = (!tmp_23 & !tmp_1)> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 1.76>
ST_28 : Operation 83 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31]   --->   Operation 83 'specregionbegin' 'tmp' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_28 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:32]   --->   Operation 84 'specpipeline' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_28 : Operation 85 [1/1] (1.76ns)   --->   "br i1 %tmp_1, label %.loopexit, label %hls_label_1_end" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:33]   --->   Operation 85 'br' <Predicate = (!tmp_23)> <Delay = 1.76>
ST_28 : Operation 86 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp) nounwind" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:38]   --->   Operation 86 'specregionend' 'empty_81' <Predicate = (!tmp_23 & !tmp_1)> <Delay = 0.00>
ST_28 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:31]   --->   Operation 87 'br' <Predicate = (!tmp_23 & !tmp_1)> <Delay = 0.00>

State 29 <SV = 26> <Delay = 0.00>
ST_29 : Operation 88 [1/1] (0.00ns)   --->   "%p_0 = phi i4 [ -2, %.preheader ], [ -7, %hls_label_1_begin ]"   --->   Operation 88 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i4 %p_0 to i5" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:48]   --->   Operation 89 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %sext_ln48 to i32" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:48]   --->   Operation 90 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [1/1] (0.00ns)   --->   "ret i32 %zext_ln48" [C:/Users/16167/Downloads/axi4_burst/axi4_sqrt.cpp:48]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ array_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
array_read         (read             ) [ 000000000000000000000000000000]
array1             (partselect       ) [ 001000000000000000000000000000]
buff               (alloca           ) [ 001111111111111111111111111110]
empty              (zext             ) [ 000000000000000000000000000000]
output_addr        (getelementptr    ) [ 000111111111000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln13 (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln14 (specinterface    ) [ 000000000000000000000000000000]
output_addr_rd_req (readreq          ) [ 000000000000000000000000000000]
br_ln20            (br               ) [ 000000001111000000000000000000]
phi_ln20           (phi              ) [ 000000000111000000000000000000]
icmp_ln20          (icmp             ) [ 000000000111000000000000000000]
empty_78           (speclooptripcount) [ 000000000000000000000000000000]
add_ln20           (add              ) [ 000000001111000000000000000000]
br_ln20            (br               ) [ 000000000000000000000000000000]
output_addr_read   (read             ) [ 000000000101000000000000000000]
burstread_rbegin   (specregionbegin  ) [ 000000000000000000000000000000]
specpipeline_ln20  (specpipeline     ) [ 000000000000000000000000000000]
empty_79           (specloopname     ) [ 000000000000000000000000000000]
zext_ln20          (zext             ) [ 000000000000000000000000000000]
buff_addr          (getelementptr    ) [ 000000000000000000000000000000]
store_ln20         (store            ) [ 000000000000000000000000000000]
burstread_rend     (specregionend    ) [ 000000000000000000000000000000]
br_ln20            (br               ) [ 000000001111000000000000000000]
br_ln31            (br               ) [ 000000000000111111111111111110]
solution           (phi              ) [ 000000000000011111111111111100]
tmp_23             (bitselect        ) [ 000000000000011111111111111110]
empty_80           (speclooptripcount) [ 000000000000000000000000000000]
br_ln31            (br               ) [ 000000000000011111111111111111]
tmp_1              (call             ) [ 000000000000011111111111111110]
i                  (add              ) [ 000000000000110000000000000010]
tmp                (specregionbegin  ) [ 000000000000000000000000000000]
specpipeline_ln32  (specpipeline     ) [ 000000000000000000000000000000]
br_ln33            (br               ) [ 000000000000011111111111111111]
empty_81           (specregionend    ) [ 000000000000000000000000000000]
br_ln31            (br               ) [ 000000000000111111111111111110]
p_0                (phi              ) [ 000000000000000000000000000001]
sext_ln48          (sext             ) [ 000000000000000000000000000000]
zext_ln48          (zext             ) [ 000000000000000000000000000000]
ret_ln48           (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="array_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="AxiBurst_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buff_OC_ar"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CheckPartition"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="16"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="buff_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buff/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="array_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="array_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="output_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="output_addr_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="8"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_addr_read/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buff_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/11 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln20_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/11 "/>
</bind>
</comp>

<comp id="126" class="1005" name="phi_ln20_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="1"/>
<pin id="128" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln20 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="phi_ln20_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln20/9 "/>
</bind>
</comp>

<comp id="138" class="1005" name="solution_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="25" slack="1"/>
<pin id="140" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="solution (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="solution_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="25" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="solution/13 "/>
</bind>
</comp>

<comp id="150" class="1005" name="p_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="p_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="16"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="4" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/29 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_CheckPartition_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="25" slack="1"/>
<pin id="166" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="170" class="1004" name="array1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="30" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="3" slack="0"/>
<pin id="174" dir="0" index="3" bw="6" slack="0"/>
<pin id="175" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="array1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="30" slack="1"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="output_addr_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln20_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="5" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln20_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln20_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="2"/>
<pin id="204" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_23_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="25" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/13 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="25" slack="14"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/27 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sext_ln48_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/29 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln48_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/29 "/>
</bind>
</comp>

<comp id="229" class="1005" name="array1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="30" slack="1"/>
<pin id="231" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="array1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="output_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="240" class="1005" name="icmp_ln20_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="244" class="1005" name="add_ln20_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="249" class="1005" name="output_addr_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_addr_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_23_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="258" class="1005" name="tmp_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="25" slack="1"/>
<pin id="264" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="54" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="70" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="88" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="90" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="150" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="150" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="84" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="138" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="96" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="183" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="194"><net_src comp="130" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="130" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="126" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="212"><net_src comp="76" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="142" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="78" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="138" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="74" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="155" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="170" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="237"><net_src comp="183" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="243"><net_src comp="190" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="196" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="252"><net_src comp="109" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="257"><net_src comp="207" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="163" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="215" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="142" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: AxiBurst : output_r | {2 3 4 5 6 7 8 10 }
	Port: AxiBurst : array_r | {1 }
  - Chain level:
	State 1
	State 2
		output_addr : 1
		output_addr_rd_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln20 : 1
		add_ln20 : 1
		br_ln20 : 2
	State 10
	State 11
		buff_addr : 1
		store_ln20 : 2
		burstread_rend : 1
	State 12
	State 13
		tmp_23 : 1
		br_ln31 : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		empty_81 : 1
	State 29
		sext_ln48 : 1
		zext_ln48 : 2
		ret_ln48 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   |   grp_CheckPartition_fu_163  |   6.77  |   964   |   3630  |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln20_fu_196       |    0    |    0    |    15   |
|          |           i_fu_215           |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln20_fu_190       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|   read   |     array_read_read_fu_96    |    0    |    0    |    0    |
|          | output_addr_read_read_fu_109 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_102      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         array1_fu_170        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         empty_fu_180         |    0    |    0    |    0    |
|   zext   |       zext_ln20_fu_202       |    0    |    0    |    0    |
|          |       zext_ln48_fu_225       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_23_fu_207        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       sext_ln48_fu_221       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |   6.77  |   964   |   3688  |
|----------|------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|buff|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln20_reg_244    |    5   |
|     array1_reg_229     |   30   |
|        i_reg_262       |   25   |
|    icmp_ln20_reg_240   |    1   |
|output_addr_read_reg_249|   32   |
|   output_addr_reg_234  |   32   |
|       p_0_reg_150      |    4   |
|    phi_ln20_reg_126    |    5   |
|    solution_reg_138    |   25   |
|      tmp_1_reg_258     |    1   |
|     tmp_23_reg_254     |    1   |
+------------------------+--------+
|          Total         |   161  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_102 |  p1  |   2  |  32  |   64   ||    9    |
|  phi_ln20_reg_126  |  p0  |   2  |   5  |   10   ||    9    |
|  solution_reg_138  |  p0  |   2  |  25  |   50   ||    9    |
|     p_0_reg_150    |  p0  |   2  |   4  |    8   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   132  ||  7.076  ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   964  |  3688  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   27   |    -   |
|  Register |    -   |    -   |   161  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   13   |  1125  |  3715  |    0   |
+-----------+--------+--------+--------+--------+--------+
