var structstm32_1_1registers_1_1i2c_1_1I2CRegDef =
[
    [ "CCR", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CCR.html", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CCR" ],
    [ "CR1", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR1.html", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR1" ],
    [ "CR2", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR2.html", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1CR2" ],
    [ "OAR1", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR1.html", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR1" ],
    [ "OAR2", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR2.html", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1OAR2" ],
    [ "SR1", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR1.html", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR1" ],
    [ "SR2", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR2.html", "unionstm32_1_1registers_1_1i2c_1_1I2CRegDef_1_1SR2" ],
    [ "CCR", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#a206ec7e6f235a841aba3b587a2b58d79", null ],
    [ "CR1", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#a3162000a768c39748752b12b2cf94dd3", null ],
    [ "CR2", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#a076d272ea1bf1bdb8a8f85e9ba1f7e2c", null ],
    [ "DR", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#a1bbb02d7d398b233fa79a88aad2eeb76", null ],
    [ "OAR1", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#acb0f5564ac5fe58e6cc06326b71dade7", null ],
    [ "OAR2", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#a8da42263c9e5d15d762d88c7b83dfe4b", null ],
    [ "SR1", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#a4d794b017a997e37e33aab46b712a18a", null ],
    [ "SR2", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#af3b602e7dcd11ef4c21f4082ff0b7903", null ],
    [ "TRISE", "structstm32_1_1registers_1_1i2c_1_1I2CRegDef.html#a0e81176a582e1c6ecea9b5aa54e26f0d", null ]
];