$date
	Sat Feb 28 22:17:18 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var wire 1 # x3 $end
$upscope $end
$scope module tb $end
$var wire 1 $ x2 $end
$upscope $end
$scope module tb $end
$var wire 1 % x1 $end
$upscope $end
$scope module tb $end
$var wire 1 & f_ref $end
$upscope $end
$scope module tb $end
$var wire 1 ' f_dut $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
1&
1%
1$
1#
0"
0!
$end
#5
1!
#10
0!
#15
0"
0'
0&
0#
0$
0%
1!
#20
0!
#25
1%
1!
#30
0!
#35
0"
1&
1'
1$
0%
1!
#40
0!
#45
1%
1!
#50
0!
#55
0"
0&
0'
1#
0$
0%
1!
#60
0!
#65
0"
1'
1&
1%
1!
#70
0!
#75
0"
0'
0&
1$
0%
1!
#80
0!
#85
0"
1'
1&
1%
1!
#90
0!
#95
1!
#100
0!
#105
1!
#110
0!
#115
1!
#120
0!
#125
1!
#130
0!
#135
1!
#140
0!
#145
1!
#150
0!
#155
1!
#160
0!
#165
1!
#170
0!
#175
1!
#180
0!
#185
1!
#190
0!
#195
1!
#200
0!
#205
1!
#210
0!
#215
1!
#220
0!
#225
1!
#230
0!
#235
1!
#240
0!
#245
1!
#250
0!
#255
1!
#260
0!
#265
1!
#270
0!
#275
1!
#280
0!
#285
1!
#290
0"
0'
0&
0$
0%
0!
