// Seed: 1436767098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_18;
  parameter id_19 = (1);
  logic id_20;
  assign id_17 = id_12;
  assign id_17 = id_18;
endmodule
module module_1 #(
    parameter id_3 = 32'd33
) (
    output tri1  id_0,
    input  wor   id_1,
    input  uwire id_2 [1 : id_3],
    output tri   _id_3
);
  integer id_5;
  xor primCall (id_0, id_2, id_1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6, id_7;
endmodule
