/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [18:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  reg [5:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [9:0] celloutsig_0_47z;
  wire [6:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [9:0] celloutsig_0_5z;
  reg [11:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_16z[9] ? celloutsig_0_33z : celloutsig_0_28z;
  assign celloutsig_0_40z = celloutsig_0_30z ? celloutsig_0_25z[2] : celloutsig_0_23z;
  assign celloutsig_0_9z = celloutsig_0_7z[5] ? celloutsig_0_0z[8] : celloutsig_0_24z;
  assign celloutsig_0_34z = ~(celloutsig_0_20z & celloutsig_0_21z);
  assign celloutsig_0_22z = ~(celloutsig_0_16z[12] & celloutsig_0_9z);
  assign celloutsig_0_27z = ~(celloutsig_0_11z & celloutsig_0_12z);
  assign celloutsig_0_33z = ~celloutsig_0_21z;
  assign celloutsig_1_12z = ~celloutsig_1_1z;
  assign celloutsig_0_11z = ~celloutsig_0_7z[1];
  assign celloutsig_0_12z = ~in_data[43];
  assign celloutsig_0_2z = ~celloutsig_0_0z[0];
  assign celloutsig_0_46z = ~((celloutsig_0_22z | celloutsig_0_16z[5]) & (celloutsig_0_24z | celloutsig_0_39z));
  assign celloutsig_1_0z = ~((in_data[172] | in_data[187]) & (in_data[126] | in_data[159]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_1z) & (in_data[168] | celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_1z) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_0_23z = ~((celloutsig_0_2z | celloutsig_0_16z[10]) & (celloutsig_0_9z | celloutsig_0_5z[1]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z[1] | celloutsig_0_2z) & (celloutsig_0_2z | in_data[26]));
  assign celloutsig_0_28z = ~((celloutsig_0_27z | celloutsig_0_12z) & (celloutsig_0_9z | celloutsig_0_10z));
  assign celloutsig_0_31z = ~(celloutsig_0_10z ^ celloutsig_0_1z[0]);
  assign celloutsig_0_10z = ~(celloutsig_0_0z[2] ^ in_data[91]);
  assign celloutsig_0_30z = ~(celloutsig_0_17z[0] ^ celloutsig_0_10z);
  assign celloutsig_0_5z = celloutsig_0_0z[11:2] & in_data[87:78];
  assign celloutsig_0_50z = ! { celloutsig_0_16z[12:8], celloutsig_0_24z, celloutsig_0_45z, celloutsig_0_47z, celloutsig_0_21z, celloutsig_0_45z };
  assign celloutsig_1_2z = ! { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = celloutsig_0_3z & ~(celloutsig_0_0z[15]);
  assign celloutsig_1_19z = celloutsig_1_12z & ~(celloutsig_1_4z);
  assign celloutsig_0_24z = celloutsig_0_7z[3] & ~(celloutsig_0_3z);
  assign celloutsig_0_20z = celloutsig_0_13z[0] & ~(celloutsig_0_14z[10]);
  assign celloutsig_0_0z = in_data[25:8] * in_data[41:24];
  assign celloutsig_0_47z = { celloutsig_0_19z[17:9], celloutsig_0_27z } * { celloutsig_0_25z[1:0], celloutsig_0_46z, celloutsig_0_46z, celloutsig_0_25z };
  assign celloutsig_0_49z = { celloutsig_0_35z[4:1], celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_9z } * { celloutsig_0_14z[3:2], celloutsig_0_1z, celloutsig_0_40z, celloutsig_0_45z };
  assign celloutsig_0_1z = in_data[13:11] * celloutsig_0_0z[5:3];
  assign celloutsig_0_19z = { celloutsig_0_14z[1], celloutsig_0_0z } * { celloutsig_0_14z[2:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_45z = ^ celloutsig_0_15z[4:1];
  assign celloutsig_1_1z = ^ in_data[186:181];
  assign celloutsig_0_13z = { celloutsig_0_5z[7:2], celloutsig_0_9z } << { celloutsig_0_0z[12:7], celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_24z } << in_data[10:6];
  assign celloutsig_0_7z = celloutsig_0_5z[9:1] - in_data[81:73];
  assign celloutsig_0_14z = { celloutsig_0_5z[5:3], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } - in_data[24:12];
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_3z } - { celloutsig_0_0z[14:2], celloutsig_0_11z };
  assign celloutsig_0_25z = { in_data[82:78], celloutsig_0_10z } - celloutsig_0_19z[7:2];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_35z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_35z = { celloutsig_0_13z[2:1], celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_34z, celloutsig_0_31z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_6z = 12'h000;
    else if (clkin_data[32]) celloutsig_0_6z = { in_data[4:3], celloutsig_0_5z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_15z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_15z = { celloutsig_0_5z[8:7], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_21z = ~((celloutsig_0_9z & celloutsig_0_10z) | (celloutsig_0_0z[11] & celloutsig_0_10z));
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
