// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matrixmul_accel_core,hls_ip_2013_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx485tffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.054000,HLS_SYN_LAT=4236,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}" *)

module matrixmul_accel_core (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_V_data_V_dout,
        in_stream_V_data_V_empty_n,
        in_stream_V_data_V_read,
        in_stream_V_keep_V_dout,
        in_stream_V_keep_V_empty_n,
        in_stream_V_keep_V_read,
        in_stream_V_strb_V_dout,
        in_stream_V_strb_V_empty_n,
        in_stream_V_strb_V_read,
        in_stream_V_user_V_dout,
        in_stream_V_user_V_empty_n,
        in_stream_V_user_V_read,
        in_stream_V_last_V_dout,
        in_stream_V_last_V_empty_n,
        in_stream_V_last_V_read,
        in_stream_V_id_V_dout,
        in_stream_V_id_V_empty_n,
        in_stream_V_id_V_read,
        in_stream_V_dest_V_dout,
        in_stream_V_dest_V_empty_n,
        in_stream_V_dest_V_read,
        out_stream_V_data_V_din,
        out_stream_V_data_V_full_n,
        out_stream_V_data_V_write,
        out_stream_V_keep_V_din,
        out_stream_V_keep_V_full_n,
        out_stream_V_keep_V_write,
        out_stream_V_strb_V_din,
        out_stream_V_strb_V_full_n,
        out_stream_V_strb_V_write,
        out_stream_V_user_V_din,
        out_stream_V_user_V_full_n,
        out_stream_V_user_V_write,
        out_stream_V_last_V_din,
        out_stream_V_last_V_full_n,
        out_stream_V_last_V_write,
        out_stream_V_id_V_din,
        out_stream_V_id_V_full_n,
        out_stream_V_id_V_write,
        out_stream_V_dest_V_din,
        out_stream_V_dest_V_full_n,
        out_stream_V_dest_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_stream_V_data_V_dout;
input   in_stream_V_data_V_empty_n;
output   in_stream_V_data_V_read;
input  [3:0] in_stream_V_keep_V_dout;
input   in_stream_V_keep_V_empty_n;
output   in_stream_V_keep_V_read;
input  [3:0] in_stream_V_strb_V_dout;
input   in_stream_V_strb_V_empty_n;
output   in_stream_V_strb_V_read;
input  [3:0] in_stream_V_user_V_dout;
input   in_stream_V_user_V_empty_n;
output   in_stream_V_user_V_read;
input  [0:0] in_stream_V_last_V_dout;
input   in_stream_V_last_V_empty_n;
output   in_stream_V_last_V_read;
input  [4:0] in_stream_V_id_V_dout;
input   in_stream_V_id_V_empty_n;
output   in_stream_V_id_V_read;
input  [4:0] in_stream_V_dest_V_dout;
input   in_stream_V_dest_V_empty_n;
output   in_stream_V_dest_V_read;
output  [31:0] out_stream_V_data_V_din;
input   out_stream_V_data_V_full_n;
output   out_stream_V_data_V_write;
output  [3:0] out_stream_V_keep_V_din;
input   out_stream_V_keep_V_full_n;
output   out_stream_V_keep_V_write;
output  [3:0] out_stream_V_strb_V_din;
input   out_stream_V_strb_V_full_n;
output   out_stream_V_strb_V_write;
output  [3:0] out_stream_V_user_V_din;
input   out_stream_V_user_V_full_n;
output   out_stream_V_user_V_write;
output  [0:0] out_stream_V_last_V_din;
input   out_stream_V_last_V_full_n;
output   out_stream_V_last_V_write;
output  [4:0] out_stream_V_id_V_din;
input   out_stream_V_id_V_full_n;
output   out_stream_V_id_V_write;
output  [4:0] out_stream_V_dest_V_din;
input   out_stream_V_dest_V_full_n;
output   out_stream_V_dest_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg   [2:0] ap_CS_fsm = 3'b000;
reg   [10:0] indvar_flatten_reg_717;
reg   [5:0] i_reg_728;
reg   [5:0] j_reg_739;
reg   [10:0] indvar_flatten1_reg_750;
reg   [5:0] i_1_reg_761;
reg   [5:0] j_1_reg_772;
reg   [10:0] indvar_flatten2_reg_783;
reg   [5:0] i_2_reg_794;
reg   [5:0] j_2_reg_805;
wire   [0:0] exitcond_flatten_fu_858_p2;
reg   [0:0] exitcond_flatten_reg_1175;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
wire    in_stream_V_0_status;
reg    ap_sig_bdd_108;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire   [10:0] indvar_flatten_next_fu_864_p2;
wire   [5:0] i_mid2_fu_890_p3;
reg   [5:0] i_mid2_reg_1184;
reg   [4:0] arrayNo_cast_reg_1190;
wire   [0:0] tmp_5_fu_908_p1;
reg   [0:0] tmp_5_reg_1194;
wire   [5:0] j_3_fu_912_p2;
wire   [0:0] exitcond_flatten1_fu_964_p2;
reg   [0:0] exitcond_flatten1_reg_1204;
reg    ap_reg_ppiten_pp1_it0 = 1'b0;
reg    ap_sig_bdd_134;
reg    ap_reg_ppiten_pp1_it1 = 1'b0;
wire   [10:0] indvar_flatten_next2_fu_970_p2;
wire   [5:0] i_1_mid2_fu_996_p3;
reg   [5:0] i_1_mid2_reg_1213;
reg   [4:0] arrayNo1_cast_reg_1218;
wire   [6:0] p_addr1_fu_1028_p2;
reg   [6:0] p_addr1_reg_1222;
wire   [5:0] j_4_fu_1034_p2;
wire   [0:0] exitcond_flatten2_fu_1079_p2;
reg   [0:0] exitcond_flatten2_reg_1232;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
wire    out_stream_V_1_status;
reg    ap_sig_bdd_162;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
wire   [10:0] indvar_flatten_next1_fu_1085_p2;
wire   [5:0] i_2_mid2_fu_1111_p3;
reg   [5:0] i_2_mid2_reg_1241;
wire   [0:0] tmp_last_V_fu_1158_p2;
reg   [0:0] tmp_last_V_reg_1251;
wire   [5:0] j_5_fu_1164_p2;
wire    grp_matrixmul_fu_817_ap_done;
reg   [5:0] mat_a_0_address0;
reg    mat_a_0_ce0;
reg    mat_a_0_we0;
wire   [31:0] mat_a_0_d0;
wire   [31:0] mat_a_0_q0;
wire   [5:0] mat_a_0_address1;
reg    mat_a_0_ce1;
wire   [31:0] mat_a_0_q1;
reg   [5:0] mat_a_1_address0;
reg    mat_a_1_ce0;
reg    mat_a_1_we0;
wire   [31:0] mat_a_1_d0;
wire   [31:0] mat_a_1_q0;
wire   [5:0] mat_a_1_address1;
reg    mat_a_1_ce1;
wire   [31:0] mat_a_1_q1;
reg   [5:0] mat_a_2_address0;
reg    mat_a_2_ce0;
reg    mat_a_2_we0;
wire   [31:0] mat_a_2_d0;
wire   [31:0] mat_a_2_q0;
wire   [5:0] mat_a_2_address1;
reg    mat_a_2_ce1;
wire   [31:0] mat_a_2_q1;
reg   [5:0] mat_a_3_address0;
reg    mat_a_3_ce0;
reg    mat_a_3_we0;
wire   [31:0] mat_a_3_d0;
wire   [31:0] mat_a_3_q0;
wire   [5:0] mat_a_3_address1;
reg    mat_a_3_ce1;
wire   [31:0] mat_a_3_q1;
reg   [5:0] mat_a_4_address0;
reg    mat_a_4_ce0;
reg    mat_a_4_we0;
wire   [31:0] mat_a_4_d0;
wire   [31:0] mat_a_4_q0;
wire   [5:0] mat_a_4_address1;
reg    mat_a_4_ce1;
wire   [31:0] mat_a_4_q1;
reg   [5:0] mat_a_5_address0;
reg    mat_a_5_ce0;
reg    mat_a_5_we0;
wire   [31:0] mat_a_5_d0;
wire   [31:0] mat_a_5_q0;
wire   [5:0] mat_a_5_address1;
reg    mat_a_5_ce1;
wire   [31:0] mat_a_5_q1;
reg   [5:0] mat_a_6_address0;
reg    mat_a_6_ce0;
reg    mat_a_6_we0;
wire   [31:0] mat_a_6_d0;
wire   [31:0] mat_a_6_q0;
wire   [5:0] mat_a_6_address1;
reg    mat_a_6_ce1;
wire   [31:0] mat_a_6_q1;
reg   [5:0] mat_a_7_address0;
reg    mat_a_7_ce0;
reg    mat_a_7_we0;
wire   [31:0] mat_a_7_d0;
wire   [31:0] mat_a_7_q0;
wire   [5:0] mat_a_7_address1;
reg    mat_a_7_ce1;
wire   [31:0] mat_a_7_q1;
reg   [5:0] mat_a_8_address0;
reg    mat_a_8_ce0;
reg    mat_a_8_we0;
wire   [31:0] mat_a_8_d0;
wire   [31:0] mat_a_8_q0;
wire   [5:0] mat_a_8_address1;
reg    mat_a_8_ce1;
wire   [31:0] mat_a_8_q1;
reg   [5:0] mat_a_9_address0;
reg    mat_a_9_ce0;
reg    mat_a_9_we0;
wire   [31:0] mat_a_9_d0;
wire   [31:0] mat_a_9_q0;
wire   [5:0] mat_a_9_address1;
reg    mat_a_9_ce1;
wire   [31:0] mat_a_9_q1;
reg   [5:0] mat_a_10_address0;
reg    mat_a_10_ce0;
reg    mat_a_10_we0;
wire   [31:0] mat_a_10_d0;
wire   [31:0] mat_a_10_q0;
wire   [5:0] mat_a_10_address1;
reg    mat_a_10_ce1;
wire   [31:0] mat_a_10_q1;
reg   [5:0] mat_a_11_address0;
reg    mat_a_11_ce0;
reg    mat_a_11_we0;
wire   [31:0] mat_a_11_d0;
wire   [31:0] mat_a_11_q0;
wire   [5:0] mat_a_11_address1;
reg    mat_a_11_ce1;
wire   [31:0] mat_a_11_q1;
reg   [5:0] mat_a_12_address0;
reg    mat_a_12_ce0;
reg    mat_a_12_we0;
wire   [31:0] mat_a_12_d0;
wire   [31:0] mat_a_12_q0;
wire   [5:0] mat_a_12_address1;
reg    mat_a_12_ce1;
wire   [31:0] mat_a_12_q1;
reg   [5:0] mat_a_13_address0;
reg    mat_a_13_ce0;
reg    mat_a_13_we0;
wire   [31:0] mat_a_13_d0;
wire   [31:0] mat_a_13_q0;
wire   [5:0] mat_a_13_address1;
reg    mat_a_13_ce1;
wire   [31:0] mat_a_13_q1;
reg   [5:0] mat_a_14_address0;
reg    mat_a_14_ce0;
reg    mat_a_14_we0;
wire   [31:0] mat_a_14_d0;
wire   [31:0] mat_a_14_q0;
wire   [5:0] mat_a_14_address1;
reg    mat_a_14_ce1;
wire   [31:0] mat_a_14_q1;
reg   [5:0] mat_a_15_address0;
reg    mat_a_15_ce0;
reg    mat_a_15_we0;
wire   [31:0] mat_a_15_d0;
wire   [31:0] mat_a_15_q0;
wire   [5:0] mat_a_15_address1;
reg    mat_a_15_ce1;
wire   [31:0] mat_a_15_q1;
reg   [5:0] mat_b_0_address0;
reg    mat_b_0_ce0;
reg    mat_b_0_we0;
wire   [31:0] mat_b_0_d0;
wire   [31:0] mat_b_0_q0;
wire   [5:0] mat_b_0_address1;
reg    mat_b_0_ce1;
wire   [31:0] mat_b_0_q1;
reg   [5:0] mat_b_1_address0;
reg    mat_b_1_ce0;
reg    mat_b_1_we0;
wire   [31:0] mat_b_1_d0;
wire   [31:0] mat_b_1_q0;
wire   [5:0] mat_b_1_address1;
reg    mat_b_1_ce1;
wire   [31:0] mat_b_1_q1;
reg   [5:0] mat_b_2_address0;
reg    mat_b_2_ce0;
reg    mat_b_2_we0;
wire   [31:0] mat_b_2_d0;
wire   [31:0] mat_b_2_q0;
wire   [5:0] mat_b_2_address1;
reg    mat_b_2_ce1;
wire   [31:0] mat_b_2_q1;
reg   [5:0] mat_b_3_address0;
reg    mat_b_3_ce0;
reg    mat_b_3_we0;
wire   [31:0] mat_b_3_d0;
wire   [31:0] mat_b_3_q0;
wire   [5:0] mat_b_3_address1;
reg    mat_b_3_ce1;
wire   [31:0] mat_b_3_q1;
reg   [5:0] mat_b_4_address0;
reg    mat_b_4_ce0;
reg    mat_b_4_we0;
wire   [31:0] mat_b_4_d0;
wire   [31:0] mat_b_4_q0;
wire   [5:0] mat_b_4_address1;
reg    mat_b_4_ce1;
wire   [31:0] mat_b_4_q1;
reg   [5:0] mat_b_5_address0;
reg    mat_b_5_ce0;
reg    mat_b_5_we0;
wire   [31:0] mat_b_5_d0;
wire   [31:0] mat_b_5_q0;
wire   [5:0] mat_b_5_address1;
reg    mat_b_5_ce1;
wire   [31:0] mat_b_5_q1;
reg   [5:0] mat_b_6_address0;
reg    mat_b_6_ce0;
reg    mat_b_6_we0;
wire   [31:0] mat_b_6_d0;
wire   [31:0] mat_b_6_q0;
wire   [5:0] mat_b_6_address1;
reg    mat_b_6_ce1;
wire   [31:0] mat_b_6_q1;
reg   [5:0] mat_b_7_address0;
reg    mat_b_7_ce0;
reg    mat_b_7_we0;
wire   [31:0] mat_b_7_d0;
wire   [31:0] mat_b_7_q0;
wire   [5:0] mat_b_7_address1;
reg    mat_b_7_ce1;
wire   [31:0] mat_b_7_q1;
reg   [5:0] mat_b_8_address0;
reg    mat_b_8_ce0;
reg    mat_b_8_we0;
wire   [31:0] mat_b_8_d0;
wire   [31:0] mat_b_8_q0;
wire   [5:0] mat_b_8_address1;
reg    mat_b_8_ce1;
wire   [31:0] mat_b_8_q1;
reg   [5:0] mat_b_9_address0;
reg    mat_b_9_ce0;
reg    mat_b_9_we0;
wire   [31:0] mat_b_9_d0;
wire   [31:0] mat_b_9_q0;
wire   [5:0] mat_b_9_address1;
reg    mat_b_9_ce1;
wire   [31:0] mat_b_9_q1;
reg   [5:0] mat_b_10_address0;
reg    mat_b_10_ce0;
reg    mat_b_10_we0;
wire   [31:0] mat_b_10_d0;
wire   [31:0] mat_b_10_q0;
wire   [5:0] mat_b_10_address1;
reg    mat_b_10_ce1;
wire   [31:0] mat_b_10_q1;
reg   [5:0] mat_b_11_address0;
reg    mat_b_11_ce0;
reg    mat_b_11_we0;
wire   [31:0] mat_b_11_d0;
wire   [31:0] mat_b_11_q0;
wire   [5:0] mat_b_11_address1;
reg    mat_b_11_ce1;
wire   [31:0] mat_b_11_q1;
reg   [5:0] mat_b_12_address0;
reg    mat_b_12_ce0;
reg    mat_b_12_we0;
wire   [31:0] mat_b_12_d0;
wire   [31:0] mat_b_12_q0;
wire   [5:0] mat_b_12_address1;
reg    mat_b_12_ce1;
wire   [31:0] mat_b_12_q1;
reg   [5:0] mat_b_13_address0;
reg    mat_b_13_ce0;
reg    mat_b_13_we0;
wire   [31:0] mat_b_13_d0;
wire   [31:0] mat_b_13_q0;
wire   [5:0] mat_b_13_address1;
reg    mat_b_13_ce1;
wire   [31:0] mat_b_13_q1;
reg   [5:0] mat_b_14_address0;
reg    mat_b_14_ce0;
reg    mat_b_14_we0;
wire   [31:0] mat_b_14_d0;
wire   [31:0] mat_b_14_q0;
wire   [5:0] mat_b_14_address1;
reg    mat_b_14_ce1;
wire   [31:0] mat_b_14_q1;
reg   [5:0] mat_b_15_address0;
reg    mat_b_15_ce0;
reg    mat_b_15_we0;
wire   [31:0] mat_b_15_d0;
wire   [31:0] mat_b_15_q0;
wire   [5:0] mat_b_15_address1;
reg    mat_b_15_ce1;
wire   [31:0] mat_b_15_q1;
reg   [9:0] mat_res_address0;
reg    mat_res_ce0;
reg    mat_res_we0;
wire   [31:0] mat_res_d0;
wire   [31:0] mat_res_q0;
wire    grp_matrixmul_fu_817_ap_start;
wire    grp_matrixmul_fu_817_ap_idle;
wire    grp_matrixmul_fu_817_ap_ready;
wire   [5:0] grp_matrixmul_fu_817_a_0_address0;
wire    grp_matrixmul_fu_817_a_0_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_0_q0;
wire   [5:0] grp_matrixmul_fu_817_a_0_address1;
wire    grp_matrixmul_fu_817_a_0_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_0_q1;
wire   [5:0] grp_matrixmul_fu_817_a_1_address0;
wire    grp_matrixmul_fu_817_a_1_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_1_q0;
wire   [5:0] grp_matrixmul_fu_817_a_1_address1;
wire    grp_matrixmul_fu_817_a_1_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_1_q1;
wire   [5:0] grp_matrixmul_fu_817_a_2_address0;
wire    grp_matrixmul_fu_817_a_2_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_2_q0;
wire   [5:0] grp_matrixmul_fu_817_a_2_address1;
wire    grp_matrixmul_fu_817_a_2_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_2_q1;
wire   [5:0] grp_matrixmul_fu_817_a_3_address0;
wire    grp_matrixmul_fu_817_a_3_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_3_q0;
wire   [5:0] grp_matrixmul_fu_817_a_3_address1;
wire    grp_matrixmul_fu_817_a_3_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_3_q1;
wire   [5:0] grp_matrixmul_fu_817_a_4_address0;
wire    grp_matrixmul_fu_817_a_4_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_4_q0;
wire   [5:0] grp_matrixmul_fu_817_a_4_address1;
wire    grp_matrixmul_fu_817_a_4_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_4_q1;
wire   [5:0] grp_matrixmul_fu_817_a_5_address0;
wire    grp_matrixmul_fu_817_a_5_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_5_q0;
wire   [5:0] grp_matrixmul_fu_817_a_5_address1;
wire    grp_matrixmul_fu_817_a_5_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_5_q1;
wire   [5:0] grp_matrixmul_fu_817_a_6_address0;
wire    grp_matrixmul_fu_817_a_6_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_6_q0;
wire   [5:0] grp_matrixmul_fu_817_a_6_address1;
wire    grp_matrixmul_fu_817_a_6_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_6_q1;
wire   [5:0] grp_matrixmul_fu_817_a_7_address0;
wire    grp_matrixmul_fu_817_a_7_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_7_q0;
wire   [5:0] grp_matrixmul_fu_817_a_7_address1;
wire    grp_matrixmul_fu_817_a_7_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_7_q1;
wire   [5:0] grp_matrixmul_fu_817_a_8_address0;
wire    grp_matrixmul_fu_817_a_8_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_8_q0;
wire   [5:0] grp_matrixmul_fu_817_a_8_address1;
wire    grp_matrixmul_fu_817_a_8_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_8_q1;
wire   [5:0] grp_matrixmul_fu_817_a_9_address0;
wire    grp_matrixmul_fu_817_a_9_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_9_q0;
wire   [5:0] grp_matrixmul_fu_817_a_9_address1;
wire    grp_matrixmul_fu_817_a_9_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_9_q1;
wire   [5:0] grp_matrixmul_fu_817_a_10_address0;
wire    grp_matrixmul_fu_817_a_10_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_10_q0;
wire   [5:0] grp_matrixmul_fu_817_a_10_address1;
wire    grp_matrixmul_fu_817_a_10_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_10_q1;
wire   [5:0] grp_matrixmul_fu_817_a_11_address0;
wire    grp_matrixmul_fu_817_a_11_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_11_q0;
wire   [5:0] grp_matrixmul_fu_817_a_11_address1;
wire    grp_matrixmul_fu_817_a_11_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_11_q1;
wire   [5:0] grp_matrixmul_fu_817_a_12_address0;
wire    grp_matrixmul_fu_817_a_12_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_12_q0;
wire   [5:0] grp_matrixmul_fu_817_a_12_address1;
wire    grp_matrixmul_fu_817_a_12_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_12_q1;
wire   [5:0] grp_matrixmul_fu_817_a_13_address0;
wire    grp_matrixmul_fu_817_a_13_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_13_q0;
wire   [5:0] grp_matrixmul_fu_817_a_13_address1;
wire    grp_matrixmul_fu_817_a_13_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_13_q1;
wire   [5:0] grp_matrixmul_fu_817_a_14_address0;
wire    grp_matrixmul_fu_817_a_14_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_14_q0;
wire   [5:0] grp_matrixmul_fu_817_a_14_address1;
wire    grp_matrixmul_fu_817_a_14_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_14_q1;
wire   [5:0] grp_matrixmul_fu_817_a_15_address0;
wire    grp_matrixmul_fu_817_a_15_ce0;
wire   [31:0] grp_matrixmul_fu_817_a_15_q0;
wire   [5:0] grp_matrixmul_fu_817_a_15_address1;
wire    grp_matrixmul_fu_817_a_15_ce1;
wire   [31:0] grp_matrixmul_fu_817_a_15_q1;
wire   [5:0] grp_matrixmul_fu_817_b_0_address0;
wire    grp_matrixmul_fu_817_b_0_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_0_q0;
wire   [5:0] grp_matrixmul_fu_817_b_0_address1;
wire    grp_matrixmul_fu_817_b_0_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_0_q1;
wire   [5:0] grp_matrixmul_fu_817_b_1_address0;
wire    grp_matrixmul_fu_817_b_1_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_1_q0;
wire   [5:0] grp_matrixmul_fu_817_b_1_address1;
wire    grp_matrixmul_fu_817_b_1_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_1_q1;
wire   [5:0] grp_matrixmul_fu_817_b_2_address0;
wire    grp_matrixmul_fu_817_b_2_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_2_q0;
wire   [5:0] grp_matrixmul_fu_817_b_2_address1;
wire    grp_matrixmul_fu_817_b_2_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_2_q1;
wire   [5:0] grp_matrixmul_fu_817_b_3_address0;
wire    grp_matrixmul_fu_817_b_3_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_3_q0;
wire   [5:0] grp_matrixmul_fu_817_b_3_address1;
wire    grp_matrixmul_fu_817_b_3_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_3_q1;
wire   [5:0] grp_matrixmul_fu_817_b_4_address0;
wire    grp_matrixmul_fu_817_b_4_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_4_q0;
wire   [5:0] grp_matrixmul_fu_817_b_4_address1;
wire    grp_matrixmul_fu_817_b_4_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_4_q1;
wire   [5:0] grp_matrixmul_fu_817_b_5_address0;
wire    grp_matrixmul_fu_817_b_5_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_5_q0;
wire   [5:0] grp_matrixmul_fu_817_b_5_address1;
wire    grp_matrixmul_fu_817_b_5_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_5_q1;
wire   [5:0] grp_matrixmul_fu_817_b_6_address0;
wire    grp_matrixmul_fu_817_b_6_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_6_q0;
wire   [5:0] grp_matrixmul_fu_817_b_6_address1;
wire    grp_matrixmul_fu_817_b_6_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_6_q1;
wire   [5:0] grp_matrixmul_fu_817_b_7_address0;
wire    grp_matrixmul_fu_817_b_7_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_7_q0;
wire   [5:0] grp_matrixmul_fu_817_b_7_address1;
wire    grp_matrixmul_fu_817_b_7_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_7_q1;
wire   [5:0] grp_matrixmul_fu_817_b_8_address0;
wire    grp_matrixmul_fu_817_b_8_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_8_q0;
wire   [5:0] grp_matrixmul_fu_817_b_8_address1;
wire    grp_matrixmul_fu_817_b_8_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_8_q1;
wire   [5:0] grp_matrixmul_fu_817_b_9_address0;
wire    grp_matrixmul_fu_817_b_9_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_9_q0;
wire   [5:0] grp_matrixmul_fu_817_b_9_address1;
wire    grp_matrixmul_fu_817_b_9_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_9_q1;
wire   [5:0] grp_matrixmul_fu_817_b_10_address0;
wire    grp_matrixmul_fu_817_b_10_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_10_q0;
wire   [5:0] grp_matrixmul_fu_817_b_10_address1;
wire    grp_matrixmul_fu_817_b_10_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_10_q1;
wire   [5:0] grp_matrixmul_fu_817_b_11_address0;
wire    grp_matrixmul_fu_817_b_11_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_11_q0;
wire   [5:0] grp_matrixmul_fu_817_b_11_address1;
wire    grp_matrixmul_fu_817_b_11_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_11_q1;
wire   [5:0] grp_matrixmul_fu_817_b_12_address0;
wire    grp_matrixmul_fu_817_b_12_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_12_q0;
wire   [5:0] grp_matrixmul_fu_817_b_12_address1;
wire    grp_matrixmul_fu_817_b_12_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_12_q1;
wire   [5:0] grp_matrixmul_fu_817_b_13_address0;
wire    grp_matrixmul_fu_817_b_13_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_13_q0;
wire   [5:0] grp_matrixmul_fu_817_b_13_address1;
wire    grp_matrixmul_fu_817_b_13_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_13_q1;
wire   [5:0] grp_matrixmul_fu_817_b_14_address0;
wire    grp_matrixmul_fu_817_b_14_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_14_q0;
wire   [5:0] grp_matrixmul_fu_817_b_14_address1;
wire    grp_matrixmul_fu_817_b_14_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_14_q1;
wire   [5:0] grp_matrixmul_fu_817_b_15_address0;
wire    grp_matrixmul_fu_817_b_15_ce0;
wire   [31:0] grp_matrixmul_fu_817_b_15_q0;
wire   [5:0] grp_matrixmul_fu_817_b_15_address1;
wire    grp_matrixmul_fu_817_b_15_ce1;
wire   [31:0] grp_matrixmul_fu_817_b_15_q1;
wire   [9:0] grp_matrixmul_fu_817_res_address0;
wire    grp_matrixmul_fu_817_res_ce0;
wire    grp_matrixmul_fu_817_res_we0;
wire   [31:0] grp_matrixmul_fu_817_res_d0;
reg   [5:0] i_phi_fu_732_p4;
reg   [5:0] i_1_phi_fu_765_p4;
reg   [5:0] i_2_phi_fu_798_p4;
reg    grp_matrixmul_fu_817_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_1_fu_944_p1;
wire   [63:0] tmp_8_fu_1060_p1;
wire   [63:0] tmp_12_fu_1147_p1;
reg    in_stream_V_0_update;
reg    out_stream_V_1_update;
wire   [31:0] tmp_s_fu_918_p1;
wire   [31:0] tmp_4_fu_1040_p1;
wire   [0:0] exitcond_fu_870_p2;
wire   [5:0] i_s_fu_884_p2;
wire   [5:0] j_mid2_fu_876_p3;
wire   [6:0] tmp_fu_938_p3;
wire   [0:0] exitcond1_fu_976_p2;
wire   [5:0] i_3_fu_990_p2;
wire   [5:0] j_1_mid2_fu_982_p3;
wire   [5:0] tmp_6_fu_1018_p2;
wire   [6:0] p_addr_cast_fu_1024_p1;
wire   [6:0] tmp_5_trn_cast_fu_1014_p1;
wire   [0:0] exitcond2_fu_1091_p2;
wire   [5:0] i_4_fu_1105_p2;
wire   [5:0] j_2_mid2_fu_1097_p3;
wire   [10:0] tmp_11_fu_1129_p3;
wire   [11:0] p_addr2_cast_fu_1137_p1;
wire   [11:0] tmp_6_trn_cast_fu_1125_p1;
wire   [11:0] p_addr3_fu_1141_p2;
wire   [0:0] tmp_3_fu_1119_p2;
wire   [0:0] tmp_7_fu_1152_p2;
reg   [2:0] ap_NS_fsm;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b000;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b1;
parameter    ap_ST_pp1_stg0_fsm_2 = 3'b10;
parameter    ap_ST_st6_fsm_3 = 3'b11;
parameter    ap_ST_st7_fsm_4 = 3'b100;
parameter    ap_ST_pp2_stg0_fsm_5 = 3'b101;
parameter    ap_ST_st10_fsm_6 = 3'b110;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv5_E = 5'b1110;
parameter    ap_const_lv5_D = 5'b1101;
parameter    ap_const_lv5_C = 5'b1100;
parameter    ap_const_lv5_B = 5'b1011;
parameter    ap_const_lv5_A = 5'b1010;
parameter    ap_const_lv5_9 = 5'b1001;
parameter    ap_const_lv5_8 = 5'b1000;
parameter    ap_const_lv5_7 = 5'b111;
parameter    ap_const_lv5_6 = 5'b110;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv5_3 = 5'b11;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv11_1 = 11'b1;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv6_5 = 6'b101;
parameter    ap_const_lv6_1F = 6'b11111;
parameter    ap_true = 1'b1;


matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_0_address0 ),
    .ce0( mat_a_0_ce0 ),
    .we0( mat_a_0_we0 ),
    .d0( mat_a_0_d0 ),
    .q0( mat_a_0_q0 ),
    .address1( mat_a_0_address1 ),
    .ce1( mat_a_0_ce1 ),
    .q1( mat_a_0_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_1_address0 ),
    .ce0( mat_a_1_ce0 ),
    .we0( mat_a_1_we0 ),
    .d0( mat_a_1_d0 ),
    .q0( mat_a_1_q0 ),
    .address1( mat_a_1_address1 ),
    .ce1( mat_a_1_ce1 ),
    .q1( mat_a_1_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_2_address0 ),
    .ce0( mat_a_2_ce0 ),
    .we0( mat_a_2_we0 ),
    .d0( mat_a_2_d0 ),
    .q0( mat_a_2_q0 ),
    .address1( mat_a_2_address1 ),
    .ce1( mat_a_2_ce1 ),
    .q1( mat_a_2_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_3_address0 ),
    .ce0( mat_a_3_ce0 ),
    .we0( mat_a_3_we0 ),
    .d0( mat_a_3_d0 ),
    .q0( mat_a_3_q0 ),
    .address1( mat_a_3_address1 ),
    .ce1( mat_a_3_ce1 ),
    .q1( mat_a_3_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_4_address0 ),
    .ce0( mat_a_4_ce0 ),
    .we0( mat_a_4_we0 ),
    .d0( mat_a_4_d0 ),
    .q0( mat_a_4_q0 ),
    .address1( mat_a_4_address1 ),
    .ce1( mat_a_4_ce1 ),
    .q1( mat_a_4_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_5_address0 ),
    .ce0( mat_a_5_ce0 ),
    .we0( mat_a_5_we0 ),
    .d0( mat_a_5_d0 ),
    .q0( mat_a_5_q0 ),
    .address1( mat_a_5_address1 ),
    .ce1( mat_a_5_ce1 ),
    .q1( mat_a_5_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_6_address0 ),
    .ce0( mat_a_6_ce0 ),
    .we0( mat_a_6_we0 ),
    .d0( mat_a_6_d0 ),
    .q0( mat_a_6_q0 ),
    .address1( mat_a_6_address1 ),
    .ce1( mat_a_6_ce1 ),
    .q1( mat_a_6_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_7_address0 ),
    .ce0( mat_a_7_ce0 ),
    .we0( mat_a_7_we0 ),
    .d0( mat_a_7_d0 ),
    .q0( mat_a_7_q0 ),
    .address1( mat_a_7_address1 ),
    .ce1( mat_a_7_ce1 ),
    .q1( mat_a_7_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_8_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_8_address0 ),
    .ce0( mat_a_8_ce0 ),
    .we0( mat_a_8_we0 ),
    .d0( mat_a_8_d0 ),
    .q0( mat_a_8_q0 ),
    .address1( mat_a_8_address1 ),
    .ce1( mat_a_8_ce1 ),
    .q1( mat_a_8_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_9_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_9_address0 ),
    .ce0( mat_a_9_ce0 ),
    .we0( mat_a_9_we0 ),
    .d0( mat_a_9_d0 ),
    .q0( mat_a_9_q0 ),
    .address1( mat_a_9_address1 ),
    .ce1( mat_a_9_ce1 ),
    .q1( mat_a_9_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_10_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_10_address0 ),
    .ce0( mat_a_10_ce0 ),
    .we0( mat_a_10_we0 ),
    .d0( mat_a_10_d0 ),
    .q0( mat_a_10_q0 ),
    .address1( mat_a_10_address1 ),
    .ce1( mat_a_10_ce1 ),
    .q1( mat_a_10_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_11_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_11_address0 ),
    .ce0( mat_a_11_ce0 ),
    .we0( mat_a_11_we0 ),
    .d0( mat_a_11_d0 ),
    .q0( mat_a_11_q0 ),
    .address1( mat_a_11_address1 ),
    .ce1( mat_a_11_ce1 ),
    .q1( mat_a_11_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_12_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_12_address0 ),
    .ce0( mat_a_12_ce0 ),
    .we0( mat_a_12_we0 ),
    .d0( mat_a_12_d0 ),
    .q0( mat_a_12_q0 ),
    .address1( mat_a_12_address1 ),
    .ce1( mat_a_12_ce1 ),
    .q1( mat_a_12_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_13_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_13_address0 ),
    .ce0( mat_a_13_ce0 ),
    .we0( mat_a_13_we0 ),
    .d0( mat_a_13_d0 ),
    .q0( mat_a_13_q0 ),
    .address1( mat_a_13_address1 ),
    .ce1( mat_a_13_ce1 ),
    .q1( mat_a_13_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_14_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_14_address0 ),
    .ce0( mat_a_14_ce0 ),
    .we0( mat_a_14_we0 ),
    .d0( mat_a_14_d0 ),
    .q0( mat_a_14_q0 ),
    .address1( mat_a_14_address1 ),
    .ce1( mat_a_14_ce1 ),
    .q1( mat_a_14_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_a_15_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_a_15_address0 ),
    .ce0( mat_a_15_ce0 ),
    .we0( mat_a_15_we0 ),
    .d0( mat_a_15_d0 ),
    .q0( mat_a_15_q0 ),
    .address1( mat_a_15_address1 ),
    .ce1( mat_a_15_ce1 ),
    .q1( mat_a_15_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_0_address0 ),
    .ce0( mat_b_0_ce0 ),
    .we0( mat_b_0_we0 ),
    .d0( mat_b_0_d0 ),
    .q0( mat_b_0_q0 ),
    .address1( mat_b_0_address1 ),
    .ce1( mat_b_0_ce1 ),
    .q1( mat_b_0_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_1_address0 ),
    .ce0( mat_b_1_ce0 ),
    .we0( mat_b_1_we0 ),
    .d0( mat_b_1_d0 ),
    .q0( mat_b_1_q0 ),
    .address1( mat_b_1_address1 ),
    .ce1( mat_b_1_ce1 ),
    .q1( mat_b_1_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_2_address0 ),
    .ce0( mat_b_2_ce0 ),
    .we0( mat_b_2_we0 ),
    .d0( mat_b_2_d0 ),
    .q0( mat_b_2_q0 ),
    .address1( mat_b_2_address1 ),
    .ce1( mat_b_2_ce1 ),
    .q1( mat_b_2_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_3_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_3_address0 ),
    .ce0( mat_b_3_ce0 ),
    .we0( mat_b_3_we0 ),
    .d0( mat_b_3_d0 ),
    .q0( mat_b_3_q0 ),
    .address1( mat_b_3_address1 ),
    .ce1( mat_b_3_ce1 ),
    .q1( mat_b_3_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_4_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_4_address0 ),
    .ce0( mat_b_4_ce0 ),
    .we0( mat_b_4_we0 ),
    .d0( mat_b_4_d0 ),
    .q0( mat_b_4_q0 ),
    .address1( mat_b_4_address1 ),
    .ce1( mat_b_4_ce1 ),
    .q1( mat_b_4_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_5_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_5_address0 ),
    .ce0( mat_b_5_ce0 ),
    .we0( mat_b_5_we0 ),
    .d0( mat_b_5_d0 ),
    .q0( mat_b_5_q0 ),
    .address1( mat_b_5_address1 ),
    .ce1( mat_b_5_ce1 ),
    .q1( mat_b_5_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_6_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_6_address0 ),
    .ce0( mat_b_6_ce0 ),
    .we0( mat_b_6_we0 ),
    .d0( mat_b_6_d0 ),
    .q0( mat_b_6_q0 ),
    .address1( mat_b_6_address1 ),
    .ce1( mat_b_6_ce1 ),
    .q1( mat_b_6_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_7_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_7_address0 ),
    .ce0( mat_b_7_ce0 ),
    .we0( mat_b_7_we0 ),
    .d0( mat_b_7_d0 ),
    .q0( mat_b_7_q0 ),
    .address1( mat_b_7_address1 ),
    .ce1( mat_b_7_ce1 ),
    .q1( mat_b_7_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_8_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_8_address0 ),
    .ce0( mat_b_8_ce0 ),
    .we0( mat_b_8_we0 ),
    .d0( mat_b_8_d0 ),
    .q0( mat_b_8_q0 ),
    .address1( mat_b_8_address1 ),
    .ce1( mat_b_8_ce1 ),
    .q1( mat_b_8_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_9_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_9_address0 ),
    .ce0( mat_b_9_ce0 ),
    .we0( mat_b_9_we0 ),
    .d0( mat_b_9_d0 ),
    .q0( mat_b_9_q0 ),
    .address1( mat_b_9_address1 ),
    .ce1( mat_b_9_ce1 ),
    .q1( mat_b_9_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_10_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_10_address0 ),
    .ce0( mat_b_10_ce0 ),
    .we0( mat_b_10_we0 ),
    .d0( mat_b_10_d0 ),
    .q0( mat_b_10_q0 ),
    .address1( mat_b_10_address1 ),
    .ce1( mat_b_10_ce1 ),
    .q1( mat_b_10_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_11_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_11_address0 ),
    .ce0( mat_b_11_ce0 ),
    .we0( mat_b_11_we0 ),
    .d0( mat_b_11_d0 ),
    .q0( mat_b_11_q0 ),
    .address1( mat_b_11_address1 ),
    .ce1( mat_b_11_ce1 ),
    .q1( mat_b_11_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_12_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_12_address0 ),
    .ce0( mat_b_12_ce0 ),
    .we0( mat_b_12_we0 ),
    .d0( mat_b_12_d0 ),
    .q0( mat_b_12_q0 ),
    .address1( mat_b_12_address1 ),
    .ce1( mat_b_12_ce1 ),
    .q1( mat_b_12_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_13_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_13_address0 ),
    .ce0( mat_b_13_ce0 ),
    .we0( mat_b_13_we0 ),
    .d0( mat_b_13_d0 ),
    .q0( mat_b_13_q0 ),
    .address1( mat_b_13_address1 ),
    .ce1( mat_b_13_ce1 ),
    .q1( mat_b_13_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_14_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_14_address0 ),
    .ce0( mat_b_14_ce0 ),
    .we0( mat_b_14_we0 ),
    .d0( mat_b_14_d0 ),
    .q0( mat_b_14_q0 ),
    .address1( mat_b_14_address1 ),
    .ce1( mat_b_14_ce1 ),
    .q1( mat_b_14_q1 )
);

matrixmul_accel_core_mat_a_0 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
mat_b_15_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_b_15_address0 ),
    .ce0( mat_b_15_ce0 ),
    .we0( mat_b_15_we0 ),
    .d0( mat_b_15_d0 ),
    .q0( mat_b_15_q0 ),
    .address1( mat_b_15_address1 ),
    .ce1( mat_b_15_ce1 ),
    .q1( mat_b_15_q1 )
);

matrixmul_accel_core_mat_res #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
mat_res_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mat_res_address0 ),
    .ce0( mat_res_ce0 ),
    .we0( mat_res_we0 ),
    .d0( mat_res_d0 ),
    .q0( mat_res_q0 )
);

matrixmul grp_matrixmul_fu_817(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_matrixmul_fu_817_ap_start ),
    .ap_done( grp_matrixmul_fu_817_ap_done ),
    .ap_idle( grp_matrixmul_fu_817_ap_idle ),
    .ap_ready( grp_matrixmul_fu_817_ap_ready ),
    .a_0_address0( grp_matrixmul_fu_817_a_0_address0 ),
    .a_0_ce0( grp_matrixmul_fu_817_a_0_ce0 ),
    .a_0_q0( grp_matrixmul_fu_817_a_0_q0 ),
    .a_0_address1( grp_matrixmul_fu_817_a_0_address1 ),
    .a_0_ce1( grp_matrixmul_fu_817_a_0_ce1 ),
    .a_0_q1( grp_matrixmul_fu_817_a_0_q1 ),
    .a_1_address0( grp_matrixmul_fu_817_a_1_address0 ),
    .a_1_ce0( grp_matrixmul_fu_817_a_1_ce0 ),
    .a_1_q0( grp_matrixmul_fu_817_a_1_q0 ),
    .a_1_address1( grp_matrixmul_fu_817_a_1_address1 ),
    .a_1_ce1( grp_matrixmul_fu_817_a_1_ce1 ),
    .a_1_q1( grp_matrixmul_fu_817_a_1_q1 ),
    .a_2_address0( grp_matrixmul_fu_817_a_2_address0 ),
    .a_2_ce0( grp_matrixmul_fu_817_a_2_ce0 ),
    .a_2_q0( grp_matrixmul_fu_817_a_2_q0 ),
    .a_2_address1( grp_matrixmul_fu_817_a_2_address1 ),
    .a_2_ce1( grp_matrixmul_fu_817_a_2_ce1 ),
    .a_2_q1( grp_matrixmul_fu_817_a_2_q1 ),
    .a_3_address0( grp_matrixmul_fu_817_a_3_address0 ),
    .a_3_ce0( grp_matrixmul_fu_817_a_3_ce0 ),
    .a_3_q0( grp_matrixmul_fu_817_a_3_q0 ),
    .a_3_address1( grp_matrixmul_fu_817_a_3_address1 ),
    .a_3_ce1( grp_matrixmul_fu_817_a_3_ce1 ),
    .a_3_q1( grp_matrixmul_fu_817_a_3_q1 ),
    .a_4_address0( grp_matrixmul_fu_817_a_4_address0 ),
    .a_4_ce0( grp_matrixmul_fu_817_a_4_ce0 ),
    .a_4_q0( grp_matrixmul_fu_817_a_4_q0 ),
    .a_4_address1( grp_matrixmul_fu_817_a_4_address1 ),
    .a_4_ce1( grp_matrixmul_fu_817_a_4_ce1 ),
    .a_4_q1( grp_matrixmul_fu_817_a_4_q1 ),
    .a_5_address0( grp_matrixmul_fu_817_a_5_address0 ),
    .a_5_ce0( grp_matrixmul_fu_817_a_5_ce0 ),
    .a_5_q0( grp_matrixmul_fu_817_a_5_q0 ),
    .a_5_address1( grp_matrixmul_fu_817_a_5_address1 ),
    .a_5_ce1( grp_matrixmul_fu_817_a_5_ce1 ),
    .a_5_q1( grp_matrixmul_fu_817_a_5_q1 ),
    .a_6_address0( grp_matrixmul_fu_817_a_6_address0 ),
    .a_6_ce0( grp_matrixmul_fu_817_a_6_ce0 ),
    .a_6_q0( grp_matrixmul_fu_817_a_6_q0 ),
    .a_6_address1( grp_matrixmul_fu_817_a_6_address1 ),
    .a_6_ce1( grp_matrixmul_fu_817_a_6_ce1 ),
    .a_6_q1( grp_matrixmul_fu_817_a_6_q1 ),
    .a_7_address0( grp_matrixmul_fu_817_a_7_address0 ),
    .a_7_ce0( grp_matrixmul_fu_817_a_7_ce0 ),
    .a_7_q0( grp_matrixmul_fu_817_a_7_q0 ),
    .a_7_address1( grp_matrixmul_fu_817_a_7_address1 ),
    .a_7_ce1( grp_matrixmul_fu_817_a_7_ce1 ),
    .a_7_q1( grp_matrixmul_fu_817_a_7_q1 ),
    .a_8_address0( grp_matrixmul_fu_817_a_8_address0 ),
    .a_8_ce0( grp_matrixmul_fu_817_a_8_ce0 ),
    .a_8_q0( grp_matrixmul_fu_817_a_8_q0 ),
    .a_8_address1( grp_matrixmul_fu_817_a_8_address1 ),
    .a_8_ce1( grp_matrixmul_fu_817_a_8_ce1 ),
    .a_8_q1( grp_matrixmul_fu_817_a_8_q1 ),
    .a_9_address0( grp_matrixmul_fu_817_a_9_address0 ),
    .a_9_ce0( grp_matrixmul_fu_817_a_9_ce0 ),
    .a_9_q0( grp_matrixmul_fu_817_a_9_q0 ),
    .a_9_address1( grp_matrixmul_fu_817_a_9_address1 ),
    .a_9_ce1( grp_matrixmul_fu_817_a_9_ce1 ),
    .a_9_q1( grp_matrixmul_fu_817_a_9_q1 ),
    .a_10_address0( grp_matrixmul_fu_817_a_10_address0 ),
    .a_10_ce0( grp_matrixmul_fu_817_a_10_ce0 ),
    .a_10_q0( grp_matrixmul_fu_817_a_10_q0 ),
    .a_10_address1( grp_matrixmul_fu_817_a_10_address1 ),
    .a_10_ce1( grp_matrixmul_fu_817_a_10_ce1 ),
    .a_10_q1( grp_matrixmul_fu_817_a_10_q1 ),
    .a_11_address0( grp_matrixmul_fu_817_a_11_address0 ),
    .a_11_ce0( grp_matrixmul_fu_817_a_11_ce0 ),
    .a_11_q0( grp_matrixmul_fu_817_a_11_q0 ),
    .a_11_address1( grp_matrixmul_fu_817_a_11_address1 ),
    .a_11_ce1( grp_matrixmul_fu_817_a_11_ce1 ),
    .a_11_q1( grp_matrixmul_fu_817_a_11_q1 ),
    .a_12_address0( grp_matrixmul_fu_817_a_12_address0 ),
    .a_12_ce0( grp_matrixmul_fu_817_a_12_ce0 ),
    .a_12_q0( grp_matrixmul_fu_817_a_12_q0 ),
    .a_12_address1( grp_matrixmul_fu_817_a_12_address1 ),
    .a_12_ce1( grp_matrixmul_fu_817_a_12_ce1 ),
    .a_12_q1( grp_matrixmul_fu_817_a_12_q1 ),
    .a_13_address0( grp_matrixmul_fu_817_a_13_address0 ),
    .a_13_ce0( grp_matrixmul_fu_817_a_13_ce0 ),
    .a_13_q0( grp_matrixmul_fu_817_a_13_q0 ),
    .a_13_address1( grp_matrixmul_fu_817_a_13_address1 ),
    .a_13_ce1( grp_matrixmul_fu_817_a_13_ce1 ),
    .a_13_q1( grp_matrixmul_fu_817_a_13_q1 ),
    .a_14_address0( grp_matrixmul_fu_817_a_14_address0 ),
    .a_14_ce0( grp_matrixmul_fu_817_a_14_ce0 ),
    .a_14_q0( grp_matrixmul_fu_817_a_14_q0 ),
    .a_14_address1( grp_matrixmul_fu_817_a_14_address1 ),
    .a_14_ce1( grp_matrixmul_fu_817_a_14_ce1 ),
    .a_14_q1( grp_matrixmul_fu_817_a_14_q1 ),
    .a_15_address0( grp_matrixmul_fu_817_a_15_address0 ),
    .a_15_ce0( grp_matrixmul_fu_817_a_15_ce0 ),
    .a_15_q0( grp_matrixmul_fu_817_a_15_q0 ),
    .a_15_address1( grp_matrixmul_fu_817_a_15_address1 ),
    .a_15_ce1( grp_matrixmul_fu_817_a_15_ce1 ),
    .a_15_q1( grp_matrixmul_fu_817_a_15_q1 ),
    .b_0_address0( grp_matrixmul_fu_817_b_0_address0 ),
    .b_0_ce0( grp_matrixmul_fu_817_b_0_ce0 ),
    .b_0_q0( grp_matrixmul_fu_817_b_0_q0 ),
    .b_0_address1( grp_matrixmul_fu_817_b_0_address1 ),
    .b_0_ce1( grp_matrixmul_fu_817_b_0_ce1 ),
    .b_0_q1( grp_matrixmul_fu_817_b_0_q1 ),
    .b_1_address0( grp_matrixmul_fu_817_b_1_address0 ),
    .b_1_ce0( grp_matrixmul_fu_817_b_1_ce0 ),
    .b_1_q0( grp_matrixmul_fu_817_b_1_q0 ),
    .b_1_address1( grp_matrixmul_fu_817_b_1_address1 ),
    .b_1_ce1( grp_matrixmul_fu_817_b_1_ce1 ),
    .b_1_q1( grp_matrixmul_fu_817_b_1_q1 ),
    .b_2_address0( grp_matrixmul_fu_817_b_2_address0 ),
    .b_2_ce0( grp_matrixmul_fu_817_b_2_ce0 ),
    .b_2_q0( grp_matrixmul_fu_817_b_2_q0 ),
    .b_2_address1( grp_matrixmul_fu_817_b_2_address1 ),
    .b_2_ce1( grp_matrixmul_fu_817_b_2_ce1 ),
    .b_2_q1( grp_matrixmul_fu_817_b_2_q1 ),
    .b_3_address0( grp_matrixmul_fu_817_b_3_address0 ),
    .b_3_ce0( grp_matrixmul_fu_817_b_3_ce0 ),
    .b_3_q0( grp_matrixmul_fu_817_b_3_q0 ),
    .b_3_address1( grp_matrixmul_fu_817_b_3_address1 ),
    .b_3_ce1( grp_matrixmul_fu_817_b_3_ce1 ),
    .b_3_q1( grp_matrixmul_fu_817_b_3_q1 ),
    .b_4_address0( grp_matrixmul_fu_817_b_4_address0 ),
    .b_4_ce0( grp_matrixmul_fu_817_b_4_ce0 ),
    .b_4_q0( grp_matrixmul_fu_817_b_4_q0 ),
    .b_4_address1( grp_matrixmul_fu_817_b_4_address1 ),
    .b_4_ce1( grp_matrixmul_fu_817_b_4_ce1 ),
    .b_4_q1( grp_matrixmul_fu_817_b_4_q1 ),
    .b_5_address0( grp_matrixmul_fu_817_b_5_address0 ),
    .b_5_ce0( grp_matrixmul_fu_817_b_5_ce0 ),
    .b_5_q0( grp_matrixmul_fu_817_b_5_q0 ),
    .b_5_address1( grp_matrixmul_fu_817_b_5_address1 ),
    .b_5_ce1( grp_matrixmul_fu_817_b_5_ce1 ),
    .b_5_q1( grp_matrixmul_fu_817_b_5_q1 ),
    .b_6_address0( grp_matrixmul_fu_817_b_6_address0 ),
    .b_6_ce0( grp_matrixmul_fu_817_b_6_ce0 ),
    .b_6_q0( grp_matrixmul_fu_817_b_6_q0 ),
    .b_6_address1( grp_matrixmul_fu_817_b_6_address1 ),
    .b_6_ce1( grp_matrixmul_fu_817_b_6_ce1 ),
    .b_6_q1( grp_matrixmul_fu_817_b_6_q1 ),
    .b_7_address0( grp_matrixmul_fu_817_b_7_address0 ),
    .b_7_ce0( grp_matrixmul_fu_817_b_7_ce0 ),
    .b_7_q0( grp_matrixmul_fu_817_b_7_q0 ),
    .b_7_address1( grp_matrixmul_fu_817_b_7_address1 ),
    .b_7_ce1( grp_matrixmul_fu_817_b_7_ce1 ),
    .b_7_q1( grp_matrixmul_fu_817_b_7_q1 ),
    .b_8_address0( grp_matrixmul_fu_817_b_8_address0 ),
    .b_8_ce0( grp_matrixmul_fu_817_b_8_ce0 ),
    .b_8_q0( grp_matrixmul_fu_817_b_8_q0 ),
    .b_8_address1( grp_matrixmul_fu_817_b_8_address1 ),
    .b_8_ce1( grp_matrixmul_fu_817_b_8_ce1 ),
    .b_8_q1( grp_matrixmul_fu_817_b_8_q1 ),
    .b_9_address0( grp_matrixmul_fu_817_b_9_address0 ),
    .b_9_ce0( grp_matrixmul_fu_817_b_9_ce0 ),
    .b_9_q0( grp_matrixmul_fu_817_b_9_q0 ),
    .b_9_address1( grp_matrixmul_fu_817_b_9_address1 ),
    .b_9_ce1( grp_matrixmul_fu_817_b_9_ce1 ),
    .b_9_q1( grp_matrixmul_fu_817_b_9_q1 ),
    .b_10_address0( grp_matrixmul_fu_817_b_10_address0 ),
    .b_10_ce0( grp_matrixmul_fu_817_b_10_ce0 ),
    .b_10_q0( grp_matrixmul_fu_817_b_10_q0 ),
    .b_10_address1( grp_matrixmul_fu_817_b_10_address1 ),
    .b_10_ce1( grp_matrixmul_fu_817_b_10_ce1 ),
    .b_10_q1( grp_matrixmul_fu_817_b_10_q1 ),
    .b_11_address0( grp_matrixmul_fu_817_b_11_address0 ),
    .b_11_ce0( grp_matrixmul_fu_817_b_11_ce0 ),
    .b_11_q0( grp_matrixmul_fu_817_b_11_q0 ),
    .b_11_address1( grp_matrixmul_fu_817_b_11_address1 ),
    .b_11_ce1( grp_matrixmul_fu_817_b_11_ce1 ),
    .b_11_q1( grp_matrixmul_fu_817_b_11_q1 ),
    .b_12_address0( grp_matrixmul_fu_817_b_12_address0 ),
    .b_12_ce0( grp_matrixmul_fu_817_b_12_ce0 ),
    .b_12_q0( grp_matrixmul_fu_817_b_12_q0 ),
    .b_12_address1( grp_matrixmul_fu_817_b_12_address1 ),
    .b_12_ce1( grp_matrixmul_fu_817_b_12_ce1 ),
    .b_12_q1( grp_matrixmul_fu_817_b_12_q1 ),
    .b_13_address0( grp_matrixmul_fu_817_b_13_address0 ),
    .b_13_ce0( grp_matrixmul_fu_817_b_13_ce0 ),
    .b_13_q0( grp_matrixmul_fu_817_b_13_q0 ),
    .b_13_address1( grp_matrixmul_fu_817_b_13_address1 ),
    .b_13_ce1( grp_matrixmul_fu_817_b_13_ce1 ),
    .b_13_q1( grp_matrixmul_fu_817_b_13_q1 ),
    .b_14_address0( grp_matrixmul_fu_817_b_14_address0 ),
    .b_14_ce0( grp_matrixmul_fu_817_b_14_ce0 ),
    .b_14_q0( grp_matrixmul_fu_817_b_14_q0 ),
    .b_14_address1( grp_matrixmul_fu_817_b_14_address1 ),
    .b_14_ce1( grp_matrixmul_fu_817_b_14_ce1 ),
    .b_14_q1( grp_matrixmul_fu_817_b_14_q1 ),
    .b_15_address0( grp_matrixmul_fu_817_b_15_address0 ),
    .b_15_ce0( grp_matrixmul_fu_817_b_15_ce0 ),
    .b_15_q0( grp_matrixmul_fu_817_b_15_q0 ),
    .b_15_address1( grp_matrixmul_fu_817_b_15_address1 ),
    .b_15_ce1( grp_matrixmul_fu_817_b_15_ce1 ),
    .b_15_q1( grp_matrixmul_fu_817_b_15_q1 ),
    .res_address0( grp_matrixmul_fu_817_res_address0 ),
    .res_ce0( grp_matrixmul_fu_817_res_ce0 ),
    .res_we0( grp_matrixmul_fu_817_res_we0 ),
    .res_d0( grp_matrixmul_fu_817_res_d0 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0)) | ((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp1_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_flatten1_fu_964_p2))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_0;
        end else if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp1_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp1_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp1_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond_flatten1_fu_964_p2))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0)) | ((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_flatten1_fu_964_p2)))) begin
            ap_reg_ppiten_pp1_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp2_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_matrixmul_fu_817_ap_done))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp2_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if ((((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_matrixmul_fu_817_ap_done)) | ((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

/// grp_matrixmul_fu_817_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_matrixmul_fu_817_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_matrixmul_fu_817_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if ((ap_ST_st6_fsm_3 == ap_CS_fsm)) begin
            grp_matrixmul_fu_817_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_matrixmul_fu_817_ap_ready)) begin
            grp_matrixmul_fu_817_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
        i_1_reg_761 <= ap_const_lv6_0;
    end else if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        i_1_reg_761 <= i_1_mid2_reg_1213;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten2_reg_1232) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        i_2_reg_794 <= i_2_mid2_reg_1241;
    end else if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_matrixmul_fu_817_ap_done))) begin
        i_2_reg_794 <= ap_const_lv6_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        i_reg_728 <= i_mid2_reg_1184;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_728 <= ap_const_lv6_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
        indvar_flatten1_reg_750 <= ap_const_lv11_0;
    end else if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond_flatten1_fu_964_p2))) begin
        indvar_flatten1_reg_750 <= indvar_flatten_next2_fu_970_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2))) begin
        indvar_flatten2_reg_783 <= indvar_flatten_next1_fu_1085_p2;
    end else if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_matrixmul_fu_817_ap_done))) begin
        indvar_flatten2_reg_783 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_717 <= indvar_flatten_next_fu_864_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        indvar_flatten_reg_717 <= ap_const_lv11_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
        j_1_reg_772 <= ap_const_lv6_0;
    end else if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond_flatten1_fu_964_p2))) begin
        j_1_reg_772 <= j_4_fu_1034_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2))) begin
        j_2_reg_805 <= j_5_fu_1164_p2;
    end else if (((ap_ST_st7_fsm_4 == ap_CS_fsm) & ~(ap_const_logic_0 == grp_matrixmul_fu_817_ap_done))) begin
        j_2_reg_805 <= ap_const_lv6_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
        j_reg_739 <= j_3_fu_912_p2;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~(ap_start == ap_const_logic_0))) begin
        j_reg_739 <= ap_const_lv6_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (ap_const_lv1_0 == exitcond_flatten1_fu_964_p2))) begin
        arrayNo1_cast_reg_1218 <= {{i_1_mid2_fu_996_p3[ap_const_lv32_5 : ap_const_lv32_1]}};
        i_1_mid2_reg_1213 <= i_1_mid2_fu_996_p3;
        p_addr1_reg_1222 <= p_addr1_fu_1028_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
        arrayNo_cast_reg_1190 <= {{j_mid2_fu_876_p3[ap_const_lv32_5 : ap_const_lv32_1]}};
        i_mid2_reg_1184 <= i_mid2_fu_890_p3;
        tmp_5_reg_1194 <= tmp_5_fu_908_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)))) begin
        exitcond_flatten1_reg_1204 <= exitcond_flatten1_fu_964_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        exitcond_flatten2_reg_1232 <= exitcond_flatten2_fu_1079_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
        exitcond_flatten_reg_1175 <= exitcond_flatten_fu_858_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2))) begin
        i_2_mid2_reg_1241 <= i_2_mid2_fu_1111_p3;
        tmp_last_V_reg_1251 <= tmp_last_V_fu_1158_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st10_fsm_6 == ap_CS_fsm)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm)
begin
    if ((ap_ST_st10_fsm_6 == ap_CS_fsm)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// i_1_phi_fu_765_p4 assign process. ///
always @ (ap_CS_fsm or i_1_reg_761 or exitcond_flatten1_reg_1204 or ap_reg_ppiten_pp1_it1 or i_1_mid2_reg_1213)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        i_1_phi_fu_765_p4 = i_1_mid2_reg_1213;
    end else begin
        i_1_phi_fu_765_p4 = i_1_reg_761;
    end
end

/// i_2_phi_fu_798_p4 assign process. ///
always @ (ap_CS_fsm or i_2_reg_794 or exitcond_flatten2_reg_1232 or ap_reg_ppiten_pp2_it1 or i_2_mid2_reg_1241)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten2_reg_1232) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1))) begin
        i_2_phi_fu_798_p4 = i_2_mid2_reg_1241;
    end else begin
        i_2_phi_fu_798_p4 = i_2_reg_794;
    end
end

/// i_phi_fu_732_p4 assign process. ///
always @ (ap_CS_fsm or i_reg_728 or exitcond_flatten_reg_1175 or ap_reg_ppiten_pp0_it1 or i_mid2_reg_1184)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        i_phi_fu_732_p4 = i_mid2_reg_1184;
    end else begin
        i_phi_fu_732_p4 = i_reg_728;
    end
end

/// in_stream_V_0_update assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1)
begin
    if ((((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) | ((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))))) begin
        in_stream_V_0_update = ap_const_logic_1;
    end else begin
        in_stream_V_0_update = ap_const_logic_0;
    end
end

/// mat_a_0_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_0_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_0_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_0_address0 = grp_matrixmul_fu_817_a_0_address0;
    end else begin
        mat_a_0_address0 = 'bx;
    end
end

/// mat_a_0_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_0_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_0))) begin
        mat_a_0_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_0_ce0 = grp_matrixmul_fu_817_a_0_ce0;
    end else begin
        mat_a_0_ce0 = ap_const_logic_0;
    end
end

/// mat_a_0_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_0_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_0_ce1 = grp_matrixmul_fu_817_a_0_ce1;
    end else begin
        mat_a_0_ce1 = ap_const_logic_0;
    end
end

/// mat_a_0_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_0))) begin
        mat_a_0_we0 = ap_const_logic_1;
    end else begin
        mat_a_0_we0 = ap_const_logic_0;
    end
end

/// mat_a_10_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_10_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_10_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_10_address0 = grp_matrixmul_fu_817_a_10_address0;
    end else begin
        mat_a_10_address0 = 'bx;
    end
end

/// mat_a_10_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_10_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_A))) begin
        mat_a_10_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_10_ce0 = grp_matrixmul_fu_817_a_10_ce0;
    end else begin
        mat_a_10_ce0 = ap_const_logic_0;
    end
end

/// mat_a_10_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_10_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_10_ce1 = grp_matrixmul_fu_817_a_10_ce1;
    end else begin
        mat_a_10_ce1 = ap_const_logic_0;
    end
end

/// mat_a_10_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_A))) begin
        mat_a_10_we0 = ap_const_logic_1;
    end else begin
        mat_a_10_we0 = ap_const_logic_0;
    end
end

/// mat_a_11_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_11_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_11_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_11_address0 = grp_matrixmul_fu_817_a_11_address0;
    end else begin
        mat_a_11_address0 = 'bx;
    end
end

/// mat_a_11_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_11_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_B))) begin
        mat_a_11_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_11_ce0 = grp_matrixmul_fu_817_a_11_ce0;
    end else begin
        mat_a_11_ce0 = ap_const_logic_0;
    end
end

/// mat_a_11_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_11_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_11_ce1 = grp_matrixmul_fu_817_a_11_ce1;
    end else begin
        mat_a_11_ce1 = ap_const_logic_0;
    end
end

/// mat_a_11_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_B))) begin
        mat_a_11_we0 = ap_const_logic_1;
    end else begin
        mat_a_11_we0 = ap_const_logic_0;
    end
end

/// mat_a_12_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_12_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_12_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_12_address0 = grp_matrixmul_fu_817_a_12_address0;
    end else begin
        mat_a_12_address0 = 'bx;
    end
end

/// mat_a_12_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_12_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_C))) begin
        mat_a_12_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_12_ce0 = grp_matrixmul_fu_817_a_12_ce0;
    end else begin
        mat_a_12_ce0 = ap_const_logic_0;
    end
end

/// mat_a_12_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_12_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_12_ce1 = grp_matrixmul_fu_817_a_12_ce1;
    end else begin
        mat_a_12_ce1 = ap_const_logic_0;
    end
end

/// mat_a_12_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_C))) begin
        mat_a_12_we0 = ap_const_logic_1;
    end else begin
        mat_a_12_we0 = ap_const_logic_0;
    end
end

/// mat_a_13_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_13_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_13_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_13_address0 = grp_matrixmul_fu_817_a_13_address0;
    end else begin
        mat_a_13_address0 = 'bx;
    end
end

/// mat_a_13_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_13_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_D))) begin
        mat_a_13_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_13_ce0 = grp_matrixmul_fu_817_a_13_ce0;
    end else begin
        mat_a_13_ce0 = ap_const_logic_0;
    end
end

/// mat_a_13_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_13_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_13_ce1 = grp_matrixmul_fu_817_a_13_ce1;
    end else begin
        mat_a_13_ce1 = ap_const_logic_0;
    end
end

/// mat_a_13_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_D))) begin
        mat_a_13_we0 = ap_const_logic_1;
    end else begin
        mat_a_13_we0 = ap_const_logic_0;
    end
end

/// mat_a_14_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_14_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_14_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_14_address0 = grp_matrixmul_fu_817_a_14_address0;
    end else begin
        mat_a_14_address0 = 'bx;
    end
end

/// mat_a_14_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_14_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_E))) begin
        mat_a_14_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_14_ce0 = grp_matrixmul_fu_817_a_14_ce0;
    end else begin
        mat_a_14_ce0 = ap_const_logic_0;
    end
end

/// mat_a_14_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_14_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_14_ce1 = grp_matrixmul_fu_817_a_14_ce1;
    end else begin
        mat_a_14_ce1 = ap_const_logic_0;
    end
end

/// mat_a_14_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_E))) begin
        mat_a_14_we0 = ap_const_logic_1;
    end else begin
        mat_a_14_we0 = ap_const_logic_0;
    end
end

/// mat_a_15_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_15_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_15_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_15_address0 = grp_matrixmul_fu_817_a_15_address0;
    end else begin
        mat_a_15_address0 = 'bx;
    end
end

/// mat_a_15_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_15_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_E) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_D) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_C) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_B) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_A) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_9) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_8) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_7) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_6) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_5) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_4) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_3) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_2) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_1) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_0))) begin
        mat_a_15_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_15_ce0 = grp_matrixmul_fu_817_a_15_ce0;
    end else begin
        mat_a_15_ce0 = ap_const_logic_0;
    end
end

/// mat_a_15_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_15_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_15_ce1 = grp_matrixmul_fu_817_a_15_ce1;
    end else begin
        mat_a_15_ce1 = ap_const_logic_0;
    end
end

/// mat_a_15_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_E) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_D) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_C) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_B) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_A) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_9) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_8) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_7) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_6) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_5) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_4) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_3) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_2) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_1) & ~(arrayNo_cast_reg_1190 == ap_const_lv5_0))) begin
        mat_a_15_we0 = ap_const_logic_1;
    end else begin
        mat_a_15_we0 = ap_const_logic_0;
    end
end

/// mat_a_1_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_1_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_1_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_1_address0 = grp_matrixmul_fu_817_a_1_address0;
    end else begin
        mat_a_1_address0 = 'bx;
    end
end

/// mat_a_1_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_1_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_1))) begin
        mat_a_1_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_1_ce0 = grp_matrixmul_fu_817_a_1_ce0;
    end else begin
        mat_a_1_ce0 = ap_const_logic_0;
    end
end

/// mat_a_1_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_1_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_1_ce1 = grp_matrixmul_fu_817_a_1_ce1;
    end else begin
        mat_a_1_ce1 = ap_const_logic_0;
    end
end

/// mat_a_1_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_1))) begin
        mat_a_1_we0 = ap_const_logic_1;
    end else begin
        mat_a_1_we0 = ap_const_logic_0;
    end
end

/// mat_a_2_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_2_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_2_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_2_address0 = grp_matrixmul_fu_817_a_2_address0;
    end else begin
        mat_a_2_address0 = 'bx;
    end
end

/// mat_a_2_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_2_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_2))) begin
        mat_a_2_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_2_ce0 = grp_matrixmul_fu_817_a_2_ce0;
    end else begin
        mat_a_2_ce0 = ap_const_logic_0;
    end
end

/// mat_a_2_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_2_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_2_ce1 = grp_matrixmul_fu_817_a_2_ce1;
    end else begin
        mat_a_2_ce1 = ap_const_logic_0;
    end
end

/// mat_a_2_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_2))) begin
        mat_a_2_we0 = ap_const_logic_1;
    end else begin
        mat_a_2_we0 = ap_const_logic_0;
    end
end

/// mat_a_3_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_3_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_3_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_3_address0 = grp_matrixmul_fu_817_a_3_address0;
    end else begin
        mat_a_3_address0 = 'bx;
    end
end

/// mat_a_3_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_3_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_3))) begin
        mat_a_3_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_3_ce0 = grp_matrixmul_fu_817_a_3_ce0;
    end else begin
        mat_a_3_ce0 = ap_const_logic_0;
    end
end

/// mat_a_3_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_3_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_3_ce1 = grp_matrixmul_fu_817_a_3_ce1;
    end else begin
        mat_a_3_ce1 = ap_const_logic_0;
    end
end

/// mat_a_3_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_3))) begin
        mat_a_3_we0 = ap_const_logic_1;
    end else begin
        mat_a_3_we0 = ap_const_logic_0;
    end
end

/// mat_a_4_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_4_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_4_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_4_address0 = grp_matrixmul_fu_817_a_4_address0;
    end else begin
        mat_a_4_address0 = 'bx;
    end
end

/// mat_a_4_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_4_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_4))) begin
        mat_a_4_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_4_ce0 = grp_matrixmul_fu_817_a_4_ce0;
    end else begin
        mat_a_4_ce0 = ap_const_logic_0;
    end
end

/// mat_a_4_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_4_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_4_ce1 = grp_matrixmul_fu_817_a_4_ce1;
    end else begin
        mat_a_4_ce1 = ap_const_logic_0;
    end
end

/// mat_a_4_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_4))) begin
        mat_a_4_we0 = ap_const_logic_1;
    end else begin
        mat_a_4_we0 = ap_const_logic_0;
    end
end

/// mat_a_5_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_5_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_5_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_5_address0 = grp_matrixmul_fu_817_a_5_address0;
    end else begin
        mat_a_5_address0 = 'bx;
    end
end

/// mat_a_5_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_5_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_5))) begin
        mat_a_5_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_5_ce0 = grp_matrixmul_fu_817_a_5_ce0;
    end else begin
        mat_a_5_ce0 = ap_const_logic_0;
    end
end

/// mat_a_5_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_5_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_5_ce1 = grp_matrixmul_fu_817_a_5_ce1;
    end else begin
        mat_a_5_ce1 = ap_const_logic_0;
    end
end

/// mat_a_5_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_5))) begin
        mat_a_5_we0 = ap_const_logic_1;
    end else begin
        mat_a_5_we0 = ap_const_logic_0;
    end
end

/// mat_a_6_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_6_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_6_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_6_address0 = grp_matrixmul_fu_817_a_6_address0;
    end else begin
        mat_a_6_address0 = 'bx;
    end
end

/// mat_a_6_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_6_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_6))) begin
        mat_a_6_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_6_ce0 = grp_matrixmul_fu_817_a_6_ce0;
    end else begin
        mat_a_6_ce0 = ap_const_logic_0;
    end
end

/// mat_a_6_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_6_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_6_ce1 = grp_matrixmul_fu_817_a_6_ce1;
    end else begin
        mat_a_6_ce1 = ap_const_logic_0;
    end
end

/// mat_a_6_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_6))) begin
        mat_a_6_we0 = ap_const_logic_1;
    end else begin
        mat_a_6_we0 = ap_const_logic_0;
    end
end

/// mat_a_7_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_7_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_7_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_7_address0 = grp_matrixmul_fu_817_a_7_address0;
    end else begin
        mat_a_7_address0 = 'bx;
    end
end

/// mat_a_7_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_7_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_7))) begin
        mat_a_7_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_7_ce0 = grp_matrixmul_fu_817_a_7_ce0;
    end else begin
        mat_a_7_ce0 = ap_const_logic_0;
    end
end

/// mat_a_7_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_7_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_7_ce1 = grp_matrixmul_fu_817_a_7_ce1;
    end else begin
        mat_a_7_ce1 = ap_const_logic_0;
    end
end

/// mat_a_7_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_7))) begin
        mat_a_7_we0 = ap_const_logic_1;
    end else begin
        mat_a_7_we0 = ap_const_logic_0;
    end
end

/// mat_a_8_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_8_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_8_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_8_address0 = grp_matrixmul_fu_817_a_8_address0;
    end else begin
        mat_a_8_address0 = 'bx;
    end
end

/// mat_a_8_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_8_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_8))) begin
        mat_a_8_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_8_ce0 = grp_matrixmul_fu_817_a_8_ce0;
    end else begin
        mat_a_8_ce0 = ap_const_logic_0;
    end
end

/// mat_a_8_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_8_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_8_ce1 = grp_matrixmul_fu_817_a_8_ce1;
    end else begin
        mat_a_8_ce1 = ap_const_logic_0;
    end
end

/// mat_a_8_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_8))) begin
        mat_a_8_we0 = ap_const_logic_1;
    end else begin
        mat_a_8_we0 = ap_const_logic_0;
    end
end

/// mat_a_9_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it1 or grp_matrixmul_fu_817_a_9_address0 or tmp_1_fu_944_p1)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        mat_a_9_address0 = tmp_1_fu_944_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_9_address0 = grp_matrixmul_fu_817_a_9_address0;
    end else begin
        mat_a_9_address0 = 'bx;
    end
end

/// mat_a_9_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190 or grp_matrixmul_fu_817_a_9_ce0)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_9))) begin
        mat_a_9_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_9_ce0 = grp_matrixmul_fu_817_a_9_ce0;
    end else begin
        mat_a_9_ce0 = ap_const_logic_0;
    end
end

/// mat_a_9_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_a_9_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_a_9_ce1 = grp_matrixmul_fu_817_a_9_ce1;
    end else begin
        mat_a_9_ce1 = ap_const_logic_0;
    end
end

/// mat_a_9_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten_reg_1175 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or arrayNo_cast_reg_1190)
begin
    if (((ap_ST_pp0_stg0_fsm_1 == ap_CS_fsm) & (exitcond_flatten_reg_1175 == ap_const_lv1_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & (arrayNo_cast_reg_1190 == ap_const_lv5_9))) begin
        mat_a_9_we0 = ap_const_logic_1;
    end else begin
        mat_a_9_we0 = ap_const_logic_0;
    end
end

/// mat_b_0_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_0_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_0_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_0_address0 = grp_matrixmul_fu_817_b_0_address0;
    end else begin
        mat_b_0_address0 = 'bx;
    end
end

/// mat_b_0_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_0_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_0))) begin
        mat_b_0_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_0_ce0 = grp_matrixmul_fu_817_b_0_ce0;
    end else begin
        mat_b_0_ce0 = ap_const_logic_0;
    end
end

/// mat_b_0_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_0_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_0_ce1 = grp_matrixmul_fu_817_b_0_ce1;
    end else begin
        mat_b_0_ce1 = ap_const_logic_0;
    end
end

/// mat_b_0_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_0))) begin
        mat_b_0_we0 = ap_const_logic_1;
    end else begin
        mat_b_0_we0 = ap_const_logic_0;
    end
end

/// mat_b_10_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_10_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_10_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_10_address0 = grp_matrixmul_fu_817_b_10_address0;
    end else begin
        mat_b_10_address0 = 'bx;
    end
end

/// mat_b_10_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_10_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_A))) begin
        mat_b_10_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_10_ce0 = grp_matrixmul_fu_817_b_10_ce0;
    end else begin
        mat_b_10_ce0 = ap_const_logic_0;
    end
end

/// mat_b_10_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_10_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_10_ce1 = grp_matrixmul_fu_817_b_10_ce1;
    end else begin
        mat_b_10_ce1 = ap_const_logic_0;
    end
end

/// mat_b_10_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_A))) begin
        mat_b_10_we0 = ap_const_logic_1;
    end else begin
        mat_b_10_we0 = ap_const_logic_0;
    end
end

/// mat_b_11_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_11_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_11_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_11_address0 = grp_matrixmul_fu_817_b_11_address0;
    end else begin
        mat_b_11_address0 = 'bx;
    end
end

/// mat_b_11_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_11_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_B))) begin
        mat_b_11_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_11_ce0 = grp_matrixmul_fu_817_b_11_ce0;
    end else begin
        mat_b_11_ce0 = ap_const_logic_0;
    end
end

/// mat_b_11_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_11_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_11_ce1 = grp_matrixmul_fu_817_b_11_ce1;
    end else begin
        mat_b_11_ce1 = ap_const_logic_0;
    end
end

/// mat_b_11_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_B))) begin
        mat_b_11_we0 = ap_const_logic_1;
    end else begin
        mat_b_11_we0 = ap_const_logic_0;
    end
end

/// mat_b_12_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_12_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_12_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_12_address0 = grp_matrixmul_fu_817_b_12_address0;
    end else begin
        mat_b_12_address0 = 'bx;
    end
end

/// mat_b_12_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_12_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_C))) begin
        mat_b_12_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_12_ce0 = grp_matrixmul_fu_817_b_12_ce0;
    end else begin
        mat_b_12_ce0 = ap_const_logic_0;
    end
end

/// mat_b_12_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_12_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_12_ce1 = grp_matrixmul_fu_817_b_12_ce1;
    end else begin
        mat_b_12_ce1 = ap_const_logic_0;
    end
end

/// mat_b_12_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_C))) begin
        mat_b_12_we0 = ap_const_logic_1;
    end else begin
        mat_b_12_we0 = ap_const_logic_0;
    end
end

/// mat_b_13_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_13_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_13_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_13_address0 = grp_matrixmul_fu_817_b_13_address0;
    end else begin
        mat_b_13_address0 = 'bx;
    end
end

/// mat_b_13_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_13_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_D))) begin
        mat_b_13_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_13_ce0 = grp_matrixmul_fu_817_b_13_ce0;
    end else begin
        mat_b_13_ce0 = ap_const_logic_0;
    end
end

/// mat_b_13_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_13_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_13_ce1 = grp_matrixmul_fu_817_b_13_ce1;
    end else begin
        mat_b_13_ce1 = ap_const_logic_0;
    end
end

/// mat_b_13_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_D))) begin
        mat_b_13_we0 = ap_const_logic_1;
    end else begin
        mat_b_13_we0 = ap_const_logic_0;
    end
end

/// mat_b_14_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_14_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_14_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_14_address0 = grp_matrixmul_fu_817_b_14_address0;
    end else begin
        mat_b_14_address0 = 'bx;
    end
end

/// mat_b_14_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_14_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_E))) begin
        mat_b_14_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_14_ce0 = grp_matrixmul_fu_817_b_14_ce0;
    end else begin
        mat_b_14_ce0 = ap_const_logic_0;
    end
end

/// mat_b_14_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_14_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_14_ce1 = grp_matrixmul_fu_817_b_14_ce1;
    end else begin
        mat_b_14_ce1 = ap_const_logic_0;
    end
end

/// mat_b_14_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_E))) begin
        mat_b_14_we0 = ap_const_logic_1;
    end else begin
        mat_b_14_we0 = ap_const_logic_0;
    end
end

/// mat_b_15_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_15_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_15_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_15_address0 = grp_matrixmul_fu_817_b_15_address0;
    end else begin
        mat_b_15_address0 = 'bx;
    end
end

/// mat_b_15_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_15_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_E) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_D) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_C) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_B) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_A) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_9) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_8) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_7) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_6) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_5) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_4) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_3) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_2) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_1) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_0))) begin
        mat_b_15_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_15_ce0 = grp_matrixmul_fu_817_b_15_ce0;
    end else begin
        mat_b_15_ce0 = ap_const_logic_0;
    end
end

/// mat_b_15_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_15_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_15_ce1 = grp_matrixmul_fu_817_b_15_ce1;
    end else begin
        mat_b_15_ce1 = ap_const_logic_0;
    end
end

/// mat_b_15_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_E) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_D) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_C) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_B) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_A) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_9) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_8) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_7) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_6) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_5) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_4) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_3) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_2) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_1) & ~(arrayNo1_cast_reg_1218 == ap_const_lv5_0))) begin
        mat_b_15_we0 = ap_const_logic_1;
    end else begin
        mat_b_15_we0 = ap_const_logic_0;
    end
end

/// mat_b_1_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_1_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_1_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_1_address0 = grp_matrixmul_fu_817_b_1_address0;
    end else begin
        mat_b_1_address0 = 'bx;
    end
end

/// mat_b_1_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_1_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_1))) begin
        mat_b_1_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_1_ce0 = grp_matrixmul_fu_817_b_1_ce0;
    end else begin
        mat_b_1_ce0 = ap_const_logic_0;
    end
end

/// mat_b_1_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_1_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_1_ce1 = grp_matrixmul_fu_817_b_1_ce1;
    end else begin
        mat_b_1_ce1 = ap_const_logic_0;
    end
end

/// mat_b_1_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_1))) begin
        mat_b_1_we0 = ap_const_logic_1;
    end else begin
        mat_b_1_we0 = ap_const_logic_0;
    end
end

/// mat_b_2_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_2_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_2_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_2_address0 = grp_matrixmul_fu_817_b_2_address0;
    end else begin
        mat_b_2_address0 = 'bx;
    end
end

/// mat_b_2_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_2_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_2))) begin
        mat_b_2_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_2_ce0 = grp_matrixmul_fu_817_b_2_ce0;
    end else begin
        mat_b_2_ce0 = ap_const_logic_0;
    end
end

/// mat_b_2_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_2_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_2_ce1 = grp_matrixmul_fu_817_b_2_ce1;
    end else begin
        mat_b_2_ce1 = ap_const_logic_0;
    end
end

/// mat_b_2_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_2))) begin
        mat_b_2_we0 = ap_const_logic_1;
    end else begin
        mat_b_2_we0 = ap_const_logic_0;
    end
end

/// mat_b_3_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_3_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_3_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_3_address0 = grp_matrixmul_fu_817_b_3_address0;
    end else begin
        mat_b_3_address0 = 'bx;
    end
end

/// mat_b_3_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_3_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_3))) begin
        mat_b_3_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_3_ce0 = grp_matrixmul_fu_817_b_3_ce0;
    end else begin
        mat_b_3_ce0 = ap_const_logic_0;
    end
end

/// mat_b_3_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_3_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_3_ce1 = grp_matrixmul_fu_817_b_3_ce1;
    end else begin
        mat_b_3_ce1 = ap_const_logic_0;
    end
end

/// mat_b_3_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_3))) begin
        mat_b_3_we0 = ap_const_logic_1;
    end else begin
        mat_b_3_we0 = ap_const_logic_0;
    end
end

/// mat_b_4_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_4_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_4_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_4_address0 = grp_matrixmul_fu_817_b_4_address0;
    end else begin
        mat_b_4_address0 = 'bx;
    end
end

/// mat_b_4_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_4_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_4))) begin
        mat_b_4_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_4_ce0 = grp_matrixmul_fu_817_b_4_ce0;
    end else begin
        mat_b_4_ce0 = ap_const_logic_0;
    end
end

/// mat_b_4_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_4_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_4_ce1 = grp_matrixmul_fu_817_b_4_ce1;
    end else begin
        mat_b_4_ce1 = ap_const_logic_0;
    end
end

/// mat_b_4_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_4))) begin
        mat_b_4_we0 = ap_const_logic_1;
    end else begin
        mat_b_4_we0 = ap_const_logic_0;
    end
end

/// mat_b_5_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_5_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_5_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_5_address0 = grp_matrixmul_fu_817_b_5_address0;
    end else begin
        mat_b_5_address0 = 'bx;
    end
end

/// mat_b_5_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_5_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_5))) begin
        mat_b_5_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_5_ce0 = grp_matrixmul_fu_817_b_5_ce0;
    end else begin
        mat_b_5_ce0 = ap_const_logic_0;
    end
end

/// mat_b_5_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_5_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_5_ce1 = grp_matrixmul_fu_817_b_5_ce1;
    end else begin
        mat_b_5_ce1 = ap_const_logic_0;
    end
end

/// mat_b_5_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_5))) begin
        mat_b_5_we0 = ap_const_logic_1;
    end else begin
        mat_b_5_we0 = ap_const_logic_0;
    end
end

/// mat_b_6_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_6_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_6_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_6_address0 = grp_matrixmul_fu_817_b_6_address0;
    end else begin
        mat_b_6_address0 = 'bx;
    end
end

/// mat_b_6_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_6_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_6))) begin
        mat_b_6_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_6_ce0 = grp_matrixmul_fu_817_b_6_ce0;
    end else begin
        mat_b_6_ce0 = ap_const_logic_0;
    end
end

/// mat_b_6_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_6_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_6_ce1 = grp_matrixmul_fu_817_b_6_ce1;
    end else begin
        mat_b_6_ce1 = ap_const_logic_0;
    end
end

/// mat_b_6_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_6))) begin
        mat_b_6_we0 = ap_const_logic_1;
    end else begin
        mat_b_6_we0 = ap_const_logic_0;
    end
end

/// mat_b_7_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_7_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_7_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_7_address0 = grp_matrixmul_fu_817_b_7_address0;
    end else begin
        mat_b_7_address0 = 'bx;
    end
end

/// mat_b_7_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_7_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_7))) begin
        mat_b_7_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_7_ce0 = grp_matrixmul_fu_817_b_7_ce0;
    end else begin
        mat_b_7_ce0 = ap_const_logic_0;
    end
end

/// mat_b_7_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_7_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_7_ce1 = grp_matrixmul_fu_817_b_7_ce1;
    end else begin
        mat_b_7_ce1 = ap_const_logic_0;
    end
end

/// mat_b_7_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_7))) begin
        mat_b_7_we0 = ap_const_logic_1;
    end else begin
        mat_b_7_we0 = ap_const_logic_0;
    end
end

/// mat_b_8_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_8_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_8_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_8_address0 = grp_matrixmul_fu_817_b_8_address0;
    end else begin
        mat_b_8_address0 = 'bx;
    end
end

/// mat_b_8_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_8_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_8))) begin
        mat_b_8_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_8_ce0 = grp_matrixmul_fu_817_b_8_ce0;
    end else begin
        mat_b_8_ce0 = ap_const_logic_0;
    end
end

/// mat_b_8_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_8_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_8_ce1 = grp_matrixmul_fu_817_b_8_ce1;
    end else begin
        mat_b_8_ce1 = ap_const_logic_0;
    end
end

/// mat_b_8_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_8))) begin
        mat_b_8_we0 = ap_const_logic_1;
    end else begin
        mat_b_8_we0 = ap_const_logic_0;
    end
end

/// mat_b_9_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp1_it1 or grp_matrixmul_fu_817_b_9_address0 or tmp_8_fu_1060_p1)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1))) begin
        mat_b_9_address0 = tmp_8_fu_1060_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_9_address0 = grp_matrixmul_fu_817_b_9_address0;
    end else begin
        mat_b_9_address0 = 'bx;
    end
end

/// mat_b_9_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218 or grp_matrixmul_fu_817_b_9_ce0)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_9))) begin
        mat_b_9_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_9_ce0 = grp_matrixmul_fu_817_b_9_ce0;
    end else begin
        mat_b_9_ce0 = ap_const_logic_0;
    end
end

/// mat_b_9_ce1 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_b_9_ce1)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_b_9_ce1 = grp_matrixmul_fu_817_b_9_ce1;
    end else begin
        mat_b_9_ce1 = ap_const_logic_0;
    end
end

/// mat_b_9_we0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten1_reg_1204 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or arrayNo1_cast_reg_1218)
begin
    if (((ap_ST_pp1_stg0_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204) & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & (arrayNo1_cast_reg_1218 == ap_const_lv5_9))) begin
        mat_b_9_we0 = ap_const_logic_1;
    end else begin
        mat_b_9_we0 = ap_const_logic_0;
    end
end

/// mat_res_address0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp2_it0 or grp_matrixmul_fu_817_res_address0 or tmp_12_fu_1147_p1)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) begin
        mat_res_address0 = tmp_12_fu_1147_p1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_res_address0 = grp_matrixmul_fu_817_res_address0;
    end else begin
        mat_res_address0 = 'bx;
    end
end

/// mat_res_ce0 assign process. ///
always @ (ap_CS_fsm or exitcond_flatten2_fu_1079_p2 or ap_reg_ppiten_pp2_it0 or ap_sig_bdd_162 or ap_reg_ppiten_pp2_it1 or grp_matrixmul_fu_817_res_ce0)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & (ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2))) begin
        mat_res_ce0 = ap_const_logic_1;
    end else if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_res_ce0 = grp_matrixmul_fu_817_res_ce0;
    end else begin
        mat_res_ce0 = ap_const_logic_0;
    end
end

/// mat_res_we0 assign process. ///
always @ (ap_CS_fsm or grp_matrixmul_fu_817_res_we0)
begin
    if ((ap_ST_st7_fsm_4 == ap_CS_fsm)) begin
        mat_res_we0 = grp_matrixmul_fu_817_res_we0;
    end else begin
        mat_res_we0 = ap_const_logic_0;
    end
end

/// out_stream_V_1_update assign process. ///
always @ (ap_CS_fsm or exitcond_flatten2_reg_1232 or ap_sig_bdd_162 or ap_reg_ppiten_pp2_it1)
begin
    if (((ap_ST_pp2_stg0_fsm_5 == ap_CS_fsm) & (ap_const_lv1_0 == exitcond_flatten2_reg_1232) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)))) begin
        out_stream_V_1_update = ap_const_logic_1;
    end else begin
        out_stream_V_1_update = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or exitcond_flatten_fu_858_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_108 or ap_reg_ppiten_pp0_it1 or exitcond_flatten1_fu_964_p2 or ap_reg_ppiten_pp1_it0 or ap_sig_bdd_134 or ap_reg_ppiten_pp1_it1 or exitcond_flatten2_fu_1079_p2 or ap_reg_ppiten_pp2_it0 or ap_sig_bdd_162 or ap_reg_ppiten_pp2_it1 or grp_matrixmul_fu_817_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_pp0_stg0_fsm_1 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_sig_bdd_108 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~(exitcond_flatten_fu_858_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        ap_ST_pp1_stg0_fsm_2 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_flatten1_fu_964_p2))) begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_2;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp1_it0) & ~(ap_sig_bdd_134 & (ap_const_logic_1 == ap_reg_ppiten_pp1_it1)) & ~(ap_const_lv1_0 == exitcond_flatten1_fu_964_p2))) begin
                ap_NS_fsm = ap_ST_st6_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp1_stg0_fsm_2;
            end
        ap_ST_st6_fsm_3 : 
            ap_NS_fsm = ap_ST_st7_fsm_4;
        ap_ST_st7_fsm_4 : 
            if (~(ap_const_logic_0 == grp_matrixmul_fu_817_ap_done)) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st7_fsm_4;
            end
        ap_ST_pp2_stg0_fsm_5 : 
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_5;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_162 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1)) & ~(ap_const_lv1_0 == exitcond_flatten2_fu_1079_p2))) begin
                ap_NS_fsm = ap_ST_st10_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_5;
            end
        ap_ST_st10_fsm_6 : 
            ap_NS_fsm = ap_ST_st1_fsm_0;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end

/// ap_sig_bdd_108 assign process. ///
always @ (exitcond_flatten_reg_1175 or in_stream_V_0_status)
begin
    ap_sig_bdd_108 = ((in_stream_V_0_status == ap_const_logic_0) & (exitcond_flatten_reg_1175 == ap_const_lv1_0));
end

/// ap_sig_bdd_134 assign process. ///
always @ (in_stream_V_0_status or exitcond_flatten1_reg_1204)
begin
    ap_sig_bdd_134 = ((in_stream_V_0_status == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_flatten1_reg_1204));
end

/// ap_sig_bdd_162 assign process. ///
always @ (exitcond_flatten2_reg_1232 or out_stream_V_1_status)
begin
    ap_sig_bdd_162 = ((out_stream_V_1_status == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_flatten2_reg_1232));
end
assign exitcond1_fu_976_p2 = (j_1_reg_772 == ap_const_lv6_20? 1'b1: 1'b0);
assign exitcond2_fu_1091_p2 = (j_2_reg_805 == ap_const_lv6_20? 1'b1: 1'b0);
assign exitcond_flatten1_fu_964_p2 = (indvar_flatten1_reg_750 == ap_const_lv11_400? 1'b1: 1'b0);
assign exitcond_flatten2_fu_1079_p2 = (indvar_flatten2_reg_783 == ap_const_lv11_400? 1'b1: 1'b0);
assign exitcond_flatten_fu_858_p2 = (indvar_flatten_reg_717 == ap_const_lv11_400? 1'b1: 1'b0);
assign exitcond_fu_870_p2 = (j_reg_739 == ap_const_lv6_20? 1'b1: 1'b0);
assign grp_matrixmul_fu_817_a_0_q0 = mat_a_0_q0;
assign grp_matrixmul_fu_817_a_0_q1 = mat_a_0_q1;
assign grp_matrixmul_fu_817_a_10_q0 = mat_a_10_q0;
assign grp_matrixmul_fu_817_a_10_q1 = mat_a_10_q1;
assign grp_matrixmul_fu_817_a_11_q0 = mat_a_11_q0;
assign grp_matrixmul_fu_817_a_11_q1 = mat_a_11_q1;
assign grp_matrixmul_fu_817_a_12_q0 = mat_a_12_q0;
assign grp_matrixmul_fu_817_a_12_q1 = mat_a_12_q1;
assign grp_matrixmul_fu_817_a_13_q0 = mat_a_13_q0;
assign grp_matrixmul_fu_817_a_13_q1 = mat_a_13_q1;
assign grp_matrixmul_fu_817_a_14_q0 = mat_a_14_q0;
assign grp_matrixmul_fu_817_a_14_q1 = mat_a_14_q1;
assign grp_matrixmul_fu_817_a_15_q0 = mat_a_15_q0;
assign grp_matrixmul_fu_817_a_15_q1 = mat_a_15_q1;
assign grp_matrixmul_fu_817_a_1_q0 = mat_a_1_q0;
assign grp_matrixmul_fu_817_a_1_q1 = mat_a_1_q1;
assign grp_matrixmul_fu_817_a_2_q0 = mat_a_2_q0;
assign grp_matrixmul_fu_817_a_2_q1 = mat_a_2_q1;
assign grp_matrixmul_fu_817_a_3_q0 = mat_a_3_q0;
assign grp_matrixmul_fu_817_a_3_q1 = mat_a_3_q1;
assign grp_matrixmul_fu_817_a_4_q0 = mat_a_4_q0;
assign grp_matrixmul_fu_817_a_4_q1 = mat_a_4_q1;
assign grp_matrixmul_fu_817_a_5_q0 = mat_a_5_q0;
assign grp_matrixmul_fu_817_a_5_q1 = mat_a_5_q1;
assign grp_matrixmul_fu_817_a_6_q0 = mat_a_6_q0;
assign grp_matrixmul_fu_817_a_6_q1 = mat_a_6_q1;
assign grp_matrixmul_fu_817_a_7_q0 = mat_a_7_q0;
assign grp_matrixmul_fu_817_a_7_q1 = mat_a_7_q1;
assign grp_matrixmul_fu_817_a_8_q0 = mat_a_8_q0;
assign grp_matrixmul_fu_817_a_8_q1 = mat_a_8_q1;
assign grp_matrixmul_fu_817_a_9_q0 = mat_a_9_q0;
assign grp_matrixmul_fu_817_a_9_q1 = mat_a_9_q1;
assign grp_matrixmul_fu_817_ap_start = grp_matrixmul_fu_817_ap_start_ap_start_reg;
assign grp_matrixmul_fu_817_b_0_q0 = mat_b_0_q0;
assign grp_matrixmul_fu_817_b_0_q1 = mat_b_0_q1;
assign grp_matrixmul_fu_817_b_10_q0 = mat_b_10_q0;
assign grp_matrixmul_fu_817_b_10_q1 = mat_b_10_q1;
assign grp_matrixmul_fu_817_b_11_q0 = mat_b_11_q0;
assign grp_matrixmul_fu_817_b_11_q1 = mat_b_11_q1;
assign grp_matrixmul_fu_817_b_12_q0 = mat_b_12_q0;
assign grp_matrixmul_fu_817_b_12_q1 = mat_b_12_q1;
assign grp_matrixmul_fu_817_b_13_q0 = mat_b_13_q0;
assign grp_matrixmul_fu_817_b_13_q1 = mat_b_13_q1;
assign grp_matrixmul_fu_817_b_14_q0 = mat_b_14_q0;
assign grp_matrixmul_fu_817_b_14_q1 = mat_b_14_q1;
assign grp_matrixmul_fu_817_b_15_q0 = mat_b_15_q0;
assign grp_matrixmul_fu_817_b_15_q1 = mat_b_15_q1;
assign grp_matrixmul_fu_817_b_1_q0 = mat_b_1_q0;
assign grp_matrixmul_fu_817_b_1_q1 = mat_b_1_q1;
assign grp_matrixmul_fu_817_b_2_q0 = mat_b_2_q0;
assign grp_matrixmul_fu_817_b_2_q1 = mat_b_2_q1;
assign grp_matrixmul_fu_817_b_3_q0 = mat_b_3_q0;
assign grp_matrixmul_fu_817_b_3_q1 = mat_b_3_q1;
assign grp_matrixmul_fu_817_b_4_q0 = mat_b_4_q0;
assign grp_matrixmul_fu_817_b_4_q1 = mat_b_4_q1;
assign grp_matrixmul_fu_817_b_5_q0 = mat_b_5_q0;
assign grp_matrixmul_fu_817_b_5_q1 = mat_b_5_q1;
assign grp_matrixmul_fu_817_b_6_q0 = mat_b_6_q0;
assign grp_matrixmul_fu_817_b_6_q1 = mat_b_6_q1;
assign grp_matrixmul_fu_817_b_7_q0 = mat_b_7_q0;
assign grp_matrixmul_fu_817_b_7_q1 = mat_b_7_q1;
assign grp_matrixmul_fu_817_b_8_q0 = mat_b_8_q0;
assign grp_matrixmul_fu_817_b_8_q1 = mat_b_8_q1;
assign grp_matrixmul_fu_817_b_9_q0 = mat_b_9_q0;
assign grp_matrixmul_fu_817_b_9_q1 = mat_b_9_q1;
assign i_1_mid2_fu_996_p3 = ((exitcond1_fu_976_p2)? i_3_fu_990_p2: i_1_phi_fu_765_p4);
assign i_2_mid2_fu_1111_p3 = ((exitcond2_fu_1091_p2)? i_4_fu_1105_p2: i_2_phi_fu_798_p4);
assign i_3_fu_990_p2 = (i_1_phi_fu_765_p4 + ap_const_lv6_1);
assign i_4_fu_1105_p2 = (i_2_phi_fu_798_p4 + ap_const_lv6_1);
assign i_mid2_fu_890_p3 = ((exitcond_fu_870_p2)? i_s_fu_884_p2: i_phi_fu_732_p4);
assign i_s_fu_884_p2 = (i_phi_fu_732_p4 + ap_const_lv6_1);
assign in_stream_V_0_status = (in_stream_V_data_V_empty_n & in_stream_V_keep_V_empty_n & in_stream_V_strb_V_empty_n & in_stream_V_user_V_empty_n & in_stream_V_last_V_empty_n & in_stream_V_id_V_empty_n & in_stream_V_dest_V_empty_n);
assign in_stream_V_data_V_read = in_stream_V_0_update;
assign in_stream_V_dest_V_read = in_stream_V_0_update;
assign in_stream_V_id_V_read = in_stream_V_0_update;
assign in_stream_V_keep_V_read = in_stream_V_0_update;
assign in_stream_V_last_V_read = in_stream_V_0_update;
assign in_stream_V_strb_V_read = in_stream_V_0_update;
assign in_stream_V_user_V_read = in_stream_V_0_update;
assign indvar_flatten_next1_fu_1085_p2 = (indvar_flatten2_reg_783 + ap_const_lv11_1);
assign indvar_flatten_next2_fu_970_p2 = (indvar_flatten1_reg_750 + ap_const_lv11_1);
assign indvar_flatten_next_fu_864_p2 = (indvar_flatten_reg_717 + ap_const_lv11_1);
assign j_1_mid2_fu_982_p3 = ((exitcond1_fu_976_p2)? ap_const_lv6_0: j_1_reg_772);
assign j_2_mid2_fu_1097_p3 = ((exitcond2_fu_1091_p2)? ap_const_lv6_0: j_2_reg_805);
assign j_3_fu_912_p2 = (j_mid2_fu_876_p3 + ap_const_lv6_1);
assign j_4_fu_1034_p2 = (j_1_mid2_fu_982_p3 + ap_const_lv6_1);
assign j_5_fu_1164_p2 = (j_2_mid2_fu_1097_p3 + ap_const_lv6_1);
assign j_mid2_fu_876_p3 = ((exitcond_fu_870_p2)? ap_const_lv6_0: j_reg_739);
assign mat_a_0_address1 = grp_matrixmul_fu_817_a_0_address1;
assign mat_a_0_d0 = tmp_s_fu_918_p1;
assign mat_a_10_address1 = grp_matrixmul_fu_817_a_10_address1;
assign mat_a_10_d0 = tmp_s_fu_918_p1;
assign mat_a_11_address1 = grp_matrixmul_fu_817_a_11_address1;
assign mat_a_11_d0 = tmp_s_fu_918_p1;
assign mat_a_12_address1 = grp_matrixmul_fu_817_a_12_address1;
assign mat_a_12_d0 = tmp_s_fu_918_p1;
assign mat_a_13_address1 = grp_matrixmul_fu_817_a_13_address1;
assign mat_a_13_d0 = tmp_s_fu_918_p1;
assign mat_a_14_address1 = grp_matrixmul_fu_817_a_14_address1;
assign mat_a_14_d0 = tmp_s_fu_918_p1;
assign mat_a_15_address1 = grp_matrixmul_fu_817_a_15_address1;
assign mat_a_15_d0 = tmp_s_fu_918_p1;
assign mat_a_1_address1 = grp_matrixmul_fu_817_a_1_address1;
assign mat_a_1_d0 = tmp_s_fu_918_p1;
assign mat_a_2_address1 = grp_matrixmul_fu_817_a_2_address1;
assign mat_a_2_d0 = tmp_s_fu_918_p1;
assign mat_a_3_address1 = grp_matrixmul_fu_817_a_3_address1;
assign mat_a_3_d0 = tmp_s_fu_918_p1;
assign mat_a_4_address1 = grp_matrixmul_fu_817_a_4_address1;
assign mat_a_4_d0 = tmp_s_fu_918_p1;
assign mat_a_5_address1 = grp_matrixmul_fu_817_a_5_address1;
assign mat_a_5_d0 = tmp_s_fu_918_p1;
assign mat_a_6_address1 = grp_matrixmul_fu_817_a_6_address1;
assign mat_a_6_d0 = tmp_s_fu_918_p1;
assign mat_a_7_address1 = grp_matrixmul_fu_817_a_7_address1;
assign mat_a_7_d0 = tmp_s_fu_918_p1;
assign mat_a_8_address1 = grp_matrixmul_fu_817_a_8_address1;
assign mat_a_8_d0 = tmp_s_fu_918_p1;
assign mat_a_9_address1 = grp_matrixmul_fu_817_a_9_address1;
assign mat_a_9_d0 = tmp_s_fu_918_p1;
assign mat_b_0_address1 = grp_matrixmul_fu_817_b_0_address1;
assign mat_b_0_d0 = tmp_4_fu_1040_p1;
assign mat_b_10_address1 = grp_matrixmul_fu_817_b_10_address1;
assign mat_b_10_d0 = tmp_4_fu_1040_p1;
assign mat_b_11_address1 = grp_matrixmul_fu_817_b_11_address1;
assign mat_b_11_d0 = tmp_4_fu_1040_p1;
assign mat_b_12_address1 = grp_matrixmul_fu_817_b_12_address1;
assign mat_b_12_d0 = tmp_4_fu_1040_p1;
assign mat_b_13_address1 = grp_matrixmul_fu_817_b_13_address1;
assign mat_b_13_d0 = tmp_4_fu_1040_p1;
assign mat_b_14_address1 = grp_matrixmul_fu_817_b_14_address1;
assign mat_b_14_d0 = tmp_4_fu_1040_p1;
assign mat_b_15_address1 = grp_matrixmul_fu_817_b_15_address1;
assign mat_b_15_d0 = tmp_4_fu_1040_p1;
assign mat_b_1_address1 = grp_matrixmul_fu_817_b_1_address1;
assign mat_b_1_d0 = tmp_4_fu_1040_p1;
assign mat_b_2_address1 = grp_matrixmul_fu_817_b_2_address1;
assign mat_b_2_d0 = tmp_4_fu_1040_p1;
assign mat_b_3_address1 = grp_matrixmul_fu_817_b_3_address1;
assign mat_b_3_d0 = tmp_4_fu_1040_p1;
assign mat_b_4_address1 = grp_matrixmul_fu_817_b_4_address1;
assign mat_b_4_d0 = tmp_4_fu_1040_p1;
assign mat_b_5_address1 = grp_matrixmul_fu_817_b_5_address1;
assign mat_b_5_d0 = tmp_4_fu_1040_p1;
assign mat_b_6_address1 = grp_matrixmul_fu_817_b_6_address1;
assign mat_b_6_d0 = tmp_4_fu_1040_p1;
assign mat_b_7_address1 = grp_matrixmul_fu_817_b_7_address1;
assign mat_b_7_d0 = tmp_4_fu_1040_p1;
assign mat_b_8_address1 = grp_matrixmul_fu_817_b_8_address1;
assign mat_b_8_d0 = tmp_4_fu_1040_p1;
assign mat_b_9_address1 = grp_matrixmul_fu_817_b_9_address1;
assign mat_b_9_d0 = tmp_4_fu_1040_p1;
assign mat_res_d0 = grp_matrixmul_fu_817_res_d0;
assign out_stream_V_1_status = (out_stream_V_data_V_full_n & out_stream_V_keep_V_full_n & out_stream_V_strb_V_full_n & out_stream_V_user_V_full_n & out_stream_V_last_V_full_n & out_stream_V_id_V_full_n & out_stream_V_dest_V_full_n);
assign out_stream_V_data_V_din = mat_res_q0;
assign out_stream_V_data_V_write = out_stream_V_1_update;
assign out_stream_V_dest_V_din = ap_const_lv5_0;
assign out_stream_V_dest_V_write = out_stream_V_1_update;
assign out_stream_V_id_V_din = ap_const_lv5_0;
assign out_stream_V_id_V_write = out_stream_V_1_update;
assign out_stream_V_keep_V_din = ap_const_lv4_F;
assign out_stream_V_keep_V_write = out_stream_V_1_update;
assign out_stream_V_last_V_din = tmp_last_V_reg_1251;
assign out_stream_V_last_V_write = out_stream_V_1_update;
assign out_stream_V_strb_V_din = ap_const_lv4_F;
assign out_stream_V_strb_V_write = out_stream_V_1_update;
assign out_stream_V_user_V_din = ap_const_lv4_0;
assign out_stream_V_user_V_write = out_stream_V_1_update;
assign p_addr1_fu_1028_p2 = (p_addr_cast_fu_1024_p1 + tmp_5_trn_cast_fu_1014_p1);
assign p_addr2_cast_fu_1137_p1 = $unsigned(tmp_11_fu_1129_p3);
assign p_addr3_fu_1141_p2 = (p_addr2_cast_fu_1137_p1 + tmp_6_trn_cast_fu_1125_p1);
assign p_addr_cast_fu_1024_p1 = $unsigned(tmp_6_fu_1018_p2);
assign tmp_11_fu_1129_p3 = {{i_2_mid2_fu_1111_p3}, {ap_const_lv5_0}};
assign tmp_12_fu_1147_p1 = $unsigned(p_addr3_fu_1141_p2);
assign tmp_1_fu_944_p1 = $unsigned(tmp_fu_938_p3);
assign tmp_3_fu_1119_p2 = (i_2_mid2_fu_1111_p3 == ap_const_lv6_1F? 1'b1: 1'b0);
assign tmp_4_fu_1040_p1 = in_stream_V_data_V_dout;
assign tmp_5_fu_908_p1 = j_mid2_fu_876_p3[0:0];
assign tmp_5_trn_cast_fu_1014_p1 = $unsigned(j_1_mid2_fu_982_p3);
assign tmp_6_fu_1018_p2 = i_1_mid2_fu_996_p3 << ap_const_lv6_5;
assign tmp_6_trn_cast_fu_1125_p1 = $unsigned(j_2_mid2_fu_1097_p3);
assign tmp_7_fu_1152_p2 = (j_2_mid2_fu_1097_p3 == ap_const_lv6_1F? 1'b1: 1'b0);
assign tmp_8_fu_1060_p1 = $unsigned(p_addr1_reg_1222);
assign tmp_fu_938_p3 = {{i_mid2_reg_1184}, {tmp_5_reg_1194}};
assign tmp_last_V_fu_1158_p2 = (tmp_3_fu_1119_p2 & tmp_7_fu_1152_p2);
assign tmp_s_fu_918_p1 = in_stream_V_data_V_dout;


endmodule //matrixmul_accel_core

